{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Info: Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 0 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "" 0 -1}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Info: Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 0 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "" 0 -1}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Info: Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 0 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "" 0 -1}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "TimeQuest Timing Analyzer " "Info: Smart recompilation skipped module TimeQuest Timing Analyzer because it is not required" {  } {  } 0 0 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Info: Quartus II Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf " "Info: Source file: C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf " "Info: Source file: C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf " "Info: Source file: C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 19:53:10 2014 " "Info: Processing started: Wed Dec 10 19:53:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_rearmament.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ttcrx_rearmament.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_REARMAMENT " "Info: Found entity 1: TTCRX_REARMAMENT" {  } { { "TTCRX_REARMAMENT.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTCRX_REARMAMENT.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autoclock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file autoclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUTOCLOCK " "Info: Found entity 1: AUTOCLOCK" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_reset_module.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file general_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 GENERAL_RESET_MODULE " "Info: Found entity 1: GENERAL_RESET_MODULE" {  } { { "GENERAL_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/GENERAL_RESET_MODULE.tdf" 11 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_ctrlr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ddl_ctrlr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddl_ctrlr " "Info: Found entity 1: ddl_ctrlr" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Info: Found design unit 1: counter-SYN" {  } { { "COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/COUNTER.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Info: Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/COUNTER.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Info: Found design unit 1: fifo-SYN" {  } { { "FIFO.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/FIFO.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Info: Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/FIFO.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/PLL.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/PLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_clear_busy_module.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ttcrx_clear_busy_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_CLEAR_BUSY_MODULE " "Info: Found entity 1: TTCRX_CLEAR_BUSY_MODULE" {  } { { "TTCRX_CLEAR_BUSY_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTCRX_CLEAR_BUSY_MODULE.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_counter-SYN " "Info: Found design unit 1: led_counter-SYN" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/LED_COUNTER.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LED_COUNTER " "Info: Found entity 1: LED_COUNTER" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/LED_COUNTER.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_delay.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file l0_delay.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_DELAY " "Info: Found entity 1: L0_DELAY" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 10 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_soft_reset_module.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ttcrx_soft_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_SOFT_RESET_MODULE " "Info: Found entity 1: TTCRX_SOFT_RESET_MODULE" {  } { { "TTCRX_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTCRX_SOFT_RESET_MODULE.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddlctrlr.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ddlctrlr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddlctrlr " "Info: Found entity 1: ddlctrlr" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 10 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "header.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file header.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 header " "Info: Found entity 1: header" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/header.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttc_communication.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ttc_communication.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTC_COMMUNICATION " "Info: Found entity 1: TTC_COMMUNICATION" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_to_column_gen.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file l0_to_column_gen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_TO_COLUMN_GEN " "Info: Found entity 1: L0_TO_COLUMN_GEN" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ddl_ctrlr " "Info: Elaborating entity \"ddl_ctrlr\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddlctrlr ddlctrlr:inst " "Info: Elaborating entity \"ddlctrlr\" for hierarchy \"ddlctrlr:inst\"" {  } { { "ddl_ctrlr.bdf" "inst" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1200 216 592 1680 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GENERAL_RESET_MODULE GENERAL_RESET_MODULE:inst3 " "Info: Elaborating entity \"GENERAL_RESET_MODULE\" for hierarchy \"GENERAL_RESET_MODULE:inst3\"" {  } { { "ddl_ctrlr.bdf" "inst3" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 3536 592 928 3632 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTOCLOCK AUTOCLOCK:inst7 " "Info: Elaborating entity \"AUTOCLOCK\" for hierarchy \"AUTOCLOCK:inst7\"" {  } { { "ddl_ctrlr.bdf" "inst7" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 3536 176 392 3632 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst2 " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:inst2\"" {  } { { "ddl_ctrlr.bdf" "inst2" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 168 -360 -120 376 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst2\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:inst2\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/HMPID-FPGA/RCB_P2_26/PLL.vhd" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst2\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:inst2\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/PLL.vhd" 161 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst2\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Info: Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Info: Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Info: Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Info: Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Info: Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/PLL.vhd" 161 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_SOFT_RESET_MODULE TTCRX_SOFT_RESET_MODULE:inst66 " "Info: Elaborating entity \"TTCRX_SOFT_RESET_MODULE\" for hierarchy \"TTCRX_SOFT_RESET_MODULE:inst66\"" {  } { { "ddl_ctrlr.bdf" "inst66" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2632 -104 144 2728 "inst66" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTC_COMMUNICATION TTC_COMMUNICATION:inst13 " "Info: Elaborating entity \"TTC_COMMUNICATION\" for hierarchy \"TTC_COMMUNICATION:inst13\"" {  } { { "ddl_ctrlr.bdf" "inst13" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1976 24 336 2264 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_DELAY L0_DELAY:inst68 " "Info: Elaborating entity \"L0_DELAY\" for hierarchy \"L0_DELAY:inst68\"" {  } { { "ddl_ctrlr.bdf" "inst68" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 712 8 160 808 "inst68" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:inst6 " "Info: Elaborating entity \"FIFO\" for hierarchy \"FIFO:inst6\"" {  } { { "ddl_ctrlr.bdf" "inst6" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 184 264 440 368 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO:inst6\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\"" {  } { { "FIFO.vhd" "scfifo_component" { Text "C:/HMPID-FPGA/RCB_P2_26/FIFO.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:inst6\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"FIFO:inst6\|scfifo:scfifo_component\"" {  } { { "FIFO.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/FIFO.vhd" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:inst6\|scfifo:scfifo_component " "Info: Instantiated megafunction \"FIFO:inst6\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FIFO.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/FIFO.vhd" 95 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uf31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_uf31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uf31 " "Info: Found entity 1: scfifo_uf31" {  } { { "db/scfifo_uf31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/scfifo_uf31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uf31 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated " "Info: Elaborating entity \"scfifo_uf31\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5m31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_5m31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5m31 " "Info: Found entity 1: a_dpfifo_5m31" {  } { { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5m31 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo " "Info: Elaborating entity \"a_dpfifo_5m31\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\"" {  } { { "db/scfifo_uf31.tdf" "dpfifo" { Text "C:/HMPID-FPGA/RCB_P2_26/db/scfifo_uf31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3e1 " "Info: Found entity 1: altsyncram_t3e1" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/altsyncram_t3e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3e1 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram " "Info: Elaborating entity \"altsyncram_t3e1\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\"" {  } { { "db/a_dpfifo_5m31.tdf" "FIFOram" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eq8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_eq8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eq8 " "Info: Found entity 1: cmpr_eq8" {  } { { "db/cmpr_eq8.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cmpr_eq8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cmpr_eq8:almost_full_comparer " "Info: Elaborating entity \"cmpr_eq8\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cmpr_eq8:almost_full_comparer\"" {  } { { "db/a_dpfifo_5m31.tdf" "almost_full_comparer" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cmpr_eq8:two_comparison " "Info: Elaborating entity \"cmpr_eq8\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cmpr_eq8:two_comparison\"" {  } { { "db/a_dpfifo_5m31.tdf" "two_comparison" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_kkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkb " "Info: Found entity 1: cntr_kkb" {  } { { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_kkb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kkb FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb " "Info: Elaborating entity \"cntr_kkb\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_kkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_5m31.tdf" "rd_ptr_msb" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8m7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_8m7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8m7 " "Info: Found entity 1: cntr_8m7" {  } { { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_8m7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8m7 FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter " "Info: Elaborating entity \"cntr_8m7\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\"" {  } { { "db/a_dpfifo_5m31.tdf" "usedw_counter" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_slb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_slb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_slb " "Info: Found entity 1: cntr_slb" {  } { { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_slb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_slb FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_slb:wr_ptr " "Info: Elaborating entity \"cntr_slb\" for hierarchy \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_slb:wr_ptr\"" {  } { { "db/a_dpfifo_5m31.tdf" "wr_ptr" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "header header:inst15 " "Info: Elaborating entity \"header\" for hierarchy \"header:inst15\"" {  } { { "ddl_ctrlr.bdf" "inst15" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1960 872 1208 2280 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:inst35 " "Info: Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:inst35\"" {  } { { "ddl_ctrlr.bdf" "inst35" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 624 1016 1168 736 "inst35" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter COUNTER:inst35\|lpm_counter:LPM_COUNTER_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COUNTER.vhd" "LPM_COUNTER_component" { Text "C:/HMPID-FPGA/RCB_P2_26/COUNTER.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTER:inst35\|lpm_counter:LPM_COUNTER_component " "Info: Elaborated megafunction instantiation \"COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/COUNTER.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COUNTER:inst35\|lpm_counter:LPM_COUNTER_component " "Info: Instantiated megafunction \"COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/COUNTER.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_d5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5i " "Info: Found entity 1: cntr_d5i" {  } { { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5i COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated " "Info: Elaborating entity \"cntr_d5i\" for hierarchy \"COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_REARMAMENT TTCRX_REARMAMENT:inst8 " "Info: Elaborating entity \"TTCRX_REARMAMENT\" for hierarchy \"TTCRX_REARMAMENT:inst8\"" {  } { { "ddl_ctrlr.bdf" "inst8" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2968 -96 144 3064 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_TO_COLUMN_GEN L0_TO_COLUMN_GEN:inst74 " "Info: Elaborating entity \"L0_TO_COLUMN_GEN\" for hierarchy \"L0_TO_COLUMN_GEN:inst74\"" {  } { { "ddl_ctrlr.bdf" "inst74" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 664 304 584 792 "inst74" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_CLEAR_BUSY_MODULE TTCRX_CLEAR_BUSY_MODULE:inst1 " "Info: Elaborating entity \"TTCRX_CLEAR_BUSY_MODULE\" for hierarchy \"TTCRX_CLEAR_BUSY_MODULE:inst1\"" {  } { { "ddl_ctrlr.bdf" "inst1" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2792 -112 144 2888 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_COUNTER LED_COUNTER:inst58 " "Info: Elaborating entity \"LED_COUNTER\" for hierarchy \"LED_COUNTER:inst58\"" {  } { { "ddl_ctrlr.bdf" "inst58" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2568 2088 2280 2704 "inst58" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LED_COUNTER.vhd" "LPM_COUNTER_component" { Text "C:/HMPID-FPGA/RCB_P2_26/LED_COUNTER.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component " "Info: Elaborated megafunction instantiation \"LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/LED_COUNTER.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component " "Info: Instantiated megafunction \"LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Info: Parameter \"lpm_width\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/LED_COUNTER.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aqi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_aqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aqi " "Info: Found entity 1: cntr_aqi" {  } { { "db/cntr_aqi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_aqi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aqi LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated " "Info: Elaborating entity \"cntr_aqi\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AUTOCLOCK:inst7\|inst56 " "Warning: LATCH primitive \"AUTOCLOCK:inst7\|inst56\" is permanently enabled" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 872 856 920 952 "inst56" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AUTOCLOCK:inst7\|inst48 " "Warning: LATCH primitive \"AUTOCLOCK:inst7\|inst48\" is permanently enabled" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 864 736 800 944 "inst48" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AUTOCLOCK:inst7\|inst39 " "Warning: LATCH primitive \"AUTOCLOCK:inst7\|inst39\" is permanently enabled" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 856 624 688 936 "inst39" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AUTOCLOCK:inst7\|inst38 " "Warning: LATCH primitive \"AUTOCLOCK:inst7\|inst38\" is permanently enabled" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 848 512 576 928 "inst38" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AUTOCLOCK:inst7\|inst34 " "Warning: LATCH primitive \"AUTOCLOCK:inst7\|inst34\" is permanently enabled" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 840 384 448 920 "inst34" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AUTOCLOCK:inst7\|inst25 " "Warning: LATCH primitive \"AUTOCLOCK:inst7\|inst25\" is permanently enabled" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 832 264 328 912 "inst25" "" } } } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "4 " "Info: Ignored 4 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "4 " "Info: Ignored 4 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|L0_TO_COLUMN_SM " "Info: State machine \"\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|L0_TO_COLUMN_SM\" will be implemented as a safe state machine." {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|header:inst15\|HEADER_SM " "Info: State machine \"\|ddl_ctrlr\|header:inst15\|HEADER_SM\" will be implemented as a safe state machine." {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/header.tdf" 57 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|L0_DELAY:inst68\|DELAY_SM " "Info: State machine \"\|ddl_ctrlr\|L0_DELAY:inst68\|DELAY_SM\" will be implemented as a safe state machine." {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|DECODER_SM " "Info: State machine \"\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|DECODER_SM\" will be implemented as a safe state machine." {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 151 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|SEQ_CONTROLLER_SM " "Info: State machine \"\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|SEQ_CONTROLLER_SM\" will be implemented as a safe state machine." {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 185 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|GENERAL_RESET_MODULE:inst3\|MODULE_SM " "Info: State machine \"\|ddl_ctrlr\|GENERAL_RESET_MODULE:inst3\|MODULE_SM\" will be implemented as a safe state machine." {  } { { "GENERAL_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/GENERAL_RESET_MODULE.tdf" 42 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|ddlctrlr:inst\|RCB_SM " "Info: State machine \"\|ddl_ctrlr\|ddlctrlr:inst\|RCB_SM\" will be implemented as a safe state machine." {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 142 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_SM " "Info: State machine \"\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_SM\" will be implemented as a safe state machine." {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 221 1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 230 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 230 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Info: Performing gate-level register retiming" {  } {  } 0 0 "Performing gate-level register retiming" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "390 " "Info: Not allowed to move 390 registers" { { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "181 " "Info: Not allowed to move at least 181 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "89 " "Info: Not allowed to move at least 89 registers because they are fed by registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "33 " "Info: Not allowed to move at least 33 registers because they feed registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "5 " "Info: Not allowed to move at least 5 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_USER_DONT_TOUCH_DETAILS" "82 " "Info: Not allowed to move at least 82 registers due to user assignments" {  } {  } 0 0 "Not allowed to move at least %1!d! registers due to user assignments" 0 0 "" 0 -1}  } {  } 0 0 "Not allowed to move %1!d! registers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "1 " "Info: The Quartus II software applied gate-level register retiming to 1 clock domains" { { "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "!PLL:inst2\|altpll:altpll_component\|_clk4 1 0 5 " "Info: The Quartus II software applied gate-level register retiming to clock \"!PLL:inst2\|altpll:altpll_component\|_clk4\": created 1 new registers, removed 0 registers, left 5 registers untouched" {  } {  } 0 0 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1}  } {  } 0 0 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SPARE_LVDS GND " "Warning (13410): Pin \"SPARE_LVDS\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 408 2112 2288 424 "SPARE_LVDS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "G_SPARE1 GND " "Warning (13410): Pin \"G_SPARE1\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 440 2112 2288 456 "G_SPARE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "G_SPARE2 GND " "Warning (13410): Pin \"G_SPARE2\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 472 2112 2288 488 "G_SPARE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DATABUS_ADD\[3\] GND " "Warning (13410): Pin \"DATABUS_ADD\[3\]\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1624 2104 2280 1640 "DATABUS_ADD\[7..0\]" "" } { 528 2112 2288 544 "DATABUS_ADD\[12..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "GENERAL_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/GENERAL_RESET_MODULE.tdf" 42 1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst60 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst60\"" {  } { { "AUTOCLOCK.bdf" "inst60" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 168 216 752 "inst60" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst61 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst61\"" {  } { { "AUTOCLOCK.bdf" "inst61" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 216 264 752 "inst61" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst62 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst62\"" {  } { { "AUTOCLOCK.bdf" "inst62" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 264 312 752 "inst62" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst63 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst63\"" {  } { { "AUTOCLOCK.bdf" "inst63" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 312 360 752 "inst63" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst64 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst64\"" {  } { { "AUTOCLOCK.bdf" "inst64" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 360 408 752 "inst64" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst65 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst65\"" {  } { { "AUTOCLOCK.bdf" "inst65" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 408 456 752 "inst65" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst66 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst66\"" {  } { { "AUTOCLOCK.bdf" "inst66" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 456 504 752 "inst66" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst67 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst67\"" {  } { { "AUTOCLOCK.bdf" "inst67" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 504 552 752 "inst67" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst68 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst68\"" {  } { { "AUTOCLOCK.bdf" "inst68" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 552 600 752 "inst68" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst69 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst69\"" {  } { { "AUTOCLOCK.bdf" "inst69" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 600 648 752 "inst69" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst70 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst70\"" {  } { { "AUTOCLOCK.bdf" "inst70" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 648 696 752 "inst70" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst71 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst71\"" {  } { { "AUTOCLOCK.bdf" "inst71" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 696 744 752 "inst71" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst72 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst72\"" {  } { { "AUTOCLOCK.bdf" "inst72" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 744 792 752 "inst72" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst73 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst73\"" {  } { { "AUTOCLOCK.bdf" "inst73" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 792 840 752 "inst73" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst74 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst74\"" {  } { { "AUTOCLOCK.bdf" "inst74" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 840 888 752 "inst74" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst75 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst75\"" {  } { { "AUTOCLOCK.bdf" "inst75" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 888 936 752 "inst75" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst77 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst77\"" {  } { { "AUTOCLOCK.bdf" "inst77" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 168 216 680 "inst77" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst78 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst78\"" {  } { { "AUTOCLOCK.bdf" "inst78" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 216 264 680 "inst78" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst79 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst79\"" {  } { { "AUTOCLOCK.bdf" "inst79" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 264 312 680 "inst79" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst80 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst80\"" {  } { { "AUTOCLOCK.bdf" "inst80" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 312 360 680 "inst80" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst81 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst81\"" {  } { { "AUTOCLOCK.bdf" "inst81" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 360 408 680 "inst81" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst82 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst82\"" {  } { { "AUTOCLOCK.bdf" "inst82" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 408 456 680 "inst82" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst83 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst83\"" {  } { { "AUTOCLOCK.bdf" "inst83" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 456 504 680 "inst83" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst84 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst84\"" {  } { { "AUTOCLOCK.bdf" "inst84" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 504 552 680 "inst84" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst85 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst85\"" {  } { { "AUTOCLOCK.bdf" "inst85" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 552 600 680 "inst85" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst86 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst86\"" {  } { { "AUTOCLOCK.bdf" "inst86" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 600 648 680 "inst86" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst87 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst87\"" {  } { { "AUTOCLOCK.bdf" "inst87" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 648 696 680 "inst87" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst88 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst88\"" {  } { { "AUTOCLOCK.bdf" "inst88" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 696 744 680 "inst88" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst89 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst89\"" {  } { { "AUTOCLOCK.bdf" "inst89" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 744 792 680 "inst89" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst90 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst90\"" {  } { { "AUTOCLOCK.bdf" "inst90" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 792 840 680 "inst90" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst91 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst91\"" {  } { { "AUTOCLOCK.bdf" "inst91" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 840 888 680 "inst91" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst92 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst92\"" {  } { { "AUTOCLOCK.bdf" "inst92" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 888 936 680 "inst92" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst93 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst93\"" {  } { { "AUTOCLOCK.bdf" "inst93" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 168 216 608 "inst93" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst94 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst94\"" {  } { { "AUTOCLOCK.bdf" "inst94" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 216 264 608 "inst94" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst95 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst95\"" {  } { { "AUTOCLOCK.bdf" "inst95" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 264 312 608 "inst95" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst96 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst96\"" {  } { { "AUTOCLOCK.bdf" "inst96" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 312 360 608 "inst96" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst97 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst97\"" {  } { { "AUTOCLOCK.bdf" "inst97" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 360 408 608 "inst97" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst98 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst98\"" {  } { { "AUTOCLOCK.bdf" "inst98" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 408 456 608 "inst98" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst99 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst99\"" {  } { { "AUTOCLOCK.bdf" "inst99" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 456 504 608 "inst99" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst100 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst100\"" {  } { { "AUTOCLOCK.bdf" "inst100" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 504 552 608 "inst100" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst101 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst101\"" {  } { { "AUTOCLOCK.bdf" "inst101" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 552 600 608 "inst101" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst102 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst102\"" {  } { { "AUTOCLOCK.bdf" "inst102" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 600 648 608 "inst102" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst103 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst103\"" {  } { { "AUTOCLOCK.bdf" "inst103" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 648 696 608 "inst103" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst104 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst104\"" {  } { { "AUTOCLOCK.bdf" "inst104" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 696 744 608 "inst104" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst105 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst105\"" {  } { { "AUTOCLOCK.bdf" "inst105" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 744 792 608 "inst105" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst106 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst106\"" {  } { { "AUTOCLOCK.bdf" "inst106" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 792 840 608 "inst106" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst107 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst107\"" {  } { { "AUTOCLOCK.bdf" "inst107" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 840 888 608 "inst107" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst108 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst108\"" {  } { { "AUTOCLOCK.bdf" "inst108" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 888 936 608 "inst108" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst109 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst109\"" {  } { { "AUTOCLOCK.bdf" "inst109" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 168 216 536 "inst109" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst110 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst110\"" {  } { { "AUTOCLOCK.bdf" "inst110" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 216 264 536 "inst110" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst111 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst111\"" {  } { { "AUTOCLOCK.bdf" "inst111" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 264 312 536 "inst111" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst112 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst112\"" {  } { { "AUTOCLOCK.bdf" "inst112" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 312 360 536 "inst112" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst113 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst113\"" {  } { { "AUTOCLOCK.bdf" "inst113" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 360 408 536 "inst113" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst114 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst114\"" {  } { { "AUTOCLOCK.bdf" "inst114" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 408 456 536 "inst114" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst115 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst115\"" {  } { { "AUTOCLOCK.bdf" "inst115" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 456 504 536 "inst115" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst116 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst116\"" {  } { { "AUTOCLOCK.bdf" "inst116" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 504 552 536 "inst116" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst117 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst117\"" {  } { { "AUTOCLOCK.bdf" "inst117" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 552 600 536 "inst117" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst118 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst118\"" {  } { { "AUTOCLOCK.bdf" "inst118" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 600 648 536 "inst118" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst119 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst119\"" {  } { { "AUTOCLOCK.bdf" "inst119" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 648 696 536 "inst119" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst120 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst120\"" {  } { { "AUTOCLOCK.bdf" "inst120" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 696 744 536 "inst120" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst121 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst121\"" {  } { { "AUTOCLOCK.bdf" "inst121" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 744 792 536 "inst121" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst122 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst122\"" {  } { { "AUTOCLOCK.bdf" "inst122" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 792 840 536 "inst122" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst123 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst123\"" {  } { { "AUTOCLOCK.bdf" "inst123" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 840 888 536 "inst123" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst124 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst124\"" {  } { { "AUTOCLOCK.bdf" "inst124" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 888 936 536 "inst124" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst125 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst125\"" {  } { { "AUTOCLOCK.bdf" "inst125" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 168 216 424 "inst125" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst126 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst126\"" {  } { { "AUTOCLOCK.bdf" "inst126" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 216 264 424 "inst126" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst127 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst127\"" {  } { { "AUTOCLOCK.bdf" "inst127" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 264 312 424 "inst127" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst128 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst128\"" {  } { { "AUTOCLOCK.bdf" "inst128" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 312 360 424 "inst128" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst129 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst129\"" {  } { { "AUTOCLOCK.bdf" "inst129" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 360 408 424 "inst129" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst130 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst130\"" {  } { { "AUTOCLOCK.bdf" "inst130" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 408 456 424 "inst130" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst131 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst131\"" {  } { { "AUTOCLOCK.bdf" "inst131" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 456 504 424 "inst131" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst132 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst132\"" {  } { { "AUTOCLOCK.bdf" "inst132" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 504 552 424 "inst132" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst133 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst133\"" {  } { { "AUTOCLOCK.bdf" "inst133" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 552 600 424 "inst133" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst134 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst134\"" {  } { { "AUTOCLOCK.bdf" "inst134" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 600 648 424 "inst134" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst135 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst135\"" {  } { { "AUTOCLOCK.bdf" "inst135" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 648 696 424 "inst135" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst136 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst136\"" {  } { { "AUTOCLOCK.bdf" "inst136" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 696 744 424 "inst136" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst137 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst137\"" {  } { { "AUTOCLOCK.bdf" "inst137" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 744 792 424 "inst137" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst138 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst138\"" {  } { { "AUTOCLOCK.bdf" "inst138" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 792 840 424 "inst138" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst139 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst139\"" {  } { { "AUTOCLOCK.bdf" "inst139" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 840 888 424 "inst139" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst140 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst140\"" {  } { { "AUTOCLOCK.bdf" "inst140" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 888 936 424 "inst140" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst141 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst141\"" {  } { { "AUTOCLOCK.bdf" "inst141" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 168 216 352 "inst141" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst142 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst142\"" {  } { { "AUTOCLOCK.bdf" "inst142" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 216 264 352 "inst142" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst143 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst143\"" {  } { { "AUTOCLOCK.bdf" "inst143" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 264 312 352 "inst143" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst144 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst144\"" {  } { { "AUTOCLOCK.bdf" "inst144" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 312 360 352 "inst144" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst145 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst145\"" {  } { { "AUTOCLOCK.bdf" "inst145" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 360 408 352 "inst145" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst146 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst146\"" {  } { { "AUTOCLOCK.bdf" "inst146" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 408 456 352 "inst146" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst147 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst147\"" {  } { { "AUTOCLOCK.bdf" "inst147" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 456 504 352 "inst147" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst148 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst148\"" {  } { { "AUTOCLOCK.bdf" "inst148" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 504 552 352 "inst148" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst149 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst149\"" {  } { { "AUTOCLOCK.bdf" "inst149" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 552 600 352 "inst149" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst150 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst150\"" {  } { { "AUTOCLOCK.bdf" "inst150" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 600 648 352 "inst150" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst151 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst151\"" {  } { { "AUTOCLOCK.bdf" "inst151" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 648 696 352 "inst151" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst152 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst152\"" {  } { { "AUTOCLOCK.bdf" "inst152" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 696 744 352 "inst152" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst153 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst153\"" {  } { { "AUTOCLOCK.bdf" "inst153" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 744 792 352 "inst153" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst154 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst154\"" {  } { { "AUTOCLOCK.bdf" "inst154" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 792 840 352 "inst154" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst155 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst155\"" {  } { { "AUTOCLOCK.bdf" "inst155" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 840 888 352 "inst155" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst156 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst156\"" {  } { { "AUTOCLOCK.bdf" "inst156" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 888 936 352 "inst156" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst157 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst157\"" {  } { { "AUTOCLOCK.bdf" "inst157" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 168 216 280 "inst157" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst158 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst158\"" {  } { { "AUTOCLOCK.bdf" "inst158" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 216 264 280 "inst158" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst159 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst159\"" {  } { { "AUTOCLOCK.bdf" "inst159" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 264 312 280 "inst159" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst160 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst160\"" {  } { { "AUTOCLOCK.bdf" "inst160" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 312 360 280 "inst160" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst161 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst161\"" {  } { { "AUTOCLOCK.bdf" "inst161" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 360 408 280 "inst161" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst162 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst162\"" {  } { { "AUTOCLOCK.bdf" "inst162" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 408 456 280 "inst162" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst163 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst163\"" {  } { { "AUTOCLOCK.bdf" "inst163" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 456 504 280 "inst163" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst164 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst164\"" {  } { { "AUTOCLOCK.bdf" "inst164" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 504 552 280 "inst164" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst165 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst165\"" {  } { { "AUTOCLOCK.bdf" "inst165" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 552 600 280 "inst165" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst166 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst166\"" {  } { { "AUTOCLOCK.bdf" "inst166" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 600 648 280 "inst166" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst167 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst167\"" {  } { { "AUTOCLOCK.bdf" "inst167" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 648 696 280 "inst167" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst168 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst168\"" {  } { { "AUTOCLOCK.bdf" "inst168" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 696 744 280 "inst168" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst169 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst169\"" {  } { { "AUTOCLOCK.bdf" "inst169" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 744 792 280 "inst169" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst170 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst170\"" {  } { { "AUTOCLOCK.bdf" "inst170" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 792 840 280 "inst170" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst171 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst171\"" {  } { { "AUTOCLOCK.bdf" "inst171" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 840 888 280 "inst171" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst172 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst172\"" {  } { { "AUTOCLOCK.bdf" "inst172" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 888 936 280 "inst172" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst173 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst173\"" {  } { { "AUTOCLOCK.bdf" "inst173" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 168 216 208 "inst173" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst174 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst174\"" {  } { { "AUTOCLOCK.bdf" "inst174" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 216 264 208 "inst174" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst175 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst175\"" {  } { { "AUTOCLOCK.bdf" "inst175" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 264 312 208 "inst175" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst176 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst176\"" {  } { { "AUTOCLOCK.bdf" "inst176" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 312 360 208 "inst176" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst177 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst177\"" {  } { { "AUTOCLOCK.bdf" "inst177" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 360 408 208 "inst177" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst178 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst178\"" {  } { { "AUTOCLOCK.bdf" "inst178" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 408 456 208 "inst178" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst179 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst179\"" {  } { { "AUTOCLOCK.bdf" "inst179" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 456 504 208 "inst179" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst180 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst180\"" {  } { { "AUTOCLOCK.bdf" "inst180" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 504 552 208 "inst180" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst181 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst181\"" {  } { { "AUTOCLOCK.bdf" "inst181" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 552 600 208 "inst181" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst182 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst182\"" {  } { { "AUTOCLOCK.bdf" "inst182" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 600 648 208 "inst182" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst183 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst183\"" {  } { { "AUTOCLOCK.bdf" "inst183" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 648 696 208 "inst183" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst184 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst184\"" {  } { { "AUTOCLOCK.bdf" "inst184" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 696 744 208 "inst184" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst185 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst185\"" {  } { { "AUTOCLOCK.bdf" "inst185" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 744 792 208 "inst185" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst186 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst186\"" {  } { { "AUTOCLOCK.bdf" "inst186" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 792 840 208 "inst186" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst187 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst187\"" {  } { { "AUTOCLOCK.bdf" "inst187" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 840 888 208 "inst187" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "AUTOCLOCK:inst7\|inst188 " "Info (17048): Logic cell \"AUTOCLOCK:inst7\|inst188\"" {  } { { "AUTOCLOCK.bdf" "inst188" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 888 936 208 "inst188" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL:inst2\|altpll:altpll_component\|pll " "Info: Adding node \"PLL:inst2\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1517 " "Info: Implemented 1517 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Info: Implemented 44 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Info: Implemented 31 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Info: Implemented 34 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1375 " "Info: Implemented 1375 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Info: Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 19:53:25 2014 " "Info: Processing ended: Wed Dec 10 19:53:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 19:53:26 2014 " "Info: Processing started: Wed Dec 10 19:53:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ddl_ctrlr EP2S15F484C5 " "Info: Selected device EP2S15F484C5 for design \"ddl_ctrlr\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst2\|altpll:altpll_component\|pll Enhanced PLL " "Info: Implemented PLL \"PLL:inst2\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|_clk1 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|_clk2 1 4 0 0 " "Info: Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|_clk4 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|_clk4 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C5 " "Info: Device EP2S30F484C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5 " "Info: Device EP2S60F484C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5ES " "Info: Device EP2S60F484C5ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90H484C5 " "Info: Device EP2S90H484C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "13 " "Info: Fitter converted 13 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RUnLU~ V11 " "Info: Pin ~RUnLU~ is reserved at location V11" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~RUnLU~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RUnLU~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3982 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM2~ D12 " "Info: Pin ~PGM2~ is reserved at location D12" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~PGM2~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM2~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3983 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM0~ H11 " "Info: Pin ~PGM0~ is reserved at location H11" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~PGM0~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3984 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM1~ E11 " "Info: Pin ~PGM1~ is reserved at location E11" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~PGM1~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3985 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3986 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CRC_ERROR~ E12 " "Info: Pin ~CRC_ERROR~ is reserved at location E12" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~CRC_ERROR~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CRC_ERROR~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3987 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA1~ H12 " "Info: Pin ~DATA1~ is reserved at location H12" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA1~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3988 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA2~ D17 " "Info: Pin ~DATA2~ is reserved at location D17" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA2~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA2~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3989 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA4~ E16 " "Info: Pin ~DATA4~ is reserved at location E16" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA4~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA4~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3990 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA3~ A19 " "Info: Pin ~DATA3~ is reserved at location A19" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA3~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA3~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3991 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA5~ E17 " "Info: Pin ~DATA5~ is reserved at location E17" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA5~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA5~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3992 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA6~ B19 " "Info: Pin ~DATA6~ is reserved at location B19" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA6~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA6~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3993 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA7~ D18 " "Info: Pin ~DATA7~ is reserved at location D18" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA7~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA7~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3994 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFARM_FARM_PLL_CLKIN_FED_BY_GCLK" "PLL:inst2\|altpll:altpll_component\|pll CLK40DES1 " "Critical Warning: Input pin \"CLK40DES1\" feeds inclk port of PLL \"PLL:inst2\|altpll:altpll_component\|pll\" by global clock - I/O timing will be affected" {  } { { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 560 -952 -784 576 "CLK40DES1" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 118 5147 6155 0} { 0 { 0 ""} 0 1182 5147 6155 0}  }  } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 168 -360 -120 376 "inst2" "" } } } } { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 1 0 "Input pin \"%2!s!\" feeds inclk port of PLL \"%1!s!\" by global clock - I/O timing will be affected" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Info: Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "256 " "Warning: Found combinational loop of 256 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|inst60\|combout " "Warning: Node \"inst7\|inst60\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst188\|dataa " "Warning: Node \"inst7\|inst188\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst188\|combout " "Warning: Node \"inst7\|inst188\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst187\|dataa " "Warning: Node \"inst7\|inst187\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst187\|combout " "Warning: Node \"inst7\|inst187\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst186\|dataa " "Warning: Node \"inst7\|inst186\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst186\|combout " "Warning: Node \"inst7\|inst186\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst185\|dataa " "Warning: Node \"inst7\|inst185\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst185\|combout " "Warning: Node \"inst7\|inst185\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst184\|dataa " "Warning: Node \"inst7\|inst184\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst184\|combout " "Warning: Node \"inst7\|inst184\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst183\|dataa " "Warning: Node \"inst7\|inst183\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst183\|combout " "Warning: Node \"inst7\|inst183\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst182\|dataa " "Warning: Node \"inst7\|inst182\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst182\|combout " "Warning: Node \"inst7\|inst182\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst181\|dataa " "Warning: Node \"inst7\|inst181\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst181\|combout " "Warning: Node \"inst7\|inst181\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst180\|dataa " "Warning: Node \"inst7\|inst180\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst180\|combout " "Warning: Node \"inst7\|inst180\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst179\|dataa " "Warning: Node \"inst7\|inst179\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst179\|combout " "Warning: Node \"inst7\|inst179\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst178\|dataa " "Warning: Node \"inst7\|inst178\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst178\|combout " "Warning: Node \"inst7\|inst178\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst177\|dataa " "Warning: Node \"inst7\|inst177\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst177\|combout " "Warning: Node \"inst7\|inst177\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst176\|dataa " "Warning: Node \"inst7\|inst176\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst176\|combout " "Warning: Node \"inst7\|inst176\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst175\|dataa " "Warning: Node \"inst7\|inst175\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst175\|combout " "Warning: Node \"inst7\|inst175\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst174\|dataa " "Warning: Node \"inst7\|inst174\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst174\|combout " "Warning: Node \"inst7\|inst174\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst173\|dataa " "Warning: Node \"inst7\|inst173\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst173\|combout " "Warning: Node \"inst7\|inst173\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst172\|dataa " "Warning: Node \"inst7\|inst172\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst172\|combout " "Warning: Node \"inst7\|inst172\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst171\|dataa " "Warning: Node \"inst7\|inst171\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst171\|combout " "Warning: Node \"inst7\|inst171\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst170\|dataa " "Warning: Node \"inst7\|inst170\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst170\|combout " "Warning: Node \"inst7\|inst170\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst169\|dataa " "Warning: Node \"inst7\|inst169\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst169\|combout " "Warning: Node \"inst7\|inst169\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst168\|dataa " "Warning: Node \"inst7\|inst168\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst168\|combout " "Warning: Node \"inst7\|inst168\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst167\|dataa " "Warning: Node \"inst7\|inst167\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst167\|combout " "Warning: Node \"inst7\|inst167\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst166\|dataa " "Warning: Node \"inst7\|inst166\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst166\|combout " "Warning: Node \"inst7\|inst166\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst165\|dataa " "Warning: Node \"inst7\|inst165\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst165\|combout " "Warning: Node \"inst7\|inst165\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst164\|dataa " "Warning: Node \"inst7\|inst164\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst164\|combout " "Warning: Node \"inst7\|inst164\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst163\|dataa " "Warning: Node \"inst7\|inst163\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst163\|combout " "Warning: Node \"inst7\|inst163\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst162\|dataa " "Warning: Node \"inst7\|inst162\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst162\|combout " "Warning: Node \"inst7\|inst162\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst161\|dataa " "Warning: Node \"inst7\|inst161\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst161\|combout " "Warning: Node \"inst7\|inst161\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst160\|dataa " "Warning: Node \"inst7\|inst160\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst160\|combout " "Warning: Node \"inst7\|inst160\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst159\|dataa " "Warning: Node \"inst7\|inst159\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst159\|combout " "Warning: Node \"inst7\|inst159\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst158\|dataa " "Warning: Node \"inst7\|inst158\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst158\|combout " "Warning: Node \"inst7\|inst158\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst157\|dataa " "Warning: Node \"inst7\|inst157\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst157\|combout " "Warning: Node \"inst7\|inst157\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst156\|dataa " "Warning: Node \"inst7\|inst156\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst156\|combout " "Warning: Node \"inst7\|inst156\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst155\|dataa " "Warning: Node \"inst7\|inst155\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst155\|combout " "Warning: Node \"inst7\|inst155\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst154\|dataa " "Warning: Node \"inst7\|inst154\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst154\|combout " "Warning: Node \"inst7\|inst154\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst153\|dataa " "Warning: Node \"inst7\|inst153\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst153\|combout " "Warning: Node \"inst7\|inst153\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst152\|dataa " "Warning: Node \"inst7\|inst152\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst152\|combout " "Warning: Node \"inst7\|inst152\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst151\|dataa " "Warning: Node \"inst7\|inst151\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst151\|combout " "Warning: Node \"inst7\|inst151\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst150\|dataa " "Warning: Node \"inst7\|inst150\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst150\|combout " "Warning: Node \"inst7\|inst150\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst149\|dataa " "Warning: Node \"inst7\|inst149\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst149\|combout " "Warning: Node \"inst7\|inst149\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst148\|dataa " "Warning: Node \"inst7\|inst148\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst148\|combout " "Warning: Node \"inst7\|inst148\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst147\|dataa " "Warning: Node \"inst7\|inst147\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst147\|combout " "Warning: Node \"inst7\|inst147\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst146\|dataa " "Warning: Node \"inst7\|inst146\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst146\|combout " "Warning: Node \"inst7\|inst146\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst145\|dataa " "Warning: Node \"inst7\|inst145\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst145\|combout " "Warning: Node \"inst7\|inst145\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst144\|dataa " "Warning: Node \"inst7\|inst144\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst144\|combout " "Warning: Node \"inst7\|inst144\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst143\|dataa " "Warning: Node \"inst7\|inst143\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst143\|combout " "Warning: Node \"inst7\|inst143\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst142\|dataa " "Warning: Node \"inst7\|inst142\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst142\|combout " "Warning: Node \"inst7\|inst142\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst141\|dataa " "Warning: Node \"inst7\|inst141\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst141\|combout " "Warning: Node \"inst7\|inst141\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst140\|dataa " "Warning: Node \"inst7\|inst140\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst140\|combout " "Warning: Node \"inst7\|inst140\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst139\|dataa " "Warning: Node \"inst7\|inst139\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst139\|combout " "Warning: Node \"inst7\|inst139\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst138\|dataa " "Warning: Node \"inst7\|inst138\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst138\|combout " "Warning: Node \"inst7\|inst138\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst137\|dataa " "Warning: Node \"inst7\|inst137\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst137\|combout " "Warning: Node \"inst7\|inst137\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst136\|dataa " "Warning: Node \"inst7\|inst136\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst136\|combout " "Warning: Node \"inst7\|inst136\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst135\|dataa " "Warning: Node \"inst7\|inst135\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst135\|combout " "Warning: Node \"inst7\|inst135\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst134\|dataa " "Warning: Node \"inst7\|inst134\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst134\|combout " "Warning: Node \"inst7\|inst134\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst133\|dataa " "Warning: Node \"inst7\|inst133\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst133\|combout " "Warning: Node \"inst7\|inst133\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst132\|dataa " "Warning: Node \"inst7\|inst132\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst132\|combout " "Warning: Node \"inst7\|inst132\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst131\|dataa " "Warning: Node \"inst7\|inst131\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst131\|combout " "Warning: Node \"inst7\|inst131\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst130\|dataa " "Warning: Node \"inst7\|inst130\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst130\|combout " "Warning: Node \"inst7\|inst130\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst129\|dataa " "Warning: Node \"inst7\|inst129\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst129\|combout " "Warning: Node \"inst7\|inst129\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst128\|dataa " "Warning: Node \"inst7\|inst128\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst128\|combout " "Warning: Node \"inst7\|inst128\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst127\|dataa " "Warning: Node \"inst7\|inst127\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst127\|combout " "Warning: Node \"inst7\|inst127\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst126\|dataa " "Warning: Node \"inst7\|inst126\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst126\|combout " "Warning: Node \"inst7\|inst126\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst125\|dataa " "Warning: Node \"inst7\|inst125\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst125\|combout " "Warning: Node \"inst7\|inst125\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst124\|dataa " "Warning: Node \"inst7\|inst124\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst124\|combout " "Warning: Node \"inst7\|inst124\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst123\|dataa " "Warning: Node \"inst7\|inst123\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst123\|combout " "Warning: Node \"inst7\|inst123\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst122\|dataa " "Warning: Node \"inst7\|inst122\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst122\|combout " "Warning: Node \"inst7\|inst122\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst121\|dataa " "Warning: Node \"inst7\|inst121\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst121\|combout " "Warning: Node \"inst7\|inst121\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst120\|dataa " "Warning: Node \"inst7\|inst120\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst120\|combout " "Warning: Node \"inst7\|inst120\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst119\|dataa " "Warning: Node \"inst7\|inst119\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst119\|combout " "Warning: Node \"inst7\|inst119\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst118\|dataa " "Warning: Node \"inst7\|inst118\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst118\|combout " "Warning: Node \"inst7\|inst118\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst117\|dataa " "Warning: Node \"inst7\|inst117\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst117\|combout " "Warning: Node \"inst7\|inst117\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst116\|dataa " "Warning: Node \"inst7\|inst116\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst116\|combout " "Warning: Node \"inst7\|inst116\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst115\|dataa " "Warning: Node \"inst7\|inst115\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst115\|combout " "Warning: Node \"inst7\|inst115\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst114\|dataa " "Warning: Node \"inst7\|inst114\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst114\|combout " "Warning: Node \"inst7\|inst114\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst113\|dataa " "Warning: Node \"inst7\|inst113\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst113\|combout " "Warning: Node \"inst7\|inst113\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst112\|dataa " "Warning: Node \"inst7\|inst112\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst112\|combout " "Warning: Node \"inst7\|inst112\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst111\|dataa " "Warning: Node \"inst7\|inst111\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst111\|combout " "Warning: Node \"inst7\|inst111\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst110\|dataa " "Warning: Node \"inst7\|inst110\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst110\|combout " "Warning: Node \"inst7\|inst110\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst109\|dataa " "Warning: Node \"inst7\|inst109\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst109\|combout " "Warning: Node \"inst7\|inst109\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst108\|dataa " "Warning: Node \"inst7\|inst108\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst108\|combout " "Warning: Node \"inst7\|inst108\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst107\|dataa " "Warning: Node \"inst7\|inst107\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst107\|combout " "Warning: Node \"inst7\|inst107\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst106\|dataa " "Warning: Node \"inst7\|inst106\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst106\|combout " "Warning: Node \"inst7\|inst106\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst105\|dataa " "Warning: Node \"inst7\|inst105\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst105\|combout " "Warning: Node \"inst7\|inst105\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst104\|dataa " "Warning: Node \"inst7\|inst104\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst104\|combout " "Warning: Node \"inst7\|inst104\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst103\|dataa " "Warning: Node \"inst7\|inst103\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst103\|combout " "Warning: Node \"inst7\|inst103\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst102\|dataa " "Warning: Node \"inst7\|inst102\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst102\|combout " "Warning: Node \"inst7\|inst102\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst101\|dataa " "Warning: Node \"inst7\|inst101\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst101\|combout " "Warning: Node \"inst7\|inst101\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst100\|dataa " "Warning: Node \"inst7\|inst100\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst100\|combout " "Warning: Node \"inst7\|inst100\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst99\|dataa " "Warning: Node \"inst7\|inst99\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst99\|combout " "Warning: Node \"inst7\|inst99\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst98\|dataa " "Warning: Node \"inst7\|inst98\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst98\|combout " "Warning: Node \"inst7\|inst98\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst97\|dataa " "Warning: Node \"inst7\|inst97\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst97\|combout " "Warning: Node \"inst7\|inst97\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst96\|dataa " "Warning: Node \"inst7\|inst96\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst96\|combout " "Warning: Node \"inst7\|inst96\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst95\|dataa " "Warning: Node \"inst7\|inst95\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst95\|combout " "Warning: Node \"inst7\|inst95\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst94\|dataa " "Warning: Node \"inst7\|inst94\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst94\|combout " "Warning: Node \"inst7\|inst94\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst93\|dataa " "Warning: Node \"inst7\|inst93\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst93\|combout " "Warning: Node \"inst7\|inst93\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst92\|dataa " "Warning: Node \"inst7\|inst92\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst92\|combout " "Warning: Node \"inst7\|inst92\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst91\|dataa " "Warning: Node \"inst7\|inst91\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst91\|combout " "Warning: Node \"inst7\|inst91\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst90\|dataa " "Warning: Node \"inst7\|inst90\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst90\|combout " "Warning: Node \"inst7\|inst90\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst89\|dataa " "Warning: Node \"inst7\|inst89\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst89\|combout " "Warning: Node \"inst7\|inst89\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst88\|dataa " "Warning: Node \"inst7\|inst88\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst88\|combout " "Warning: Node \"inst7\|inst88\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst87\|dataa " "Warning: Node \"inst7\|inst87\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst87\|combout " "Warning: Node \"inst7\|inst87\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst86\|dataa " "Warning: Node \"inst7\|inst86\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst86\|combout " "Warning: Node \"inst7\|inst86\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst85\|dataa " "Warning: Node \"inst7\|inst85\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst85\|combout " "Warning: Node \"inst7\|inst85\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst84\|dataa " "Warning: Node \"inst7\|inst84\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst84\|combout " "Warning: Node \"inst7\|inst84\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst83\|dataa " "Warning: Node \"inst7\|inst83\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst83\|combout " "Warning: Node \"inst7\|inst83\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst82\|dataa " "Warning: Node \"inst7\|inst82\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst82\|combout " "Warning: Node \"inst7\|inst82\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst81\|dataa " "Warning: Node \"inst7\|inst81\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst81\|combout " "Warning: Node \"inst7\|inst81\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst80\|dataa " "Warning: Node \"inst7\|inst80\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst80\|combout " "Warning: Node \"inst7\|inst80\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst79\|dataa " "Warning: Node \"inst7\|inst79\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst79\|combout " "Warning: Node \"inst7\|inst79\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst78\|dataa " "Warning: Node \"inst7\|inst78\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst78\|combout " "Warning: Node \"inst7\|inst78\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst77\|dataa " "Warning: Node \"inst7\|inst77\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst77\|combout " "Warning: Node \"inst7\|inst77\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst75\|dataa " "Warning: Node \"inst7\|inst75\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst75\|combout " "Warning: Node \"inst7\|inst75\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst74\|dataa " "Warning: Node \"inst7\|inst74\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst74\|combout " "Warning: Node \"inst7\|inst74\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst73\|dataa " "Warning: Node \"inst7\|inst73\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst73\|combout " "Warning: Node \"inst7\|inst73\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst72\|dataa " "Warning: Node \"inst7\|inst72\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst72\|combout " "Warning: Node \"inst7\|inst72\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst71\|dataa " "Warning: Node \"inst7\|inst71\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst71\|combout " "Warning: Node \"inst7\|inst71\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst70\|dataa " "Warning: Node \"inst7\|inst70\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst70\|combout " "Warning: Node \"inst7\|inst70\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst69\|dataa " "Warning: Node \"inst7\|inst69\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst69\|combout " "Warning: Node \"inst7\|inst69\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst68\|dataa " "Warning: Node \"inst7\|inst68\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst68\|combout " "Warning: Node \"inst7\|inst68\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst67\|dataa " "Warning: Node \"inst7\|inst67\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst67\|combout " "Warning: Node \"inst7\|inst67\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst66\|dataa " "Warning: Node \"inst7\|inst66\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst66\|combout " "Warning: Node \"inst7\|inst66\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst65\|dataa " "Warning: Node \"inst7\|inst65\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst65\|combout " "Warning: Node \"inst7\|inst65\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst64\|dataa " "Warning: Node \"inst7\|inst64\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst64\|combout " "Warning: Node \"inst7\|inst64\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst63\|dataa " "Warning: Node \"inst7\|inst63\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst63\|combout " "Warning: Node \"inst7\|inst63\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst62\|dataa " "Warning: Node \"inst7\|inst62\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst62\|combout " "Warning: Node \"inst7\|inst62\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst61\|dataa " "Warning: Node \"inst7\|inst61\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst61\|combout " "Warning: Node \"inst7\|inst61\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst60\|dataa " "Warning: Node \"inst7\|inst60\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 168 216 752 "inst60" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 888 936 208 "inst188" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 840 888 208 "inst187" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 792 840 208 "inst186" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 744 792 208 "inst185" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 696 744 208 "inst184" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 648 696 208 "inst183" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 600 648 208 "inst182" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 552 600 208 "inst181" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 504 552 208 "inst180" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 456 504 208 "inst179" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 408 456 208 "inst178" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 360 408 208 "inst177" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 312 360 208 "inst176" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 264 312 208 "inst175" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 216 264 208 "inst174" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 168 216 208 "inst173" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 888 936 280 "inst172" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 840 888 280 "inst171" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 792 840 280 "inst170" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 744 792 280 "inst169" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 696 744 280 "inst168" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 648 696 280 "inst167" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 600 648 280 "inst166" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 552 600 280 "inst165" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 504 552 280 "inst164" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 456 504 280 "inst163" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 408 456 280 "inst162" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 360 408 280 "inst161" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 312 360 280 "inst160" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 264 312 280 "inst159" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 216 264 280 "inst158" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 168 216 280 "inst157" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 888 936 352 "inst156" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 840 888 352 "inst155" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 792 840 352 "inst154" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 744 792 352 "inst153" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 696 744 352 "inst152" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 648 696 352 "inst151" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 600 648 352 "inst150" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 552 600 352 "inst149" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 504 552 352 "inst148" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 456 504 352 "inst147" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 408 456 352 "inst146" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 360 408 352 "inst145" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 312 360 352 "inst144" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 264 312 352 "inst143" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 216 264 352 "inst142" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 168 216 352 "inst141" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 888 936 424 "inst140" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 840 888 424 "inst139" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 792 840 424 "inst138" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 744 792 424 "inst137" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 696 744 424 "inst136" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 648 696 424 "inst135" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 600 648 424 "inst134" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 552 600 424 "inst133" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 504 552 424 "inst132" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 456 504 424 "inst131" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 408 456 424 "inst130" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 360 408 424 "inst129" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 312 360 424 "inst128" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 264 312 424 "inst127" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 216 264 424 "inst126" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 168 216 424 "inst125" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 888 936 536 "inst124" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 840 888 536 "inst123" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 792 840 536 "inst122" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 744 792 536 "inst121" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 696 744 536 "inst120" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 648 696 536 "inst119" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 600 648 536 "inst118" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 552 600 536 "inst117" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 504 552 536 "inst116" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 456 504 536 "inst115" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 408 456 536 "inst114" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 360 408 536 "inst113" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 312 360 536 "inst112" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 264 312 536 "inst111" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 216 264 536 "inst110" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 168 216 536 "inst109" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 888 936 608 "inst108" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 840 888 608 "inst107" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 792 840 608 "inst106" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 744 792 608 "inst105" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 696 744 608 "inst104" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 648 696 608 "inst103" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 600 648 608 "inst102" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 552 600 608 "inst101" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 504 552 608 "inst100" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 456 504 608 "inst99" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 408 456 608 "inst98" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 360 408 608 "inst97" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 312 360 608 "inst96" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 264 312 608 "inst95" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 216 264 608 "inst94" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 168 216 608 "inst93" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 888 936 680 "inst92" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 840 888 680 "inst91" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 792 840 680 "inst90" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 744 792 680 "inst89" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 696 744 680 "inst88" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 648 696 680 "inst87" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 600 648 680 "inst86" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 552 600 680 "inst85" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 504 552 680 "inst84" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 456 504 680 "inst83" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 408 456 680 "inst82" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 360 408 680 "inst81" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 312 360 680 "inst80" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 264 312 680 "inst79" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 216 264 680 "inst78" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 168 216 680 "inst77" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 888 936 752 "inst75" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 840 888 752 "inst74" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 792 840 752 "inst73" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 744 792 752 "inst72" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 696 744 752 "inst71" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 648 696 752 "inst70" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 600 648 752 "inst69" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 552 600 752 "inst68" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 504 552 752 "inst67" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 456 504 752 "inst66" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 408 456 752 "inst65" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 360 408 752 "inst64" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 312 360 752 "inst63" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 264 312 752 "inst62" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 216 264 752 "inst61" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "256 " "Critical Warning: Design contains combinational loop of 256 nodes. Estimating the delays through the loop." {  } {  } 1 0 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Info: Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000    CLK40DES1 " "Info:   25.000    CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst85 " "Info:   25.000       inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info:   25.000 PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info:   50.000 PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info:  100.000 PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info:    6.250 PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000    TTC_READY " "Info:   25.000    TTC_READY" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK40DES1 (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK40DES1 (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 560 -952 -784 576 "CLK40DES1" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 118 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_5) " "Info: Automatically promoted node PLL:inst2\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X21_Y27_N8 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X21_Y27_N8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1182 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5) " "Info: Automatically promoted node PLL:inst2\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1182 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5) " "Info: Automatically promoted node PLL:inst2\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1182 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|_clk4 (placed in counter C3 of PLL_5) " "Info: Automatically promoted node PLL:inst2\|altpll:altpll_component\|_clk4 (placed in counter C3 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1182 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddlctrlr:inst\|FIFO_CLK  " "Info: Automatically promoted node ddlctrlr:inst\|FIFO_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 1651 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|FIFO_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1537 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst85  " "Info: Automatically promoted node inst85 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4 " "Info: Destination node inst4" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1208 -8 56 1256 "inst4" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1712 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21~2 " "Info: Destination node inst21~2" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1400 1560 1624 1512 "inst21" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2234 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst20 " "Info: Destination node inst20" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1719 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst17 " "Info: Destination node inst17" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 832 1768 1832 880 "inst17" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1732 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0 " "Info: Destination node ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 104 21 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2319 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WORD_NR_CNT\[9\]~0 " "Info: Destination node ddlctrlr:inst\|WORD_NR_CNT\[9\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 81 12 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2329 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|CMD_DEC_REG\[7\]~0 " "Info: Destination node ddlctrlr:inst\|CMD_DEC_REG\[7\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 80 12 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CMD_DEC_REG[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2375 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Info: Destination node L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2495 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0 " "Info: Destination node ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 66 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DDL_SOFT_RESET_MODULE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2596 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GENERAL_RESET_MODULE:inst3\|TTC_RESET_COUNTER\[15\]~0 " "Info: Destination node GENERAL_RESET_MODULE:inst3\|TTC_RESET_COUNTER\[15\]~0" {  } { { "GENERAL_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/GENERAL_RESET_MODULE.tdf" 31 18 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GENERAL_RESET_MODULE:inst3|TTC_RESET_COUNTER[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2597 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1713 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUTOCLOCK:inst7\|inst60  " "Info: Automatically promoted node AUTOCLOCK:inst7\|inst60 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUTOCLOCK:inst7\|inst188 " "Info: Destination node AUTOCLOCK:inst7\|inst188" {  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 888 936 208 "inst188" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTOCLOCK:inst7|inst188 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1328 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 168 216 752 "inst60" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTOCLOCK:inst7|inst60 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1201 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Info: Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Info: Destination node TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 90 16 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2934 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[16\]~1 " "Info: Destination node TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[16\]~1" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 91 19 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[16]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2987 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_DELAY:inst68\|COUNTER\[4\]~1 " "Info: Destination node L0_DELAY:inst68\|COUNTER\[4\]~1" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3024 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0 " "Info: Destination node TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 74 14 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_DETECTOR_A[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3065 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Info: Destination node TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 89 1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3118 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst65~0 " "Info: Destination node inst65~0" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1240 2016 2080 1320 "inst65" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 3186 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1719 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst4  " "Info: Automatically promoted node inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|COLUMN_CNT\[3\]~0 " "Info: Destination node ddlctrlr:inst\|COLUMN_CNT\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 85 11 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2314 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|SEGMENT_CNT\[1\]~0 " "Info: Destination node ddlctrlr:inst\|SEGMENT_CNT\[1\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 86 12 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEGMENT_CNT[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2327 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0 " "Info: Destination node ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 101 13 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLR_BUSY_CNT[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2876 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1208 -8 56 1256 "inst4" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1712 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GENERAL_RESET_MODULE:inst3\|TTC_RESET_COUNTER\[15\]~0  " "Info: Automatically promoted node GENERAL_RESET_MODULE:inst3\|TTC_RESET_COUNTER\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "GENERAL_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/GENERAL_RESET_MODULE.tdf" 31 18 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GENERAL_RESET_MODULE:inst3|TTC_RESET_COUNTER[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2597 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst21~2  " "Info: Automatically promoted node inst21~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21~3 " "Info: Destination node inst21~3" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1400 1560 1624 1512 "inst21" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2235 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1400 1560 1624 1512 "inst21" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 2234 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GENERAL_RESET_MODULE:inst3\|TTC_RESET_STATE  " "Info: Automatically promoted node GENERAL_RESET_MODULE:inst3\|TTC_RESET_STATE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[21\] " "Info: Destination node LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[21\]" {  } { { "db/cntr_aqi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_aqi.tdf" 168 19 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:LPM_COUNTER_component|cntr_aqi:auto_generated|safe_q[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 152 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[20\] " "Info: Destination node LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[20\]" {  } { { "db/cntr_aqi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_aqi.tdf" 168 19 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:LPM_COUNTER_component|cntr_aqi:auto_generated|safe_q[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 154 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[19\] " "Info: Destination node LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[19\]" {  } { { "db/cntr_aqi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_aqi.tdf" 168 19 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:LPM_COUNTER_component|cntr_aqi:auto_generated|safe_q[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 156 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[18\] " "Info: Destination node LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[18\]" {  } { { "db/cntr_aqi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_aqi.tdf" 168 19 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:LPM_COUNTER_component|cntr_aqi:auto_generated|safe_q[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 158 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[17\] " "Info: Destination node LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[17\]" {  } { { "db/cntr_aqi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_aqi.tdf" 168 19 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:LPM_COUNTER_component|cntr_aqi:auto_generated|safe_q[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 160 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[16\] " "Info: Destination node LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[16\]" {  } { { "db/cntr_aqi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_aqi.tdf" 168 19 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:LPM_COUNTER_component|cntr_aqi:auto_generated|safe_q[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 162 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[15\] " "Info: Destination node LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[15\]" {  } { { "db/cntr_aqi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_aqi.tdf" 168 19 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:LPM_COUNTER_component|cntr_aqi:auto_generated|safe_q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 164 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[14\] " "Info: Destination node LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[14\]" {  } { { "db/cntr_aqi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_aqi.tdf" 168 19 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:LPM_COUNTER_component|cntr_aqi:auto_generated|safe_q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 166 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[13\] " "Info: Destination node LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[13\]" {  } { { "db/cntr_aqi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_aqi.tdf" 168 19 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:LPM_COUNTER_component|cntr_aqi:auto_generated|safe_q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 168 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[12\] " "Info: Destination node LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[12\]" {  } { { "db/cntr_aqi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_aqi.tdf" 168 19 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_COUNTER:inst58|lpm_counter:LPM_COUNTER_component|cntr_aqi:auto_generated|safe_q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 170 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "GENERAL_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/GENERAL_RESET_MODULE.tdf" 42 1 0 } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GENERAL_RESET_MODULE:inst3\|TTC_RESET_STATE" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GENERAL_RESET_MODULE:inst3|TTC_RESET_STATE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_26/" { { 0 { 0 ""} 0 1351 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL:inst2\|altpll:altpll_component\|pll 0 " "Warning: PLL \"PLL:inst2\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL:inst2\|altpll:altpll_component\|pll driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl " "Info: Input port INCLK\[0\] of node \"PLL:inst2\|altpll:altpll_component\|pll\" is driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/PLL.vhd" 161 0 0 } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 168 -360 -120 376 "inst2" "" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 560 -952 -784 576 "CLK40DES1" "" } } } }  } 0 0 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_26/PLL.vhd" 161 0 0 } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 168 -360 -120 376 "inst2" "" } } } }  } 0 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst4~clkctrl " "Info: Asynchronous signal \|ddl_ctrlr\|inst4~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|START_BLOCK_WRITE " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|START_BLOCK_WRITE" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst67 " "Info: Asynchronous signal \|ddl_ctrlr\|inst67" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_ILLEGAL_FANOUT_SIGNAL" "\|ddl_ctrlr\|inst21~2 " "Info: Signal fans out to non asynchronous inputs at node \|ddl_ctrlr\|inst21~2. No action will be taken" {  } {  } 0 0 "Signal fans out to non asynchronous inputs at node %1!s!. No action will be taken" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|GENERAL_RESET_MODULE:inst3\|TTC_RESET_STATE~clkctrl " "Info: Asynchronous signal \|ddl_ctrlr\|GENERAL_RESET_MODULE:inst3\|TTC_RESET_STATE~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst20~clkctrl " "Info: Asynchronous signal \|ddl_ctrlr\|inst20~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "Info: No synchronization register generates this signal. No action will be taken." {  } {  } 0 0 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst17 " "Info: Asynchronous signal \|ddl_ctrlr\|inst17" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst21~2clkctrl " "Info: Asynchronous signal \|ddl_ctrlr\|inst21~2clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_CNT\[3\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_CNT\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_CNT\[1\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_CNT\[1\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WORD_NR_CNT\[9\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WORD_NR_CNT\[9\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst34 " "Info: Asynchronous signal \|ddl_ctrlr\|inst34" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~1 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst56 " "Info: Asynchronous signal \|ddl_ctrlr\|inst56" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|GENERAL_RESET_MODULE:inst3\|TTC_RESET_COUNTER\[15\]~0clkctrl " "Info: Asynchronous signal \|ddl_ctrlr\|GENERAL_RESET_MODULE:inst3\|TTC_RESET_COUNTER\[15\]~0clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[16\]~1 " "Info: Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[16\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1 " "Info: Asynchronous signal \|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "Info: No synchronization register generates this signal. No action will be taken." {  } {  } 0 0 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN~1 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_STATUS\[18\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_STATUS\[18\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Info: Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "26 0 " "Info: Found 26 asynchronous signals of which 0 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:03" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Info: Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 8 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 8 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Info: Starting physical synthesis algorithm fanout splitting" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Info: Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:12 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:12" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X13_Y14 X26_Y27 " "Info: Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "65 " "Warning: Found 65 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[12\] 0 " "Info: Pin \"DATABUS_ADD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[11\] 0 " "Info: Pin \"DATABUS_ADD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[10\] 0 " "Info: Pin \"DATABUS_ADD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[9\] 0 " "Info: Pin \"DATABUS_ADD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[8\] 0 " "Info: Pin \"DATABUS_ADD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbCTRLn 0 " "Info: Pin \"fbCTRLn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbTENn 0 " "Info: Pin \"fbTENn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[31\] 0 " "Info: Pin \"fbD\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[30\] 0 " "Info: Pin \"fbD\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[29\] 0 " "Info: Pin \"fbD\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[28\] 0 " "Info: Pin \"fbD\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[27\] 0 " "Info: Pin \"fbD\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[26\] 0 " "Info: Pin \"fbD\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[25\] 0 " "Info: Pin \"fbD\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[24\] 0 " "Info: Pin \"fbD\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[23\] 0 " "Info: Pin \"fbD\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[22\] 0 " "Info: Pin \"fbD\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[21\] 0 " "Info: Pin \"fbD\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[20\] 0 " "Info: Pin \"fbD\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[19\] 0 " "Info: Pin \"fbD\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[18\] 0 " "Info: Pin \"fbD\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[17\] 0 " "Info: Pin \"fbD\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[16\] 0 " "Info: Pin \"fbD\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[15\] 0 " "Info: Pin \"fbD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[14\] 0 " "Info: Pin \"fbD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[13\] 0 " "Info: Pin \"fbD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[12\] 0 " "Info: Pin \"fbD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[11\] 0 " "Info: Pin \"fbD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[10\] 0 " "Info: Pin \"fbD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[9\] 0 " "Info: Pin \"fbD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[8\] 0 " "Info: Pin \"fbD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[7\] 0 " "Info: Pin \"fbD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[6\] 0 " "Info: Pin \"fbD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[5\] 0 " "Info: Pin \"fbD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[4\] 0 " "Info: Pin \"fbD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[3\] 0 " "Info: Pin \"fbD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[2\] 0 " "Info: Pin \"fbD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[1\] 0 " "Info: Pin \"fbD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[0\] 0 " "Info: Pin \"fbD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG_CLOCK 0 " "Info: Pin \"SEG_CLOCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "foCLK 0 " "Info: Pin \"foCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOC_CSn 0 " "Info: Pin \"LOC_CSn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG_TRIG 0 " "Info: Pin \"SEG_TRIG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUSY 0 " "Info: Pin \"BUSY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPARE_LVDS 0 " "Info: Pin \"SPARE_LVDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G_SPARE1 0 " "Info: Pin \"G_SPARE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G_SPARE2 0 " "Info: Pin \"G_SPARE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TRIG_LED 0 " "Info: Pin \"TRIG_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACCESS_LED 0 " "Info: Pin \"ACCESS_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "foBSYn 0 " "Info: Pin \"foBSYn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOC_Rn/W 0 " "Info: Pin \"LOC_Rn/W\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aout 0 " "Info: Pin \"Aout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bout 0 " "Info: Pin \"Bout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout 0 " "Info: Pin \"Cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dout 0 " "Info: Pin \"Dout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESETn_to_SEGMENT 0 " "Info: Pin \"RESETn_to_SEGMENT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESETn_to_TTCRX 0 " "Info: Pin \"RESETn_to_TTCRX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[7\] 0 " "Info: Pin \"DATABUS_ADD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[6\] 0 " "Info: Pin \"DATABUS_ADD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[5\] 0 " "Info: Pin \"DATABUS_ADD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[4\] 0 " "Info: Pin \"DATABUS_ADD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[3\] 0 " "Info: Pin \"DATABUS_ADD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[2\] 0 " "Info: Pin \"DATABUS_ADD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[1\] 0 " "Info: Pin \"DATABUS_ADD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[0\] 0 " "Info: Pin \"DATABUS_ADD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.fit.smsg " "Info: Generated suppressed messages file C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 262 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Info: Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 19:53:59 2014 " "Info: Processing ended: Wed Dec 10 19:53:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Info: Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Info: Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 19:54:00 2014 " "Info: Processing started: Wed Dec 10 19:54:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 19:54:00 2014 " "Info: Processing started: Wed Dec 10 19:54:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rcb_ctrlr -c ddl_ctrlr " "Info: Command: quartus_sta rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Info: Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "256 " "Warning: Found combinational loop of 256 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|inst60\|combout " "Warning: Node \"inst7\|inst60\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst188\|dataf " "Warning: Node \"inst7\|inst188\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst188\|combout " "Warning: Node \"inst7\|inst188\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst187\|dataf " "Warning: Node \"inst7\|inst187\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst187\|combout " "Warning: Node \"inst7\|inst187\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst186\|datab " "Warning: Node \"inst7\|inst186\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst186\|combout " "Warning: Node \"inst7\|inst186\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst185\|dataa " "Warning: Node \"inst7\|inst185\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst185\|combout " "Warning: Node \"inst7\|inst185\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst184\|dataf " "Warning: Node \"inst7\|inst184\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst184\|combout " "Warning: Node \"inst7\|inst184\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst183\|dataa " "Warning: Node \"inst7\|inst183\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst183\|combout " "Warning: Node \"inst7\|inst183\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst182\|dataf " "Warning: Node \"inst7\|inst182\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst182\|combout " "Warning: Node \"inst7\|inst182\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst181\|datab " "Warning: Node \"inst7\|inst181\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst181\|combout " "Warning: Node \"inst7\|inst181\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst180\|dataf " "Warning: Node \"inst7\|inst180\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst180\|combout " "Warning: Node \"inst7\|inst180\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst179\|dataf " "Warning: Node \"inst7\|inst179\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst179\|combout " "Warning: Node \"inst7\|inst179\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst178\|dataf " "Warning: Node \"inst7\|inst178\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst178\|combout " "Warning: Node \"inst7\|inst178\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst177\|dataf " "Warning: Node \"inst7\|inst177\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst177\|combout " "Warning: Node \"inst7\|inst177\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst176\|dataf " "Warning: Node \"inst7\|inst176\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst176\|combout " "Warning: Node \"inst7\|inst176\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst175\|dataf " "Warning: Node \"inst7\|inst175\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst175\|combout " "Warning: Node \"inst7\|inst175\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst174\|datac " "Warning: Node \"inst7\|inst174\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst174\|combout " "Warning: Node \"inst7\|inst174\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst173\|datac " "Warning: Node \"inst7\|inst173\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst173\|combout " "Warning: Node \"inst7\|inst173\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst172\|dataf " "Warning: Node \"inst7\|inst172\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst172\|combout " "Warning: Node \"inst7\|inst172\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst171\|dataf " "Warning: Node \"inst7\|inst171\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst171\|combout " "Warning: Node \"inst7\|inst171\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst170\|dataf " "Warning: Node \"inst7\|inst170\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst170\|combout " "Warning: Node \"inst7\|inst170\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst169\|dataf " "Warning: Node \"inst7\|inst169\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst169\|combout " "Warning: Node \"inst7\|inst169\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst168\|dataf " "Warning: Node \"inst7\|inst168\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst168\|combout " "Warning: Node \"inst7\|inst168\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst167\|dataf " "Warning: Node \"inst7\|inst167\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst167\|combout " "Warning: Node \"inst7\|inst167\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst166\|datab " "Warning: Node \"inst7\|inst166\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst166\|combout " "Warning: Node \"inst7\|inst166\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst165\|datab " "Warning: Node \"inst7\|inst165\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst165\|combout " "Warning: Node \"inst7\|inst165\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst164\|dataa " "Warning: Node \"inst7\|inst164\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst164\|combout " "Warning: Node \"inst7\|inst164\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst163\|dataf " "Warning: Node \"inst7\|inst163\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst163\|combout " "Warning: Node \"inst7\|inst163\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst162\|dataf " "Warning: Node \"inst7\|inst162\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst162\|combout " "Warning: Node \"inst7\|inst162\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst161\|dataf " "Warning: Node \"inst7\|inst161\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst161\|combout " "Warning: Node \"inst7\|inst161\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst160\|dataf " "Warning: Node \"inst7\|inst160\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst160\|combout " "Warning: Node \"inst7\|inst160\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst159\|dataa " "Warning: Node \"inst7\|inst159\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst159\|combout " "Warning: Node \"inst7\|inst159\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst158\|dataf " "Warning: Node \"inst7\|inst158\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst158\|combout " "Warning: Node \"inst7\|inst158\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst157\|datac " "Warning: Node \"inst7\|inst157\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst157\|combout " "Warning: Node \"inst7\|inst157\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst156\|dataf " "Warning: Node \"inst7\|inst156\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst156\|combout " "Warning: Node \"inst7\|inst156\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst155\|datae " "Warning: Node \"inst7\|inst155\|datae\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst155\|combout " "Warning: Node \"inst7\|inst155\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst154\|dataf " "Warning: Node \"inst7\|inst154\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst154\|combout " "Warning: Node \"inst7\|inst154\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst153\|dataf " "Warning: Node \"inst7\|inst153\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst153\|combout " "Warning: Node \"inst7\|inst153\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst152\|dataf " "Warning: Node \"inst7\|inst152\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst152\|combout " "Warning: Node \"inst7\|inst152\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst151\|datac " "Warning: Node \"inst7\|inst151\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst151\|combout " "Warning: Node \"inst7\|inst151\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst150\|dataf " "Warning: Node \"inst7\|inst150\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst150\|combout " "Warning: Node \"inst7\|inst150\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst149\|dataf " "Warning: Node \"inst7\|inst149\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst149\|combout " "Warning: Node \"inst7\|inst149\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst148\|datab " "Warning: Node \"inst7\|inst148\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst148\|combout " "Warning: Node \"inst7\|inst148\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst147\|dataa " "Warning: Node \"inst7\|inst147\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst147\|combout " "Warning: Node \"inst7\|inst147\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst146\|dataf " "Warning: Node \"inst7\|inst146\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst146\|combout " "Warning: Node \"inst7\|inst146\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst145\|datae " "Warning: Node \"inst7\|inst145\|datae\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst145\|combout " "Warning: Node \"inst7\|inst145\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst144\|dataf " "Warning: Node \"inst7\|inst144\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst144\|combout " "Warning: Node \"inst7\|inst144\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst143\|datab " "Warning: Node \"inst7\|inst143\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst143\|combout " "Warning: Node \"inst7\|inst143\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst142\|dataa " "Warning: Node \"inst7\|inst142\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst142\|combout " "Warning: Node \"inst7\|inst142\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst141\|dataf " "Warning: Node \"inst7\|inst141\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst141\|combout " "Warning: Node \"inst7\|inst141\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst140\|dataf " "Warning: Node \"inst7\|inst140\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst140\|combout " "Warning: Node \"inst7\|inst140\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst139\|dataf " "Warning: Node \"inst7\|inst139\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst139\|combout " "Warning: Node \"inst7\|inst139\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst138\|dataf " "Warning: Node \"inst7\|inst138\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst138\|combout " "Warning: Node \"inst7\|inst138\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst137\|dataf " "Warning: Node \"inst7\|inst137\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst137\|combout " "Warning: Node \"inst7\|inst137\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst136\|dataf " "Warning: Node \"inst7\|inst136\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst136\|combout " "Warning: Node \"inst7\|inst136\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst135\|datab " "Warning: Node \"inst7\|inst135\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst135\|combout " "Warning: Node \"inst7\|inst135\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst134\|dataa " "Warning: Node \"inst7\|inst134\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst134\|combout " "Warning: Node \"inst7\|inst134\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst133\|datae " "Warning: Node \"inst7\|inst133\|datae\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst133\|combout " "Warning: Node \"inst7\|inst133\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst132\|dataf " "Warning: Node \"inst7\|inst132\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst132\|combout " "Warning: Node \"inst7\|inst132\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst131\|datae " "Warning: Node \"inst7\|inst131\|datae\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst131\|combout " "Warning: Node \"inst7\|inst131\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst130\|dataf " "Warning: Node \"inst7\|inst130\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst130\|combout " "Warning: Node \"inst7\|inst130\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst129\|dataf " "Warning: Node \"inst7\|inst129\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst129\|combout " "Warning: Node \"inst7\|inst129\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst128\|datab " "Warning: Node \"inst7\|inst128\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst128\|combout " "Warning: Node \"inst7\|inst128\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst127\|dataf " "Warning: Node \"inst7\|inst127\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst127\|combout " "Warning: Node \"inst7\|inst127\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst126\|dataf " "Warning: Node \"inst7\|inst126\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst126\|combout " "Warning: Node \"inst7\|inst126\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst125\|dataf " "Warning: Node \"inst7\|inst125\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst125\|combout " "Warning: Node \"inst7\|inst125\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst124\|datab " "Warning: Node \"inst7\|inst124\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst124\|combout " "Warning: Node \"inst7\|inst124\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst123\|dataa " "Warning: Node \"inst7\|inst123\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst123\|combout " "Warning: Node \"inst7\|inst123\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst122\|dataf " "Warning: Node \"inst7\|inst122\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst122\|combout " "Warning: Node \"inst7\|inst122\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst121\|dataf " "Warning: Node \"inst7\|inst121\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst121\|combout " "Warning: Node \"inst7\|inst121\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst120\|datac " "Warning: Node \"inst7\|inst120\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst120\|combout " "Warning: Node \"inst7\|inst120\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst119\|datac " "Warning: Node \"inst7\|inst119\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst119\|combout " "Warning: Node \"inst7\|inst119\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst118\|dataf " "Warning: Node \"inst7\|inst118\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst118\|combout " "Warning: Node \"inst7\|inst118\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst117\|datac " "Warning: Node \"inst7\|inst117\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst117\|combout " "Warning: Node \"inst7\|inst117\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst116\|datab " "Warning: Node \"inst7\|inst116\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst116\|combout " "Warning: Node \"inst7\|inst116\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst115\|dataf " "Warning: Node \"inst7\|inst115\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst115\|combout " "Warning: Node \"inst7\|inst115\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst114\|datac " "Warning: Node \"inst7\|inst114\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst114\|combout " "Warning: Node \"inst7\|inst114\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst113\|dataf " "Warning: Node \"inst7\|inst113\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst113\|combout " "Warning: Node \"inst7\|inst113\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst112\|dataf " "Warning: Node \"inst7\|inst112\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst112\|combout " "Warning: Node \"inst7\|inst112\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst111\|datac " "Warning: Node \"inst7\|inst111\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst111\|combout " "Warning: Node \"inst7\|inst111\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst110\|dataf " "Warning: Node \"inst7\|inst110\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst110\|combout " "Warning: Node \"inst7\|inst110\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst109\|dataf " "Warning: Node \"inst7\|inst109\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst109\|combout " "Warning: Node \"inst7\|inst109\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst108\|dataf " "Warning: Node \"inst7\|inst108\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst108\|combout " "Warning: Node \"inst7\|inst108\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst107\|datae " "Warning: Node \"inst7\|inst107\|datae\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst107\|combout " "Warning: Node \"inst7\|inst107\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst106\|dataf " "Warning: Node \"inst7\|inst106\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst106\|combout " "Warning: Node \"inst7\|inst106\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst105\|dataf " "Warning: Node \"inst7\|inst105\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst105\|combout " "Warning: Node \"inst7\|inst105\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst104\|datac " "Warning: Node \"inst7\|inst104\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst104\|combout " "Warning: Node \"inst7\|inst104\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst103\|dataf " "Warning: Node \"inst7\|inst103\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst103\|combout " "Warning: Node \"inst7\|inst103\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst102\|dataa " "Warning: Node \"inst7\|inst102\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst102\|combout " "Warning: Node \"inst7\|inst102\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst101\|dataf " "Warning: Node \"inst7\|inst101\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst101\|combout " "Warning: Node \"inst7\|inst101\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst100\|dataf " "Warning: Node \"inst7\|inst100\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst100\|combout " "Warning: Node \"inst7\|inst100\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst99\|datac " "Warning: Node \"inst7\|inst99\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst99\|combout " "Warning: Node \"inst7\|inst99\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst98\|datae " "Warning: Node \"inst7\|inst98\|datae\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst98\|combout " "Warning: Node \"inst7\|inst98\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst97\|datae " "Warning: Node \"inst7\|inst97\|datae\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst97\|combout " "Warning: Node \"inst7\|inst97\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst96\|dataf " "Warning: Node \"inst7\|inst96\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst96\|combout " "Warning: Node \"inst7\|inst96\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst95\|dataf " "Warning: Node \"inst7\|inst95\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst95\|combout " "Warning: Node \"inst7\|inst95\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst94\|datac " "Warning: Node \"inst7\|inst94\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst94\|combout " "Warning: Node \"inst7\|inst94\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst93\|datac " "Warning: Node \"inst7\|inst93\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst93\|combout " "Warning: Node \"inst7\|inst93\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst92\|dataf " "Warning: Node \"inst7\|inst92\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst92\|combout " "Warning: Node \"inst7\|inst92\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst91\|dataf " "Warning: Node \"inst7\|inst91\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst91\|combout " "Warning: Node \"inst7\|inst91\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst90\|datac " "Warning: Node \"inst7\|inst90\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst90\|combout " "Warning: Node \"inst7\|inst90\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst89\|datac " "Warning: Node \"inst7\|inst89\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst89\|combout " "Warning: Node \"inst7\|inst89\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst88\|dataf " "Warning: Node \"inst7\|inst88\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst88\|combout " "Warning: Node \"inst7\|inst88\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst87\|datac " "Warning: Node \"inst7\|inst87\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst87\|combout " "Warning: Node \"inst7\|inst87\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst86\|datac " "Warning: Node \"inst7\|inst86\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst86\|combout " "Warning: Node \"inst7\|inst86\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst85\|dataf " "Warning: Node \"inst7\|inst85\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst85\|combout " "Warning: Node \"inst7\|inst85\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst84\|dataf " "Warning: Node \"inst7\|inst84\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst84\|combout " "Warning: Node \"inst7\|inst84\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst83\|datab " "Warning: Node \"inst7\|inst83\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst83\|combout " "Warning: Node \"inst7\|inst83\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst82\|dataf " "Warning: Node \"inst7\|inst82\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst82\|combout " "Warning: Node \"inst7\|inst82\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst81\|dataf " "Warning: Node \"inst7\|inst81\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst81\|combout " "Warning: Node \"inst7\|inst81\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst80\|datae " "Warning: Node \"inst7\|inst80\|datae\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst80\|combout " "Warning: Node \"inst7\|inst80\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst79\|datac " "Warning: Node \"inst7\|inst79\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst79\|combout " "Warning: Node \"inst7\|inst79\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst78\|datac " "Warning: Node \"inst7\|inst78\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst78\|combout " "Warning: Node \"inst7\|inst78\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst77\|dataf " "Warning: Node \"inst7\|inst77\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst77\|combout " "Warning: Node \"inst7\|inst77\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst75\|dataf " "Warning: Node \"inst7\|inst75\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst75\|combout " "Warning: Node \"inst7\|inst75\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst74\|dataf " "Warning: Node \"inst7\|inst74\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst74\|combout " "Warning: Node \"inst7\|inst74\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst73\|dataf " "Warning: Node \"inst7\|inst73\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst73\|combout " "Warning: Node \"inst7\|inst73\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst72\|dataf " "Warning: Node \"inst7\|inst72\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst72\|combout " "Warning: Node \"inst7\|inst72\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst71\|datac " "Warning: Node \"inst7\|inst71\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst71\|combout " "Warning: Node \"inst7\|inst71\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst70\|dataf " "Warning: Node \"inst7\|inst70\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst70\|combout " "Warning: Node \"inst7\|inst70\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst69\|dataa " "Warning: Node \"inst7\|inst69\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst69\|combout " "Warning: Node \"inst7\|inst69\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst68\|dataf " "Warning: Node \"inst7\|inst68\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst68\|combout " "Warning: Node \"inst7\|inst68\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst67\|datae " "Warning: Node \"inst7\|inst67\|datae\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst67\|combout " "Warning: Node \"inst7\|inst67\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst66\|dataf " "Warning: Node \"inst7\|inst66\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst66\|combout " "Warning: Node \"inst7\|inst66\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst65\|dataf " "Warning: Node \"inst7\|inst65\|dataf\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst65\|combout " "Warning: Node \"inst7\|inst65\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst64\|datac " "Warning: Node \"inst7\|inst64\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst64\|combout " "Warning: Node \"inst7\|inst64\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst63\|datab " "Warning: Node \"inst7\|inst63\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst63\|combout " "Warning: Node \"inst7\|inst63\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst62\|dataa " "Warning: Node \"inst7\|inst62\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst62\|combout " "Warning: Node \"inst7\|inst62\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst61\|dataa " "Warning: Node \"inst7\|inst61\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst61\|combout " "Warning: Node \"inst7\|inst61\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "inst7\|inst60\|datac " "Warning: Node \"inst7\|inst60\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 168 216 752 "inst60" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 888 936 208 "inst188" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 840 888 208 "inst187" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 792 840 208 "inst186" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 744 792 208 "inst185" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 696 744 208 "inst184" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 648 696 208 "inst183" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 600 648 208 "inst182" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 552 600 208 "inst181" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 504 552 208 "inst180" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 456 504 208 "inst179" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 408 456 208 "inst178" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 360 408 208 "inst177" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 312 360 208 "inst176" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 264 312 208 "inst175" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 216 264 208 "inst174" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 176 168 216 208 "inst173" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 888 936 280 "inst172" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 840 888 280 "inst171" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 792 840 280 "inst170" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 744 792 280 "inst169" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 696 744 280 "inst168" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 648 696 280 "inst167" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 600 648 280 "inst166" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 552 600 280 "inst165" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 504 552 280 "inst164" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 456 504 280 "inst163" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 408 456 280 "inst162" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 360 408 280 "inst161" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 312 360 280 "inst160" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 264 312 280 "inst159" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 216 264 280 "inst158" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 248 168 216 280 "inst157" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 888 936 352 "inst156" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 840 888 352 "inst155" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 792 840 352 "inst154" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 744 792 352 "inst153" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 696 744 352 "inst152" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 648 696 352 "inst151" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 600 648 352 "inst150" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 552 600 352 "inst149" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 504 552 352 "inst148" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 456 504 352 "inst147" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 408 456 352 "inst146" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 360 408 352 "inst145" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 312 360 352 "inst144" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 264 312 352 "inst143" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 216 264 352 "inst142" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 320 168 216 352 "inst141" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 888 936 424 "inst140" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 840 888 424 "inst139" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 792 840 424 "inst138" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 744 792 424 "inst137" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 696 744 424 "inst136" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 648 696 424 "inst135" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 600 648 424 "inst134" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 552 600 424 "inst133" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 504 552 424 "inst132" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 456 504 424 "inst131" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 408 456 424 "inst130" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 360 408 424 "inst129" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 312 360 424 "inst128" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 264 312 424 "inst127" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 216 264 424 "inst126" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 392 168 216 424 "inst125" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 888 936 536 "inst124" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 840 888 536 "inst123" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 792 840 536 "inst122" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 744 792 536 "inst121" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 696 744 536 "inst120" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 648 696 536 "inst119" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 600 648 536 "inst118" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 552 600 536 "inst117" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 504 552 536 "inst116" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 456 504 536 "inst115" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 408 456 536 "inst114" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 360 408 536 "inst113" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 312 360 536 "inst112" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 264 312 536 "inst111" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 216 264 536 "inst110" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 504 168 216 536 "inst109" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 888 936 608 "inst108" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 840 888 608 "inst107" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 792 840 608 "inst106" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 744 792 608 "inst105" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 696 744 608 "inst104" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 648 696 608 "inst103" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 600 648 608 "inst102" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 552 600 608 "inst101" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 504 552 608 "inst100" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 456 504 608 "inst99" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 408 456 608 "inst98" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 360 408 608 "inst97" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 312 360 608 "inst96" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 264 312 608 "inst95" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 216 264 608 "inst94" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 576 168 216 608 "inst93" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 888 936 680 "inst92" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 840 888 680 "inst91" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 792 840 680 "inst90" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 744 792 680 "inst89" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 696 744 680 "inst88" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 648 696 680 "inst87" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 600 648 680 "inst86" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 552 600 680 "inst85" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 504 552 680 "inst84" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 456 504 680 "inst83" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 408 456 680 "inst82" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 360 408 680 "inst81" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 312 360 680 "inst80" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 264 312 680 "inst79" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 216 264 680 "inst78" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 648 168 216 680 "inst77" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 888 936 752 "inst75" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 840 888 752 "inst74" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 792 840 752 "inst73" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 744 792 752 "inst72" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 696 744 752 "inst71" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 648 696 752 "inst70" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 600 648 752 "inst69" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 552 600 752 "inst68" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 504 552 752 "inst67" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 456 504 752 "inst66" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 408 456 752 "inst65" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 360 408 752 "inst64" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 312 360 752 "inst63" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 264 312 752 "inst62" "" } } } } { "AUTOCLOCK.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/AUTOCLOCK.bdf" { { 720 216 264 752 "inst61" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "256 " "Critical Warning: Design contains combinational loop of 256 nodes. Estimating the delays through the loop." {  } {  } 1 0 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Info: Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 19:54:01 2014 " "Info: Processing ended: Wed Dec 10 19:54:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.910 " "Info: Worst-case setup slack is 0.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.910         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.910         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.754         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     3.754         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.633         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     4.633         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     4.667         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.037         0.000 inst85  " "Info:    22.037         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.043         0.000 TTC_READY  " "Info:    22.043         0.000 TTC_READY " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Info: Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 TTC_READY  " "Info:     0.744         0.000 TTC_READY " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst85  " "Info:     0.744         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.486 " "Info: Worst-case recovery slack is 0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.486         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.316         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     7.316         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.874         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     8.874         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.902         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     9.902         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.834         0.000 TTC_READY  " "Info:    10.834         0.000 TTC_READY " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.600         0.000 inst85  " "Info:    11.600         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.896 " "Info: Worst-case removal slack is 0.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     0.896         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.980         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     0.980         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.163         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     1.163         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.267         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     2.267         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.002         0.000 inst85  " "Info:    13.002         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.621         0.000 TTC_READY  " "Info:    13.621         0.000 TTC_READY " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.305 " "Info: Worst-case minimum pulse width slack is 2.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     2.305         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.269         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:    11.269         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 TTC_READY  " "Info:    11.680         0.000 TTC_READY " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst85  " "Info:    11.680         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "Info:    12.500         0.000 CLK40DES1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.180         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:    24.180         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:    48.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.910 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.910" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.910  " "Info: Path #1: Setup slack is 0.910 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|COUNTER\[0\] " "Info: From Node    : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "Info: To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           launch edge time " "Info:      3.125      3.125           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.626      2.501  F        clock network delay " "Info:      5.626      2.501  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.753      0.127     uTco  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      5.753      0.127     uTco  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.753      0.000 RR  CELL  inst68\|COUNTER\[0\]\|regout " "Info:      5.753      0.000 RR  CELL  inst68\|COUNTER\[0\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.124      0.371 RR    IC  inst68\|_~0\|dataa " "Info:      6.124      0.371 RR    IC  inst68\|_~0\|dataa" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 712 8 160 808 "inst68" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.614      0.490 RF  CELL  inst68\|_~0\|combout " "Info:      6.614      0.490 RF  CELL  inst68\|_~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 712 8 160 808 "inst68" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.381      0.767 FF    IC  inst68\|DELAY_SM~4\|dataf " "Info:      7.381      0.767 FF    IC  inst68\|DELAY_SM~4\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.452      0.071 FR  CELL  inst68\|DELAY_SM~4\|combout " "Info:      7.452      0.071 FR  CELL  inst68\|DELAY_SM~4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.452      0.000 RR    IC  inst68\|L0_OUT\|datain " "Info:      7.452      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.659      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "Info:      7.659      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info:      6.250      6.250           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.770      2.520  R        clock network delay " "Info:      8.770      2.520  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.690     -0.080           clock uncertainty " "Info:      8.690     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.569     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT " "Info:      8.569     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.659 " "Info: Data Arrival Time  :     7.659" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.569 " "Info: Data Required Time :     8.569" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.910  " "Info: Slack              :     0.910 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.754 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.754" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.754  " "Info: Path #1: Setup slack is 3.754 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info: To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info:      6.250      6.250           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.770      2.520  R        clock network delay " "Info:      8.770      2.520  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.897      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "Info:      8.897      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.897      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:      8.897      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.035      1.138 RR    IC  inst13\|ERROR_BIT_0~1\|datac " "Info:     10.035      1.138 RR    IC  inst13\|ERROR_BIT_0~1\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.341      0.306 RR  CELL  inst13\|ERROR_BIT_0~1\|combout " "Info:     10.341      0.306 RR  CELL  inst13\|ERROR_BIT_0~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.630      0.289 RR    IC  inst13\|ERROR_BIT_0\|adatasdata " "Info:     10.630      0.289 RR    IC  inst13\|ERROR_BIT_0\|adatasdata" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.044      0.414 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info:     11.044      0.414 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.999      2.499  F        clock network delay " "Info:     14.999      2.499  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.919     -0.080           clock uncertainty " "Info:     14.919     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.798     -0.121     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info:     14.798     -0.121     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.044 " "Info: Data Arrival Time  :    11.044" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.798 " "Info: Data Required Time :    14.798" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.754  " "Info: Slack              :     3.754 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.633 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.633" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.633  " "Info: Path #1: Setup slack is 4.633 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff " "Info: From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info: To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "Info:     37.500     37.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.137      6.637  F        clock network delay " "Info:     44.137      6.637  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.264      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff " "Info:     44.264      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.264      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|regout " "Info:     44.264      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.041      0.777 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|dataf " "Info:     45.041      0.777 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 70 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.112      0.071 RF  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|combout " "Info:     45.112      0.071 RF  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 70 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.031      3.919 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~2\|datae " "Info:     49.031      3.919 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~2\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|_~2 } "NODE_NAME" } } { "db/scfifo_uf31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/scfifo_uf31.tdf" 36 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.237      0.206 FR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~2\|combout " "Info:     49.237      0.206 FR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~2\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|_~2 } "NODE_NAME" } } { "db/scfifo_uf31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/scfifo_uf31.tdf" 36 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.960      1.723 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|adatasdata " "Info:     50.960      1.723 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|adatasdata" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.374      0.414 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info:     51.374      0.414 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.208      6.208  F        clock network delay " "Info:     56.208      6.208  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.128     -0.080           clock uncertainty " "Info:     56.128     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.007     -0.121     uTsu  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info:     56.007     -0.121     uTsu  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    51.374 " "Info: Data Arrival Time  :    51.374" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    56.007 " "Info: Data Required Time :    56.007" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.633  " "Info: Slack              :     4.633 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.667 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.667" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.667  " "Info: Path #1: Setup slack is 4.667 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "Info:     43.750     43.750           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.270      2.520  R        clock network delay " "Info:     46.270      2.520  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.397      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "Info:     46.397      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.397      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:     46.397      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.765      0.368 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|datad " "Info:     46.765      0.368 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.067      0.302 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout " "Info:     47.067      0.302 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.364      0.297 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|dataf " "Info:     47.364      0.297 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.435      0.071 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout " "Info:     47.435      0.071 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.435      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "Info:     47.435      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.642      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     47.642      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.510      2.510  R        clock network delay " "Info:     52.510      2.510  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.430     -0.080           clock uncertainty " "Info:     52.430     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.309     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     52.309     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    47.642 " "Info: Data Arrival Time  :    47.642" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.309 " "Info: Data Required Time :    52.309" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.667  " "Info: Slack              :     4.667 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.037 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.037  " "Info: Path #1: Setup slack is 22.037 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.917      4.417  F        clock network delay " "Info:     16.917      4.417  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.044      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     17.044      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.044      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "Info:     17.044      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.044      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "Info:     17.044      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.658      0.614 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "Info:     17.658      0.614 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.658      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "Info:     17.658      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.705      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "Info:     17.705      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.705      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "Info:     17.705      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.752      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "Info:     17.752      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.752      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "Info:     17.752      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.799      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "Info:     17.799      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.799      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "Info:     17.799      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.846      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "Info:     17.846      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.846      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "Info:     17.846      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.893      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "Info:     17.893      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.893      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "Info:     17.893      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.940      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "Info:     17.940      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.940      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "Info:     17.940      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.069      0.129 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "Info:     18.069      0.129 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.069      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "Info:     18.069      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.116      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "Info:     18.116      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.116      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "Info:     18.116      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.163      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "Info:     18.163      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.163      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "Info:     18.163      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.210      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "Info:     18.210      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.210      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "Info:     18.210      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.257      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "Info:     18.257      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.257      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "Info:     18.257      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.304      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "Info:     18.304      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.304      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "Info:     18.304      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.351      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "Info:     18.351      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.351      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "Info:     18.351      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.398      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "Info:     18.398      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.398      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "Info:     18.398      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.667      0.269 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "Info:     18.667      0.269 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.667      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "Info:     18.667      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.714      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "Info:     18.714      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.714      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "Info:     18.714      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.761      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "Info:     18.761      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.761      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "Info:     18.761      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.808      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "Info:     18.808      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.808      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "Info:     18.808      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.855      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "Info:     18.855      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.855      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "Info:     18.855      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.902      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "Info:     18.902      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.902      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "Info:     18.902      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.949      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "Info:     18.949      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.949      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "Info:     18.949      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.996      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "Info:     18.996      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.996      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "Info:     18.996      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.125      0.129 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "Info:     19.125      0.129 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.125      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "Info:     19.125      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.172      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "Info:     19.172      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.172      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "Info:     19.172      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.219      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "Info:     19.219      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.219      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "Info:     19.219      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.266      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "Info:     19.266      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.266      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "Info:     19.266      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.313      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "Info:     19.313      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.313      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "Info:     19.313      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.360      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "Info:     19.360      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.360      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "Info:     19.360      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.407      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "Info:     19.407      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.407      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "Info:     19.407      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.454      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "Info:     19.454      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.454      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "Info:     19.454      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.622      0.168 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "Info:     19.622      0.168 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.622      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "Info:     19.622      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.753      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     19.753      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "Info:     37.500     37.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.911      4.411  F        clock network delay " "Info:     41.911      4.411  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.790     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     41.790     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.753 " "Info: Data Arrival Time  :    19.753" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.790 " "Info: Data Required Time :    41.790" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.037  " "Info: Slack              :    22.037 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.043 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.043" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{TTC_READY\}\] " "Info: -to_clock \[get_clocks \{TTC_READY\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.043  " "Info: Path #1: Setup slack is 22.043 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: From Node    : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info: To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : TTC_READY (INVERTED) " "Info: Launch Clock : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : TTC_READY (INVERTED) " "Info: Latch Clock  : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.005      3.505  F        clock network delay " "Info:     16.005      3.505  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.132      0.127     uTco  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     16.132      0.127     uTco  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.132      0.000 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "Info:     16.132      0.000 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.132      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "Info:     16.132      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.746      0.614 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "Info:     16.746      0.614 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.746      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "Info:     16.746      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.793      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "Info:     16.793      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.793      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "Info:     16.793      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.840      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "Info:     16.840      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.840      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "Info:     16.840      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.887      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "Info:     16.887      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.887      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "Info:     16.887      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.934      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "Info:     16.934      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.934      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "Info:     16.934      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.981      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "Info:     16.981      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.981      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "Info:     16.981      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.028      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "Info:     17.028      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.028      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "Info:     17.028      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.194      0.166 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "Info:     17.194      0.166 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.194      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "Info:     17.194      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.241      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "Info:     17.241      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.241      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "Info:     17.241      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.288      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "Info:     17.288      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.288      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "Info:     17.288      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.335      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "Info:     17.335      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.335      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "Info:     17.335      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.382      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "Info:     17.382      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.382      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "Info:     17.382      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.429      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "Info:     17.429      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.429      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "Info:     17.429      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.476      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "Info:     17.476      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.476      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "Info:     17.476      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.523      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "Info:     17.523      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.523      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "Info:     17.523      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.748      0.225 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "Info:     17.748      0.225 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.748      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "Info:     17.748      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.795      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "Info:     17.795      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.795      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "Info:     17.795      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.842      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "Info:     17.842      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.842      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "Info:     17.842      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.889      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "Info:     17.889      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.889      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "Info:     17.889      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.936      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "Info:     17.936      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.936      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "Info:     17.936      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.983      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "Info:     17.983      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.983      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "Info:     17.983      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.030      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "Info:     18.030      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.030      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "Info:     18.030      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.077      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "Info:     18.077      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.077      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "Info:     18.077      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.243      0.166 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "Info:     18.243      0.166 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.243      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "Info:     18.243      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.290      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "Info:     18.290      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.290      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "Info:     18.290      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.337      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "Info:     18.337      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.337      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "Info:     18.337      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.384      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "Info:     18.384      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.384      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "Info:     18.384      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.431      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "Info:     18.431      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.431      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "Info:     18.431      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.478      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "Info:     18.478      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.478      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "Info:     18.478      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.525      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "Info:     18.525      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.525      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "Info:     18.525      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.572      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "Info:     18.572      0.047 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.572      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "Info:     18.572      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.740      0.168 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "Info:     18.740      0.168 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.740      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "Info:     18.740      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.871      0.131 RR  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     18.871      0.131 RR  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "Info:     37.500     37.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.035      3.535  F        clock network delay " "Info:     41.035      3.535  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.914     -0.121     uTsu  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     40.914     -0.121     uTsu  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.871 " "Info: Data Arrival Time  :    18.871" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.914 " "Info: Data Required Time :    40.914" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.043  " "Info: Slack              :    22.043 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Info: Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|WR_ERR_FLAG " "Info: From Node    : ddlctrlr:inst\|WR_ERR_FLAG" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WR_ERR_FLAG " "Info: To Node      : ddlctrlr:inst\|WR_ERR_FLAG" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.476      2.476  R        clock network delay " "Info:      2.476      2.476  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.603      0.127     uTco  ddlctrlr:inst\|WR_ERR_FLAG " "Info:      2.603      0.127     uTco  ddlctrlr:inst\|WR_ERR_FLAG" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WR_ERR_FLAG } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 106 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.603      0.000 RR  CELL  inst\|WR_ERR_FLAG\|regout " "Info:      2.603      0.000 RR  CELL  inst\|WR_ERR_FLAG\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WR_ERR_FLAG } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 106 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.603      0.000 RR    IC  inst\|WR_ERR_FLAG~2\|datae " "Info:      2.603      0.000 RR    IC  inst\|WR_ERR_FLAG~2\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WR_ERR_FLAG~2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 106 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.926      0.323 RR  CELL  inst\|WR_ERR_FLAG~2\|combout " "Info:      2.926      0.323 RR  CELL  inst\|WR_ERR_FLAG~2\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WR_ERR_FLAG~2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 106 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.926      0.000 RR    IC  inst\|WR_ERR_FLAG\|datain " "Info:      2.926      0.000 RR    IC  inst\|WR_ERR_FLAG\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WR_ERR_FLAG } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 106 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.133      0.207 RR  CELL  ddlctrlr:inst\|WR_ERR_FLAG " "Info:      3.133      0.207 RR  CELL  ddlctrlr:inst\|WR_ERR_FLAG" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WR_ERR_FLAG } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 106 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.476      2.476  R        clock network delay " "Info:      2.476      2.476  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.676      0.200      uTh  ddlctrlr:inst\|WR_ERR_FLAG " "Info:      2.676      0.200      uTh  ddlctrlr:inst\|WR_ERR_FLAG" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WR_ERR_FLAG } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 106 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.133 " "Info: Data Arrival Time  :     3.133" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.676 " "Info: Data Required Time :     2.676" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Info: Slack              :     0.457 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Info: Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "Info: From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.482      2.482  F        clock network delay " "Info:     27.482      2.482  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.609      0.127     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "Info:     27.609      0.127     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.609      0.000 FF  CELL  inst74\|WAIT_COUNTER\[0\]\|regout " "Info:     27.609      0.000 FF  CELL  inst74\|WAIT_COUNTER\[0\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.609      0.000 FF    IC  inst74\|WAIT_COUNTER\[0\]~1\|datae " "Info:     27.609      0.000 FF    IC  inst74\|WAIT_COUNTER\[0\]~1\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.932      0.323 FR  CELL  inst74\|WAIT_COUNTER\[0\]~1\|combout " "Info:     27.932      0.323 FR  CELL  inst74\|WAIT_COUNTER\[0\]~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.932      0.000 RR    IC  inst74\|WAIT_COUNTER\[0\]\|datain " "Info:     27.932      0.000 RR    IC  inst74\|WAIT_COUNTER\[0\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.139      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "Info:     28.139      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "Info:     25.000     25.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.482      2.482  F        clock network delay " "Info:     27.482      2.482  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.682      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "Info:     27.682      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.139 " "Info: Data Arrival Time  :    28.139" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.682 " "Info: Data Required Time :    27.682" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Info: Slack              :     0.457 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Info: Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|COLUMN_READ_STATUS " "Info: From Node    : ddlctrlr:inst\|COLUMN_READ_STATUS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|COLUMN_READ_STATUS " "Info: To Node      : ddlctrlr:inst\|COLUMN_READ_STATUS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.511      2.511  R        clock network delay " "Info:      2.511      2.511  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.638      0.127     uTco  ddlctrlr:inst\|COLUMN_READ_STATUS " "Info:      2.638      0.127     uTco  ddlctrlr:inst\|COLUMN_READ_STATUS" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 221 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.638      0.000 RR  CELL  inst\|COLUMN_READ_STATUS\|regout " "Info:      2.638      0.000 RR  CELL  inst\|COLUMN_READ_STATUS\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 221 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.638      0.000 RR    IC  inst\|COLUMN_READ_STATUS~0\|datae " "Info:      2.638      0.000 RR    IC  inst\|COLUMN_READ_STATUS~0\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 221 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.961      0.323 RR  CELL  inst\|COLUMN_READ_STATUS~0\|combout " "Info:      2.961      0.323 RR  CELL  inst\|COLUMN_READ_STATUS~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 221 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.961      0.000 RR    IC  inst\|COLUMN_READ_STATUS\|datain " "Info:      2.961      0.000 RR    IC  inst\|COLUMN_READ_STATUS\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 221 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.168      0.207 RR  CELL  ddlctrlr:inst\|COLUMN_READ_STATUS " "Info:      3.168      0.207 RR  CELL  ddlctrlr:inst\|COLUMN_READ_STATUS" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 221 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.511      2.511  R        clock network delay " "Info:      2.511      2.511  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.711      0.200      uTh  ddlctrlr:inst\|COLUMN_READ_STATUS " "Info:      2.711      0.200      uTh  ddlctrlr:inst\|COLUMN_READ_STATUS" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 221 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.168 " "Info: Data Arrival Time  :     3.168" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.711 " "Info: Data Required Time :     2.711" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Info: Slack              :     0.457 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Info: Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "Info: To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.520      2.520  R        clock network delay " "Info:      2.520      2.520  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.647      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "Info:      2.647      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.647      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:      2.647      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.647      0.000 RR    IC  inst68\|DELAY_SM~4\|datae " "Info:      2.647      0.000 RR    IC  inst68\|DELAY_SM~4\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.970      0.323 RR  CELL  inst68\|DELAY_SM~4\|combout " "Info:      2.970      0.323 RR  CELL  inst68\|DELAY_SM~4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.970      0.000 RR    IC  inst68\|L0_OUT\|datain " "Info:      2.970      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.177      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "Info:      3.177      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.520      2.520  R        clock network delay " "Info:      2.520      2.520  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.720      0.200      uTh  L0_DELAY:inst68\|L0_OUT " "Info:      2.720      0.200      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.177 " "Info: Data Arrival Time  :     3.177" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.720 " "Info: Data Required Time :     2.720" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Info: Slack              :     0.457 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{TTC_READY\}\] " "Info: -to_clock \[get_clocks \{TTC_READY\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Info: Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info: From Node    : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info: To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : TTC_READY (INVERTED) " "Info: Launch Clock : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : TTC_READY (INVERTED) " "Info: Latch Clock  : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.035      3.535  F        clock network delay " "Info:     16.035      3.535  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.162      0.127     uTco  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info:     16.162      0.127     uTco  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.162      0.000 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[21\]\|regout " "Info:     16.162      0.000 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[21\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.162      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|datad " "Info:     16.162      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.848      0.686 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|sumout " "Info:     16.848      0.686 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.848      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[21\]\|datain " "Info:     16.848      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[21\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.979      0.131 RR  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info:     16.979      0.131 RR  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.035      3.535  F        clock network delay " "Info:     16.035      3.535  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.235      0.200      uTh  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info:     16.235      0.200      uTh  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.979 " "Info: Data Arrival Time  :    16.979" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.235 " "Info: Data Required Time :    16.235" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Info: Slack              :     0.744 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Info: Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info: From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.911      4.411  F        clock network delay " "Info:     16.911      4.411  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.038      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info:     17.038      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.038      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[17\]\|regout " "Info:     17.038      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[17\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.038      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|datad " "Info:     17.038      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.724      0.686 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|sumout " "Info:     17.724      0.686 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.724      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[17\]\|datain " "Info:     17.724      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[17\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.855      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info:     17.855      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.911      4.411  F        clock network delay " "Info:     16.911      4.411  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.111      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info:     17.111      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.855 " "Info: Data Arrival Time  :    17.855" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.111 " "Info: Data Required Time :    17.111" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Info: Slack              :     0.744 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.486 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.486" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.486  " "Info: Path #1: Recovery slack is 0.486 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "Info: To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.502      2.502  R        clock network delay " "Info:      2.502      2.502  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.127     uTco  inst67 " "Info:      2.629      0.127     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.000 RR  CELL  inst67\|regout " "Info:      2.629      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.921      0.292 RR    IC  inst20\|dataf " "Info:      2.921      0.292 RR    IC  inst20\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.992      0.071 RR  CELL  inst20\|combout " "Info:      2.992      0.071 RR  CELL  inst20\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.483      0.491 RR    IC  inst68\|COUNTER\[4\]~1\|dataa " "Info:      3.483      0.491 RR    IC  inst68\|COUNTER\[4\]~1\|dataa" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.973      0.490 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "Info:      3.973      0.490 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.264      0.291 RR    IC  inst68\|COUNTER\[0\]\|aclr " "Info:      4.264      0.291 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.019      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      5.019      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "Info:      3.125      3.125           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.626      2.501  F        clock network delay " "Info:      5.626      2.501  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.505     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      5.505     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.019 " "Info: Data Arrival Time  :     5.019" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.505 " "Info: Data Required Time :     5.505" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.486  " "Info: Slack              :     0.486 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.316 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.316" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.316  " "Info: Path #1: Recovery slack is 7.316 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : header:inst15\|IDLE " "Info: To Node      : header:inst15\|IDLE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.502      2.502  R        clock network delay " "Info:      2.502      2.502  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.127     uTco  inst67 " "Info:      2.629      0.127     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.000 RR  CELL  inst67\|regout " "Info:      2.629      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.877      1.248 RR    IC  inst20~_Duplicate\|datae " "Info:      3.877      1.248 RR    IC  inst20~_Duplicate\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.083      0.206 RR  CELL  inst20~_Duplicate\|combout " "Info:      4.083      0.206 RR  CELL  inst20~_Duplicate\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_1 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.823      1.740 RR    IC  inst20~clkctrl\|inclk\[0\] " "Info:      5.823      1.740 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.823      0.000 RR  CELL  inst20~clkctrl\|outclk " "Info:      5.823      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.699      0.876 RR    IC  inst15\|IDLE\|aclr " "Info:      6.699      0.876 RR    IC  inst15\|IDLE\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { header:inst15|IDLE } "NODE_NAME" } } { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/header.tdf" 57 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.454      0.755 RF  CELL  header:inst15\|IDLE " "Info:      7.454      0.755 RF  CELL  header:inst15\|IDLE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { header:inst15|IDLE } "NODE_NAME" } } { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/header.tdf" 57 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.971      2.471  F        clock network delay " "Info:     14.971      2.471  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.891     -0.080           clock uncertainty " "Info:     14.891     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.770     -0.121     uTsu  header:inst15\|IDLE " "Info:     14.770     -0.121     uTsu  header:inst15\|IDLE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { header:inst15|IDLE } "NODE_NAME" } } { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/header.tdf" 57 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.454 " "Info: Data Arrival Time  :     7.454" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.770 " "Info: Data Required Time :    14.770" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.316  " "Info: Slack              :     7.316 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.874 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.874" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.874  " "Info: Path #1: Recovery slack is 8.874 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|READ_fbTEN " "Info: From Node    : ddlctrlr:inst\|READ_fbTEN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN " "Info: To Node      : ddlctrlr:inst\|WRITE_fbTEN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "Info:     87.500     87.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.976      2.476  F        clock network delay " "Info:     89.976      2.476  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.103      0.127     uTco  ddlctrlr:inst\|READ_fbTEN " "Info:     90.103      0.127     uTco  ddlctrlr:inst\|READ_fbTEN" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 142 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.103      0.000 RR  CELL  inst\|READ_fbTEN\|regout " "Info:     90.103      0.000 RR  CELL  inst\|READ_fbTEN\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 142 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.316      1.213 RR    IC  inst\|WRITE_fbTEN~1\|datac " "Info:     91.316      1.213 RR    IC  inst\|WRITE_fbTEN~1\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.622      0.306 RR  CELL  inst\|WRITE_fbTEN~1\|combout " "Info:     91.622      0.306 RR  CELL  inst\|WRITE_fbTEN~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    92.683      1.061 RR    IC  inst\|WRITE_fbTEN\|aclr " "Info:     92.683      1.061 RR    IC  inst\|WRITE_fbTEN\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.438      0.755 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN " "Info:     93.438      0.755 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info:    100.000    100.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.513      2.513  R        clock network delay " "Info:    102.513      2.513  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.433     -0.080           clock uncertainty " "Info:    102.433     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.312     -0.121     uTsu  ddlctrlr:inst\|WRITE_fbTEN " "Info:    102.312     -0.121     uTsu  ddlctrlr:inst\|WRITE_fbTEN" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    93.438 " "Info: Data Arrival Time  :    93.438" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.312 " "Info: Data Required Time :   102.312" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.874  " "Info: Slack              :     8.874 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.902 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.902" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.902  " "Info: Path #1: Recovery slack is 9.902 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "Info:     37.500     37.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "Info:     37.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "Info:     37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.996      1.496 FF    IC  inst20~_Duplicate\|dataf " "Info:     38.996      1.496 FF    IC  inst20~_Duplicate\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.067      0.071 FR  CELL  inst20~_Duplicate\|combout " "Info:     39.067      0.071 FR  CELL  inst20~_Duplicate\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_1 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.807      1.740 RR    IC  inst20~clkctrl\|inclk\[0\] " "Info:     40.807      1.740 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.807      0.000 RR  CELL  inst20~clkctrl\|outclk " "Info:     40.807      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.732      0.925 RR    IC  inst74\|WAIT_STATE\|aclr " "Info:     41.732      0.925 RR    IC  inst74\|WAIT_STATE\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.487      0.755 RF  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     42.487      0.755 RF  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.510      2.510  R        clock network delay " "Info:     52.510      2.510  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.389     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     52.389     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    42.487 " "Info: Data Arrival Time  :    42.487" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.389 " "Info: Data Required Time :    52.389" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.902  " "Info: Slack              :     9.902 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.834 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.834" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{TTC_READY\}\] " "Info: -to_clock \[get_clocks \{TTC_READY\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.834  " "Info: Path #1: Recovery slack is 10.834 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info: To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : TTC_READY (INVERTED) " "Info: Latch Clock  : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.502      2.502  R        clock network delay " "Info:      2.502      2.502  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.127     uTco  inst67 " "Info:      2.629      0.127     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.000 RR  CELL  inst67\|regout " "Info:      2.629      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.325      1.696 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[21\]\|aclr " "Info:      4.325      1.696 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[21\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.080      0.755 RF  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info:      5.080      0.755 RF  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.035      3.535  F        clock network delay " "Info:     16.035      3.535  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.914     -0.121     uTsu  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info:     15.914     -0.121     uTsu  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.080 " "Info: Data Arrival Time  :     5.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.914 " "Info: Data Required Time :    15.914" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.834  " "Info: Slack              :    10.834 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.600 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.600" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.600  " "Info: Path #1: Recovery slack is 11.600 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.502      2.502  R        clock network delay " "Info:      2.502      2.502  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.127     uTco  inst67 " "Info:      2.629      0.127     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.000 RR  CELL  inst67\|regout " "Info:      2.629      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.441      1.812 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr " "Info:      4.441      1.812 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.196      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:      5.196      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.917      4.417  F        clock network delay " "Info:     16.917      4.417  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.796     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     16.796     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.196 " "Info: Data Arrival Time  :     5.196" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.796 " "Info: Data Required Time :    16.796" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.600  " "Info: Slack              :    11.600 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.896 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.896" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.896  " "Info: Path #1: Removal slack is 0.896 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5 " "Info: To Node      : TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000  F        clock network delay " "Info:     12.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "Info:     12.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF    IC  inst20\|datae " "Info:     12.500      0.000 FF    IC  inst20\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.823      0.323 FR  CELL  inst20\|combout " "Info:     12.823      0.323 FR  CELL  inst20\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.163      1.340 RR    IC  inst13\|L0_FLAG_DELAY5~0\|datad " "Info:     14.163      1.340 RR    IC  inst13\|L0_FLAG_DELAY5~0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 89 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.527      0.364 RR  CELL  inst13\|L0_FLAG_DELAY5~0\|combout " "Info:     14.527      0.364 RR  CELL  inst13\|L0_FLAG_DELAY5~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 89 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.349      0.822 RR    IC  inst13\|L0_FLAG_DELAY5\|aclr " "Info:     15.349      0.822 RR    IC  inst13\|L0_FLAG_DELAY5\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 89 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.104      0.755 RF  CELL  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5 " "Info:     16.104      0.755 RF  CELL  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 89 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.008      2.508  F        clock network delay " "Info:     15.008      2.508  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.208      0.200      uTh  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5 " "Info:     15.208      0.200      uTh  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 89 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.104 " "Info: Data Arrival Time  :    16.104" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.208 " "Info: Data Required Time :    15.208" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.896  " "Info: Slack              :     0.896 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.980 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.980" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.980  " "Info: Path #1: Removal slack is 0.980 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst34 " "Info: From Node    : inst34" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst85 " "Info: To Node      : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.502      2.502  R        clock network delay " "Info:      2.502      2.502  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.127     uTco  inst34 " "Info:      2.629      0.127     uTco  inst34" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 240 304 2720 "inst34" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.000 RR  CELL  inst34\|regout " "Info:      2.629      0.000 RR  CELL  inst34\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 240 304 2720 "inst34" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.927      0.298 RR    IC  inst85\|aclr " "Info:      2.927      0.298 RR    IC  inst85\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.682      0.755 RR  CELL  inst85 " "Info:      3.682      0.755 RR  CELL  inst85" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.502      2.502  R        clock network delay " "Info:      2.502      2.502  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.702      0.200      uTh  inst85 " "Info:      2.702      0.200      uTh  inst85" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.682 " "Info: Data Arrival Time  :     3.682" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.702 " "Info: Data Required Time :     2.702" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.980  " "Info: Slack              :     0.980 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.163 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.163" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.163  " "Info: Path #1: Removal slack is 1.163 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WORD_NR\[2\] " "Info: To Node      : ddlctrlr:inst\|WORD_NR\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "Info:      0.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "Info:      0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.356      2.356 RR    IC  inst\|WORD_NR_CNT\[9\]~0\|datad " "Info:      2.356      2.356 RR    IC  inst\|WORD_NR_CNT\[9\]~0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[9]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 81 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.658      0.302 RF  CELL  inst\|WORD_NR_CNT\[9\]~0\|combout " "Info:      2.658      0.302 RF  CELL  inst\|WORD_NR_CNT\[9\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[9]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 81 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086      0.428 FF    IC  inst\|WORD_NR\[2\]\|aclr " "Info:      3.086      0.428 FF    IC  inst\|WORD_NR\[2\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR[2] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 82 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.841      0.755 FR  CELL  ddlctrlr:inst\|WORD_NR\[2\] " "Info:      3.841      0.755 FR  CELL  ddlctrlr:inst\|WORD_NR\[2\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR[2] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 82 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.478      2.478  R        clock network delay " "Info:      2.478      2.478  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.678      0.200      uTh  ddlctrlr:inst\|WORD_NR\[2\] " "Info:      2.678      0.200      uTh  ddlctrlr:inst\|WORD_NR\[2\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR[2] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 82 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.841 " "Info: Data Arrival Time  :     3.841" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.678 " "Info: Data Required Time :     2.678" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.163  " "Info: Slack              :     1.163 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.267 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.267" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.267  " "Info: Path #1: Removal slack is 2.267 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "Info: To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "Info:      0.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "Info:      0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.496      1.496 RR    IC  inst20~_Duplicate\|dataf " "Info:      1.496      1.496 RR    IC  inst20~_Duplicate\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.567      0.071 RF  CELL  inst20~_Duplicate\|combout " "Info:      1.567      0.071 RF  CELL  inst20~_Duplicate\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_1 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.307      1.740 FF    IC  inst20~clkctrl\|inclk\[0\] " "Info:      3.307      1.740 FF    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.307      0.000 FF  CELL  inst20~clkctrl\|outclk " "Info:      3.307      0.000 FF  CELL  inst20~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.232      0.925 FF    IC  inst68\|L0_OUT\|aclr " "Info:      4.232      0.925 FF    IC  inst68\|L0_OUT\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.987      0.755 FR  CELL  L0_DELAY:inst68\|L0_OUT " "Info:      4.987      0.755 FR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.520      2.520  R        clock network delay " "Info:      2.520      2.520  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.720      0.200      uTh  L0_DELAY:inst68\|L0_OUT " "Info:      2.720      0.200      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.987 " "Info: Data Arrival Time  :     4.987" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.720 " "Info: Data Required Time :     2.720" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.267  " "Info: Slack              :     2.267 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.002 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.002" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.002  " "Info: Path #1: Removal slack is 13.002 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.502      2.502  R        clock network delay " "Info:     27.502      2.502  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.629      0.127     uTco  inst67 " "Info:     27.629      0.127     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.629      0.000 RR  CELL  inst67\|regout " "Info:     27.629      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.358      1.729 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[17\]\|aclr " "Info:     29.358      1.729 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[17\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.113      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info:     30.113      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.911      4.411  F        clock network delay " "Info:     16.911      4.411  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.111      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info:     17.111      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    30.113 " "Info: Data Arrival Time  :    30.113" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.111 " "Info: Data Required Time :    17.111" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.002  " "Info: Slack              :    13.002 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.621 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.621" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{TTC_READY\}\] " "Info: -to_clock \[get_clocks \{TTC_READY\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.621  " "Info: Path #1: Removal slack is 13.621 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info: To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : TTC_READY (INVERTED) " "Info: Latch Clock  : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.502      2.502  R        clock network delay " "Info:     27.502      2.502  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.629      0.127     uTco  inst67 " "Info:     27.629      0.127     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.629      0.000 RR  CELL  inst67\|regout " "Info:     27.629      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.071      1.442 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr " "Info:     29.071      1.442 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.826      0.755 RF  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     29.826      0.755 RF  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.005      3.505  F        clock network delay " "Info:     16.005      3.505  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.205      0.200      uTh  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     16.205      0.200      uTh  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    29.826 " "Info: Data Arrival Time  :    29.826" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.205 " "Info: Data Required Time :    16.205" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.621  " "Info: Slack              :    13.621 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.305  " "Info: Path #1: slack is 2.305 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Info: Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "Info:      3.125      3.125           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "Info:      3.125      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "Info:      3.125      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.252      1.127 RR  CELL  CLK40DES1\|combout " "Info:      4.252      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.399      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      9.399      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.182     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "Info:      2.182     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      1.746 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "Info:      3.928      1.746 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "Info:      3.928      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.798      0.870 FF    IC  inst68\|COUNTER\[0\]\|clk " "Info:      4.798      0.870 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.626      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      5.626      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "Info:      6.250      6.250           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "Info:      6.250      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "Info:      6.250      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.377      1.127 RR  CELL  CLK40DES1\|combout " "Info:      7.377      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.524      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     12.524      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.307     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "Info:      5.307     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      1.746 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "Info:      7.053      1.746 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "Info:      7.053      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.923      0.870 RR    IC  inst68\|COUNTER\[0\]\|clk " "Info:      7.923      0.870 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.751      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      8.751      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Info: Required Width   :     0.820" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Info: Actual Width     :     3.125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.305 " "Info: Slack            :     2.305" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.269 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.269" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.269  " "Info: Path #1: slack is 11.269 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info: Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "Info:     12.500      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 RR  CELL  CLK40DES1\|combout " "Info:     13.627      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.774      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     18.774      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.557     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "Info:     11.557     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      1.746 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "Info:     13.303      1.746 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "Info:     13.303      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.534      1.231 FF    IC  inst\|FIFO_CLK~14\|datac " "Info:     14.534      1.231 FF    IC  inst\|FIFO_CLK~14\|datac" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.840      0.306 FR  CELL  inst\|FIFO_CLK~14\|combout " "Info:     14.840      0.306 FR  CELL  inst\|FIFO_CLK~14\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.267      0.427 RR    IC  inst\|FIFO_CLK\|dataf " "Info:     15.267      0.427 RR    IC  inst\|FIFO_CLK\|dataf" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.338      0.071 RR  CELL  inst\|FIFO_CLK\|combout " "Info:     15.338      0.071 RR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.414      2.076 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     17.414      2.076 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.414      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     17.414      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.282      0.868 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     18.282      0.868 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.915      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     18.915      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "Info:     25.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:     26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "Info:     24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "Info:     25.803      1.746 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "Info:     25.803      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.034      1.231 RR    IC  inst\|FIFO_CLK~14\|datac " "Info:     27.034      1.231 RR    IC  inst\|FIFO_CLK~14\|datac" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.340      0.306 RF  CELL  inst\|FIFO_CLK~14\|combout " "Info:     27.340      0.306 RF  CELL  inst\|FIFO_CLK~14\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.767      0.427 FF    IC  inst\|FIFO_CLK\|dataf " "Info:     27.767      0.427 FF    IC  inst\|FIFO_CLK\|dataf" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.838      0.071 FF  CELL  inst\|FIFO_CLK\|combout " "Info:     27.838      0.071 FF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    29.914      2.076 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     29.914      2.076 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    29.914      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     29.914      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    30.782      0.868 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     30.782      0.868 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.415      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     31.415      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Info: Required Width   :     1.231" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.269 " "Info: Slack            :    11.269" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{TTC_READY\}\] " "Info: Targets: \[get_clocks \{TTC_READY\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Info: Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: Node             : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : TTC_READY (INVERTED) " "Info: Clock            : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           TTC_READY " "Info:     12.500      0.000           TTC_READY" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.578      1.078 FF  CELL  TTC_READY\|combout " "Info:     13.578      1.078 FF  CELL  TTC_READY\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.177      1.599 FF    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     15.177      1.599 FF    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.005      0.828 FR  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     16.005      0.828 FR  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           TTC_READY " "Info:     25.000      0.000           TTC_READY" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.078      1.078 RR  CELL  TTC_READY\|combout " "Info:     26.078      1.078 RR  CELL  TTC_READY\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.677      1.599 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     27.677      1.599 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.505      0.828 RF  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     28.505      0.828 RF  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Info: Required Width   :     0.820" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Info: Slack            :    11.680" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Info: Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Info: Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Info: Clock            : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "Info:     12.500      0.000           inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "Info:     12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.176      2.676 FF    IC  inst85~clkctrl\|inclk\[0\] " "Info:     15.176      2.676 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.176      0.000 FF  CELL  inst85~clkctrl\|outclk " "Info:     15.176      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.089      0.913 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     16.089      0.913 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.917      0.828 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     16.917      0.828 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "Info:     25.000      0.000           inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "Info:     25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.676      2.676 RR    IC  inst85~clkctrl\|inclk\[0\] " "Info:     27.676      2.676 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.676      0.000 RR  CELL  inst85~clkctrl\|outclk " "Info:     27.676      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.589      0.913 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     28.589      0.913 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    29.417      0.828 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     29.417      0.828 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Info: Required Width   :     0.820" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Info: Slack            :    11.680" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Info: Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Info: Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Info: Node             : CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Info: Clock            : CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:      1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "Info:     12.500      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 FF  CELL  CLK40DES1\|combout " "Info:     13.627      1.127 FF  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Info: Required Width   :     0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Info: Slack            :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.180  " "Info: Path #1: slack is 24.180 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info: Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:      1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "Info:     -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "Info:      0.803      1.746 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "Info:      0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.682      0.879 RR    IC  inst74\|FINAL_STATE\|clk " "Info:      1.682      0.879 RR    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.510      0.828 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:      2.510      0.828 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "Info:     25.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:     26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "Info:     24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "Info:     25.803      1.746 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "Info:     25.803      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.682      0.879 FF    IC  inst74\|FINAL_STATE\|clk " "Info:     26.682      0.879 FF    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.510      0.828 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:     27.510      0.828 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Info: Required Width   :     0.820" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Info: Actual Width     :    25.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.180 " "Info: Slack            :    24.180" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.769  " "Info: Path #1: slack is 48.769 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info: Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "Info:     50.000     50.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "Info:     50.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "Info:     50.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:     51.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    56.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     56.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "Info:     49.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      1.746 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "Info:     50.803      1.746 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "Info:     50.803      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.045      1.242 FF    IC  inst\|FIFO_CLK\|datac " "Info:     52.045      1.242 FF    IC  inst\|FIFO_CLK\|datac" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.409      0.364 FR  CELL  inst\|FIFO_CLK\|combout " "Info:     52.409      0.364 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.485      2.076 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     54.485      2.076 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.485      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     54.485      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.353      0.868 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     55.353      0.868 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.986      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     55.986      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "Info:    100.000    100.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "Info:    100.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "Info:    100.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:    101.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:    101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:    101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   106.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:    106.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "Info:     99.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      1.746 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "Info:    100.803      1.746 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "Info:    100.803      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.045      1.242 RR    IC  inst\|FIFO_CLK\|datac " "Info:    102.045      1.242 RR    IC  inst\|FIFO_CLK\|datac" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.409      0.364 RF  CELL  inst\|FIFO_CLK\|combout " "Info:    102.409      0.364 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.485      2.076 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:    104.485      2.076 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.485      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:    104.485      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.353      0.868 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:    105.353      0.868 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.986      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:    105.986      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Info: Required Width   :     1.231" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Info: Actual Width     :    50.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.769 " "Info: Slack            :    48.769" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.085 " "Info: Worst-case setup slack is 2.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.085         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     2.085         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.170         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     5.170         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.558         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     5.558         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.264         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     9.264         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.546         0.000 inst85  " "Info:    23.546         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.556         0.000 TTC_READY  " "Info:    23.556         0.000 TTC_READY " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Info: Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     0.120         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     0.215         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.220         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     0.224         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 TTC_READY  " "Info:     0.378         0.000 TTC_READY " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst85  " "Info:     0.378         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.965 " "Info: Worst-case recovery slack is 1.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.965         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     1.965         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.147         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:    10.147         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.916         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:    10.916         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.404         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:    11.404         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.799         0.000 TTC_READY  " "Info:    11.799         0.000 TTC_READY " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.146         0.000 inst85  " "Info:    12.146         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.277 " "Info: Worst-case removal slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     0.277         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     0.347         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     0.357         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.970         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.686         0.000 inst85  " "Info:    12.686         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.035         0.000 TTC_READY  " "Info:    13.035         0.000 TTC_READY " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.495 " "Info: Worst-case minimum pulse width slack is 2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     2.495         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.583         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:    11.583         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 TTC_READY  " "Info:    11.870         0.000 TTC_READY " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst85  " "Info:    11.870         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "Info:    12.500         0.000 CLK40DES1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.370         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:    24.370         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.083         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:    49.083         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.085 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.085" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.085  " "Info: Path #1: Setup slack is 2.085 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "Info: To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.146      1.146  R        clock network delay " "Info:      1.146      1.146  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.208      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "Info:      1.208      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.208      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:      1.208      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.581      0.373 RR    IC  inst68\|COUNTER\[0\]\|ena " "Info:      1.581      0.373 RR    IC  inst68\|COUNTER\[0\]\|ena" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.046      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      2.046      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "Info:      3.125      3.125           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.258      1.133  F        clock network delay " "Info:      4.258      1.133  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.178     -0.080           clock uncertainty " "Info:      4.178     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.131     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      4.131     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.046 " "Info: Data Arrival Time  :     2.046" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.131 " "Info: Data Required Time :     4.131" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.085  " "Info: Slack              :     2.085 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.170 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.170" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.170  " "Info: Path #1: Setup slack is 5.170 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info: To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info:      6.250      6.250           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.396      1.146  R        clock network delay " "Info:      7.396      1.146  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.458      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "Info:      7.458      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.458      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:      7.458      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.917      0.459 RR    IC  inst13\|ERROR_BIT_0~1\|datac " "Info:      7.917      0.459 RR    IC  inst13\|ERROR_BIT_0~1\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.011      0.094 RR  CELL  inst13\|ERROR_BIT_0~1\|combout " "Info:      8.011      0.094 RR  CELL  inst13\|ERROR_BIT_0~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.139      0.128 RR    IC  inst13\|ERROR_BIT_0\|adatasdata " "Info:      8.139      0.128 RR    IC  inst13\|ERROR_BIT_0\|adatasdata" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.333      0.194 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info:      8.333      0.194 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.630      1.130  F        clock network delay " "Info:     13.630      1.130  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.550     -0.080           clock uncertainty " "Info:     13.550     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.503     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info:     13.503     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 92 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.333 " "Info: Data Arrival Time  :     8.333" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.503 " "Info: Data Required Time :    13.503" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.170  " "Info: Slack              :     5.170 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.558 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.558" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.558  " "Info: Path #1: Setup slack is 5.558 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "Info:     43.750     43.750           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.896      1.146  R        clock network delay " "Info:     44.896      1.146  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.958      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "Info:     44.958      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.958      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:     44.958      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.105      0.147 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|datad " "Info:     45.105      0.147 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.215      0.110 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout " "Info:     45.215      0.110 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.342      0.127 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|dataf " "Info:     45.342      0.127 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.360      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout " "Info:     45.360      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.360      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "Info:     45.360      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.457      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     45.457      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.142      1.142  R        clock network delay " "Info:     51.142      1.142  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.062     -0.080           clock uncertainty " "Info:     51.062     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.015     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     51.015     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.457 " "Info: Data Arrival Time  :    45.457" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.015 " "Info: Data Required Time :    51.015" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.558  " "Info: Slack              :     5.558 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.264 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.264" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.264  " "Info: Path #1: Setup slack is 9.264 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff " "Info: From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info: To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "Info:     37.500     37.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.430      2.930  F        clock network delay " "Info:     40.430      2.930  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.492      0.062     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff " "Info:     40.492      0.062     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.492      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|regout " "Info:     40.492      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.821      0.329 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|dataf " "Info:     40.821      0.329 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 70 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.839      0.018 RF  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|combout " "Info:     40.839      0.018 RF  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 70 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.416      1.577 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~2\|datae " "Info:     42.416      1.577 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~2\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|_~2 } "NODE_NAME" } } { "db/scfifo_uf31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/scfifo_uf31.tdf" 36 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.493      0.077 FR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~2\|combout " "Info:     42.493      0.077 FR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~2\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|_~2 } "NODE_NAME" } } { "db/scfifo_uf31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/scfifo_uf31.tdf" 36 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.171      0.678 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|adatasdata " "Info:     43.171      0.678 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|adatasdata" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.365      0.194 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info:     43.365      0.194 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.756      2.756  F        clock network delay " "Info:     52.756      2.756  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.676     -0.080           clock uncertainty " "Info:     52.676     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.629     -0.047     uTsu  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info:     52.629     -0.047     uTsu  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    43.365 " "Info: Data Arrival Time  :    43.365" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.629 " "Info: Data Required Time :    52.629" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.264  " "Info: Slack              :     9.264 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.546 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.546" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.546  " "Info: Path #1: Setup slack is 23.546 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.475      1.975  F        clock network delay " "Info:     14.475      1.975  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.537      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     14.537      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.537      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "Info:     14.537      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.537      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "Info:     14.537      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.826      0.289 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "Info:     14.826      0.289 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.826      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "Info:     14.826      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.850      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "Info:     14.850      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.850      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "Info:     14.850      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.874      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "Info:     14.874      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.874      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "Info:     14.874      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.898      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "Info:     14.898      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.898      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "Info:     14.898      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.922      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "Info:     14.922      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.922      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "Info:     14.922      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.946      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "Info:     14.946      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.946      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "Info:     14.946      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.970      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "Info:     14.970      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.970      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "Info:     14.970      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.036      0.066 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "Info:     15.036      0.066 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.036      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "Info:     15.036      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.060      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "Info:     15.060      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.060      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "Info:     15.060      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.084      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "Info:     15.084      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.084      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "Info:     15.084      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.108      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "Info:     15.108      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.108      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "Info:     15.108      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.132      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "Info:     15.132      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.132      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "Info:     15.132      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.156      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "Info:     15.156      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.156      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "Info:     15.156      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.180      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "Info:     15.180      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.180      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "Info:     15.180      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.204      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "Info:     15.204      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.204      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "Info:     15.204      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.335      0.131 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "Info:     15.335      0.131 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.335      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "Info:     15.335      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.359      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "Info:     15.359      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.359      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "Info:     15.359      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.383      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "Info:     15.383      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.383      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "Info:     15.383      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.407      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "Info:     15.407      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.407      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "Info:     15.407      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.431      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "Info:     15.431      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.431      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "Info:     15.431      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.455      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "Info:     15.455      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.455      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "Info:     15.455      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.479      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "Info:     15.479      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.479      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "Info:     15.479      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.503      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "Info:     15.503      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.503      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "Info:     15.503      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.569      0.066 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "Info:     15.569      0.066 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.569      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "Info:     15.569      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.593      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "Info:     15.593      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.593      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "Info:     15.593      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.617      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "Info:     15.617      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.617      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "Info:     15.617      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.641      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "Info:     15.641      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.641      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "Info:     15.641      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.665      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "Info:     15.665      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.665      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "Info:     15.665      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.689      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "Info:     15.689      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.689      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "Info:     15.689      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.713      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "Info:     15.713      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.713      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "Info:     15.713      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.737      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "Info:     15.737      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.737      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "Info:     15.737      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.819      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "Info:     15.819      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.819      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "Info:     15.819      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.878      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     15.878      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "Info:     37.500     37.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.471      1.971  F        clock network delay " "Info:     39.471      1.971  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.424     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     39.424     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.878 " "Info: Data Arrival Time  :    15.878" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    39.424 " "Info: Data Required Time :    39.424" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.546  " "Info: Slack              :    23.546 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.556 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.556" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{TTC_READY\}\] " "Info: -to_clock \[get_clocks \{TTC_READY\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.556  " "Info: Path #1: Setup slack is 23.556 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: From Node    : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info: To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : TTC_READY (INVERTED) " "Info: Launch Clock : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : TTC_READY (INVERTED) " "Info: Latch Clock  : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.033      1.533  F        clock network delay " "Info:     14.033      1.533  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.095      0.062     uTco  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     14.095      0.062     uTco  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.095      0.000 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "Info:     14.095      0.000 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.095      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "Info:     14.095      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.384      0.289 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "Info:     14.384      0.289 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.384      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "Info:     14.384      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.408      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "Info:     14.408      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.408      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "Info:     14.408      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.432      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "Info:     14.432      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.432      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "Info:     14.432      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.456      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "Info:     14.456      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.456      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "Info:     14.456      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.480      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "Info:     14.480      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.480      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "Info:     14.480      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.504      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "Info:     14.504      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.504      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "Info:     14.504      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.528      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "Info:     14.528      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.528      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "Info:     14.528      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.610      0.082 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "Info:     14.610      0.082 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.610      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "Info:     14.610      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.634      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "Info:     14.634      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.634      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "Info:     14.634      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.658      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "Info:     14.658      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.658      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "Info:     14.658      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.682      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "Info:     14.682      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.682      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "Info:     14.682      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.706      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "Info:     14.706      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.706      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "Info:     14.706      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.730      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "Info:     14.730      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.730      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "Info:     14.730      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.754      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "Info:     14.754      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.754      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "Info:     14.754      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.778      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "Info:     14.778      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.778      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "Info:     14.778      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.890      0.112 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "Info:     14.890      0.112 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.890      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "Info:     14.890      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.914      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "Info:     14.914      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.914      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "Info:     14.914      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.938      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "Info:     14.938      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.938      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "Info:     14.938      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.962      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "Info:     14.962      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.962      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "Info:     14.962      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.986      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "Info:     14.986      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.986      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "Info:     14.986      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.010      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "Info:     15.010      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.010      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "Info:     15.010      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.034      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "Info:     15.034      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.034      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "Info:     15.034      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.058      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "Info:     15.058      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.058      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "Info:     15.058      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.140      0.082 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "Info:     15.140      0.082 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.140      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "Info:     15.140      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.164      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "Info:     15.164      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.164      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "Info:     15.164      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.188      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "Info:     15.188      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.188      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "Info:     15.188      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.212      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "Info:     15.212      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.212      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "Info:     15.212      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.236      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "Info:     15.236      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.236      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "Info:     15.236      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.260      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "Info:     15.260      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.260      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "Info:     15.260      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.284      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "Info:     15.284      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.284      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "Info:     15.284      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.308      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "Info:     15.308      0.024 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.308      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "Info:     15.308      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.390      0.082 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "Info:     15.390      0.082 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.390      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "Info:     15.390      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.449      0.059 RR  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     15.449      0.059 RR  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "Info:     37.500     37.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.052      1.552  F        clock network delay " "Info:     39.052      1.552  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.005     -0.047     uTsu  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     39.005     -0.047     uTsu  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.449 " "Info: Data Arrival Time  :    15.449" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    39.005 " "Info: Data Required Time :    39.005" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.556  " "Info: Slack              :    23.556 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.120 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.120" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.120  " "Info: Path #1: Hold slack is 0.120 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst65 " "Info: To Node      : inst65" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "Info:      0.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "Info:      0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  inst20\|datae " "Info:      0.000      0.000 RR    IC  inst20\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.140      0.140 RF  CELL  inst20\|combout " "Info:      0.140      0.140 RF  CELL  inst20\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.122      0.982 FF    IC  inst65~0\|datad " "Info:      1.122      0.982 FF    IC  inst65~0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1240 2016 2080 1320 "inst65" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.232      0.110 FR  CELL  inst65~0\|combout " "Info:      1.232      0.110 FR  CELL  inst65~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1240 2016 2080 1320 "inst65" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.232      0.000 RR    IC  inst65\|datain " "Info:      1.232      0.000 RR    IC  inst65\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1240 2016 2080 1320 "inst65" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.329      0.097 RR  CELL  inst65 " "Info:      1.329      0.097 RR  CELL  inst65" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1240 2016 2080 1320 "inst65" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.134      1.134  R        clock network delay " "Info:      1.134      1.134  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.209      0.075      uTh  inst65 " "Info:      1.209      0.075      uTh  inst65" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1240 2016 2080 1320 "inst65" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.329 " "Info: Data Arrival Time  :     1.329" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.209 " "Info: Data Required Time :     1.209" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.120  " "Info: Slack              :     0.120 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Info: Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst82 " "Info: From Node    : inst82" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst83 " "Info: To Node      : inst83" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.134      1.134  R        clock network delay " "Info:      1.134      1.134  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.062     uTco  inst82 " "Info:      1.196      0.062     uTco  inst82" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 448 512 2720 "inst82" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.000 RR  CELL  inst82\|regout " "Info:      1.196      0.000 RR  CELL  inst82\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 448 512 2720 "inst82" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.309      0.113 RR    IC  inst83~feeder\|dataf " "Info:      1.309      0.113 RR    IC  inst83~feeder\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 576 640 2720 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.327      0.018 RR  CELL  inst83~feeder\|combout " "Info:      1.327      0.018 RR  CELL  inst83~feeder\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 576 640 2720 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.327      0.000 RR    IC  inst83\|datain " "Info:      1.327      0.000 RR    IC  inst83\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 576 640 2720 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.424      0.097 RR  CELL  inst83 " "Info:      1.424      0.097 RR  CELL  inst83" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 576 640 2720 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.134      1.134  R        clock network delay " "Info:      1.134      1.134  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.209      0.075      uTh  inst83 " "Info:      1.209      0.075      uTh  inst83" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 576 640 2720 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.424 " "Info: Data Arrival Time  :     1.424" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.209 " "Info: Data Required Time :     1.209" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Info: Slack              :     0.215 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.220 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.220" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.220  " "Info: Path #1: Hold slack is 0.220 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst11 " "Info: To Node      : inst11" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "Info:      0.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "Info:      0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.540      0.540 RR    IC  inst21~2\|datac " "Info:      0.540      0.540 RR    IC  inst21~2\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1400 1560 1624 1512 "inst21" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.660      0.120 RF  CELL  inst21~2\|combout " "Info:      0.660      0.120 RF  CELL  inst21~2\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1400 1560 1624 1512 "inst21" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.787      0.127 FF    IC  inst21~3\|dataf " "Info:      0.787      0.127 FF    IC  inst21~3\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~3 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1400 1560 1624 1512 "inst21" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.805      0.018 FR  CELL  inst21~3\|combout " "Info:      0.805      0.018 FR  CELL  inst21~3\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~3 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1400 1560 1624 1512 "inst21" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.250      0.445 RR    IC  inst11~0\|datac " "Info:      1.250      0.445 RR    IC  inst11~0\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 928 1832 1896 1008 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.344      0.094 RR  CELL  inst11~0\|combout " "Info:      1.344      0.094 RR  CELL  inst11~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 928 1832 1896 1008 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.344      0.000 RR    IC  inst11\|datain " "Info:      1.344      0.000 RR    IC  inst11\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 928 1832 1896 1008 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.441      0.097 RR  CELL  inst11 " "Info:      1.441      0.097 RR  CELL  inst11" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 928 1832 1896 1008 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.146      1.146  R        clock network delay " "Info:      1.146      1.146  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.221      0.075      uTh  inst11 " "Info:      1.221      0.075      uTh  inst11" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 928 1832 1896 1008 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.441 " "Info: Data Arrival Time  :     1.441" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.221 " "Info: Data Required Time :     1.221" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.220  " "Info: Slack              :     0.220 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.224  " "Info: Path #1: Hold slack is 0.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "Info: From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.128      1.128  F        clock network delay " "Info:     26.128      1.128  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.190      0.062     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "Info:     26.190      0.062     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.190      0.000 FF  CELL  inst74\|WAIT_COUNTER\[0\]\|regout " "Info:     26.190      0.000 FF  CELL  inst74\|WAIT_COUNTER\[0\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.190      0.000 FF    IC  inst74\|WAIT_COUNTER\[0\]~1\|datae " "Info:     26.190      0.000 FF    IC  inst74\|WAIT_COUNTER\[0\]~1\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.330      0.140 FR  CELL  inst74\|WAIT_COUNTER\[0\]~1\|combout " "Info:     26.330      0.140 FR  CELL  inst74\|WAIT_COUNTER\[0\]~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.330      0.000 RR    IC  inst74\|WAIT_COUNTER\[0\]\|datain " "Info:     26.330      0.000 RR    IC  inst74\|WAIT_COUNTER\[0\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.427      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "Info:     26.427      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "Info:     25.000     25.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.128      1.128  F        clock network delay " "Info:     26.128      1.128  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.203      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "Info:     26.203      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 28 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.427 " "Info: Data Arrival Time  :    26.427" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.203 " "Info: Data Required Time :    26.203" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.224  " "Info: Slack              :     0.224 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{TTC_READY\}\] " "Info: -to_clock \[get_clocks \{TTC_READY\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Info: Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info: From Node    : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info: To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : TTC_READY (INVERTED) " "Info: Launch Clock : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : TTC_READY (INVERTED) " "Info: Latch Clock  : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.052      1.552  F        clock network delay " "Info:     14.052      1.552  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.114      0.062     uTco  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info:     14.114      0.062     uTco  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.114      0.000 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[21\]\|regout " "Info:     14.114      0.000 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[21\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.114      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|datad " "Info:     14.114      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.446      0.332 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|sumout " "Info:     14.446      0.332 RR  CELL  inst35\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.446      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[21\]\|datain " "Info:     14.446      0.000 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[21\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.505      0.059 RR  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info:     14.505      0.059 RR  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.052      1.552  F        clock network delay " "Info:     14.052      1.552  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.127      0.075      uTh  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info:     14.127      0.075      uTh  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.505 " "Info: Data Arrival Time  :    14.505" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.127 " "Info: Data Required Time :    14.127" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Info: Slack              :     0.378 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Info: Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info: From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.471      1.971  F        clock network delay " "Info:     14.471      1.971  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.533      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info:     14.533      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.533      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[17\]\|regout " "Info:     14.533      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[17\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.533      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|datad " "Info:     14.533      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.865      0.332 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|sumout " "Info:     14.865      0.332 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.865      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[17\]\|datain " "Info:     14.865      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[17\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.924      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info:     14.924      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.471      1.971  F        clock network delay " "Info:     14.471      1.971  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.546      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info:     14.546      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.924 " "Info: Data Arrival Time  :    14.924" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.546 " "Info: Data Required Time :    14.546" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Info: Slack              :     0.378 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.965 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.965" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.965  " "Info: Path #1: Recovery slack is 1.965 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|IDLE " "Info: From Node    : L0_DELAY:inst68\|IDLE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "Info: To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.146      1.146  R        clock network delay " "Info:      1.146      1.146  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.208      0.062     uTco  L0_DELAY:inst68\|IDLE " "Info:      1.208      0.062     uTco  L0_DELAY:inst68\|IDLE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.208      0.000 FF  CELL  inst68\|IDLE\|regout " "Info:      1.208      0.000 FF  CELL  inst68\|IDLE\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.590      0.382 FF    IC  inst68\|COUNTER\[4\]~1\|datac " "Info:      1.590      0.382 FF    IC  inst68\|COUNTER\[4\]~1\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.684      0.094 FR  CELL  inst68\|COUNTER\[4\]~1\|combout " "Info:      1.684      0.094 FR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.803      0.119 RR    IC  inst68\|COUNTER\[0\]\|aclr " "Info:      1.803      0.119 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.166      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      2.166      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "Info:      3.125      3.125           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.258      1.133  F        clock network delay " "Info:      4.258      1.133  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.178     -0.080           clock uncertainty " "Info:      4.178     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.131     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      4.131     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 28 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.166 " "Info: Data Arrival Time  :     2.166" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.131 " "Info: Data Required Time :     4.131" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.965  " "Info: Slack              :     1.965 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.147 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.147" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.147  " "Info: Path #1: Recovery slack is 10.147 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : header:inst15\|IDLE " "Info: To Node      : header:inst15\|IDLE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.134      1.134  R        clock network delay " "Info:      1.134      1.134  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.062     uTco  inst67 " "Info:      1.196      0.062     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.000 RR  CELL  inst67\|regout " "Info:      1.196      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.682      0.486 RR    IC  inst20~_Duplicate\|datae " "Info:      1.682      0.486 RR    IC  inst20~_Duplicate\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.759      0.077 RR  CELL  inst20~_Duplicate\|combout " "Info:      1.759      0.077 RR  CELL  inst20~_Duplicate\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_1 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.582      0.823 RR    IC  inst20~clkctrl\|inclk\[0\] " "Info:      2.582      0.823 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.582      0.000 RR  CELL  inst20~clkctrl\|outclk " "Info:      2.582      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.980      0.398 RR    IC  inst15\|IDLE\|aclr " "Info:      2.980      0.398 RR    IC  inst15\|IDLE\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { header:inst15|IDLE } "NODE_NAME" } } { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/header.tdf" 57 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.343      0.363 RF  CELL  header:inst15\|IDLE " "Info:      3.343      0.363 RF  CELL  header:inst15\|IDLE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { header:inst15|IDLE } "NODE_NAME" } } { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/header.tdf" 57 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.617      1.117  F        clock network delay " "Info:     13.617      1.117  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.537     -0.080           clock uncertainty " "Info:     13.537     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.490     -0.047     uTsu  header:inst15\|IDLE " "Info:     13.490     -0.047     uTsu  header:inst15\|IDLE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { header:inst15|IDLE } "NODE_NAME" } } { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/header.tdf" 57 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.343 " "Info: Data Arrival Time  :     3.343" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.490 " "Info: Data Required Time :    13.490" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.147  " "Info: Slack              :    10.147 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.916 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.916" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.916  " "Info: Path #1: Recovery slack is 10.916 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|END_DEC_CTRL_CMD " "Info: From Node    : ddlctrlr:inst\|END_DEC_CTRL_CMD" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_STATUS\[16\] " "Info: To Node      : ddlctrlr:inst\|LOCAL_STATUS\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "Info:     87.500     87.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.622      1.122  F        clock network delay " "Info:     88.622      1.122  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.684      0.062     uTco  ddlctrlr:inst\|END_DEC_CTRL_CMD " "Info:     88.684      0.062     uTco  ddlctrlr:inst\|END_DEC_CTRL_CMD" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_DEC_CTRL_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 142 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.684      0.000 RR  CELL  inst\|END_DEC_CTRL_CMD\|regout " "Info:     88.684      0.000 RR  CELL  inst\|END_DEC_CTRL_CMD\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_DEC_CTRL_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 142 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.128      0.444 RR    IC  inst\|LOCAL_STATUS\[18\]~0\|datad " "Info:     89.128      0.444 RR    IC  inst\|LOCAL_STATUS\[18\]~0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 78 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.238      0.110 RR  CELL  inst\|LOCAL_STATUS\[18\]~0\|combout " "Info:     89.238      0.110 RR  CELL  inst\|LOCAL_STATUS\[18\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 78 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.713      0.475 RR    IC  inst\|LOCAL_STATUS\[16\]\|aclr " "Info:     89.713      0.475 RR    IC  inst\|LOCAL_STATUS\[16\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 78 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.076      0.363 RF  CELL  ddlctrlr:inst\|LOCAL_STATUS\[16\] " "Info:     90.076      0.363 RF  CELL  ddlctrlr:inst\|LOCAL_STATUS\[16\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 78 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info:    100.000    100.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.119      1.119  R        clock network delay " "Info:    101.119      1.119  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.039     -0.080           clock uncertainty " "Info:    101.039     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.992     -0.047     uTsu  ddlctrlr:inst\|LOCAL_STATUS\[16\] " "Info:    100.992     -0.047     uTsu  ddlctrlr:inst\|LOCAL_STATUS\[16\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 78 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.076 " "Info: Data Arrival Time  :    90.076" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   100.992 " "Info: Data Required Time :   100.992" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.916  " "Info: Slack              :    10.916 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.404 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.404" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.404  " "Info: Path #1: Recovery slack is 11.404 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "Info:     37.500     37.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "Info:     37.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "Info:     37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.060      0.560 FF    IC  inst20~_Duplicate\|dataf " "Info:     38.060      0.560 FF    IC  inst20~_Duplicate\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.078      0.018 FR  CELL  inst20~_Duplicate\|combout " "Info:     38.078      0.018 FR  CELL  inst20~_Duplicate\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_1 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.901      0.823 RR    IC  inst20~clkctrl\|inclk\[0\] " "Info:     38.901      0.823 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.901      0.000 RR  CELL  inst20~clkctrl\|outclk " "Info:     38.901      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.328      0.427 RR    IC  inst74\|WAIT_STATE\|aclr " "Info:     39.328      0.427 RR    IC  inst74\|WAIT_STATE\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.691      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     39.691      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.142      1.142  R        clock network delay " "Info:     51.142      1.142  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.095     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     51.095     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_TO_COLUMN_GEN.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.691 " "Info: Data Arrival Time  :    39.691" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.095 " "Info: Data Required Time :    51.095" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.404  " "Info: Slack              :    11.404 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.799 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.799" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{TTC_READY\}\] " "Info: -to_clock \[get_clocks \{TTC_READY\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.799  " "Info: Path #1: Recovery slack is 11.799 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info: To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : TTC_READY (INVERTED) " "Info: Latch Clock  : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.134      1.134  R        clock network delay " "Info:      1.134      1.134  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.062     uTco  inst67 " "Info:      1.196      0.062     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.000 RR  CELL  inst67\|regout " "Info:      1.196      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.843      0.647 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[21\]\|aclr " "Info:      1.843      0.647 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[21\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.206      0.363 RF  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info:      2.206      0.363 RF  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.052      1.552  F        clock network delay " "Info:     14.052      1.552  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.005     -0.047     uTsu  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\] " "Info:     14.005     -0.047     uTsu  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[21\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[21] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.206 " "Info: Data Arrival Time  :     2.206" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.005 " "Info: Data Required Time :    14.005" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.799  " "Info: Slack              :    11.799 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.146 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.146" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 12.146  " "Info: Path #1: Recovery slack is 12.146 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.134      1.134  R        clock network delay " "Info:      1.134      1.134  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.062     uTco  inst67 " "Info:      1.196      0.062     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.000 RR  CELL  inst67\|regout " "Info:      1.196      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.919      0.723 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr " "Info:      1.919      0.723 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.282      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:      2.282      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.475      1.975  F        clock network delay " "Info:     14.475      1.975  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.428     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     14.428     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.282 " "Info: Data Arrival Time  :     2.282" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.428 " "Info: Data Required Time :    14.428" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.146  " "Info: Slack              :    12.146 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.277 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.277" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.277  " "Info: Path #1: Removal slack is 0.277 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5 " "Info: To Node      : TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000  F        clock network delay " "Info:     12.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "Info:     12.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF    IC  inst20\|datae " "Info:     12.500      0.000 FF    IC  inst20\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.640      0.140 FR  CELL  inst20\|combout " "Info:     12.640      0.140 FR  CELL  inst20\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.157      0.517 RR    IC  inst13\|L0_FLAG_DELAY5~0\|datad " "Info:     13.157      0.517 RR    IC  inst13\|L0_FLAG_DELAY5~0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 89 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.283      0.126 RR  CELL  inst13\|L0_FLAG_DELAY5~0\|combout " "Info:     13.283      0.126 RR  CELL  inst13\|L0_FLAG_DELAY5~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 89 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.627      0.344 RR    IC  inst13\|L0_FLAG_DELAY5\|aclr " "Info:     13.627      0.344 RR    IC  inst13\|L0_FLAG_DELAY5\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 89 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.990      0.363 RF  CELL  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5 " "Info:     13.990      0.363 RF  CELL  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 89 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.638      1.138  F        clock network delay " "Info:     13.638      1.138  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.713      0.075      uTh  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5 " "Info:     13.713      0.075      uTh  TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/TTC_COMMUNICATION.tdf" 89 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.990 " "Info: Data Arrival Time  :    13.990" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.713 " "Info: Data Required Time :    13.713" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.277  " "Info: Slack              :     0.277 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.347 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.347  " "Info: Path #1: Removal slack is 0.347 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WORD_NR\[2\] " "Info: To Node      : ddlctrlr:inst\|WORD_NR\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "Info:      0.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "Info:      0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.899      0.899 RR    IC  inst\|WORD_NR_CNT\[9\]~0\|datad " "Info:      0.899      0.899 RR    IC  inst\|WORD_NR_CNT\[9\]~0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[9]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 81 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.009      0.110 RF  CELL  inst\|WORD_NR_CNT\[9\]~0\|combout " "Info:      1.009      0.110 RF  CELL  inst\|WORD_NR_CNT\[9\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[9]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 81 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.184      0.175 FF    IC  inst\|WORD_NR\[2\]\|aclr " "Info:      1.184      0.175 FF    IC  inst\|WORD_NR\[2\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR[2] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 82 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.547      0.363 FR  CELL  ddlctrlr:inst\|WORD_NR\[2\] " "Info:      1.547      0.363 FR  CELL  ddlctrlr:inst\|WORD_NR\[2\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR[2] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 82 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.125      1.125  R        clock network delay " "Info:      1.125      1.125  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.200      0.075      uTh  ddlctrlr:inst\|WORD_NR\[2\] " "Info:      1.200      0.075      uTh  ddlctrlr:inst\|WORD_NR\[2\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR[2] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 82 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.547 " "Info: Data Arrival Time  :     1.547" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.200 " "Info: Data Required Time :     1.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.347  " "Info: Slack              :     0.347 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.357 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.357  " "Info: Path #1: Removal slack is 0.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WORD_NR_CNT\[2\] " "Info: To Node      : ddlctrlr:inst\|WORD_NR_CNT\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info:     50.000     50.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000      0.000  R        clock network delay " "Info:     50.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000      0.000 RR  CELL  inst85\|regout " "Info:     50.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.899      0.899 RR    IC  inst\|WORD_NR_CNT\[9\]~0\|datad " "Info:     50.899      0.899 RR    IC  inst\|WORD_NR_CNT\[9\]~0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[9]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 81 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.009      0.110 RF  CELL  inst\|WORD_NR_CNT\[9\]~0\|combout " "Info:     51.009      0.110 RF  CELL  inst\|WORD_NR_CNT\[9\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[9]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 81 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.197      0.188 FF    IC  inst\|WORD_NR_CNT\[2\]\|aclr " "Info:     51.197      0.188 FF    IC  inst\|WORD_NR_CNT\[2\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[2] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 81 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.560      0.363 FR  CELL  ddlctrlr:inst\|WORD_NR_CNT\[2\] " "Info:     51.560      0.363 FR  CELL  ddlctrlr:inst\|WORD_NR_CNT\[2\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[2] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 81 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.128      1.128  F        clock network delay " "Info:     51.128      1.128  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.203      0.075      uTh  ddlctrlr:inst\|WORD_NR_CNT\[2\] " "Info:     51.203      0.075      uTh  ddlctrlr:inst\|WORD_NR_CNT\[2\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[2] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/ddlctrlr.tdf" 81 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    51.560 " "Info: Data Arrival Time  :    51.560" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.203 " "Info: Data Required Time :    51.203" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.357  " "Info: Slack              :     0.357 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.970 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.970" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.970  " "Info: Path #1: Removal slack is 0.970 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "Info: To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "Info:      0.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "Info:      0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 2640 848 912 2720 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.560      0.560 RR    IC  inst20~_Duplicate\|dataf " "Info:      0.560      0.560 RR    IC  inst20~_Duplicate\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.578      0.018 RF  CELL  inst20~_Duplicate\|combout " "Info:      0.578      0.018 RF  CELL  inst20~_Duplicate\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_1 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.401      0.823 FF    IC  inst20~clkctrl\|inclk\[0\] " "Info:      1.401      0.823 FF    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.401      0.000 FF  CELL  inst20~clkctrl\|outclk " "Info:      1.401      0.000 FF  CELL  inst20~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 680 -136 -72 728 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.828      0.427 FF    IC  inst68\|L0_OUT\|aclr " "Info:      1.828      0.427 FF    IC  inst68\|L0_OUT\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.191      0.363 FR  CELL  L0_DELAY:inst68\|L0_OUT " "Info:      2.191      0.363 FR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.146      1.146  R        clock network delay " "Info:      1.146      1.146  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.221      0.075      uTh  L0_DELAY:inst68\|L0_OUT " "Info:      1.221      0.075      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/L0_DELAY.tdf" 39 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.191 " "Info: Data Arrival Time  :     2.191" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.221 " "Info: Data Required Time :     1.221" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.970  " "Info: Slack              :     0.970 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.686 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.686" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.686  " "Info: Path #1: Removal slack is 12.686 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.134      1.134  R        clock network delay " "Info:     26.134      1.134  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.196      0.062     uTco  inst67 " "Info:     26.196      0.062     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.196      0.000 RR  CELL  inst67\|regout " "Info:     26.196      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.869      0.673 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[17\]\|aclr " "Info:     26.869      0.673 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[17\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.232      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info:     27.232      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.471      1.971  F        clock network delay " "Info:     14.471      1.971  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.546      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\] " "Info:     14.546      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[17\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.232 " "Info: Data Arrival Time  :    27.232" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.546 " "Info: Data Required Time :    14.546" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.686  " "Info: Slack              :    12.686 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.035 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.035" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{TTC_READY\}\] " "Info: -to_clock \[get_clocks \{TTC_READY\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.035  " "Info: Path #1: Removal slack is 13.035 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info: To Node      : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : TTC_READY (INVERTED) " "Info: Latch Clock  : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.134      1.134  R        clock network delay " "Info:     26.134      1.134  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.196      0.062     uTco  inst67 " "Info:     26.196      0.062     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.196      0.000 RR  CELL  inst67\|regout " "Info:     26.196      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_26/ddl_ctrlr.bdf" { { 1496 832 896 1576 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.780      0.584 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr " "Info:     26.780      0.584 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.143      0.363 RF  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     27.143      0.363 RF  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.033      1.533  F        clock network delay " "Info:     14.033      1.533  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.108      0.075      uTh  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     14.108      0.075      uTh  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst35|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_26/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.143 " "Info: Data Arrival Time  :    27.143" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.108 " "Info: Data Required Time :    14.108" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.035  " "Info: Slack              :    13.035 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.495  " "Info: Path #1: slack is 2.495 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Info: Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "Info:      3.125      3.125           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "Info:      3.125      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "Info:      3.125      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.608      0.483 RR  CELL  CLK40DES1\|combout " "Info:      3.608      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.161      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      6.161      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.587     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "Info:      2.587     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.890 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "Info:      3.477      0.890 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "Info:      3.477      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.880      0.403 FF    IC  inst68\|COUNTER\[0\]\|clk " "Info:      3.880      0.403 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.258      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      4.258      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "Info:      6.250      6.250           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "Info:      6.250      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "Info:      6.250      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.733      0.483 RR  CELL  CLK40DES1\|combout " "Info:      6.733      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.286      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      9.286      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.712     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "Info:      5.712     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.890 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "Info:      6.602      0.890 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "Info:      6.602      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.005      0.403 RR    IC  inst68\|COUNTER\[0\]\|clk " "Info:      7.005      0.403 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.383      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      7.383      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Info: Required Width   :     0.630" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Info: Actual Width     :     3.125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.495 " "Info: Slack            :     2.495" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.583 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.583" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.583  " "Info: Path #1: slack is 11.583 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info: Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "Info:     12.500      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 RR  CELL  CLK40DES1\|combout " "Info:     12.983      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.536      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     15.536      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.962     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "Info:     11.962     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.890 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "Info:     12.852      0.890 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "Info:     12.852      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.428      0.576 FF    IC  inst\|FIFO_CLK~14\|datac " "Info:     13.428      0.576 FF    IC  inst\|FIFO_CLK~14\|datac" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.522      0.094 FR  CELL  inst\|FIFO_CLK~14\|combout " "Info:     13.522      0.094 FR  CELL  inst\|FIFO_CLK~14\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.711      0.189 RR    IC  inst\|FIFO_CLK\|dataf " "Info:     13.711      0.189 RR    IC  inst\|FIFO_CLK\|dataf" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.729      0.018 RR  CELL  inst\|FIFO_CLK\|combout " "Info:     13.729      0.018 RR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.638      0.909 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     14.638      0.909 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.638      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     14.638      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.029      0.391 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     15.029      0.391 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.339      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     15.339      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "Info:     25.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:     25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "Info:     24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "Info:     25.352      0.890 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "Info:     25.352      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.928      0.576 RR    IC  inst\|FIFO_CLK~14\|datac " "Info:     25.928      0.576 RR    IC  inst\|FIFO_CLK~14\|datac" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.022      0.094 RF  CELL  inst\|FIFO_CLK~14\|combout " "Info:     26.022      0.094 RF  CELL  inst\|FIFO_CLK~14\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.211      0.189 FF    IC  inst\|FIFO_CLK\|dataf " "Info:     26.211      0.189 FF    IC  inst\|FIFO_CLK\|dataf" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.229      0.018 FF  CELL  inst\|FIFO_CLK\|combout " "Info:     26.229      0.018 FF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.138      0.909 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     27.138      0.909 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.138      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     27.138      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.529      0.391 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     27.529      0.391 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.839      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     27.839      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Info: Required Width   :     0.917" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.583 " "Info: Slack            :    11.583" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{TTC_READY\}\] " "Info: Targets: \[get_clocks \{TTC_READY\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Info: Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: Node             : COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : TTC_READY (INVERTED) " "Info: Clock            : TTC_READY (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           TTC_READY " "Info:     12.500      0.000           TTC_READY" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.970      0.470 FF  CELL  TTC_READY\|combout " "Info:     12.970      0.470 FF  CELL  TTC_READY\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.655      0.685 FF    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     13.655      0.685 FF    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.033      0.378 FR  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     14.033      0.378 FR  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           TTC_READY " "Info:     25.000      0.000           TTC_READY" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.470      0.470 RR  CELL  TTC_READY\|combout " "Info:     25.470      0.470 RR  CELL  TTC_READY\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.155      0.685 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     26.155      0.685 RR    IC  inst35\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.533      0.378 RF  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     26.533      0.378 RF  CELL  COUNTER:inst35\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Info: Required Width   :     0.630" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Info: Slack            :    11.870" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Info: Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Info: Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Info: Clock            : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "Info:     12.500      0.000           inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "Info:     12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.679      1.179 FF    IC  inst85~clkctrl\|inclk\[0\] " "Info:     13.679      1.179 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.679      0.000 FF  CELL  inst85~clkctrl\|outclk " "Info:     13.679      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.097      0.418 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     14.097      0.418 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.475      0.378 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     14.475      0.378 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "Info:     25.000      0.000           inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "Info:     25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.179      1.179 RR    IC  inst85~clkctrl\|inclk\[0\] " "Info:     26.179      1.179 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.179      0.000 RR  CELL  inst85~clkctrl\|outclk " "Info:     26.179      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.597      0.418 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     26.597      0.418 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.975      0.378 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     26.975      0.378 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Info: Required Width   :     0.630" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Info: Slack            :    11.870" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Info: Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Info: Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Info: Node             : CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Info: Clock            : CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:      0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "Info:     12.500      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 FF  CELL  CLK40DES1\|combout " "Info:     12.983      0.483 FF  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Info: Required Width   :     0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Info: Slack            :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.370  " "Info: Path #1: slack is 24.370 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info: Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:      0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "Info:     -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "Info:      0.352      0.890 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "Info:      0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.764      0.412 RR    IC  inst74\|FINAL_STATE\|clk " "Info:      0.764      0.412 RR    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.142      0.378 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:      1.142      0.378 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "Info:     25.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:     25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "Info:     24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "Info:     25.352      0.890 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "Info:     25.352      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.764      0.412 FF    IC  inst74\|FINAL_STATE\|clk " "Info:     25.764      0.412 FF    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.142      0.378 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:     26.142      0.378 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Info: Required Width   :     0.630" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Info: Actual Width     :    25.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.370 " "Info: Slack            :    24.370" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.083  " "Info: Path #1: slack is 49.083 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info: Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "Info:     50.000     50.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "Info:     50.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "Info:     50.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:     50.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     53.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "Info:     49.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.890 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "Info:     50.352      0.890 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "Info:     50.352      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.935      0.583 FF    IC  inst\|FIFO_CLK\|datac " "Info:     50.935      0.583 FF    IC  inst\|FIFO_CLK\|datac" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.055      0.120 FR  CELL  inst\|FIFO_CLK\|combout " "Info:     51.055      0.120 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.964      0.909 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     51.964      0.909 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.964      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     51.964      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.355      0.391 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     52.355      0.391 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.665      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     52.665      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "Info:    100.000    100.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "Info:    100.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "Info:    100.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:    100.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:    100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:    100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:    103.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "Info:     99.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.890 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "Info:    100.352      0.890 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "Info:    100.352      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.935      0.583 RR    IC  inst\|FIFO_CLK\|datac " "Info:    100.935      0.583 RR    IC  inst\|FIFO_CLK\|datac" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.055      0.120 RF  CELL  inst\|FIFO_CLK\|combout " "Info:    101.055      0.120 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.964      0.909 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:    101.964      0.909 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.964      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:    101.964      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.355      0.391 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:    102.355      0.391 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.665      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:    102.665      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Info: Required Width   :     0.917" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Info: Actual Width     :    50.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.083 " "Info: Slack            :    49.083" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 258 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 258 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Info: Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 19:54:03 2014 " "Info: Processing ended: Wed Dec 10 19:54:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 531 s " "Info: Quartus II Full Compilation was successful. 0 errors, 531 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
