Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Sep  9 13:15:55 2024
| Host         : b670 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_drc -file xilinx_ara_soc_drc_opted.rpt -pb xilinx_ara_soc_drc_opted.pb -rpx xilinx_ara_soc_drc_opted.rpx
| Design       : xilinx_ara_soc
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 972
+-------------+------------------+-------------------------------------------------------------+------------+
| Rule        | Severity         | Description                                                 | Violations |
+-------------+------------------+-------------------------------------------------------------+------------+
| UTLZ-1      | Error            | Resource utilization                                        | 2          |
| IOSTDTYPE-1 | Critical Warning | IOStandard Type                                             | 1          |
| NSTD-1      | Critical Warning | Unspecified I/O Standard                                    | 1          |
| UCIO-1      | Critical Warning | Unconstrained Logical Port                                  | 1          |
| CFGBVS-1    | Warning          | Missing CFGBVS and CONFIG_VOLTAGE Design Properties         | 1          |
| CHECK-3     | Warning          | Report rule limit reached                                   | 1          |
| DPIP-1      | Warning          | Input pipelining                                            | 457        |
| DPOP-1      | Warning          | PREG Output pipelining                                      | 175        |
| DPOP-2      | Warning          | MREG Output pipelining                                      | 179        |
| DPOR-1      | Warning          | Asynchronous load check                                     | 102        |
| PLHOLDVIO-2 | Warning          | Non-Optimal connections which could lead to hold violations | 32         |
| REQP-1839   | Warning          | RAMB36 async control check                                  | 20         |
+-------------+------------------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
UTLZ-1#1 Error
Resource utilization  - PBlock:ROOT
LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 326076 of such cell types but only 203800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)ROOT
Related violations: <none>

UTLZ-1#2 Error
Resource utilization  - PBlock:ROOT
Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 326076 of such cell types but only 203800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)ROOT
Related violations: <none>

IOSTDTYPE-1#1 Critical Warning
IOStandard Type  
I/O port clk_i is Single-Ended but has an IOStandard of LVDS which can only support Differential
Related violations: <none>

NSTD-1#1 Critical Warning
Unspecified I/O Standard  
64 out of 68 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: exit_o[63:0].
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
64 out of 68 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: exit_o[63:0].
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9 input i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#165 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#166 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#167 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#168 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#169 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#170 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#171 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#172 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#173 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#174 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#175 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#176 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#177 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#178 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#179 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#180 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#181 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#182 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#183 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#184 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#185 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#186 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#187 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#188 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#189 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#190 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#191 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#192 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#193 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#194 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#195 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#196 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9 input i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#197 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#198 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#199 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#200 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#201 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#202 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#203 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#204 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#205 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#206 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#207 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#208 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#209 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#210 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#211 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#212 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#213 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#214 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#215 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#216 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#217 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#218 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#219 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#220 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#221 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#222 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#223 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#224 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#225 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#226 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#227 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#228 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#229 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#230 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#231 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#232 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#233 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#234 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#235 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#236 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#237 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#238 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#239 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#240 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#241 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#242 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#243 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#244 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#245 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#246 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#247 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#248 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#249 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#250 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#251 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#252 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#253 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#254 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#255 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#256 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#257 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#258 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#259 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#260 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#261 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#262 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#263 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#264 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#265 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#266 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#267 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#268 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#269 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#270 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#271 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#272 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#273 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#274 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#275 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#276 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#277 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#278 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#279 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#280 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#281 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#282 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#283 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#284 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#285 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#286 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#287 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#288 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#289 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#290 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#291 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#292 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#293 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#294 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9 input i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#295 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#296 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#297 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#298 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#299 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#300 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#301 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#302 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#303 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#304 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#305 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#306 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#307 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#308 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#309 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#310 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#311 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#312 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#313 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#314 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#315 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#316 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#317 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#318 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#319 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#320 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#321 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#322 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#323 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#324 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#325 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#326 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#327 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#328 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#329 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#330 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#331 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#332 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#333 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#334 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#335 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#336 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#337 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#338 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#339 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#340 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#341 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#342 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#343 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#344 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#345 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#346 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#347 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#348 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#349 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#350 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#351 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#352 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#353 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#354 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#355 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#356 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#357 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#358 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#359 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#360 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#361 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#362 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#363 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#364 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#365 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#366 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#367 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#368 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#369 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#370 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#371 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#372 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#373 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#374 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#375 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#376 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#377 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#378 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#379 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#380 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#381 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#382 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#383 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#384 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#385 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#386 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#387 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#388 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#389 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#390 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#391 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#392 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9 input i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#393 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/i_masku/result_scalar_d2 input i_ara_soc/i_system/i_ara/i_masku/result_scalar_d2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#394 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/i_masku/result_scalar_d2 input i_ara_soc/i_system/i_ara/i_masku/result_scalar_d2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#395 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1 input i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#396 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1 input i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#397 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__0 input i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#398 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__0 input i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#399 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__1 input i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#400 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__1 input i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#401 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__2 input i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#402 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__2 input i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#403 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#404 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#405 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#406 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#407 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#408 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#409 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#410 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#411 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#412 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#413 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#414 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#415 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#416 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#417 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#418 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#419 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#420 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#421 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#422 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#423 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#424 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#425 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product input i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#426 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#427 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#428 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#429 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#430 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#431 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#432 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#433 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#434 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#435 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#436 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__12 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#437 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__12 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#438 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#439 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#440 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#441 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#442 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#443 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#444 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__3 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#445 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__3 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#446 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#447 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#448 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__5 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#449 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__5 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#450 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#451 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#452 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__7 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#453 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__7 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#454 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#455 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#456 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__9 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#457 Warning
Input pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__9 input i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 output i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 output i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#100 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#101 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#102 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#103 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#104 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#105 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#106 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#107 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#108 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#109 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#110 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#111 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#112 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#113 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#114 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#115 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#116 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#117 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 output i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#118 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#119 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#120 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#121 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#122 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#123 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#124 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#125 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#126 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#127 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#128 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#129 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#130 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#131 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#132 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#133 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#134 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#135 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#136 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#137 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#138 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#139 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#140 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#141 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#142 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#143 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#144 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#145 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#146 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#147 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#148 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#149 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#150 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#151 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#152 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#153 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#154 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#155 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#156 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 output i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#157 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/i_masku/result_scalar_d2 output i_ara_soc/i_system/i_ara/i_masku/result_scalar_d2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#158 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1 output i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#159 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__0 output i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#160 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__1 output i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#161 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__2 output i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#162 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#163 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#164 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 output i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#165 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 output i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#166 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 output i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#167 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 output i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#168 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 output i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#169 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product output i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#170 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#171 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#172 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#173 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#174 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#175 Warning
PREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[1].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#129 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[2].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#130 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[3].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#131 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#132 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#133 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#134 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/mul_res0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#135 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#136 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#137 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#138 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew16/result_o0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#139 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#140 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#141 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#142 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#143 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#144 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#145 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#146 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew32/mul_res0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#147 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#148 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#149 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#150 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#151 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#152 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#153 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#154 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#155 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#156 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8 multiplier stage i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vfus/i_vmfpu/i_simd_mul_ew64/mul_res0__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#157 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/i_masku/result_scalar_d2 multiplier stage i_ara_soc/i_system/i_ara/i_masku/result_scalar_d2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#158 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1 multiplier stage i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#159 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__0 multiplier stage i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#160 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__1 multiplier stage i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#161 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__2 multiplier stage i_ara_soc/i_system/i_ara/i_vlsu/i_addrgen/vaddr_start1__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#162 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#163 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#164 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#165 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#166 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#167 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#168 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#169 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[2].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#170 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#171 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#172 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#173 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#174 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#175 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#176 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#177 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#178 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#179 Warning
MREG Output pipelining  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 multiplier stage i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOR-1#1 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#2 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#3 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#4 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#5 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#6 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#7 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#8 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#9 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#10 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#11 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#12 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#13 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#14 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#15 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#16 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#17 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#18 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#19 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#20 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#21 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#22 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#23 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#24 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#25 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#26 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#27 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#28 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#29 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#30 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#31 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#32 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#33 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#34 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__0). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#35 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#36 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#37 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#38 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#39 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#40 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#41 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#42 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#43 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#44 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#45 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#46 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#47 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#48 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#49 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#50 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#51 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__11 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__6). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#52 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#53 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#54 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#55 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#56 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#57 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#58 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#59 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#60 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#61 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#62 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#63 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#64 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#65 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#66 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#67 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#68 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__13 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__7). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#69 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#70 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#71 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#72 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#73 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#74 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#75 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#76 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#77 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#78 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#79 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#80 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#81 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#82 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#83 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#84 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#85 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__4 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__2). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#86 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#87 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#88 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#89 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#90 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#91 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#92 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#93 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#94 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#95 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#96 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#97 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#98 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#99 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#100 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#101 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#102 Warning
Asynchronous load check  
DSP i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_d__8 output is connected to registers with an asynchronous reset (i_ara_soc/i_system/i_ariane/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__4). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[0].i_vrf_ckg/xpm_memory_base_inst_i_1 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[1].i_vrf_ckg/xpm_memory_base_inst_i_1__0 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[2].i_vrf_ckg/xpm_memory_base_inst_i_1__1 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[3].i_vrf_ckg/xpm_memory_base_inst_i_1__2 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[4].i_vrf_ckg/xpm_memory_base_inst_i_1__3 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[5].i_vrf_ckg/xpm_memory_base_inst_i_1__4 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#7 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[6].i_vrf_ckg/xpm_memory_base_inst_i_1__5 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#8 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[7].i_vrf_ckg/xpm_memory_base_inst_i_1__6 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[0].i_lane/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#9 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[0].i_vrf_ckg/xpm_memory_base_inst_i_1__7 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#10 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[1].i_vrf_ckg/xpm_memory_base_inst_i_1__8 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#11 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[2].i_vrf_ckg/xpm_memory_base_inst_i_1__9 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#12 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[3].i_vrf_ckg/xpm_memory_base_inst_i_1__10 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#13 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[4].i_vrf_ckg/xpm_memory_base_inst_i_1__11 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#14 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[5].i_vrf_ckg/xpm_memory_base_inst_i_1__12 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#15 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[6].i_vrf_ckg/xpm_memory_base_inst_i_1__13 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#16 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[7].i_vrf_ckg/xpm_memory_base_inst_i_1__14 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[1].i_lane/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#17 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[0].i_vrf_ckg/xpm_memory_base_inst_i_1__15 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#18 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[1].i_vrf_ckg/xpm_memory_base_inst_i_1__16 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#19 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[2].i_vrf_ckg/xpm_memory_base_inst_i_1__17 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#20 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[3].i_vrf_ckg/xpm_memory_base_inst_i_1__18 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#21 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[4].i_vrf_ckg/xpm_memory_base_inst_i_1__19 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#22 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[5].i_vrf_ckg/xpm_memory_base_inst_i_1__20 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#23 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[6].i_vrf_ckg/xpm_memory_base_inst_i_1__21 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#24 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[7].i_vrf_ckg/xpm_memory_base_inst_i_1__22 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[2].i_lane/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#25 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[0].i_vrf_ckg/xpm_memory_base_inst_i_1__23 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[0].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#26 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[1].i_vrf_ckg/xpm_memory_base_inst_i_1__24 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[1].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#27 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[2].i_vrf_ckg/xpm_memory_base_inst_i_1__25 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[2].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#28 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[3].i_vrf_ckg/xpm_memory_base_inst_i_1__26 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[3].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#29 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[4].i_vrf_ckg/xpm_memory_base_inst_i_1__27 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[4].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#30 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[5].i_vrf_ckg/xpm_memory_base_inst_i_1__28 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[5].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#31 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[6].i_vrf_ckg/xpm_memory_base_inst_i_1__29 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[6].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

PLHOLDVIO-2#32 Warning
Non-Optimal connections which could lead to hold violations  
A LUT i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[7].i_vrf_ckg/xpm_memory_base_inst_i_1__30 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0, i_ara_soc/i_system/i_ara/gen_lanes[3].i_lane/i_vrf/gen_banks[7].data_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_fork/gen_oup_state[0].oup_state_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_fork/gen_oup_state[1].oup_state_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_fork/gen_oup_state[2].oup_state_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_fork_dynamic/i_fork/gen_oup_state[0].oup_state_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_fork_dynamic/i_fork/gen_oup_state[1].oup_state_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_fork_dynamic/i_fork/inp_state_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_mem_to_banks/gen_reqs[0].i_ft_reg/fifo_i/mem_q_reg[0][addr][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_meta_buf/fifo_i/status_cnt_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_meta_buf/fifo_i/status_cnt_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_sel_buf/fifo_i/mem_q_reg[0][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_sel_buf/fifo_i/mem_q_reg[0][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_sel_buf/fifo_i/mem_q_reg[1][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_sel_buf/fifo_i/mem_q_reg[1][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_sel_buf/fifo_i/read_pointer_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_sel_buf/fifo_i/status_cnt_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_sel_buf/fifo_i/status_cnt_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_stream_to_mem/gen_buf.cnt_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_stream_to_mem/gen_buf.cnt_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_stream_to_mem/gen_buf.i_resp_buf/fifo_i/status_cnt_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_ara_soc/i_dram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_ara_soc/i_axi_to_mem/i_axi_to_detailed_mem/i_stream_to_mem/gen_buf.i_resp_buf/fifo_i/status_cnt_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


