$date
	Sun Oct  1 16:04:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bi_bcd_tb $end
$var wire 2 ! out [1:0] $end
$var reg 4 " in [3:0] $end
$scope module gh $end
$var wire 4 # in [3:0] $end
$var wire 2 $ out [1:0] $end
$var integer 32 % decimal [31:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 &
b1100 %
b0 $
b1100 #
b1100 "
b0 !
$end
#5
b1 !
b1 $
b100 &
b1101 %
b1101 "
b1101 #
#10
