{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542408314418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542408314433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 17:45:14 2018 " "Processing started: Fri Nov 16 17:45:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542408314433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408314433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Acoustics -c Acoustics " "Command: quartus_map --read_settings_files=on --write_settings_files=off Acoustics -c Acoustics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408314434 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fifo_w128_156.qip " "Tcl Script File fifo_w128_156.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fifo_w128_156.qip " "set_global_assignment -name QIP_FILE fifo_w128_156.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1542408320230 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1542408320230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542408326767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542408326768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acoustics.v 1 1 " "Found 1 design units, including 1 entities, in source file acoustics.v" { { "Info" "ISGN_ENTITY_NAME" "1 Acoustics " "Found entity 1: Acoustics" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408348818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408348818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/master_pll/master_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/master_pll/master_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_pll_0002 " "Found entity 1: master_pll_0002" {  } { { "Megafunctions/master_pll/master_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408348848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408348848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/master_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file megafunctions/master_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_pll-rtl " "Found design unit 1: master_pll-rtl" {  } { { "Megafunctions/master_pll.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350523 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_pll " "Found entity 1: master_pll" {  } { { "Megafunctions/master_pll.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface " "Found entity 1: ddr3_interface" {  } { { "Megafunctions/ddr3_interface.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_0002 " "Found entity 1: ddr3_interface_0002" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_mm_interconnect_1 " "Found entity 1: ddr3_interface_mm_interconnect_1" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Megafunctions/ddr3_interface/altera_merlin_slave_translator.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Megafunctions/ddr3_interface/altera_merlin_master_translator.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_dmaster " "Found entity 1: ddr3_interface_dmaster" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Megafunctions/ddr3_interface/altera_reset_controller.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Megafunctions/ddr3_interface/altera_reset_synchronizer.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_dmaster_p2b_adapter " "Found entity 1: ddr3_interface_dmaster_p2b_adapter" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_dmaster_b2p_adapter " "Found entity 1: ddr3_interface_dmaster_b2p_adapter" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350909 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350909 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350909 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350909 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350909 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350909 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Megafunctions/ddr3_interface/altera_avalon_sc_fifo.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408350988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408350988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_dmaster_timing_adt " "Found entity 1: ddr3_interface_dmaster_timing_adt" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351077 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351077 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "Megafunctions/ddr3_interface/altera_jtag_sld_node.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0 " "Found entity 1: ddr3_interface_s0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "Megafunctions/ddr3_interface/altera_avalon_mm_bridge.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351369 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351369 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351506 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Megafunctions/ddr3_interface/altera_merlin_master_agent.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351592 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_irq_mapper " "Found entity 1: ddr3_interface_s0_irq_mapper" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_demux " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_demux" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_demux_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_demux_002" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_mux " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_mux" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_mux_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_cmd_mux_003" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542408351941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542408351943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351951 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542408351972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542408351973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_001_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351980 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_001 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408351980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408351980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542408352007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542408352008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_002_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352019 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_002 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_002" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542408352044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542408352046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_003_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352057 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_003 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_003" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542408352083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542408352085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_004_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352093 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_004 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_004" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_interface_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542408352115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_interface_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at ddr3_interface_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542408352116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_router_006_default_decode" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352124 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_interface_s0_mm_interconnect_0_router_006 " "Found entity 2: ddr3_interface_s0_mm_interconnect_0_router_006" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_demux_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_demux_003" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_mux " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_mux" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_mux_001" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: ddr3_interface_s0_mm_interconnect_0_rsp_mux_002" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "Megafunctions/ddr3_interface/sequencer_reg_file.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_clock_pair_generator " "Found entity 1: ddr3_interface_p0_clock_pair_generator" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_acv_hard_addr_cmd_pads " "Found entity 1: ddr3_interface_p0_acv_hard_addr_cmd_pads" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_acv_hard_memphy " "Found entity 1: ddr3_interface_p0_acv_hard_memphy" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_acv_ldc " "Found entity 1: ddr3_interface_p0_acv_ldc" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_acv_hard_io_pads " "Found entity 1: ddr3_interface_p0_acv_hard_io_pads" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_generic_ddio " "Found entity 1: ddr3_interface_p0_generic_ddio" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_reset " "Found entity 1: ddr3_interface_p0_reset" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_reset_sync " "Found entity 1: ddr3_interface_p0_reset_sync" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_phy_csr " "Found entity 1: ddr3_interface_p0_phy_csr" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_iss_probe " "Found entity 1: ddr3_interface_p0_iss_probe" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0 " "Found entity 1: ddr3_interface_p0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_p0_altdqdqs " "Found entity 1: ddr3_interface_p0_altdqdqs" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408352995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408352995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/ddr3_interface/ddr3_interface_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/ddr3_interface/ddr3_interface_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_interface_pll0 " "Found entity 1: ddr3_interface_pll0" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408353025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408353025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/oklibrary.vhd 5 2 " "Found 5 design units, including 2 entities, in source file megafunctions/oklibrary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 okHost-archHost " "Found design unit 1: okHost-archHost" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408353045 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 okWireOR-archWireOR " "Found design unit 2: okWireOR-archWireOR" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408353045 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FRONTPANEL " "Found design unit 3: FRONTPANEL" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408353045 ""} { "Info" "ISGN_ENTITY_NAME" "1 okHost " "Found entity 1: okHost" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408353045 ""} { "Info" "ISGN_ENTITY_NAME" "2 okWireOR " "Found entity 2: okWireOR" {  } { { "Megafunctions/okLibrary.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408353045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408353045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/okhost.v 32 32 " "Found 32 design units, including 32 entities, in source file megafunctions/okhost.v" { { "Info" "ISGN_ENTITY_NAME" "1 okCore " "Found entity 1: okCore" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "2 okCoreHarness " "Found entity 2: okCoreHarness" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "3 ok_altera_pll " "Found entity 3: ok_altera_pll" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "4 ramb32x512 " "Found entity 4: ramb32x512" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 755 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_w8_64_r8_64 " "Found entity 5: fifo_w8_64_r8_64" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 929 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_chipid " "Found entity 6: altera_chipid" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "7 altchip_id " "Found entity 7: altchip_id" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "8 okAuthenticate " "Found entity 8: okAuthenticate" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "9 crypto_tok " "Found entity 9: crypto_tok" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1646 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "10 crp " "Found entity 10: crp" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "11 crypto_des " "Found entity 11: crypto_des" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "12 key_selh " "Found entity 12: key_selh" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "13 sbox1 " "Found entity 13: sbox1" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "14 sbox2 " "Found entity 14: sbox2" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "15 sbox3 " "Found entity 15: sbox3" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2823 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "16 sbox4 " "Found entity 16: sbox4" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "17 sbox5 " "Found entity 17: sbox5" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "18 sbox6 " "Found entity 18: sbox6" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "19 sbox7 " "Found entity 19: sbox7" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "20 sbox8 " "Found entity 20: sbox8" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "21 okNios_small " "Found entity 21: okNios_small" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "22 altera_reset_controller " "Found entity 22: altera_reset_controller" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "23 altera_reset_synchronizer " "Found entity 23: altera_reset_synchronizer" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "24 okNios_small_mm_interconnect_0 " "Found entity 24: okNios_small_mm_interconnect_0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "25 altera_avalon_sc_fifo " "Found entity 25: altera_avalon_sc_fifo" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 6308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "26 okNios_small_nios_in_port " "Found entity 26: okNios_small_nios_in_port" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "27 okNios_small_onchip_memory2_0 " "Found entity 27: okNios_small_onchip_memory2_0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "28 okNios_small_nios_out_port " "Found entity 28: okNios_small_nios_out_port" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "29 okNios_small_nios2_qsys_0_register_bank_a_module " "Found entity 29: okNios_small_nios2_qsys_0_register_bank_a_module" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "30 okNios_small_nios2_qsys_0_register_bank_b_module " "Found entity 30: okNios_small_nios2_qsys_0_register_bank_b_module" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "31 okNios_small_nios2_qsys_0 " "Found entity 31: okNios_small_nios2_qsys_0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""} { "Info" "ISGN_ENTITY_NAME" "32 okNios_small_nios2_qsys_0_test_bench " "Found entity 32: okNios_small_nios2_qsys_0_test_bench" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 10035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408354869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408354869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/okhost.sv 16 16 " "Found 16 design units, including 16 entities, in source file megafunctions/okhost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 okNios_small_irq_mapper " "Found entity 1: okNios_small_irq_mapper" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arbitrator " "Found entity 2: altera_merlin_arbitrator" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_arb_adder " "Found entity 3: altera_merlin_arb_adder" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "4 okNios_small_mm_interconnect_0_rsp_mux " "Found entity 4: okNios_small_mm_interconnect_0_rsp_mux" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "5 okNios_small_mm_interconnect_0_rsp_demux " "Found entity 5: okNios_small_mm_interconnect_0_rsp_demux" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "6 okNios_small_mm_interconnect_0_cmd_mux " "Found entity 6: okNios_small_mm_interconnect_0_cmd_mux" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "7 okNios_small_mm_interconnect_0_cmd_demux " "Found entity 7: okNios_small_mm_interconnect_0_cmd_demux" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "8 okNios_small_mm_interconnect_0_router_002_default_decode " "Found entity 8: okNios_small_mm_interconnect_0_router_002_default_decode" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "9 okNios_small_mm_interconnect_0_router_002 " "Found entity 9: okNios_small_mm_interconnect_0_router_002" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "10 okNios_small_mm_interconnect_0_router_default_decode " "Found entity 10: okNios_small_mm_interconnect_0_router_default_decode" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "11 okNios_small_mm_interconnect_0_router " "Found entity 11: okNios_small_mm_interconnect_0_router" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "12 altera_merlin_slave_agent " "Found entity 12: altera_merlin_slave_agent" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "13 altera_merlin_burst_uncompressor " "Found entity 13: altera_merlin_burst_uncompressor" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 2435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "14 altera_merlin_master_agent " "Found entity 14: altera_merlin_master_agent" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "15 altera_merlin_slave_translator " "Found entity 15: altera_merlin_slave_translator" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 3039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""} { "Info" "ISGN_ENTITY_NAME" "16 altera_merlin_master_translator " "Found entity 16: altera_merlin_master_translator" {  } { { "Megafunctions/okHost.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 3566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408355605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/okendpoints.v 10 10 " "Found 10 design units, including 10 entities, in source file megafunctions/okendpoints.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reset " "Found entity 1: sync_reset" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355964 ""} { "Info" "ISGN_ENTITY_NAME" "2 okWireOut " "Found entity 2: okWireOut" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355964 ""} { "Info" "ISGN_ENTITY_NAME" "3 okWireIn " "Found entity 3: okWireIn" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355964 ""} { "Info" "ISGN_ENTITY_NAME" "4 okTriggerOut " "Found entity 4: okTriggerOut" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355964 ""} { "Info" "ISGN_ENTITY_NAME" "5 okTriggerIn " "Found entity 5: okTriggerIn" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355964 ""} { "Info" "ISGN_ENTITY_NAME" "6 okRegisterBridge " "Found entity 6: okRegisterBridge" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355964 ""} { "Info" "ISGN_ENTITY_NAME" "7 okPipeOut " "Found entity 7: okPipeOut" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355964 ""} { "Info" "ISGN_ENTITY_NAME" "8 okPipeIn " "Found entity 8: okPipeIn" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355964 ""} { "Info" "ISGN_ENTITY_NAME" "9 okBTPipeOut " "Found entity 9: okBTPipeOut" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355964 ""} { "Info" "ISGN_ENTITY_NAME" "10 okBTPipeIn " "Found entity 10: okBTPipeIn" {  } { { "Megafunctions/okEndpoints.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okEndpoints.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408355964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408355964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/mem_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/mem_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_pll_0002 " "Found entity 1: mem_pll_0002" {  } { { "Megafunctions/mem_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408356000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408356000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/mem_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/mem_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_pll " "Found entity 1: mem_pll" {  } { { "Megafunctions/mem_pll.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408356036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408356036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/fifo_w128_256_r32_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/fifo_w128_256_r32_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_w128_256_r32_1024 " "Found entity 1: fifo_w128_256_r32_1024" {  } { { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408356083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408356083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_test " "Found entity 1: ddr3_test" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408356117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408356117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megafunctions/fifo_w128_256.v 1 1 " "Found 1 design units, including 1 entities, in source file megafunctions/fifo_w128_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_w128_256 " "Found entity 1: fifo_w128_256" {  } { { "Megafunctions/fifo_w128_256.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408356139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408356139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Acoustics " "Elaborating entity \"Acoustics\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542408357332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Acoustics.v(151) " "Verilog HDL assignment warning at Acoustics.v(151): truncated value with size 32 to match size of target (4)" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408357353 "|Acoustics"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okHost okHost:okHI " "Elaborating entity \"okHost\" for hierarchy \"okHost:okHI\"" {  } { { "Acoustics.v" "okHI" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408357517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ok_altera_pll okHost:okHI\|ok_altera_pll:ok_altera_pll0 " "Elaborating entity \"ok_altera_pll\" for hierarchy \"okHost:okHI\|ok_altera_pll:ok_altera_pll0\"" {  } { { "Megafunctions/okLibrary.vhd" "ok_altera_pll0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408357690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\"" {  } { { "Megafunctions/okHost.v" "altera_pll_i" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408357953 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1542408357986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 714 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408358035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i " "Instantiated megafunction \"okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.81 MHz " "Parameter \"reference_clock_frequency\" = \"100.81 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode source synchronous " "Parameter \"operation_mode\" = \"source synchronous\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.810000 MHz " "Parameter \"output_clock_frequency0\" = \"100.810000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 -2014 ps " "Parameter \"phase_shift0\" = \"-2014 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408358037 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 714 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408358036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okCoreHarness okHost:okHI\|okCoreHarness:core0 " "Elaborating entity \"okCoreHarness\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\"" {  } { { "Megafunctions/okLibrary.vhd" "core0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okLibrary.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408358152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okCore okHost:okHI\|okCoreHarness:core0\|okCore:core0 " "Elaborating entity \"okCore\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\"" {  } { { "Megafunctions/okHost.v" "core0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408358293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okAuthenticate okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0 " "Elaborating entity \"okAuthenticate\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\"" {  } { { "Megafunctions/okHost.v" "a0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408358619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_chipid okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id " "Elaborating entity \"altera_chipid\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\"" {  } { { "Megafunctions/okHost.v" "chip_id" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408358783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altchip_id okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst " "Elaborating entity \"altchip_id\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\"" {  } { { "Megafunctions/okHost.v" "altera_chipid_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408358896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr " "Elaborating entity \"a_graycounter\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\"" {  } { { "Megafunctions/okHost.v" "gen_cntr" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408359180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408359214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 7 " "Parameter \"width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408359214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type a_graycounter " "Parameter \"lpm_type\" = \"a_graycounter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408359214 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408359214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_vng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_vng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_vng " "Found entity 1: a_graycounter_vng" {  } { { "db/a_graycounter_vng.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_vng.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408359339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408359339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_vng okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\|a_graycounter_vng:auto_generated " "Elaborating entity \"a_graycounter_vng\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|a_graycounter:gen_cntr\|a_graycounter_vng:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_graycounter.tdf" 50 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408359353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg\"" {  } { { "Megafunctions/okHost.v" "shift_reg" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408359565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1300 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408359608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|altera_chipid:chip_id\|altchip_id:altera_chipid_inst\|lpm_shiftreg:shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408359608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408359608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408359608 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1300 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408359608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crypto_des okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0 " "Elaborating entity \"crypto_des\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\"" {  } { { "Megafunctions/okHost.v" "des0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408359724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crp okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0 " "Elaborating entity \"crp\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\"" {  } { { "Megafunctions/okHost.v" "u0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408359863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox1:u0 " "Elaborating entity \"sbox1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox1:u0\"" {  } { { "Megafunctions/okHost.v" "u0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408359988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox2 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox2:u1 " "Elaborating entity \"sbox2\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox2:u1\"" {  } { { "Megafunctions/okHost.v" "u1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408360123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox3 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox3:u2 " "Elaborating entity \"sbox3\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox3:u2\"" {  } { { "Megafunctions/okHost.v" "u2" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408360253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox4 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox4:u3 " "Elaborating entity \"sbox4\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox4:u3\"" {  } { { "Megafunctions/okHost.v" "u3" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408360371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox5 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox5:u4 " "Elaborating entity \"sbox5\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox5:u4\"" {  } { { "Megafunctions/okHost.v" "u4" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408360501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox6 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox6:u5 " "Elaborating entity \"sbox6\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox6:u5\"" {  } { { "Megafunctions/okHost.v" "u5" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408360636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox7 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox7:u6 " "Elaborating entity \"sbox7\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox7:u6\"" {  } { { "Megafunctions/okHost.v" "u6" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408360763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox8 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox8:u7 " "Elaborating entity \"sbox8\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox8:u7\"" {  } { { "Megafunctions/okHost.v" "u7" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408360882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_selh okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|key_selh:u1 " "Elaborating entity \"key_selh\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|key_selh:u1\"" {  } { { "Megafunctions/okHost.v" "u1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408361019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_w8_64_r8_64 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0 " "Elaborating entity \"fifo_w8_64_r8_64\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\"" {  } { { "Megafunctions/okHost.v" "cb0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408361172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\"" {  } { { "Megafunctions/okHost.v" "scfifo_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408361903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 967 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408361937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408361937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408361937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408361937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408361937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408361937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408361937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408361937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408361937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408361937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408361937 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 967 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408361937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2n91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2n91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2n91 " "Found entity 1: scfifo_2n91" {  } { { "db/scfifo_2n91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/scfifo_2n91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408362096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408362096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2n91 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated " "Elaborating entity \"scfifo_2n91\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408362111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9t91 " "Found entity 1: a_dpfifo_9t91" {  } { { "db/a_dpfifo_9t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408362213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408362213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9t91 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo " "Elaborating entity \"a_dpfifo_9t91\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\"" {  } { { "db/scfifo_2n91.tdf" "dpfifo" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/scfifo_2n91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408362233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408362350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408362350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_9t91.tdf" "fifo_state" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408362377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408362563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408362563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408362593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2os1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2os1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2os1 " "Found entity 1: altsyncram_2os1" {  } { { "db/altsyncram_2os1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_2os1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408362782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408362782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2os1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|altsyncram_2os1:FIFOram " "Elaborating entity \"altsyncram_2os1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|altsyncram_2os1:FIFOram\"" {  } { { "db/a_dpfifo_9t91.tdf" "FIFOram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408362808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408362977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408362977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|fifo_w8_64_r8_64:cb0\|scfifo:scfifo_component\|scfifo_2n91:auto_generated\|a_dpfifo_9t91:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_9t91.tdf" "rd_ptr_count" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_dpfifo_9t91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408362999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crypto_tok okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_tok:c0 " "Elaborating entity \"crypto_tok\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_tok:c0\"" {  } { { "Megafunctions/okHost.v" "c0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408363186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0 " "Elaborating entity \"okNios_small\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\"" {  } { { "Megafunctions/okHost.v" "oknios0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 1624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408363366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios2_qsys_0 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"okNios_small_nios2_qsys_0\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\"" {  } { { "Megafunctions/okHost.v" "nios2_qsys_0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408363517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios2_qsys_0_test_bench okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_test_bench:the_okNios_small_nios2_qsys_0_test_bench " "Elaborating entity \"okNios_small_nios2_qsys_0_test_bench\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_test_bench:the_okNios_small_nios2_qsys_0_test_bench\"" {  } { { "Megafunctions/okHost.v" "the_okNios_small_nios2_qsys_0_test_bench" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 8193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408363817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios2_qsys_0_register_bank_a_module okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a " "Elaborating entity \"okNios_small_nios2_qsys_0_register_bank_a_module\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\"" {  } { { "Megafunctions/okHost.v" "okNios_small_nios2_qsys_0_register_bank_a" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 8656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408363951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/okHost.v" "the_altsyncram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408364321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7468 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408364368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file okNios_small_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"okNios_small_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408364368 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7468 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408364368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnn1 " "Found entity 1: altsyncram_tnn1" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_tnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408364526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408364526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tnn1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_tnn1:auto_generated " "Elaborating entity \"altsyncram_tnn1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_tnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408364541 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okNios_small_nios2_qsys_0_rf_ram_a.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okNios_small_nios2_qsys_0_rf_ram_a.mif -- setting all initial values to 0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7468 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1542408364557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios2_qsys_0_register_bank_b_module okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b " "Elaborating entity \"okNios_small_nios2_qsys_0_register_bank_b_module\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\"" {  } { { "Megafunctions/okHost.v" "okNios_small_nios2_qsys_0_register_bank_b" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 8677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408365124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/okHost.v" "the_altsyncram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408365227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7533 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408365274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file okNios_small_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"okNios_small_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408365275 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7533 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408365275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_unn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_unn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_unn1 " "Found entity 1: altsyncram_unn1" {  } { { "db/altsyncram_unn1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_unn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408365435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408365435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_unn1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_unn1:auto_generated " "Elaborating entity \"altsyncram_unn1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_unn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408365451 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okNios_small_nios2_qsys_0_rf_ram_b.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okNios_small_nios2_qsys_0_rf_ram_b.mif -- setting all initial values to 0" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7533 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1542408365462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios_out_port okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios_out_port:nios_out_port " "Elaborating entity \"okNios_small_nios_out_port\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios_out_port:nios_out_port\"" {  } { { "Megafunctions/okHost.v" "nios_out_port" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408366026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_onchip_memory2_0 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"okNios_small_onchip_memory2_0\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Megafunctions/okHost.v" "onchip_memory2_0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408366162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/okHost.v" "the_altsyncram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408366263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7326 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408366303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408366304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file okHostMicrocode.hex " "Parameter \"init_file\" = \"okHostMicrocode.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408366304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408366304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2560 " "Parameter \"maximum_depth\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408366304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2560 " "Parameter \"numwords_a\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408366304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408366304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408366304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408366304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408366304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408366304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408366304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408366304 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 7326 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408366304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ifi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ifi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ifi1 " "Found entity 1: altsyncram_ifi1" {  } { { "db/altsyncram_ifi1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_ifi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408366453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408366453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ifi1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ifi1:auto_generated " "Elaborating entity \"altsyncram_ifi1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ifi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408366467 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "okHostMicrocode.hex 320 10 " "Width of data items in \"okHostMicrocode.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 320 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 okHostMicrocode.hex " "Data at line (2) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542408366646 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 okHostMicrocode.hex " "Data at line (3) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542408366646 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 okHostMicrocode.hex " "Data at line (4) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542408366646 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 okHostMicrocode.hex " "Data at line (5) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542408366646 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 okHostMicrocode.hex " "Data at line (6) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542408366646 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 okHostMicrocode.hex " "Data at line (7) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542408366646 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 okHostMicrocode.hex " "Data at line (8) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542408366646 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 okHostMicrocode.hex " "Data at line (9) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542408366646 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 okHostMicrocode.hex " "Data at line (10) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542408366646 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 okHostMicrocode.hex " "Data at line (11) of memory initialization file \"okHostMicrocode.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1542408366646 ""}  } { { "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/okHostMicrocode.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1542408366646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_nios_in_port okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios_in_port:nios_in_port " "Elaborating entity \"okNios_small_nios_in_port\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios_in_port:nios_in_port\"" {  } { { "Megafunctions/okHost.v" "nios_in_port" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408367578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"okNios_small_mm_interconnect_0\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Megafunctions/okHost.v" "mm_interconnect_0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408367875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "Megafunctions/okHost.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408368319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "Megafunctions/okHost.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408368540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_out_port_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_out_port_s1_translator\"" {  } { { "Megafunctions/okHost.v" "nios_out_port_s1_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408368671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Megafunctions/okHost.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 4797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408368848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "Megafunctions/okHost.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408369260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "Megafunctions/okHost.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408369388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_out_port_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_out_port_s1_agent\"" {  } { { "Megafunctions/okHost.v" "nios_out_port_s1_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408369520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_out_port_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_out_port_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Megafunctions/okHost.sv" "uncompressor" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408369667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo\"" {  } { { "Megafunctions/okHost.v" "nios_out_port_s1_agent_rsp_fifo" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408369823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_router okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router:router " "Elaborating entity \"okNios_small_mm_interconnect_0_router\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router:router\"" {  } { { "Megafunctions/okHost.v" "router" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408371094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_router_default_decode okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router:router\|okNios_small_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"okNios_small_mm_interconnect_0_router_default_decode\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router:router\|okNios_small_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Megafunctions/okHost.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408371238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_router_002 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"okNios_small_mm_interconnect_0_router_002\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router_002:router_002\"" {  } { { "Megafunctions/okHost.v" "router_002" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408371536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_router_002_default_decode okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router_002:router_002\|okNios_small_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"okNios_small_mm_interconnect_0_router_002_default_decode\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_router_002:router_002\|okNios_small_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Megafunctions/okHost.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408371658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_cmd_demux okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"okNios_small_mm_interconnect_0_cmd_demux\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Megafunctions/okHost.v" "cmd_demux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408372491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_cmd_mux okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"okNios_small_mm_interconnect_0_cmd_mux\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Megafunctions/okHost.v" "cmd_mux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 5996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408372712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Megafunctions/okHost.sv" "arb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408372852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Megafunctions/okHost.sv" "adder" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408372972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_rsp_demux okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"okNios_small_mm_interconnect_0_rsp_demux\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Megafunctions/okHost.v" "rsp_demux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 6111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408374182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_mm_interconnect_0_rsp_mux okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"okNios_small_mm_interconnect_0_rsp_mux\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Megafunctions/okHost.v" "rsp_mux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 6244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408374675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Megafunctions/okHost.sv" "arb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408374835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_mm_interconnect_0:mm_interconnect_0\|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Megafunctions/okHost.sv" "adder" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408374954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okNios_small_irq_mapper okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_irq_mapper:irq_mapper " "Elaborating entity \"okNios_small_irq_mapper\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_irq_mapper:irq_mapper\"" {  } { { "Megafunctions/okHost.v" "irq_mapper" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408375364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\"" {  } { { "Megafunctions/okHost.v" "rst_controller" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408375491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Megafunctions/okHost.v" "alt_rst_sync_uq1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408375626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Megafunctions/okHost.v" "alt_rst_req_sync_uq1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408375752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramb32x512 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0 " "Elaborating entity \"ramb32x512\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\"" {  } { { "Megafunctions/okHost.v" "r0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408375876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\"" {  } { { "Megafunctions/okHost.v" "altsyncram_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408375962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\"" {  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 801 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408376014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component " "Instantiated megafunction \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376015 ""}  } { { "Megafunctions/okHost.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 801 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408376015 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/altsyncram_t8o1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_t8o1.tdf" 781 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408376182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8o1 " "Found entity 1: altsyncram_t8o1" {  } { { "db/altsyncram_t8o1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_t8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408376184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408376184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8o1 okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\|altsyncram_t8o1:auto_generated " "Elaborating entity \"altsyncram_t8o1\" for hierarchy \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|ramb32x512:r0\|altsyncram:altsyncram_component\|altsyncram_t8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408376198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okWireOR okWireOR:wireOR " "Elaborating entity \"okWireOR\" for hierarchy \"okWireOR:wireOR\"" {  } { { "Acoustics.v" "wireOR" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408376303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okWireIn okWireIn:wi00 " "Elaborating entity \"okWireIn\" for hierarchy \"okWireIn:wi00\"" {  } { { "Acoustics.v" "wi00" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408376425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "okBTPipeOut okBTPipeOut:po0 " "Elaborating entity \"okBTPipeOut\" for hierarchy \"okBTPipeOut:po0\"" {  } { { "Acoustics.v" "po0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408376632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_pll mem_pll:mem_pll_inst " "Elaborating entity \"mem_pll\" for hierarchy \"mem_pll:mem_pll_inst\"" {  } { { "Acoustics.v" "mem_pll_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408376678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_pll_0002 mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst " "Elaborating entity \"mem_pll_0002\" for hierarchy \"mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\"" {  } { { "Megafunctions/mem_pll.v" "mem_pll_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408376731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Megafunctions/mem_pll_0002.v" "altera_pll_i" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408376782 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1542408376808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Megafunctions/mem_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408376845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 333.333333 MHz " "Parameter \"reference_clock_frequency\" = \"333.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 83.333333 MHz " "Parameter \"output_clock_frequency0\" = \"83.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408376846 ""}  } { { "Megafunctions/mem_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/mem_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408376846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_pll master_pll:master_pll_inst " "Elaborating entity \"master_pll\" for hierarchy \"master_pll:master_pll_inst\"" {  } { { "Acoustics.v" "master_pll_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408376859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_pll_0002 master_pll:master_pll_inst\|master_pll_0002:master_pll_inst " "Elaborating entity \"master_pll_0002\" for hierarchy \"master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\"" {  } { { "Megafunctions/master_pll.vhd" "master_pll_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408376889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Megafunctions/master_pll/master_pll_0002.v" "altera_pll_i" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408376952 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1542408376980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Megafunctions/master_pll/master_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408377039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 16.384180 MHz " "Parameter \"output_clock_frequency0\" = \"16.384180 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408377040 ""}  } { { "Megafunctions/master_pll/master_pll_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/master_pll/master_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408377040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface ddr3_interface:ddr3_interface_inst " "Elaborating entity \"ddr3_interface\" for hierarchy \"ddr3_interface:ddr3_interface_inst\"" {  } { { "Acoustics.v" "ddr3_interface_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408377059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_0002 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst " "Elaborating entity \"ddr3_interface_0002\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\"" {  } { { "Megafunctions/ddr3_interface.v" "ddr3_interface_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408377125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_pll0 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0 " "Elaborating entity \"ddr3_interface_pll0\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "pll0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408377272 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models ddr3_interface_pll0.sv(157) " "Verilog HDL Display System Task info at ddr3_interface_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408377275 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0 " "Elaborating entity \"ddr3_interface_p0\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "p0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408377342 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models ddr3_interface_p0.sv(405) " "Verilog HDL Display System Task info at ddr3_interface_p0.sv(405): Using Regular core emif simulation models" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408377345 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_acv_hard_memphy ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy " "Elaborating entity \"ddr3_interface_p0_acv_hard_memphy\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0.sv" "umemphy" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408377466 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg ddr3_interface_p0_acv_hard_memphy.v(436) " "Verilog HDL or VHDL warning at ddr3_interface_p0_acv_hard_memphy.v(436): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542408377473 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ddr3_interface_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at ddr3_interface_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408377475 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_reset ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset " "Elaborating entity \"ddr3_interface_p0_reset\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "ureset" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408377691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_reset_sync ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"ddr3_interface_p0_reset_sync\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_afi_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" "ureset_afi_clk" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408377738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_reset_sync ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"ddr3_interface_p0_reset_sync\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408377805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_reset_sync ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"ddr3_interface_p0_reset_sync\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408377873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_reset_sync ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"ddr3_interface_p0_reset_sync\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_reset:ureset\|ddr3_interface_p0_reset_sync:ureset_avl_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" "ureset_avl_clk" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408377977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_acv_ldc ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_ldc:memphy_ldc " "Elaborating entity \"ddr3_interface_p0_acv_ldc\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_ldc:memphy_ldc\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408378061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_acv_hard_io_pads ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"ddr3_interface_p0_acv_hard_io_pads\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408378115 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..68\] ddr3_interface_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[179..68\]\" at ddr3_interface_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542408378128 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] ddr3_interface_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[35..32\]\" at ddr3_interface_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542408378128 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_acv_hard_addr_cmd_pads ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"ddr3_interface_p0_acv_hard_addr_cmd_pads\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408378202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_generic_ddio ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:uaddress_pad " "Elaborating entity \"ddr3_interface_p0_generic_ddio\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:uaddress_pad\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408378659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_generic_ddio ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:ubank_pad " "Elaborating entity \"ddr3_interface_p0_generic_ddio\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:ubank_pad\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408378755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_generic_ddio ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:ucmd_pad " "Elaborating entity \"ddr3_interface_p0_generic_ddio\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:ucmd_pad\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408378808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_generic_ddio ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"ddr3_interface_p0_generic_ddio\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_generic_ddio:ureset_n_pad\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408378872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408379199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408379246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408379246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408379246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408379246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408379246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408379246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408379246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408379246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408379246 ""}  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408379246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408379391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408379391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408379406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_clock_pair_generator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"ddr3_interface_p0_clock_pair_generator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ddr3_interface_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408379490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_p0_altdqdqs ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"ddr3_interface_p0_altdqdqs\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408379548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_altdqdqs.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408379610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0 " "Elaborating entity \"ddr3_interface_s0\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "s0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408380202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "sequencer_rst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408380298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "cpu_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408380342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408380591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408380650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408380723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408380766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408380766 ""}  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408380766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_mri1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408380926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408380926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408380939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408381053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "sequencer_scc_mgr_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408381190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408381429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408381807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408381851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408381852 ""}  } { { "Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408381852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dpram_k3s1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408382019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408382019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf" 202 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408382032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408382255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408382255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dpram_k3s1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408382272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408382433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408382433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408382453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408382550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408382605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "sequencer_reg_file_inst" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408382651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "Megafunctions/ddr3_interface/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408382734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "Megafunctions/ddr3_interface/sequencer_reg_file.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408382781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408382782 ""}  } { { "Megafunctions/ddr3_interface/sequencer_reg_file.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408382782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_c9v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408382940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408382940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408382954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "hphy_bridge" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408383110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "sequencer_mem" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408383155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408383233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408383276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408383276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408383276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5888 " "Parameter \"maximum_depth\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408383276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5888 " "Parameter \"numwords_a\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408383276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408383276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408383276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408383276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408383276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408383276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408383276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ddr3_interface_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"ddr3_interface_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408383276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408383276 ""}  } { { "Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408383276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d0k1 " "Found entity 1: altsyncram_d0k1" {  } { { "db/altsyncram_d0k1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_d0k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408383445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408383445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d0k1 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_d0k1:auto_generated " "Elaborating entity \"altsyncram_d0k1\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_d0k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408383458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "seq_bridge" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408384368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "mm_interconnect_0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408384428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408384891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408384951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent_rsp_fifo" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router:router " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router:router\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "router" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_default_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router:router\|ddr3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router:router\|ddr3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_001 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_001\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "router_001" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_001_default_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_001:router_001\|ddr3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_001:router_001\|ddr3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_002 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_002\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "router_002" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408385998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_002_default_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_002:router_002\|ddr3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_002:router_002\|ddr3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_003 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_003\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "router_003" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_003_default_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_003:router_003\|ddr3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_003:router_003\|ddr3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_004 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_004\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "router_004" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_004_default_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_004:router_004\|ddr3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_004:router_004\|ddr3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_006 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_006\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "router_006" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_router_006_default_decode ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_006:router_006\|ddr3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_router_006:router_006\|ddr3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_cmd_demux ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_cmd_demux_001 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_cmd_demux_002 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_cmd_mux ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_cmd_mux_001 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_cmd_mux_003 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408386984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_rsp_demux_001 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_rsp_demux_003 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_rsp_demux_003\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_rsp_mux ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 2042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_rsp_mux_001 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_rsp_mux_002 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_s0_irq_mapper ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_irq_mapper:irq_mapper " "Elaborating entity \"ddr3_interface_s0_irq_mapper\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|ddr3_interface_s0_irq_mapper:irq_mapper\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_s0.v" "irq_mapper" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_s0.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_dmaster ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster " "Elaborating entity \"ddr3_interface_dmaster\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "dmaster" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408387991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408388147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_sld_node.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408388185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408388185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408388185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408388185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408388185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408388185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408388185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408388185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408388185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408388185 ""}  } { { "Megafunctions/ddr3_interface/altera_jtag_sld_node.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408388185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408388206 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Megafunctions/ddr3_interface/altera_jtag_sld_node.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408388245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408388540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408388931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408389252 ""}  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408389252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408389514 ""}  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408389514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_dmaster_timing_adt ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|ddr3_interface_dmaster_timing_adt:timing_adt " "Elaborating entity \"ddr3_interface_dmaster_timing_adt\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|ddr3_interface_dmaster_timing_adt:timing_adt\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "timing_adt" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready ddr3_interface_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at ddr3_interface_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542408389934 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|ddr3_interface_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "fifo" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408389976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "b2p" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408390039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "p2b" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408390114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "transacto" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408390184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408390234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_dmaster_b2p_adapter ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|ddr3_interface_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"ddr3_interface_dmaster_b2p_adapter\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|ddr3_interface_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "b2p_adapter" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408390369 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel ddr3_interface_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at ddr3_interface_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542408390370 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|ddr3_interface_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ddr3_interface_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at ddr3_interface_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408390370 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|ddr3_interface_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_dmaster_p2b_adapter ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|ddr3_interface_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"ddr3_interface_dmaster_p2b_adapter\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|ddr3_interface_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "p2b_adapter" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408390409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" "rst_controller" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408390448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Megafunctions/ddr3_interface/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408390492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Megafunctions/ddr3_interface/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408390533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "c0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408390578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 128 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (128)" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408390655 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408390657 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408390657 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408390657 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408390657 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408390658 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "oct0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408391486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "dll0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408391520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_interface_mm_interconnect_1 ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"ddr3_interface_mm_interconnect_1\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "mm_interconnect_1" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408391564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" "dmaster_master_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408391681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_mm_interconnect_1.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408391732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_test ddr3_test:ddr3_tb " "Elaborating entity \"ddr3_test\" for hierarchy \"ddr3_test:ddr3_tb\"" {  } { { "Acoustics.v" "ddr3_tb" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408391792 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_rdata_was_valid ddr3_test.v(46) " "Verilog HDL or VHDL warning at ddr3_test.v(46): object \"avl_rdata_was_valid\" assigned a value but never read" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542408391793 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ddr3_test.v(49) " "Verilog HDL assignment warning at ddr3_test.v(49): truncated value with size 32 to match size of target (8)" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408391794 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ddr3_test.v(87) " "Verilog HDL assignment warning at ddr3_test.v(87): truncated value with size 32 to match size of target (8)" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408391795 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ddr3_test.v(91) " "Verilog HDL assignment warning at ddr3_test.v(91): truncated value with size 32 to match size of target (8)" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408391796 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ddr3_test.v(93) " "Verilog HDL assignment warning at ddr3_test.v(93): truncated value with size 32 to match size of target (25)" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408391796 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ddr3_test.v(96) " "Verilog HDL assignment warning at ddr3_test.v(96): truncated value with size 32 to match size of target (8)" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408391796 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ddr3_test.v(98) " "Verilog HDL assignment warning at ddr3_test.v(98): truncated value with size 32 to match size of target (25)" {  } { { "ddr3_test.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/ddr3_test.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542408391796 "|Acoustics|ddr3_test:ddr3_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_w128_256 fifo_w128_256:okPipeIn_fifo " "Elaborating entity \"fifo_w128_256\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\"" {  } { { "Acoustics.v" "okPipeIn_fifo" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408391941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\"" {  } { { "Megafunctions/fifo_w128_256.v" "dcfifo_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408392927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\"" {  } { { "Megafunctions/fifo_w128_256.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408392964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408392964 ""}  } { { "Megafunctions/fifo_w128_256.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408392964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ksr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ksr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ksr1 " "Found entity 1: dcfifo_ksr1" {  } { { "db/dcfifo_ksr1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408393159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408393159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ksr1 fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated " "Elaborating entity \"dcfifo_ksr1\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408393175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_gray2bin_g9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408393291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408393291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ksr1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408393311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_fu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408393572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408393572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_ksr1.tdf" "rdptr_g1p" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408393593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_bcc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408393764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408393764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_ksr1.tdf" "wrptr_g1p" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408393786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9d1 " "Found entity 1: altsyncram_e9d1" {  } { { "db/altsyncram_e9d1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_e9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408394022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408394022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e9d1 fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|altsyncram_e9d1:fifo_ram " "Elaborating entity \"altsyncram_e9d1\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|altsyncram_e9d1:fifo_ram\"" {  } { { "db/dcfifo_ksr1.tdf" "fifo_ram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408394045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408394258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408394258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_ksr1.tdf" "rs_brp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408394280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408394427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408394427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_ksr1.tdf" "rs_dgwp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408394450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408394557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408394557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408394589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408394774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408394774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_ksr1.tdf" "ws_dgrp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408394798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408394919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408394919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408394951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cmpr_1v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408395130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408395130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"fifo_w128_256:okPipeIn_fifo\|dcfifo:dcfifo_component\|dcfifo_ksr1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_ksr1.tdf" "rdempty_eq_comp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_ksr1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408395151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_w128_256_r32_1024 fifo_w128_256_r32_1024:okPipeOut_fifo " "Elaborating entity \"fifo_w128_256_r32_1024\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\"" {  } { { "Acoustics.v" "okPipeOut_fifo" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408395290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Megafunctions/fifo_w128_256_r32_1024.v" "dcfifo_mixed_widths_component" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408395938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408395972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408395972 ""}  } { { "Megafunctions/fifo_w128_256_r32_1024.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/fifo_w128_256_r32_1024.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408395972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mvt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mvt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mvt1 " "Found entity 1: dcfifo_mvt1" {  } { { "db/dcfifo_mvt1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408396120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408396120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mvt1 fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated " "Elaborating entity \"dcfifo_mvt1\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408396138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_eu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eu6 " "Found entity 1: a_graycounter_eu6" {  } { { "db/a_graycounter_eu6.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/a_graycounter_eu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408396436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408396436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eu6 fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|a_graycounter_eu6:rdptr_g1p " "Elaborating entity \"a_graycounter_eu6\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|a_graycounter_eu6:rdptr_g1p\"" {  } { { "db/dcfifo_mvt1.tdf" "rdptr_g1p" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408396458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7t91 " "Found entity 1: altsyncram_7t91" {  } { { "db/altsyncram_7t91.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_7t91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408396702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408396702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7t91 fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|altsyncram_7t91:fifo_ram " "Elaborating entity \"altsyncram_7t91\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|altsyncram_7t91:fifo_ram\"" {  } { { "db/dcfifo_mvt1.tdf" "fifo_ram" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408396727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_8d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408396879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408396879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_mvt1.tdf" "rdfull_reg" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408396903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408397021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408397021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_mvt1.tdf" "rs_brp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408397044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_2ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408397205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408397205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\"" {  } { { "db/dcfifo_mvt1.tdf" "rs_dgwp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408397229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408397342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408397342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe11 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe11\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe11" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_2ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408397375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3ol " "Found entity 1: alt_synch_pipe_3ol" {  } { { "db/alt_synch_pipe_3ol.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_3ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408397598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408397598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3ol fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3ol\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\"" {  } { { "db/dcfifo_mvt1.tdf" "ws_dgrp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408397620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408397724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408397724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe14 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_3ol.tdf" "dffpipe14" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/alt_synch_pipe_3ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408397758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cmpr_a06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408397980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408397980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|cmpr_a06:rdfull_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|cmpr_a06:rdfull_eq_comp\"" {  } { { "db/dcfifo_mvt1.tdf" "rdfull_eq_comp" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408398004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_osd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_osd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_osd " "Found entity 1: cntr_osd" {  } { { "db/cntr_osd.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/cntr_osd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408398210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408398210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_osd fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|cntr_osd:cntr_b " "Elaborating entity \"cntr_osd\" for hierarchy \"fifo_w128_256_r32_1024:okPipeOut_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_mvt1:auto_generated\|cntr_osd:cntr_b\"" {  } { { "db/dcfifo_mvt1.tdf" "cntr_b" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/dcfifo_mvt1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408398232 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pipe_in_rd_count\[8\] " "Net \"pipe_in_rd_count\[8\]\" is missing source, defaulting to GND" {  } { { "Acoustics.v" "pipe_in_rd_count\[8\]" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542408401723 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542408401723 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1542408401770 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_address uaddr_cmd_pads 64 60 " "Port \"phy_ddio_address\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 64. The formal width of the signal in the module is 60.  The extra bits will be ignored." {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1542408401990 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cke uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cke\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1542408401991 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cs_n uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cs_n\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1542408401991 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_odt uaddr_cmd_pads 8 4 " "Port \"phy_ddio_odt\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1542408401991 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "phy_ddio_dmdout uio_pads 20 25 " "Port \"phy_ddio_dmdout\" on the entity instantiation of \"uio_pads\" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND." {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1542408401995 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "read_capture_clk ureset 1 2 " "Port \"read_capture_clk\" on the entity instantiation of \"ureset\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" "ureset" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1542408402004 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pipe_in_rd_count\[8\] " "Net \"pipe_in_rd_count\[8\]\" is missing source, defaulting to GND" {  } { { "Acoustics.v" "pipe_in_rd_count\[8\]" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542408402091 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542408402091 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pipe_in_rd_count\[8\] " "Net \"pipe_in_rd_count\[8\]\" is missing source, defaulting to GND" {  } { { "Acoustics.v" "pipe_in_rd_count\[8\]" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542408402098 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542408402098 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pipe_in_rd_count\[8\] " "Net \"pipe_in_rd_count\[8\]\" is missing source, defaulting to GND" {  } { { "Acoustics.v" "pipe_in_rd_count\[8\]" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542408402101 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542408402101 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pipe_in_rd_count\[8\] " "Net \"pipe_in_rd_count\[8\]\" is missing source, defaulting to GND" {  } { { "Acoustics.v" "pipe_in_rd_count\[8\]" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542408402105 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542408402105 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pipe_in_rd_count\[8\] " "Net \"pipe_in_rd_count\[8\]\" is missing source, defaulting to GND" {  } { { "Acoustics.v" "pipe_in_rd_count\[8\]" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542408402109 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542408402109 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pipe_in_rd_count\[8\] " "Net \"pipe_in_rd_count\[8\]\" is missing source, defaulting to GND" {  } { { "Acoustics.v" "pipe_in_rd_count\[8\]" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542408402113 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542408402113 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pipe_in_rd_count\[8\] " "Net \"pipe_in_rd_count\[8\]\" is missing source, defaulting to GND" {  } { { "Acoustics.v" "pipe_in_rd_count\[8\]" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542408402345 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542408402345 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1542408403503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.16.17:46:54 Progress: Loading sldf0cc00c2/alt_sld_fab_wrapper_hw.tcl " "2018.11.16.17:46:54 Progress: Loading sldf0cc00c2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408414717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408421583 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408421966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408427442 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408427768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408428115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408428492 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408428526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408428544 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1542408429353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0cc00c2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0cc00c2/alt_sld_fab.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408430039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408430039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408430268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408430268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408430314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408430314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408430532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408430532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408430775 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408430775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408430775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/ip/sldf0cc00c2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408430989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408430989 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|afi_phy_clk " "Synthesized away node \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|afi_phy_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" 200 -1 0 } } { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 166 0 0 } } { "Megafunctions/ddr3_interface.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v" 124 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542408435165 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_mem_clk " "Synthesized away node \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_mem_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" 233 -1 0 } } { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 166 0 0 } } { "Megafunctions/ddr3_interface.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v" 124 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542408435165 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_pll0.sv" 329 -1 0 } } { "Megafunctions/ddr3_interface/ddr3_interface_0002.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface/ddr3_interface_0002.v" 166 0 0 } } { "Megafunctions/ddr3_interface.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/ddr3_interface.v" 124 0 0 } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542408435165 "|Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542408435165 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1542408435165 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1542408436157 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1542408436157 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox8:u7\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox8:u7\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3399 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542408438368 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox7:u6\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox7:u6\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3285 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542408438368 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox6:u5\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox6:u5\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3171 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542408438368 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox5:u4\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox5:u4\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 3057 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542408438368 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox4:u3\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox4:u3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2943 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542408438368 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox3:u2\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox3:u2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2829 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542408438368 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox2:u1\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox2:u1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2715 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542408438368 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox1:u0\|Ram0 " "RAM logic \"okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|crypto_des:des0\|crp:u0\|sbox1:u0\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Megafunctions/okHost.v" "Ram0" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Megafunctions/okHost.v" 2601 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542408438368 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1542408438368 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542408447055 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542408447055 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542408447055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408447183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542408447184 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542408447184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542408447348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408447348 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542408449154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "okHU\[1\] GND " "Pin \"okHU\[1\]\" is stuck at GND" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542408457926 "|Acoustics|okHU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542408457926 "|Acoustics|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542408457926 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1542408458669 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "sys_clk_p ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " "The launch and latch times for the relationship between source clock: sys_clk_p and destination clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1542408458678 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "sys_clk_p ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " "The launch and latch times for the relationship between source clock: sys_clk_p and destination clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1542408458679 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408458764 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "218 " "218 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542408468311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.map.smsg " "Generated suppressed messages file C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408470425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1061 180 9 0 97 " "Adding 1061 node(s), including 180 DDIO, 9 PLL, 0 transceiver and 97 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542408478453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542408478453 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1542408479417 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1542408479417 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1542408479502 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1542408479502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6004 " "Implemented 6004 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542408480832 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542408480832 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "53 " "Implemented 53 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1542408480832 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4997 " "Implemented 4997 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542408480832 ""} { "Info" "ICUT_CUT_TM_RAMS" "470 " "Implemented 470 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542408480832 ""} { "Info" "ICUT_CUT_TM_PLLS" "9 " "Implemented 9 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1542408480832 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1542408480832 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542408480832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5227 " "Peak virtual memory: 5227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542408481127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 17:48:01 2018 " "Processing ended: Fri Nov 16 17:48:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542408481127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:47 " "Elapsed time: 00:02:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542408481127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:28 " "Total CPU time (on all processors): 00:03:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542408481127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542408481127 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fifo_w128_156.qip " "Tcl Script File fifo_w128_156.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fifo_w128_156.qip " "set_global_assignment -name QIP_FILE fifo_w128_156.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1542408489261 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1542408489261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1542408489529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542408489531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 17:48:02 2018 " "Processing started: Fri Nov 16 17:48:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542408489531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542408489531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Acoustics -c Acoustics " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Acoustics -c Acoustics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542408489532 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1542408491790 ""}
{ "Info" "0" "" "Project  = Acoustics" {  } {  } 0 0 "Project  = Acoustics" 0 0 "Fitter" 0 0 1542408491791 ""}
{ "Info" "0" "" "Revision = Acoustics" {  } {  } 0 0 "Revision = Acoustics" 0 0 "Fitter" 0 0 1542408491791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542408492613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542408492615 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Acoustics 5CEFA2U19C8 " "Selected device 5CEFA2U19C8 for design \"Acoustics\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542408492768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542408492865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542408492865 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1542408493064 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1542408493064 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1542408493094 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1542408493207 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1542408493207 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1542408493281 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542408494150 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542408494231 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542408498529 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542408499176 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 109 " "No exact pin location assignment(s) for 3 pins of 109 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1542408499835 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1542408515567 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y38_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1542408520277 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1542408520277 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1542408520279 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1542408520279 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "6 s (4 global, 2 dual-regional) " "Promoted 6 clocks (4 global, 2 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_avl_clk~CLKENA0 1236 dual-regional CLKCTRL_R2 and CLKCTRL_R14 " "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_avl_clk~CLKENA0 with 1236 fanout uses dual-regional clock CLKCTRL_R2 and CLKCTRL_R14" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 23 54 45 " "Node drives Regional Clock Regions 0 and 1 from (0, 23) to (54, 45)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1542408521196 ""} { "Info" "ICCLK_MERGED_CELL" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1542408521196 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1542408521196 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_config_clk~CLKENA0 233 dual-regional CLKCTRL_R6 and CLKCTRL_R12 " "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_config_clk~CLKENA0 with 233 fanout uses dual-regional clock CLKCTRL_R6 and CLKCTRL_R12" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 0 and 1 0 23 54 45 " "Node drives Regional Clock Regions 0 and 1 from (0, 23) to (54, 45)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1542408521196 ""} { "Info" "ICCLK_MERGED_CELL" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1542408521196 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1542408521196 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 309 global CLKCTRL_G0 " "master_pll:master_pll_inst\|master_pll_0002:master_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 309 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1542408521196 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_afi_clk~CLKENA0 10 global CLKCTRL_G14 " "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_pll0:pll0\|pll_afi_clk~CLKENA0 with 10 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1542408521196 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1481 global CLKCTRL_G2 " "okHost:okHI\|ok_altera_pll:ok_altera_pll0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1481 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1542408521196 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 498 global CLKCTRL_G5 " "mem_pll:mem_pll_inst\|mem_pll_0002:mem_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 498 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1542408521196 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1542408521196 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:05 " "Fitter periphery placement operations ending: elapsed time is 00:00:05" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542408521199 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408535778 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1542408535778 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ksr1 " "Entity dcfifo_ksr1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408535778 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408535778 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1542408535778 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mvt1 " "Entity dcfifo_mvt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408535778 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408535778 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1542408535778 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408535778 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408535778 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408535778 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1542408535778 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1542408535778 ""}
{ "Info" "ISTA_SDC_FOUND" "Megafunctions/ddr3_interface/altera_reset_controller.sdc " "Reading SDC File: 'Megafunctions/ddr3_interface/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1542408535879 ""}
{ "Info" "ISTA_SDC_FOUND" "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1542408535910 ""}
{ "Info" "ISTA_SDC_FOUND" "Megafunctions/ddr3_interface/ddr3_interface_p0.sdc " "Reading SDC File: 'Megafunctions/ddr3_interface/ddr3_interface_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1542408535914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1542408535933 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "okUH\[0\] " "Node: okUH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_reset_n okUH\[0\] " "Register global_reset_n is being clocked by okUH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542408536793 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542408536793 "|Acoustics|okUH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "drdy_in " "Node: drdy_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register start_sclk drdy_in " "Register start_sclk is being clocked by drdy_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542408536794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542408536794 "|Acoustics|drdy_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408536812 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542408536812 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542408537015 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1542408537015 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408537031 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919 " "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408537031 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000 " "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408537031 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1542408537031 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408537034 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1542408537034 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1542408537037 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock " "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " "  15.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " "  15.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " "  45.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " "   3.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000   mem_clk\[0\] " "   3.000   mem_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 mem_clk_n\[0\] " "   3.000 mem_clk_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.003 mem_dqs\[0\]_IN " "   3.003 mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 mem_dqs\[0\]_OUT " "   3.000 mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.003 mem_dqs\[1\]_IN " "   3.003 mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 mem_dqs\[1\]_OUT " "   3.000 mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 mem_dqs_n\[0\]_OUT " "   3.000 mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.000 mem_dqs_n\[1\]_OUT " "   3.000 mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    sys_clk_p " "  10.000    sys_clk_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542408537039 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1542408537039 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542408537652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542408537732 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542408537740 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542408537757 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[19\]~input " "Can't pack node okUHU\[19\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[19\]~input " "Can't pack I/O cell okUHU\[19\]~input -- no fan-out from combinational output port" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1542408537814 ""}  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1542408537814 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[21\]~input " "Can't pack node okUHU\[21\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[21\]~input " "Can't pack I/O cell okUHU\[21\]~input -- no fan-out from combinational output port" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1542408537815 ""}  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1542408537815 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[25\]~input " "Can't pack node okUHU\[25\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[25\]~input " "Can't pack I/O cell okUHU\[25\]~input -- no fan-out from combinational output port" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1542408537816 ""}  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1542408537816 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[27\]~input " "Can't pack node okUHU\[27\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[27\]~input " "Can't pack I/O cell okUHU\[27\]~input -- no fan-out from combinational output port" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1542408537816 ""}  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1542408537816 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "okUHU\[31\]~input " "Can't pack node okUHU\[31\]~input to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_COMBOUT_FANOUT" "okUHU\[31\]~input " "Can't pack I/O cell okUHU\[31\]~input -- no fan-out from combinational output port" {  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176264 "Can't pack I/O cell %1!s! -- no fan-out from combinational output port" 0 0 "Design Software" 0 -1 1542408537816 ""}  } { { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 29310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1542408537816 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON okUHU\[*\] " "Wildcard assignment \"Fast Input Register=ON\" to \"okUHU\[*\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1542408537842 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1542408537842 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542408537843 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542408537892 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542408537892 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542408537914 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542408540500 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1542408540530 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "20 I/O input buffer " "Packed 20 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1542408540530 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O output buffer " "Packed 32 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1542408540530 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1542408540530 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542408540530 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[19\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[19\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1542408540727 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[21\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[21\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1542408540727 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[25\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[25\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1542408540727 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[27\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[27\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1542408540727 ""}
{ "Warning" "WFSAC_FSAC_DELAY_CHAIN_NOT_USED_SET_TO_ZERO" "D1 Delay Chain 5 okUHU\[31\] 0 " "Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU\[31\] -- changed to 0" {  } {  } 0 176437 "Can't set option %1!s! to %2!d! -- option is not used in pin %3!s! -- changed to %4!d!" 0 0 "Fitter" 0 -1 1542408540727 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "user_reset " "Node \"user_reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542408542271 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1542408542271 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:44 " "Fitter preparation operations ending: elapsed time is 00:00:44" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542408542274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542408547740 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1542408552772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542408579305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542408612020 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542408626314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542408626314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542408639088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.0% " "1e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1542408659540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X44_Y34 X54_Y45 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X44_Y34 to location X54_Y45" {  } { { "loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X44_Y34 to location X54_Y45"} { { 12 { 0 ""} 44 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542408662722 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542408662722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542408678765 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542408678765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:35 " "Fitter routing operations ending: elapsed time is 00:00:35" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542408678774 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 30.55 " "Total time spent on timing analysis during the Fitter is 30.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542408695369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542408695690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542408703216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542408703225 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542408719922 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:00 " "Fitter post-fit operations ending: elapsed time is 00:01:00" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542408755788 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1542408756937 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[3\] GND " "Pin led\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { led[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1542408757100 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1542408757100 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[8\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[0\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[1\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[2\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[3\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[4\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[5\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[6\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[7\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[9\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[10\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[11\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[12\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[13\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[14\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dq[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[15\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dqs[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs\[0\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dqs[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs\[1\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dqs_n[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[0\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_p0:p0\|ddr3_interface_p0_acv_hard_memphy:umemphy\|ddr3_interface_p0_acv_hard_io_pads:uio_pads\|ddr3_interface_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { mem_dqs_n[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[1\]" } } } } { "Acoustics.v" "" { Text "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1542408757101 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1542408757101 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.fit.smsg " "Generated suppressed messages file C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542408758164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7654 " "Peak virtual memory: 7654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542408764735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 17:52:44 2018 " "Processing ended: Fri Nov 16 17:52:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542408764735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:42 " "Elapsed time: 00:04:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542408764735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:50 " "Total CPU time (on all processors): 00:07:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542408764735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542408764735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542408768951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542408768962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 17:52:48 2018 " "Processing started: Fri Nov 16 17:52:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542408768962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542408768962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Acoustics -c Acoustics " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Acoustics -c Acoustics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542408768963 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fifo_w128_156.qip " "Tcl Script File fifo_w128_156.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fifo_w128_156.qip " "set_global_assignment -name QIP_FILE fifo_w128_156.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1542408774486 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1542408774486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1542408777828 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542408788158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542408789217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 17:53:09 2018 " "Processing ended: Fri Nov 16 17:53:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542408789217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542408789217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542408789217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542408789217 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542408790201 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fifo_w128_156.qip " "Tcl Script File fifo_w128_156.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fifo_w128_156.qip " "set_global_assignment -name QIP_FILE fifo_w128_156.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1542408796561 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1542408796561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542408796828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542408796830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 17:53:10 2018 " "Processing started: Fri Nov 16 17:53:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542408796830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408796830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Acoustics -c Acoustics " "Command: quartus_sta Acoustics -c Acoustics" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408796831 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408797253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408802984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408802984 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408803087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408803087 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408805344 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1542408805344 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ksr1 " "Entity dcfifo_ksr1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408805344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408805344 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1542408805344 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mvt1 " "Entity dcfifo_mvt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408805344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408805344 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1542408805344 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408805344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408805344 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542408805344 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1542408805344 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408805344 ""}
{ "Info" "ISTA_SDC_FOUND" "Megafunctions/ddr3_interface/altera_reset_controller.sdc " "Reading SDC File: 'Megafunctions/ddr3_interface/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408805452 ""}
{ "Info" "ISTA_SDC_FOUND" "Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408805499 ""}
{ "Info" "ISTA_SDC_FOUND" "Megafunctions/ddr3_interface/ddr3_interface_p0.sdc " "Reading SDC File: 'Megafunctions/ddr3_interface/ddr3_interface_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408805517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408805587 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_interface_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408805588 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408806421 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408806561 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "okUH\[0\] " "Node: okUH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_reset_n okUH\[0\] " "Register global_reset_n is being clocked by okUH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542408806626 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408806626 "|Acoustics|okUH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "drdy_in " "Node: drdy_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register start_sclk drdy_in " "Register start_sclk is being clocked by drdy_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542408806626 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408806626 "|Acoustics|drdy_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408806656 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408806656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408807459 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408807460 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408807475 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919 " "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408807475 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000 " "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408807475 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408807475 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408807477 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408807477 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408807481 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408807543 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408807856 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408807981 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542408808063 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408808063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.783 " "Worst-case setup slack is -3.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.783           -1207.536 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -3.783           -1207.536 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.519               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    1.519               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.929               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    1.929               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.962               0.000 sys_clk_p  " "    1.962               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.792               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    3.792               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.906               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    6.906               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.570               0.000 altera_reserved_tck  " "    9.570               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408808079 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408808093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.213 " "Worst-case hold slack is 0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 sys_clk_p  " "    0.213               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    0.303               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    0.433               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "    0.488               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 altera_reserved_tck  " "    0.511               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    0.546               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.329               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    1.329               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408808188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.614 " "Worst-case recovery slack is 9.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.614               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    9.614               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.810               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    9.810               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.473               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   19.473               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.423               0.000 altera_reserved_tck  " "   30.423               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408808228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.124 " "Worst-case removal slack is 1.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    1.124               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.144               0.000 altera_reserved_tck  " "    1.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    1.381               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.423               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    1.423               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408808269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.166 " "Worst-case minimum pulse width slack is -1.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166            -446.146 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -1.166            -446.146 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    0.632               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk  " "    0.686               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.347               0.000 sys_clk_p  " "    3.347               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.904               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    5.904               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.474               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    7.474               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.669               0.000 altera_reserved_tck  " "   15.669               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.388               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   21.388               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408808289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408808289 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408808439 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408808439 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_interface_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408808730 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408809680 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -3.258 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -3.258" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408811870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408811870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408811870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408811870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408811870 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408811870 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812071 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408812071 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.614 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.614" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812182 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408812182 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.124 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.124" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408812296 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408812296 ""}
{ "Info" "0" "" "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408812449 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408812450 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|   0.82  0.809" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|   0.82  0.809" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408812450 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.561     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.561     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408812450 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 85C Model)                       \| -3.258  0.303" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                       \| -3.258  0.303" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408812451 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  9.614  1.124" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  9.614  1.124" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408812451 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.584  0.732" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.584  0.732" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408812451 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.642  0.642" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.642  0.642" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408812451 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.275  0.228" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.275  0.228" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408812451 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|    0.3    0.3" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|    0.3    0.3" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408812451 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408812461 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408812803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408812941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408835875 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "okUH\[0\] " "Node: okUH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_reset_n okUH\[0\] " "Register global_reset_n is being clocked by okUH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542408837253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408837253 "|Acoustics|okUH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "drdy_in " "Node: drdy_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register start_sclk drdy_in " "Register start_sclk is being clocked by drdy_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542408837253 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408837253 "|Acoustics|drdy_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408837281 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408837281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408837980 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408837980 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408837994 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919 " "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408837994 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000 " "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408837994 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408837994 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408837995 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408837995 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408838241 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542408838313 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408838313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.794 " "Worst-case setup slack is -3.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.794           -1165.960 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -3.794           -1165.960 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.524               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    1.524               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.929               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    1.929               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.004               0.000 sys_clk_p  " "    2.004               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.809               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    3.809               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.051               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    7.051               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.830               0.000 altera_reserved_tck  " "    9.830               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408838380 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408838398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 sys_clk_p  " "    0.341               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    0.347               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "    0.494               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    0.515               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 altera_reserved_tck  " "    0.532               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    0.595               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.214               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    1.214               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408838559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.826 " "Worst-case recovery slack is 9.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.826               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    9.826               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.045               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "   10.045               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.605               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   19.605               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.535               0.000 altera_reserved_tck  " "   30.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408838658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.079 " "Worst-case removal slack is 1.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.079               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    1.079               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.093               0.000 altera_reserved_tck  " "    1.093               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.265               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    1.265               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.364               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    1.364               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408838749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.166 " "Worst-case minimum pulse width slack is -1.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166            -466.860 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -1.166            -466.860 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    0.637               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk  " "    0.702               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.292               0.000 sys_clk_p  " "    3.292               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.842               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    5.842               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.471               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    7.471               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.673               0.000 altera_reserved_tck  " "   15.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.369               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   21.369               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408838823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408838823 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408838943 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408838943 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_interface_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408839345 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408840090 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -3.040 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -3.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842328 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408842328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.347 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842593 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408842593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.826 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.826" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842755 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408842755 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.079 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.079" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408842921 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408842921 ""}
{ "Info" "0" "" "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408843205 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408843205 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.794  0.818" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.794  0.818" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408843206 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.608     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.608     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408843206 ""}
{ "Warning" "0" "" "Core (Slow 1100mV 0C Model)                        \|  -3.04  0.347" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                        \|  -3.04  0.347" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408843206 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  9.826  1.079" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  9.826  1.079" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408843207 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.657  0.735" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.657  0.735" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408843207 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.626  0.626" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.626  0.626" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408843207 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.287   0.24" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.287   0.24" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408843207 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|   0.34   0.34" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|   0.34   0.34" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408843207 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408843215 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408843662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408844869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408857957 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "okUH\[0\] " "Node: okUH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_reset_n okUH\[0\] " "Register global_reset_n is being clocked by okUH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542408859088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408859088 "|Acoustics|okUH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "drdy_in " "Node: drdy_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register start_sclk drdy_in " "Register start_sclk is being clocked by drdy_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542408859089 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408859089 "|Acoustics|drdy_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408859115 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408859115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408859799 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408859799 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408859812 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919 " "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408859812 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000 " "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408859812 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408859812 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408859813 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408859813 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408859829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542408859902 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408859902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.361 " "Worst-case setup slack is -0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361             -29.709 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -0.361             -29.709 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.566               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    2.566               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781               0.000 sys_clk_p  " "    3.781               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.498               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    4.498               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.967               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    9.967               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.394               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "   11.394               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.617               0.000 altera_reserved_tck  " "   13.617               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408860029 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408860042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 sys_clk_p  " "    0.140               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 altera_reserved_tck  " "    0.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    0.156               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "    0.180               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    0.185               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    0.190               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    0.375               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408860265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.072 " "Worst-case recovery slack is 12.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.072               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "   12.072               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.551               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "   12.551               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.060               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   21.060               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.858               0.000 altera_reserved_tck  " "   31.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408860419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.371 " "Worst-case removal slack is 0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 altera_reserved_tck  " "    0.371               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    0.412               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    0.448               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    0.570               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408860567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.174 " "Worst-case minimum pulse width slack is -0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174             -60.552 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -0.174             -60.552 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    1.122               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.139               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk  " "    1.139               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.900               0.000 sys_clk_p  " "    3.900               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.386               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    6.386               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.488               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    7.488               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.737               0.000 altera_reserved_tck  " "   15.737               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.022               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   22.022               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408860697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408860697 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 18.5 years or 5.83e+08 seconds. " "Worst-Case MTBF of Design is 18.5 years or 5.83e+08 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408860808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408860808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 45 " "Number of Synchronizer Chains Found: 45" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408860808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408860808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.178 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.178" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408860808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.416 ns " "Worst Case Available Settling Time: 2.416 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408860808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408860808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408860808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408860808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408860808 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408860808 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408860808 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_interface_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408861446 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408862150 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.229 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.229" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408864880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408864880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408864880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408864880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408864880 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408864880 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.152 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.152" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865174 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408865174 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.072 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.072" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865377 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408865377 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.412 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.412" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408865606 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408865606 ""}
{ "Info" "0" "" "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408865862 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408865862 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.906  0.915" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.906  0.915" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408865863 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.038     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.038     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408865863 ""}
{ "Warning" "0" "" "Core (Fast 1100mV 85C Model)                       \| -0.229  0.152" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                       \| -0.229  0.152" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408865863 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 12.072  0.412" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 12.072  0.412" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408865863 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.837  0.918" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.837  0.918" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408865863 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.857  0.857" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.857  0.857" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408865864 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|   0.49  0.443" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|   0.49  0.443" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408865864 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.441  0.441" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.441  0.441" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408865864 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408865873 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408866448 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "okUH\[0\] " "Node: okUH\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_reset_n okUH\[0\] " "Register global_reset_n is being clocked by okUH\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542408867685 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408867685 "|Acoustics|okUH[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "drdy_in " "Node: drdy_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register start_sclk drdy_in " "Register start_sclk is being clocked by drdy_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542408867686 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408867686 "|Acoustics|drdy_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ddr3_interface:ddr3_interface_inst\|ddr3_interface_0002:ddr3_interface_inst\|ddr3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542408867717 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408867717 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408868403 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408868403 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: master_pll_inst\|master_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408868414 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919 " "Node: okHI\|ok_altera_pll0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408868414 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000 " "Node: mem_pll_inst\|mem_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1542408868414 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408868414 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.150 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1542408868416 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408868416 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408868432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542408868558 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408868558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.058 " "Worst-case setup slack is -0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408868741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408868741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -2.033 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -0.058              -2.033 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408868741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.584               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    2.584               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408868741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.872               0.000 sys_clk_p  " "    3.872               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408868741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.700               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    4.700               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408868741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.458               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "   10.458               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408868741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.611               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "   11.611               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408868741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.985               0.000 altera_reserved_tck  " "   13.985               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408868741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408868741 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408868753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "    0.133               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 altera_reserved_tck  " "    0.135               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    0.142               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 sys_clk_p  " "    0.144               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    0.175               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    0.179               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    0.337               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408869018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.453 " "Worst-case recovery slack is 12.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.453               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "   12.453               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.660               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "   12.660               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.217               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   21.217               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.979               0.000 altera_reserved_tck  " "   31.979               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408869224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.324 " "Worst-case removal slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    0.393               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    0.401               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "    0.517               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408869422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.174 " "Worst-case minimum pulse width slack is -0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174             -60.552 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk  " "   -0.174             -60.552 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk  " "    1.121               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk  " "    1.137               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.896               0.000 sys_clk_p  " "    3.896               0.000 sys_clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.387               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk  " "    6.387               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.487               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk  " "    7.487               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.768               0.000 altera_reserved_tck  " "   15.768               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.029               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk  " "   22.029               0.000 ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542408869607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408869607 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 0.0002 years or 6.3e+03 seconds. " "Worst-Case MTBF of Design is 0.0002 years or 6.3e+03 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408869725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408869725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 45 " "Number of Synchronizer Chains Found: 45" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408869725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408869725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.178 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.178" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408869725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.769 ns " "Worst Case Available Settling Time: 2.769 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408869725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408869725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408869725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408869725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408869725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542408869725 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408869725 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_interface_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_interface_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408870742 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_interface_p0 INSTANCE: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408871471 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.193 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.193" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875134 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408875134 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.135 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.135" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875474 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408875474 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.453 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.453" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408875731 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408875731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.393 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*\}\] \[get_registers \{\{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ddr3_interface_inst\|*:ddr3_interface_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408876004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408876004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408876004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408876004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\} " "-panel_name \{ddr3_interface_inst\|ddr3_interface_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1542408876004 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408876004 ""}
{ "Info" "0" "" "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" {  } {  } 0 0 "Core: ddr3_interface_p0 - Instance: ddr3_interface_inst\|ddr3_interface_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408876310 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408876310 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.889  0.923" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.889  0.923" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408876311 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.041     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.041     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408876311 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  0.193  0.135" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  0.193  0.135" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408876311 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 12.453  0.393" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 12.453  0.393" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408876311 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.828  0.931" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.828  0.931" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408876312 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.875  0.875" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.875  0.875" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408876312 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.493  0.446" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.493  0.446" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408876312 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.441  0.441" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.441  0.441" 0 0 "TimeQuest Timing Analyzer" 0 0 1542408876312 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk sys_clk_p " "The launch and latch times for the relationship between source clock: ddr3_interface_inst\|ddr3_interface_inst\|pll0\|pll_afi_clk and destination clock: sys_clk_p are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408877102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408882867 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408882870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 46 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6362 " "Peak virtual memory: 6362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542408884911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 17:54:44 2018 " "Processing ended: Fri Nov 16 17:54:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542408884911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542408884911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542408884911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408884911 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 159 s " "Quartus Prime Full Compilation was successful. 0 errors, 159 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542408888839 ""}
