INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sources_1/new/car_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/car_light/car_light.srcs/sim_1/new/test_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_light
