Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Fri Aug 11 12:22:06 2017
| Host             : Ola-Komputer running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file Compressor_power_routed.rpt -pb Compressor_power_summary_routed.pb -rpx Compressor_power_routed.rpx
| Design           : Compressor
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.681  |
| Dynamic (W)              | 1.552  |
| Device Static (W)        | 0.129  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.6   |
| Junction Temperature (C) | 44.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.007 |        4 |       --- |             --- |
| Slice Logic             |     0.004 |     6188 |       --- |             --- |
|   LUT as Logic          |     0.004 |     2465 |     17600 |           14.01 |
|   CARRY4                |    <0.001 |      120 |      4400 |            2.73 |
|   Register              |    <0.001 |     2655 |     35200 |            7.54 |
|   F7/F8 Muxes           |    <0.001 |       55 |     17600 |            0.31 |
|   BUFG                  |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register |    <0.001 |       45 |      6000 |            0.75 |
|   Others                |     0.000 |      280 |       --- |             --- |
| Signals                 |     0.005 |     4784 |       --- |             --- |
| Block RAM               |     0.011 |       10 |        60 |           16.67 |
| I/O                     |    <0.001 |        3 |       100 |            3.00 |
| PS7                     |     1.525 |        1 |       --- |             --- |
| Static Power            |     0.129 |          |           |                 |
| Total                   |     1.681 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.026 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.722 |      0.030 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+------------------------------------------------------------------+-----------------+
| Clock       | Domain                                                           | Constraint (ns) |
+-------------+------------------------------------------------------------------+-----------------+
| clk_fpga_0  | memory/Memory_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| sys_clk_pin | clk                                                              |             8.0 |
+-------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------+-----------+
| Name                                                              | Power (W) |
+-------------------------------------------------------------------+-----------+
| Compressor                                                        |     1.552 |
|   enc                                                             |     0.003 |
|   memory                                                          |     1.547 |
|     Memory_i                                                      |     1.547 |
|       axi_bram_ctrl_0                                             |    <0.001 |
|         U0                                                        |    <0.001 |
|           gext_inst.abcv4_0_ext_inst                              |    <0.001 |
|             GEN_AXI4.I_FULL_AXI                                   |    <0.001 |
|               GEN_ARB.I_SNG_PORT                                  |    <0.001 |
|               I_RD_CHNL                                           |    <0.001 |
|                 I_WRAP_BRST                                       |    <0.001 |
|               I_WR_CHNL                                           |    <0.001 |
|                 BID_FIFO                                          |    <0.001 |
|                 I_WRAP_BRST                                       |    <0.001 |
|       axi_bram_ctrl_1                                             |     0.001 |
|         U0                                                        |     0.001 |
|           gext_inst.abcv4_0_ext_inst                              |     0.001 |
|             GEN_AXI4.I_FULL_AXI                                   |     0.001 |
|               GEN_ARB.I_SNG_PORT                                  |    <0.001 |
|               I_RD_CHNL                                           |    <0.001 |
|                 I_WRAP_BRST                                       |    <0.001 |
|               I_WR_CHNL                                           |    <0.001 |
|                 BID_FIFO                                          |    <0.001 |
|                 I_WRAP_BRST                                       |    <0.001 |
|       axi_bram_ctrl_2                                             |     0.001 |
|         U0                                                        |     0.001 |
|           gext_inst.abcv4_0_ext_inst                              |     0.001 |
|             GEN_AXI4.I_FULL_AXI                                   |     0.001 |
|               GEN_ARB.I_SNG_PORT                                  |    <0.001 |
|               I_RD_CHNL                                           |    <0.001 |
|                 I_WRAP_BRST                                       |    <0.001 |
|               I_WR_CHNL                                           |    <0.001 |
|                 BID_FIFO                                          |    <0.001 |
|                 I_WRAP_BRST                                       |    <0.001 |
|       axi_bram_ctrl_3                                             |     0.001 |
|         U0                                                        |     0.001 |
|           gext_inst.abcv4_0_ext_inst                              |     0.001 |
|             GEN_AXI4.I_FULL_AXI                                   |     0.001 |
|               GEN_ARB.I_SNG_PORT                                  |    <0.001 |
|               I_RD_CHNL                                           |    <0.001 |
|                 I_WRAP_BRST                                       |    <0.001 |
|               I_WR_CHNL                                           |    <0.001 |
|                 BID_FIFO                                          |    <0.001 |
|                 I_WRAP_BRST                                       |    <0.001 |
|       axi_bram_ctrl_4                                             |     0.001 |
|         U0                                                        |     0.001 |
|           gext_inst.abcv4_0_ext_inst                              |     0.001 |
|             GEN_AXI4.I_FULL_AXI                                   |     0.001 |
|               GEN_ARB.I_SNG_PORT                                  |    <0.001 |
|               I_RD_CHNL                                           |    <0.001 |
|                 I_WRAP_BRST                                       |    <0.001 |
|               I_WR_CHNL                                           |    <0.001 |
|                 BID_FIFO                                          |    <0.001 |
|                 I_WRAP_BRST                                       |    <0.001 |
|       axi_mem_intercon                                            |     0.004 |
|         s00_couplers                                              |     0.000 |
|           auto_pc                                                 |     0.000 |
|             inst                                                  |     0.000 |
|         xbar                                                      |     0.004 |
|           inst                                                    |     0.004 |
|             gen_samd.crossbar_samd                                |     0.004 |
|               addr_arbiter_ar                                     |    <0.001 |
|               addr_arbiter_aw                                     |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                  |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                    |    <0.001 |
|                 b_pipe                                            |    <0.001 |
|                 r_pipe                                            |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                    |    <0.001 |
|                 b_pipe                                            |    <0.001 |
|                 r_pipe                                            |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                    |    <0.001 |
|                 b_pipe                                            |    <0.001 |
|                 r_pipe                                            |    <0.001 |
|               gen_master_slots[3].reg_slice_mi                    |    <0.001 |
|                 b_pipe                                            |    <0.001 |
|                 r_pipe                                            |    <0.001 |
|               gen_master_slots[4].reg_slice_mi                    |    <0.001 |
|                 b_pipe                                            |    <0.001 |
|                 r_pipe                                            |    <0.001 |
|               gen_master_slots[5].reg_slice_mi                    |    <0.001 |
|                 b_pipe                                            |    <0.001 |
|                 r_pipe                                            |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar     |    <0.001 |
|                 gen_multi_thread.arbiter_resp_inst                |    <0.001 |
|                 gen_multi_thread.mux_resp_multi_thread            |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw    |    <0.001 |
|                 gen_multi_thread.arbiter_resp_inst                |    <0.001 |
|                 gen_multi_thread.mux_resp_multi_thread            |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si      |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w      |    <0.001 |
|                 wrouter_aw_fifo                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                  |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                  |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1                  |    <0.001 |
|                   gen_srls[0].gen_rep[3].srl_nx1                  |    <0.001 |
|               splitter_aw_mi                                      |    <0.001 |
|       data_in_mem                                                 |     0.002 |
|         U0                                                        |     0.002 |
|           inst_blk_mem_gen                                        |     0.002 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.002 |
|               valid.cstr                                          |     0.002 |
|                 ramloop[0].ram.r                                  |    <0.001 |
|                   prim_noinit.ram                                 |    <0.001 |
|                 ramloop[1].ram.r                                  |    <0.001 |
|                   prim_noinit.ram                                 |    <0.001 |
|       data_out_mem                                                |     0.002 |
|         U0                                                        |     0.002 |
|           inst_blk_mem_gen                                        |     0.002 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.002 |
|               valid.cstr                                          |     0.002 |
|                 ramloop[0].ram.r                                  |    <0.001 |
|                   prim_noinit.ram                                 |    <0.001 |
|                 ramloop[1].ram.r                                  |    <0.001 |
|                   prim_noinit.ram                                 |    <0.001 |
|       encoding_table_mem                                          |     0.001 |
|         U0                                                        |     0.001 |
|           inst_blk_mem_gen                                        |     0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.001 |
|               valid.cstr                                          |     0.001 |
|                 ramloop[0].ram.r                                  |    <0.001 |
|                   prim_noinit.ram                                 |    <0.001 |
|                 ramloop[1].ram.r                                  |    <0.001 |
|                   prim_noinit.ram                                 |    <0.001 |
|       nb_mem                                                      |     0.003 |
|         U0                                                        |     0.003 |
|           inst_blk_mem_gen                                        |     0.003 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.003 |
|               valid.cstr                                          |     0.003 |
|                 ramloop[0].ram.r                                  |     0.003 |
|                   prim_noinit.ram                                 |     0.003 |
|                 ramloop[1].ram.r                                  |    <0.001 |
|                   prim_noinit.ram                                 |    <0.001 |
|       processing_system7_0                                        |     1.526 |
|         inst                                                      |     1.526 |
|       rst_ps7_0_50M                                               |    <0.001 |
|         U0                                                        |    <0.001 |
|           EXT_LPF                                                 |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                             |    <0.001 |
|           SEQ                                                     |    <0.001 |
|             SEQ_COUNTER                                           |    <0.001 |
|       start_mem                                                   |     0.003 |
|         U0                                                        |     0.003 |
|           inst_blk_mem_gen                                        |     0.003 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.003 |
|               valid.cstr                                          |     0.003 |
|                 ramloop[0].ram.r                                  |     0.003 |
|                   prim_noinit.ram                                 |     0.003 |
|                 ramloop[1].ram.r                                  |    <0.001 |
|                   prim_noinit.ram                                 |    <0.001 |
|   middle                                                          |     0.001 |
+-------------------------------------------------------------------+-----------+


