dds_compiler_0.vhd,vhdl,xil_defaultlib,../../../../FINAL_TEST_PCB.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
