#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-428-g301e85a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbbb3c06b30 .scope module, "inst_fetch_tb" "inst_fetch_tb" 2 2;
 .timescale 0 0;
v0x7fbbb3c1f300_0 .var "CLOCK_50", 0 0;
v0x7fbbb3c1f3d0_0 .net "inst", 31 0, v0x7fbbb3c1e790_0;  1 drivers
v0x7fbbb3c1f4a0_0 .var "rst", 0 0;
S_0x7fbbb3c052c0 .scope module, "inst_fetch0" "inst_fetch" 2 21, 3 1 0, S_0x7fbbb3c06b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "inst_o"
v0x7fbbb3c1ef20_0 .net "clk", 0 0, v0x7fbbb3c1f300_0;  1 drivers
v0x7fbbb3c1efc0_0 .net "inst_o", 31 0, v0x7fbbb3c1e790_0;  alias, 1 drivers
v0x7fbbb3c1f070_0 .net "pc", 5 0, v0x7fbbb3c1dff0_0;  1 drivers
v0x7fbbb3c1f160_0 .net "rom_ce", 0 0, v0x7fbbb3c04020_0;  1 drivers
v0x7fbbb3c1f230_0 .net "rst", 0 0, v0x7fbbb3c1f4a0_0;  1 drivers
S_0x7fbbb3c03e50 .scope module, "pc_reg0" "pc_reg" 3 8, 4 1 0, S_0x7fbbb3c052c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 6 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v0x7fbbb3c04020_0 .var "ce", 0 0;
v0x7fbbb3c1df50_0 .net "clk", 0 0, v0x7fbbb3c1f300_0;  alias, 1 drivers
v0x7fbbb3c1dff0_0 .var "pc", 5 0;
v0x7fbbb3c1e0b0_0 .net "rst", 0 0, v0x7fbbb3c1f4a0_0;  alias, 1 drivers
E_0x7fbbb3c0d070 .event posedge, v0x7fbbb3c1df50_0;
S_0x7fbbb3c1e1b0 .scope module, "rom0" "rom" 3 11, 5 2 0, S_0x7fbbb3c052c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /INPUT 6 "addr"
    .port_info 2 /OUTPUT 32 "inst"
v0x7fbbb3c1e610_0 .net "addr", 5 0, v0x7fbbb3c1dff0_0;  alias, 1 drivers
v0x7fbbb3c1e6e0_0 .net "ce", 0 0, v0x7fbbb3c04020_0;  alias, 1 drivers
v0x7fbbb3c1e790_0 .var "inst", 31 0;
v0x7fbbb3c1e840 .array "rom", 0 63, 31 0;
v0x7fbbb3c1e840_0 .array/port v0x7fbbb3c1e840, 0;
v0x7fbbb3c1e840_1 .array/port v0x7fbbb3c1e840, 1;
E_0x7fbbb3c1e3d0/0 .event edge, v0x7fbbb3c04020_0, v0x7fbbb3c1dff0_0, v0x7fbbb3c1e840_0, v0x7fbbb3c1e840_1;
v0x7fbbb3c1e840_2 .array/port v0x7fbbb3c1e840, 2;
v0x7fbbb3c1e840_3 .array/port v0x7fbbb3c1e840, 3;
v0x7fbbb3c1e840_4 .array/port v0x7fbbb3c1e840, 4;
v0x7fbbb3c1e840_5 .array/port v0x7fbbb3c1e840, 5;
E_0x7fbbb3c1e3d0/1 .event edge, v0x7fbbb3c1e840_2, v0x7fbbb3c1e840_3, v0x7fbbb3c1e840_4, v0x7fbbb3c1e840_5;
v0x7fbbb3c1e840_6 .array/port v0x7fbbb3c1e840, 6;
v0x7fbbb3c1e840_7 .array/port v0x7fbbb3c1e840, 7;
v0x7fbbb3c1e840_8 .array/port v0x7fbbb3c1e840, 8;
v0x7fbbb3c1e840_9 .array/port v0x7fbbb3c1e840, 9;
E_0x7fbbb3c1e3d0/2 .event edge, v0x7fbbb3c1e840_6, v0x7fbbb3c1e840_7, v0x7fbbb3c1e840_8, v0x7fbbb3c1e840_9;
v0x7fbbb3c1e840_10 .array/port v0x7fbbb3c1e840, 10;
v0x7fbbb3c1e840_11 .array/port v0x7fbbb3c1e840, 11;
v0x7fbbb3c1e840_12 .array/port v0x7fbbb3c1e840, 12;
v0x7fbbb3c1e840_13 .array/port v0x7fbbb3c1e840, 13;
E_0x7fbbb3c1e3d0/3 .event edge, v0x7fbbb3c1e840_10, v0x7fbbb3c1e840_11, v0x7fbbb3c1e840_12, v0x7fbbb3c1e840_13;
v0x7fbbb3c1e840_14 .array/port v0x7fbbb3c1e840, 14;
v0x7fbbb3c1e840_15 .array/port v0x7fbbb3c1e840, 15;
v0x7fbbb3c1e840_16 .array/port v0x7fbbb3c1e840, 16;
v0x7fbbb3c1e840_17 .array/port v0x7fbbb3c1e840, 17;
E_0x7fbbb3c1e3d0/4 .event edge, v0x7fbbb3c1e840_14, v0x7fbbb3c1e840_15, v0x7fbbb3c1e840_16, v0x7fbbb3c1e840_17;
v0x7fbbb3c1e840_18 .array/port v0x7fbbb3c1e840, 18;
v0x7fbbb3c1e840_19 .array/port v0x7fbbb3c1e840, 19;
v0x7fbbb3c1e840_20 .array/port v0x7fbbb3c1e840, 20;
v0x7fbbb3c1e840_21 .array/port v0x7fbbb3c1e840, 21;
E_0x7fbbb3c1e3d0/5 .event edge, v0x7fbbb3c1e840_18, v0x7fbbb3c1e840_19, v0x7fbbb3c1e840_20, v0x7fbbb3c1e840_21;
v0x7fbbb3c1e840_22 .array/port v0x7fbbb3c1e840, 22;
v0x7fbbb3c1e840_23 .array/port v0x7fbbb3c1e840, 23;
v0x7fbbb3c1e840_24 .array/port v0x7fbbb3c1e840, 24;
v0x7fbbb3c1e840_25 .array/port v0x7fbbb3c1e840, 25;
E_0x7fbbb3c1e3d0/6 .event edge, v0x7fbbb3c1e840_22, v0x7fbbb3c1e840_23, v0x7fbbb3c1e840_24, v0x7fbbb3c1e840_25;
v0x7fbbb3c1e840_26 .array/port v0x7fbbb3c1e840, 26;
v0x7fbbb3c1e840_27 .array/port v0x7fbbb3c1e840, 27;
v0x7fbbb3c1e840_28 .array/port v0x7fbbb3c1e840, 28;
v0x7fbbb3c1e840_29 .array/port v0x7fbbb3c1e840, 29;
E_0x7fbbb3c1e3d0/7 .event edge, v0x7fbbb3c1e840_26, v0x7fbbb3c1e840_27, v0x7fbbb3c1e840_28, v0x7fbbb3c1e840_29;
v0x7fbbb3c1e840_30 .array/port v0x7fbbb3c1e840, 30;
v0x7fbbb3c1e840_31 .array/port v0x7fbbb3c1e840, 31;
v0x7fbbb3c1e840_32 .array/port v0x7fbbb3c1e840, 32;
v0x7fbbb3c1e840_33 .array/port v0x7fbbb3c1e840, 33;
E_0x7fbbb3c1e3d0/8 .event edge, v0x7fbbb3c1e840_30, v0x7fbbb3c1e840_31, v0x7fbbb3c1e840_32, v0x7fbbb3c1e840_33;
v0x7fbbb3c1e840_34 .array/port v0x7fbbb3c1e840, 34;
v0x7fbbb3c1e840_35 .array/port v0x7fbbb3c1e840, 35;
v0x7fbbb3c1e840_36 .array/port v0x7fbbb3c1e840, 36;
v0x7fbbb3c1e840_37 .array/port v0x7fbbb3c1e840, 37;
E_0x7fbbb3c1e3d0/9 .event edge, v0x7fbbb3c1e840_34, v0x7fbbb3c1e840_35, v0x7fbbb3c1e840_36, v0x7fbbb3c1e840_37;
v0x7fbbb3c1e840_38 .array/port v0x7fbbb3c1e840, 38;
v0x7fbbb3c1e840_39 .array/port v0x7fbbb3c1e840, 39;
v0x7fbbb3c1e840_40 .array/port v0x7fbbb3c1e840, 40;
v0x7fbbb3c1e840_41 .array/port v0x7fbbb3c1e840, 41;
E_0x7fbbb3c1e3d0/10 .event edge, v0x7fbbb3c1e840_38, v0x7fbbb3c1e840_39, v0x7fbbb3c1e840_40, v0x7fbbb3c1e840_41;
v0x7fbbb3c1e840_42 .array/port v0x7fbbb3c1e840, 42;
v0x7fbbb3c1e840_43 .array/port v0x7fbbb3c1e840, 43;
v0x7fbbb3c1e840_44 .array/port v0x7fbbb3c1e840, 44;
v0x7fbbb3c1e840_45 .array/port v0x7fbbb3c1e840, 45;
E_0x7fbbb3c1e3d0/11 .event edge, v0x7fbbb3c1e840_42, v0x7fbbb3c1e840_43, v0x7fbbb3c1e840_44, v0x7fbbb3c1e840_45;
v0x7fbbb3c1e840_46 .array/port v0x7fbbb3c1e840, 46;
v0x7fbbb3c1e840_47 .array/port v0x7fbbb3c1e840, 47;
v0x7fbbb3c1e840_48 .array/port v0x7fbbb3c1e840, 48;
v0x7fbbb3c1e840_49 .array/port v0x7fbbb3c1e840, 49;
E_0x7fbbb3c1e3d0/12 .event edge, v0x7fbbb3c1e840_46, v0x7fbbb3c1e840_47, v0x7fbbb3c1e840_48, v0x7fbbb3c1e840_49;
v0x7fbbb3c1e840_50 .array/port v0x7fbbb3c1e840, 50;
v0x7fbbb3c1e840_51 .array/port v0x7fbbb3c1e840, 51;
v0x7fbbb3c1e840_52 .array/port v0x7fbbb3c1e840, 52;
v0x7fbbb3c1e840_53 .array/port v0x7fbbb3c1e840, 53;
E_0x7fbbb3c1e3d0/13 .event edge, v0x7fbbb3c1e840_50, v0x7fbbb3c1e840_51, v0x7fbbb3c1e840_52, v0x7fbbb3c1e840_53;
v0x7fbbb3c1e840_54 .array/port v0x7fbbb3c1e840, 54;
v0x7fbbb3c1e840_55 .array/port v0x7fbbb3c1e840, 55;
v0x7fbbb3c1e840_56 .array/port v0x7fbbb3c1e840, 56;
v0x7fbbb3c1e840_57 .array/port v0x7fbbb3c1e840, 57;
E_0x7fbbb3c1e3d0/14 .event edge, v0x7fbbb3c1e840_54, v0x7fbbb3c1e840_55, v0x7fbbb3c1e840_56, v0x7fbbb3c1e840_57;
v0x7fbbb3c1e840_58 .array/port v0x7fbbb3c1e840, 58;
v0x7fbbb3c1e840_59 .array/port v0x7fbbb3c1e840, 59;
v0x7fbbb3c1e840_60 .array/port v0x7fbbb3c1e840, 60;
v0x7fbbb3c1e840_61 .array/port v0x7fbbb3c1e840, 61;
E_0x7fbbb3c1e3d0/15 .event edge, v0x7fbbb3c1e840_58, v0x7fbbb3c1e840_59, v0x7fbbb3c1e840_60, v0x7fbbb3c1e840_61;
v0x7fbbb3c1e840_62 .array/port v0x7fbbb3c1e840, 62;
v0x7fbbb3c1e840_63 .array/port v0x7fbbb3c1e840, 63;
E_0x7fbbb3c1e3d0/16 .event edge, v0x7fbbb3c1e840_62, v0x7fbbb3c1e840_63;
E_0x7fbbb3c1e3d0 .event/or E_0x7fbbb3c1e3d0/0, E_0x7fbbb3c1e3d0/1, E_0x7fbbb3c1e3d0/2, E_0x7fbbb3c1e3d0/3, E_0x7fbbb3c1e3d0/4, E_0x7fbbb3c1e3d0/5, E_0x7fbbb3c1e3d0/6, E_0x7fbbb3c1e3d0/7, E_0x7fbbb3c1e3d0/8, E_0x7fbbb3c1e3d0/9, E_0x7fbbb3c1e3d0/10, E_0x7fbbb3c1e3d0/11, E_0x7fbbb3c1e3d0/12, E_0x7fbbb3c1e3d0/13, E_0x7fbbb3c1e3d0/14, E_0x7fbbb3c1e3d0/15, E_0x7fbbb3c1e3d0/16;
    .scope S_0x7fbbb3c03e50;
T_0 ;
    %wait E_0x7fbbb3c0d070;
    %load/vec4 v0x7fbbb3c1e0b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbbb3c04020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbbb3c04020_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fbbb3c03e50;
T_1 ;
    %wait E_0x7fbbb3c0d070;
    %load/vec4 v0x7fbbb3c04020_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fbbb3c1dff0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fbbb3c1dff0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fbbb3c1dff0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbbb3c1e1b0;
T_2 ;
    %vpi_call 5 8 "$readmemh", "rom.data", v0x7fbbb3c1e840 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fbbb3c1e1b0;
T_3 ;
    %wait E_0x7fbbb3c1e3d0;
    %load/vec4 v0x7fbbb3c1e6e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbbb3c1e790_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fbbb3c1e610_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7fbbb3c1e840, 4;
    %assign/vec4 v0x7fbbb3c1e790_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fbbb3c06b30;
T_4 ;
    %vpi_call 2 9 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbb3c1f300_0, 0, 1;
T_4.0 ;
    %delay 10, 0;
    %load/vec4 v0x7fbbb3c1f300_0;
    %inv;
    %store/vec4 v0x7fbbb3c1f300_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7fbbb3c06b30;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbb3c1f4a0_0, 0, 1;
    %delay 195, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbb3c1f4a0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 18 "$stop" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "inst_fetch_tb.v";
    "inst_fetch.v";
    "pc_reg.v";
    "rom.v";
