{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700050563863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700050563863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 20:16:03 2023 " "Processing started: Wed Nov 15 20:16:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700050563863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050563863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitallab4 -c digitallab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitallab4 -c digitallab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050563863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700050564402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700050564402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ag.v 1 1 " "Found 1 design units, including 1 entities, in source file ag.v" { { "Info" "ISGN_ENTITY_NAME" "1 AG " "Found entity 1: AG" {  } { { "AG.v" "" { Text "D:/digitallab4/AG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050574322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050574322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divb25khz.v 1 1 " "Found 1 design units, including 1 entities, in source file divb25khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divb25kHz " "Found entity 1: divb25kHz" {  } { { "divb25kHz.v" "" { Text "D:/digitallab4/divb25kHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050574322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050574322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledpattern.v 1 1 " "Found 1 design units, including 1 entities, in source file ledpattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDpattern " "Found entity 1: LEDpattern" {  } { { "LEDpattern.v" "" { Text "D:/digitallab4/LEDpattern.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050574322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050574322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divnsel.v 1 1 " "Found 1 design units, including 1 entities, in source file divnsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivNSel " "Found entity 1: DivNSel" {  } { { "DivNSel.v" "" { Text "D:/digitallab4/DivNSel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050574322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050574322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fDiv " "Found entity 1: fDiv" {  } { { "fDiv.v" "" { Text "D:/digitallab4/fDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050574338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050574338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.v" "" { Text "D:/digitallab4/one_shot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050574338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050574338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_out.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_out " "Found entity 1: serial_out" {  } { { "serial_out.v" "" { Text "D:/digitallab4/serial_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050574338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050574338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockdiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockdiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockDiagram " "Found entity 1: BlockDiagram" {  } { { "BlockDiagram.bdf" "" { Schematic "D:/digitallab4/BlockDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050574338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050574338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/digitallab4/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050574338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050574338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlockDiagram " "Elaborating entity \"BlockDiagram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700050574387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_out serial_out:inst11 " "Elaborating entity \"serial_out\" for hierarchy \"serial_out:inst11\"" {  } { { "BlockDiagram.bdf" "inst11" { Schematic "D:/digitallab4/BlockDiagram.bdf" { { 256 1000 1144 368 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050574387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divb25kHz divb25kHz:inst1 " "Elaborating entity \"divb25kHz\" for hierarchy \"divb25kHz:inst1\"" {  } { { "BlockDiagram.bdf" "inst1" { Schematic "D:/digitallab4/BlockDiagram.bdf" { { 424 344 488 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050574387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divb25kHz.v(20) " "Verilog HDL assignment warning at divb25kHz.v(20): truncated value with size 32 to match size of target (1)" {  } { { "divb25kHz.v" "" { Text "D:/digitallab4/divb25kHz.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700050574387 "|BlockDiagram|divb25kHz:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst9 " "Elaborating entity \"control\" for hierarchy \"control:inst9\"" {  } { { "BlockDiagram.bdf" "inst9" { Schematic "D:/digitallab4/BlockDiagram.bdf" { { 400 808 960 480 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050574387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(12) " "Verilog HDL assignment warning at control.v(12): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/digitallab4/control.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700050574387 "|BlockDiagram|control:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot one_shot:inst8 " "Elaborating entity \"one_shot\" for hierarchy \"one_shot:inst8\"" {  } { { "BlockDiagram.bdf" "inst8" { Schematic "D:/digitallab4/BlockDiagram.bdf" { { 400 640 760 480 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050574387 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_i one_shot.v(12) " "Verilog HDL Always Construct warning at one_shot.v(12): variable \"clk_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "one_shot.v" "" { Text "D:/digitallab4/one_shot.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700050574387 "|BlockDiagram|one_shot:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_i one_shot.v(14) " "Verilog HDL Always Construct warning at one_shot.v(14): variable \"clk_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "one_shot.v" "" { Text "D:/digitallab4/one_shot.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700050574387 "|BlockDiagram|one_shot:inst8"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s one_shot.v(3) " "Output port \"s\" at one_shot.v(3) has no driver" {  } { { "one_shot.v" "" { Text "D:/digitallab4/one_shot.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700050574387 "|BlockDiagram|one_shot:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fDiv fDiv:inst10 " "Elaborating entity \"fDiv\" for hierarchy \"fDiv:inst10\"" {  } { { "BlockDiagram.bdf" "inst10" { Schematic "D:/digitallab4/BlockDiagram.bdf" { { 280 552 712 392 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050574387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivNSel DivNSel:inst5 " "Elaborating entity \"DivNSel\" for hierarchy \"DivNSel:inst5\"" {  } { { "BlockDiagram.bdf" "inst5" { Schematic "D:/digitallab4/BlockDiagram.bdf" { { 296 320 496 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050574387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDpattern LEDpattern:inst2 " "Elaborating entity \"LEDpattern\" for hierarchy \"LEDpattern:inst2\"" {  } { { "BlockDiagram.bdf" "inst2" { Schematic "D:/digitallab4/BlockDiagram.bdf" { { 112 704 920 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050574402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LEDpattern:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LEDpattern:inst2\|altsyncram:altsyncram_component\"" {  } { { "LEDpattern.v" "altsyncram_component" { Text "D:/digitallab4/LEDpattern.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050574456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LEDpattern:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LEDpattern:inst2\|altsyncram:altsyncram_component\"" {  } { { "LEDpattern.v" "" { Text "D:/digitallab4/LEDpattern.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050574456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LEDpattern:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"LEDpattern:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem.mif " "Parameter \"init_file\" = \"mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700050574456 ""}  } { { "LEDpattern.v" "" { Text "D:/digitallab4/LEDpattern.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700050574456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83o1 " "Found entity 1: altsyncram_83o1" {  } { { "db/altsyncram_83o1.tdf" "" { Text "D:/digitallab4/db/altsyncram_83o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700050574512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050574512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_83o1 LEDpattern:inst2\|altsyncram:altsyncram_component\|altsyncram_83o1:auto_generated " "Elaborating entity \"altsyncram_83o1\" for hierarchy \"LEDpattern:inst2\|altsyncram:altsyncram_component\|altsyncram_83o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050574512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AG AG:inst " "Elaborating entity \"AG\" for hierarchy \"AG:inst\"" {  } { { "BlockDiagram.bdf" "inst" { Schematic "D:/digitallab4/BlockDiagram.bdf" { { 192 392 568 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050574512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 AG.v(12) " "Verilog HDL assignment warning at AG.v(12): truncated value with size 7 to match size of target (4)" {  } { { "AG.v" "" { Text "D:/digitallab4/AG.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700050574512 "|AG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AG.v(14) " "Verilog HDL assignment warning at AG.v(14): truncated value with size 32 to match size of target (4)" {  } { { "AG.v" "" { Text "D:/digitallab4/AG.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700050574512 "|AG"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700050575223 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700050575512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700050575688 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700050575688 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "175 " "Implemented 175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700050575749 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700050575749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700050575749 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700050575749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700050575749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700050575773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 20:16:15 2023 " "Processing ended: Wed Nov 15 20:16:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700050575773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700050575773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700050575773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700050575773 ""}
