*****************************************************************

  Device    [devB_S]

  Author    []

  Abstract  [B Part of CLMS]

  Revision History:

********************************************************************************/
gate
device devB_S : device CLMS
{
    parameter
    (
        config bit INITB[31:0]       = 32'h0000_0000,
        config string FGB_MODE       = "LUT5",              // "LUT5" "ROM" "WMUX" "ARITH"
        config string LATCH_SETB     = "RESET",             // USED it when place it in IOL
        // Used these parameter for CLM     
        config string LATCH_CE_EN_B  = "USED",              //1'b0 => "UNUSED";   1'b1 => "USED"
        config string LATCH_LRS_EN_B = "USED",              //1'b0 => "UNUSED";   1'b1 => "USED"
        
        config string RAM_LUT_SEL    = "LUT",               // "RAM"  "LUT"  
        config string GRS_EN         = "FALSE",             // "TRUE" "FALSE"
        config string LRS_EN         = "TRUE",              // "TRUE" "FALSE"
        config string Y1MUX_SEL      = "L7"  ,              // "L7"   "FG" "CY"
        config string Q1MUX_SEL      = "Y1"  ,              // "Y1"   "FFAB" "M2"  
        config string CEMUX_SEL      = "CE",                // "CE" "CEIN" 
        config string RSMUX_SEL      = "RS",                // "RS" "RSIN"
        config bit    CLK_POS        = 1'b0,                // 1'b0: "CLK"; 1'b1: "CLK_B"   
        config bit    CE_POS         = 1'b0,                // 1'b0: "CE";  1'b1: "CE_B"
        config bit    RS_POS         = 1'b0,                // 1'b0: "RS"   1'b1:  "RS_B"             
        config string SYNC_MODE      = "SYNC",              // "SYNC" "ASYNC"
        config string FF1_SET        = "RESET"              // "RESET" "SET"
    );
    
    port
    (        
               input    B0, B1, B2, B3, B4, BD,
               output   Y1, Q1,  
               input    M2,
               input    RS, CE, CLK,
        logic  input    FGB_CIN,
        logic  output   FGB_COUT,
               input    RSIN,
               output   RSOUT,
               input    CEIN,
               output   CEOUT

    );
}; // end of device devB_S


/*******************************************************************************

  Device    [devB_S]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devB_S
{
    // Wires for input ports
    wire ntB0, ntB1, ntB2, ntB3, ntB4, ntBD; 
    wire ntM2;    
    wire ntRS, ntCE, ntCLK;
    wire ntRSIN;
    wire ntCEIN;
    

    // Wires connecting to output ports
    wire ntY1MUX,ntFF1_Q;

    wire ntRSMUX;
    wire ntCEMUX;

    // Internal wires
    wire ntFGB_Z, ntCYB;
    wire ntQ1MUX;
    wire ntCYA;

    wire ntRSPOLMUX, ntCEPOLMUX, ntCLKPOLMUX;
    //
    // Connection to ports
    //
 
    ntB0      <= B0;
    ntB1      <= B1;
    ntB2      <= B2;
    ntB3      <= B3;
    ntB4      <= B4;
    ntBD      <= BD;

    ntM2      <= M2;

    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;
    
    ntCYA     <= FGB_CIN;
    ntRSIN    <= RSIN;
    ntCEIN    <= CEIN;

    Y1        <= ntY1MUX;
    Q1        <= ntFF1_Q;
      
    FGB_COUT  <= ntCYB;
    RSOUT     <= ntRSMUX;
    CEOUT     <= ntCEMUX;
    
    //
    // Instances. FGA section
    //

    device FGS FGB 
        parameter map
        (
            INIT        => INITB,
            MODE        => FGB_MODE,
            RAM_LUT_SEL => RAM_LUT_SEL
        )
        port map 
        (
            A0   => ntB0, A1  => ntB1, A2  => ntB2, A3  => ntB3, A4  => ntB4,           
            WD   => ntBD,
            CIN  => ntCYA,
            COUT => ntCYB,
            Z    => ntFGB_Z 
        );

    device Y1MUX Y1MUX
        parameter map
        (
            CFG  => Y1MUX_SEL
        )     
        port map
        (
            FG  => ntFGB_Z, CY => ntCYB,
            Z   => ntY1MUX
        );
    
    device Q1MUX Q1MUX
        parameter map
        (
            CFG  => Q1MUX_SEL
        )    
        port map
        (
            Y1  => ntY1MUX, M2 => ntM2,
            Z   => ntQ1MUX
        );
    
    device FF FF1
        parameter map
        (
            GRS_EN => GRS_EN,
            LRS_EN => LRS_EN,        
            SET     => FF1_SET,
            SYNC    => SYNC_MODE
        )
        port map
        (
            D  => ntQ1MUX,
            RS => ntRSMUX, CE => ntCEMUX, CK => ntCLKPOLMUX,
            Q  => ntFF1_Q
        );

    device RSMUX RSMUX
        parameter map
        (
            CFG    => RSMUX_SEL
        )    
        port map
        (
            RS  => ntRSPOLMUX, RSIN => ntRSIN,
            Y   => ntRSMUX
        );

    device CEMUX CEMUX
        parameter map
        (
            CFG    => CEMUX_SEL
        )     
        port map
        (
            CE  => ntCEPOLMUX, CEIN => ntCEIN,
            Y   => ntCEMUX
        );


    device RSPOLMUX RSPOLMUX
        parameter map
        (
            CFG    => RS_POS
        )     
        port map
        (
            RS  => ntRS, RS_B => ntRS,
            Y   => ntRSPOLMUX
        );

    device CEPOLMUX CEPOLMUX
        parameter map
        (
            CFG    => CE_POS
        )     
        port map
        (
            CE  => ntCE, CE_B => ntCE,
            Y   => ntCEPOLMUX
        );

    device CLKPOLMUX CLKPOLMUX
        parameter map
        (
            CFG    => CLK_POS
        )        
        port map
        (
            CLK  => ntCLK, CLK_B => ntCLK,
            Y    => ntCLKPOLMUX
        );
}; // end of structure netlist of devB_S
