#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000276761b7260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000276761b5500 .scope module, "riscv_cpu_tb" "riscv_cpu_tb" 3 3;
 .timescale -9 -12;
P_0000027676182970 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000001010>;
P_00000276761829a8 .param/l "DATA_MEM_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000001010>;
P_00000276761829e0 .param/l "DATA_MEM_SIZE" 0 3 8, +C4<00000000000000000000010000000000>;
P_0000027676182a18 .param/l "INSTR_MEM_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000001010>;
P_0000027676182a50 .param/l "INSTR_MEM_SIZE" 0 3 7, +C4<00000000000000000000010000000000>;
L_00000276761b4f10 .functor BUFZ 32, L_0000027676278ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276761b40a0 .functor BUFZ 32, L_0000027676279340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002767621b440_0 .net *"_ivl_0", 31 0, L_0000027676278ee0;  1 drivers
v000002767621aea0_0 .net *"_ivl_10", 31 0, L_0000027676279340;  1 drivers
v000002767621bb20_0 .net *"_ivl_12", 31 0, L_0000027676279d40;  1 drivers
v000002767621a400_0 .net *"_ivl_14", 29 0, L_0000027676278800;  1 drivers
L_000002767621c348 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002767621b260_0 .net *"_ivl_16", 1 0, L_000002767621c348;  1 drivers
v000002767621bbc0_0 .net *"_ivl_2", 31 0, L_0000027676279200;  1 drivers
v000002767621b4e0_0 .net *"_ivl_4", 29 0, L_0000027676279520;  1 drivers
L_000002767621c300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002767621bc60_0 .net *"_ivl_6", 1 0, L_000002767621c300;  1 drivers
v000002767621b300_0 .var "clk", 0 0;
v000002767621b3a0_0 .net "data_addr", 31 0, L_00000276761b4260;  1 drivers
v000002767621b9e0 .array "data_mem", 1023 0, 31 0;
v000002767621b940_0 .net "data_rdata", 31 0, L_00000276761b40a0;  1 drivers
v000002767621a220_0 .net "data_wdata", 31 0, L_00000276761b42d0;  1 drivers
v000002767621a540_0 .net "data_we", 3 0, L_0000027676279b60;  1 drivers
v000002767621a180_0 .net "instr_addr", 31 0, L_00000276761b47a0;  1 drivers
v000002767621a2c0_0 .net "instr_data", 31 0, L_00000276761b4f10;  1 drivers
v000002767621aa40 .array "instr_mem", 1023 0, 31 0;
v000002767621ba80_0 .var "rst", 0 0;
L_0000027676278ee0 .array/port v000002767621aa40, L_0000027676279200;
L_0000027676279520 .part L_00000276761b47a0, 2, 30;
L_0000027676279200 .concat [ 30 2 0 0], L_0000027676279520, L_000002767621c300;
L_0000027676279340 .array/port v000002767621b9e0, L_0000027676279d40;
L_0000027676278800 .part L_00000276761b4260, 2, 30;
L_0000027676279d40 .concat [ 30 2 0 0], L_0000027676278800, L_000002767621c348;
S_000002767619d090 .scope begin, "$unm_blk_5" "$unm_blk_5" 3 84, 3 84 0, S_00000276761b5500;
 .timescale -9 -12;
v000002767618f890_0 .var "actual_result", 31 0;
v000002767618e7b0_0 .var "expected_result", 31 0;
E_00000276761ac2b0 .event anyedge, v0000027676211e00_0;
S_000002767619d220 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 93, 3 93 0, S_000002767619d090;
 .timescale -9 -12;
v000002767618fb10_0 .var/2s "i", 31 0;
S_000002767619d9e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 96, 3 96 0, S_000002767619d090;
 .timescale -9 -12;
v0000027676190650_0 .var/2s "i", 31 0;
S_000002767619db70 .scope begin, "run_block" "run_block" 3 133, 3 133 0, S_000002767619d090;
 .timescale -9 -12;
E_00000276761ac5b0 .event anyedge, v0000027676218ad0_0;
S_0000027676161de0 .scope begin, "timeout_block" "timeout_block" 3 126, 3 126 0, S_000002767619d090;
 .timescale -9 -12;
S_0000027676161f70 .scope task, "dump_data_memory" "dump_data_memory" 3 169, 3 169 0, S_00000276761b5500;
 .timescale -9 -12;
v000002767618f110_0 .var "num_words", 31 0;
v000002767618efd0_0 .var "start_word_addr", 31 0;
TD_riscv_cpu_tb.dump_data_memory ;
    %load/vec4 v000002767618efd0_0;
    %load/vec4 v000002767618f110_0;
    %add;
    %subi 1, 0, 32;
    %vpi_call/w 3 170 "$display", "--- Data Memory Dump (Word Addr: %0d to %0d) ---", v000002767618efd0_0, S<0,vec4,u32> {1 0 0};
    %fork t_1, S_000002767613ce70;
    %jmp t_0;
    .scope S_000002767613ce70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002767618ed50_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002767618ed50_0;
    %load/vec4 v000002767618f110_0;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002767618efd0_0;
    %load/vec4 v000002767618ed50_0;
    %add;
    %muli 4, 0, 32;
    %load/vec4 v000002767618efd0_0;
    %load/vec4 v000002767618ed50_0;
    %add;
    %load/vec4 v000002767618efd0_0;
    %load/vec4 v000002767618ed50_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002767621b9e0, 4;
    %load/vec4 v000002767618efd0_0;
    %load/vec4 v000002767618ed50_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002767621b9e0, 4;
    %vpi_call/w 3 172 "$display", "Mem[0x%h (Word %0d)]: 0x%h (%0d)", S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002767618ed50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002767618ed50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0000027676161f70;
t_0 %join;
    %vpi_call/w 3 174 "$display", "--------------------------------------------------" {0 0 0};
    %end;
S_000002767613ce70 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 171, 3 171 0, S_0000027676161f70;
 .timescale -9 -12;
v000002767618ed50_0 .var/i "i", 31 0;
S_000002767613d000 .scope module, "dut" "riscv_cpu" 3 27, 4 2 0, S_00000276761b5500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "instr_addr_o";
    .port_info 3 /INPUT 32 "instr_data_i";
    .port_info 4 /OUTPUT 32 "data_addr_o";
    .port_info 5 /OUTPUT 32 "data_wdata_o";
    .port_info 6 /OUTPUT 4 "data_we_o";
    .port_info 7 /INPUT 32 "data_rdata_i";
L_00000276761b47a0 .functor BUFZ 32, L_00000276761b4810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002767621c198 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000276762168e0_0 .net/2u *"_ivl_4", 6 0, L_000002767621c198;  1 drivers
v0000027676216b60_0 .net "clk", 0 0, v000002767621b300_0;  1 drivers
v0000027676217600_0 .net "ctrl_alu_op", 3 0, v000002767618f570_0;  1 drivers
v0000027676216ca0_0 .net "ctrl_alu_src_a_sel", 0 0, v000002767618fed0_0;  1 drivers
v0000027676216f20_0 .net "ctrl_alu_src_b_sel", 1 0, v000002767618f250_0;  1 drivers
v0000027676216fc0_0 .net "ctrl_branch", 0 0, v000002767618f930_0;  1 drivers
v0000027676217ce0_0 .net "ctrl_jump", 0 0, v000002767618f4d0_0;  1 drivers
v00000276762176a0_0 .net "ctrl_mem_read", 0 0, v0000027676190150_0;  1 drivers
v0000027676217740_0 .net "ctrl_mem_write", 0 0, v000002767618ead0_0;  1 drivers
v0000027676217d80_0 .net "ctrl_reg_we", 0 0, v000002767618f390_0;  1 drivers
v0000027676215ee0_0 .net "ctrl_wb_mux_sel", 1 0, v000002767618e8f0_0;  1 drivers
v00000276762165c0_0 .net "data_addr_o", 31 0, L_00000276761b4260;  alias, 1 drivers
v0000027676216700_0 .net "data_rdata_i", 31 0, L_00000276761b40a0;  alias, 1 drivers
v0000027676217060_0 .net "data_wdata_o", 31 0, L_00000276761b42d0;  alias, 1 drivers
v00000276762171a0_0 .net "data_we_o", 3 0, L_0000027676279b60;  alias, 1 drivers
v00000276762177e0_0 .net "ex_alu_result", 31 0, L_00000276761b4880;  1 drivers
v0000027676217880_0 .net "ex_alu_zero", 0 0, L_00000276761b43b0;  1 drivers
v0000027676217920_0 .net "ex_branch_condition_met", 0 0, v0000027676212260_0;  1 drivers
v0000027676216020_0 .net "ex_branch_target_addr", 31 0, L_0000027676278440;  1 drivers
v00000276762160c0_0 .net "ex_jalr_target_addr", 31 0, L_0000027676279de0;  1 drivers
v0000027676219890_0 .var "ex_mem_alu_result_reg", 31 0;
v00000276762196b0_0 .var "ex_mem_mem_read_reg", 0 0;
v00000276762180d0_0 .var "ex_mem_mem_write_reg", 0 0;
v0000027676219610_0 .var "ex_mem_pc_plus4_reg", 31 0;
v0000027676218850_0 .var "ex_mem_rd_addr_reg", 4 0;
v00000276762182b0_0 .var "ex_mem_reg_we_reg", 0 0;
v0000027676218fd0_0 .var "ex_mem_rs2_data_reg", 31 0;
v0000027676219750_0 .var "ex_mem_wb_mux_sel_reg", 1 0;
v0000027676219390_0 .net "ex_pc_plus4", 31 0, L_00000276761b41f0;  1 drivers
v0000027676219070_0 .net "ex_rd_addr", 4 0, L_00000276761b4180;  1 drivers
v00000276762197f0_0 .net "ex_rs2_data", 31 0, L_00000276761b45e0;  1 drivers
v0000027676219430_0 .var "id_ex_alu_op_reg", 3 0;
v0000027676219110_0 .var "id_ex_alu_src_a_sel_reg", 0 0;
v0000027676219cf0_0 .var "id_ex_alu_src_b_sel_reg", 1 0;
v0000027676219b10_0 .var "id_ex_branch_reg", 0 0;
v0000027676219930_0 .var "id_ex_funct3_reg", 2 0;
v0000027676218210_0 .var "id_ex_imm_reg", 31 0;
v0000027676218030_0 .var "id_ex_mem_read_reg", 0 0;
v0000027676218170_0 .var "id_ex_mem_write_reg", 0 0;
v0000027676218b70_0 .var "id_ex_pc_plus4_reg", 31 0;
v0000027676218670_0 .var "id_ex_pc_reg", 31 0;
v0000027676218350_0 .var "id_ex_rd_addr_reg", 4 0;
v0000027676218a30_0 .var "id_ex_reg_we_reg", 0 0;
v00000276762199d0_0 .var "id_ex_rs1_data_reg", 31 0;
v00000276762183f0_0 .var "id_ex_rs2_data_reg", 31 0;
v0000027676218710_0 .var "id_ex_wb_mux_sel_reg", 1 0;
v00000276762191b0_0 .net "id_funct3", 2 0, L_000002767621a360;  1 drivers
v0000027676219570_0 .net "id_funct7", 6 0, L_000002767621a680;  1 drivers
v0000027676218e90_0 .net "id_imm", 31 0, v00000276762138c0_0;  1 drivers
v0000027676218f30_0 .net "id_opcode", 6 0, L_000002767621a040;  1 drivers
v00000276762188f0_0 .net "id_pc", 31 0, L_00000276761b4570;  1 drivers
v0000027676218490_0 .net "id_pc_plus4", 31 0, L_00000276761b4ab0;  1 drivers
v00000276762187b0_0 .net "id_rd_addr", 4 0, L_000002767621a0e0;  1 drivers
v00000276762194d0_0 .net "id_rs1_data", 31 0, L_000002767621a720;  1 drivers
v0000027676218990_0 .net "id_rs2_data", 31 0, L_000002767621aae0;  1 drivers
v0000027676219250_0 .net "if_pc", 31 0, L_00000276761b4810;  1 drivers
v0000027676219a70_0 .net "if_pc_plus4", 31 0, L_00000276761b46c0;  1 drivers
v0000027676218ad0_0 .net "instr_addr_o", 31 0, L_00000276761b47a0;  alias, 1 drivers
v0000027676219bb0_0 .net "instr_data_i", 31 0, L_00000276761b4f10;  alias, 1 drivers
v0000027676219c50_0 .net "is_jalr", 0 0, L_00000276762798e0;  1 drivers
v0000027676219d90_0 .net "jal_target_addr", 31 0, L_00000276762792a0;  1 drivers
v0000027676217ef0_0 .net "mem_alu_result", 31 0, L_00000276761b4b90;  1 drivers
v0000027676218530_0 .net "mem_pc_plus4", 31 0, L_00000276761b4030;  1 drivers
v0000027676218c10_0 .net "mem_rd_addr", 4 0, L_00000276761b4ea0;  1 drivers
v0000027676218cb0_0 .net "mem_rdata", 31 0, L_00000276761b4340;  1 drivers
v00000276762192f0_0 .var "mem_wb_alu_result_reg", 31 0;
v00000276762185d0_0 .var "mem_wb_mem_rdata_reg", 31 0;
v0000027676218d50_0 .var "mem_wb_pc_plus4_reg", 31 0;
v0000027676218df0_0 .var "mem_wb_rd_addr_reg", 4 0;
v0000027676217f90_0 .var "mem_wb_reg_we_reg", 0 0;
v000002767621b800_0 .var "mem_wb_wb_mux_sel_reg", 1 0;
v000002767621bda0_0 .net "rst", 0 0, v000002767621ba80_0;  1 drivers
v0000027676219f00_0 .net "wb_rd_addr", 4 0, L_00000276761b4730;  1 drivers
v0000027676219fa0_0 .net "wb_rd_data", 31 0, L_00000276761b4960;  1 drivers
v000002767621acc0_0 .net "wb_reg_we", 0 0, L_00000276761b4c00;  1 drivers
L_0000027676278760 .part L_000002767621a680, 5, 1;
L_00000276762792a0 .arith/sum 32, L_00000276761b4570, v00000276762138c0_0;
L_00000276762798e0 .cmp/eq 7, L_000002767621a040, L_000002767621c198;
S_00000276761375c0 .scope module, "control_unit_inst" "control_unit" 4 154, 5 2 0, S_000002767613d000;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode_i";
    .port_info 1 /INPUT 3 "funct3_i";
    .port_info 2 /INPUT 1 "funct7_b5_i";
    .port_info 3 /OUTPUT 1 "alu_src_a_sel_o";
    .port_info 4 /OUTPUT 2 "alu_src_b_sel_o";
    .port_info 5 /OUTPUT 4 "alu_op_o";
    .port_info 6 /OUTPUT 1 "mem_read_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /OUTPUT 1 "reg_we_o";
    .port_info 9 /OUTPUT 2 "wb_mux_sel_o";
    .port_info 10 /OUTPUT 1 "branch_o";
    .port_info 11 /OUTPUT 1 "jump_o";
P_00000276761b5e50 .param/l "ALU_OP_ADD" 1 5 37, C4<0000>;
P_00000276761b5e88 .param/l "ALU_OP_AND" 1 5 46, C4<1001>;
P_00000276761b5ec0 .param/l "ALU_OP_OR" 1 5 45, C4<1000>;
P_00000276761b5ef8 .param/l "ALU_OP_PASS_B" 1 5 47, C4<1010>;
P_00000276761b5f30 .param/l "ALU_OP_SLL" 1 5 39, C4<0010>;
P_00000276761b5f68 .param/l "ALU_OP_SLT" 1 5 40, C4<0011>;
P_00000276761b5fa0 .param/l "ALU_OP_SLTU" 1 5 41, C4<0100>;
P_00000276761b5fd8 .param/l "ALU_OP_SRA" 1 5 44, C4<0111>;
P_00000276761b6010 .param/l "ALU_OP_SRL" 1 5 43, C4<0110>;
P_00000276761b6048 .param/l "ALU_OP_SUB" 1 5 38, C4<0001>;
P_00000276761b6080 .param/l "ALU_OP_XOR" 1 5 42, C4<0101>;
P_00000276761b60b8 .param/l "DEFAULT_ALU_OP" 1 5 53, C4<0000>;
P_00000276761b60f0 .param/l "DEFAULT_ALU_SRC_A" 1 5 51, C4<1>;
P_00000276761b6128 .param/l "DEFAULT_ALU_SRC_B" 1 5 52, C4<00>;
P_00000276761b6160 .param/l "DEFAULT_BRANCH" 1 5 58, C4<0>;
P_00000276761b6198 .param/l "DEFAULT_JUMP" 1 5 59, C4<0>;
P_00000276761b61d0 .param/l "DEFAULT_MEM_READ" 1 5 54, C4<0>;
P_00000276761b6208 .param/l "DEFAULT_MEM_WRITE" 1 5 55, C4<0>;
P_00000276761b6240 .param/l "DEFAULT_REG_WE" 1 5 56, C4<0>;
P_00000276761b6278 .param/l "DEFAULT_WB_MUX" 1 5 57, C4<00>;
P_00000276761b62b0 .param/l "OPCODE_AUIPC" 1 5 31, C4<0010111>;
P_00000276761b62e8 .param/l "OPCODE_BRANCH" 1 5 29, C4<1100011>;
P_00000276761b6320 .param/l "OPCODE_I_TYPE" 1 5 26, C4<0010011>;
P_00000276761b6358 .param/l "OPCODE_JAL" 1 5 32, C4<1101111>;
P_00000276761b6390 .param/l "OPCODE_JALR" 1 5 33, C4<1100111>;
P_00000276761b63c8 .param/l "OPCODE_LOAD" 1 5 27, C4<0000011>;
P_00000276761b6400 .param/l "OPCODE_LUI" 1 5 30, C4<0110111>;
P_00000276761b6438 .param/l "OPCODE_R_TYPE" 1 5 25, C4<0110011>;
P_00000276761b6470 .param/l "OPCODE_STORE" 1 5 28, C4<0100011>;
v000002767618f570_0 .var "alu_op_o", 3 0;
v000002767618fed0_0 .var "alu_src_a_sel_o", 0 0;
v000002767618f250_0 .var "alu_src_b_sel_o", 1 0;
v000002767618f930_0 .var "branch_o", 0 0;
v000002767618e850_0 .net "funct3_i", 2 0, L_000002767621a360;  alias, 1 drivers
v000002767618f2f0_0 .net "funct7_b5_i", 0 0, L_0000027676278760;  1 drivers
v000002767618f4d0_0 .var "jump_o", 0 0;
v0000027676190150_0 .var "mem_read_o", 0 0;
v000002767618ead0_0 .var "mem_write_o", 0 0;
v000002767618ea30_0 .net "opcode_i", 6 0, L_000002767621a040;  alias, 1 drivers
v000002767618f390_0 .var "reg_we_o", 0 0;
v000002767618e8f0_0 .var "wb_mux_sel_o", 1 0;
E_00000276761acc30 .event anyedge, v000002767618ea30_0, v000002767618e850_0, v000002767618f2f0_0;
S_0000027676137750 .scope module, "ex_stage_inst" "ex_stage" 4 220, 6 2 0, S_000002767613d000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "rs1_data_i";
    .port_info 4 /INPUT 32 "rs2_data_i";
    .port_info 5 /INPUT 32 "imm_i";
    .port_info 6 /INPUT 5 "rd_addr_i";
    .port_info 7 /INPUT 32 "pc_plus4_i";
    .port_info 8 /INPUT 1 "alu_src_a_sel_i";
    .port_info 9 /INPUT 2 "alu_src_b_sel_i";
    .port_info 10 /INPUT 4 "alu_op_i";
    .port_info 11 /INPUT 3 "funct3_i";
    .port_info 12 /INPUT 1 "branch_i";
    .port_info 13 /OUTPUT 32 "alu_result_o";
    .port_info 14 /OUTPUT 1 "alu_zero_o";
    .port_info 15 /OUTPUT 32 "rs2_data_o";
    .port_info 16 /OUTPUT 5 "rd_addr_o";
    .port_info 17 /OUTPUT 32 "pc_plus4_o";
    .port_info 18 /OUTPUT 32 "branch_target_addr_o";
    .port_info 19 /OUTPUT 32 "jalr_target_addr_o";
    .port_info 20 /OUTPUT 1 "branch_condition_met_o";
L_00000276761b4880 .functor BUFZ 32, L_00000276761b4b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276761b43b0 .functor BUFZ 1, L_0000027676279a20, C4<0>, C4<0>, C4<0>;
L_00000276761b45e0 .functor BUFZ 32, v00000276762183f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276761b4180 .functor BUFZ 5, v0000027676218350_0, C4<00000>, C4<00000>, C4<00000>;
L_00000276761b41f0 .functor BUFZ 32, v0000027676218b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002767621c1e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002767618fe30_0 .net/2u *"_ivl_2", 1 0, L_000002767621c1e0;  1 drivers
v000002767618ff70_0 .net *"_ivl_4", 0 0, L_0000027676278260;  1 drivers
v000002767618eb70_0 .net "alu_op_i", 3 0, v0000027676219430_0;  1 drivers
v00000276762112c0_0 .net "alu_operand_a", 31 0, L_0000027676279980;  1 drivers
v0000027676211cc0_0 .net "alu_operand_b", 31 0, L_0000027676279c00;  1 drivers
v0000027676210d20_0 .net "alu_result", 31 0, L_00000276761b4b20;  1 drivers
v0000027676212b20_0 .net "alu_result_o", 31 0, L_00000276761b4880;  alias, 1 drivers
v0000027676210dc0_0 .net "alu_sign", 0 0, L_0000027676278a80;  1 drivers
v0000027676211900_0 .net "alu_src_a_sel_i", 0 0, v0000027676219110_0;  1 drivers
v00000276762121c0_0 .net "alu_src_b_sel_i", 1 0, v0000027676219cf0_0;  1 drivers
v0000027676211360_0 .net "alu_zero", 0 0, L_0000027676279a20;  1 drivers
v0000027676212bc0_0 .net "alu_zero_o", 0 0, L_00000276761b43b0;  alias, 1 drivers
v0000027676212260_0 .var "branch_condition_met_o", 0 0;
v0000027676211180_0 .net "branch_i", 0 0, v0000027676219b10_0;  1 drivers
v00000276762124e0_0 .net "branch_target_addr_o", 31 0, L_0000027676278440;  alias, 1 drivers
v0000027676210e60_0 .net "clk", 0 0, v000002767621b300_0;  alias, 1 drivers
v00000276762119a0_0 .net "funct3_i", 2 0, v0000027676219930_0;  1 drivers
v0000027676211400_0 .net "imm_i", 31 0, v0000027676218210_0;  1 drivers
v0000027676211860_0 .net "jalr_target_addr_o", 31 0, L_0000027676279de0;  alias, 1 drivers
v0000027676210f00_0 .net "pc_i", 31 0, v0000027676218670_0;  1 drivers
v0000027676210fa0_0 .net "pc_plus4_i", 31 0, v0000027676218b70_0;  1 drivers
v0000027676211d60_0 .net "pc_plus4_o", 31 0, L_00000276761b41f0;  alias, 1 drivers
v0000027676211040_0 .net "rd_addr_i", 4 0, v0000027676218350_0;  1 drivers
v00000276762114a0_0 .net "rd_addr_o", 4 0, L_00000276761b4180;  alias, 1 drivers
v0000027676212120_0 .net "rs1_data_i", 31 0, v00000276762199d0_0;  1 drivers
v0000027676211540_0 .net "rs2_data_i", 31 0, v00000276762183f0_0;  1 drivers
v0000027676211f40_0 .net "rs2_data_o", 31 0, L_00000276761b45e0;  alias, 1 drivers
v0000027676211e00_0 .net "rst", 0 0, v000002767621ba80_0;  alias, 1 drivers
E_00000276761ac630/0 .event anyedge, v0000027676211180_0, v00000276762119a0_0, v000002767618fd90_0, v0000027676210dc0_0;
E_00000276761ac630/1 .event anyedge, v0000027676212120_0, v0000027676211540_0;
E_00000276761ac630 .event/or E_00000276761ac630/0, E_00000276761ac630/1;
L_0000027676279980 .functor MUXZ 32, v0000027676218670_0, v00000276762199d0_0, v0000027676219110_0, C4<>;
L_0000027676278260 .cmp/eq 2, v0000027676219cf0_0, L_000002767621c1e0;
L_0000027676279c00 .functor MUXZ 32, v00000276762183f0_0, v0000027676218210_0, L_0000027676278260, C4<>;
L_0000027676278440 .arith/sum 32, v0000027676218670_0, v0000027676218210_0;
L_0000027676279de0 .arith/sum 32, v00000276762199d0_0, v0000027676218210_0;
L_0000027676278a80 .part L_00000276761b4b20, 31, 1;
S_0000027676130c00 .scope module, "alu_inst" "alu" 6 49, 7 2 0, S_0000027676137750;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a_i";
    .port_info 1 /INPUT 32 "operand_b_i";
    .port_info 2 /INPUT 4 "alu_op_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
P_0000027676130d90 .param/l "ALU_OP_ADD" 1 7 11, C4<0000>;
P_0000027676130dc8 .param/l "ALU_OP_AND" 1 7 20, C4<1001>;
P_0000027676130e00 .param/l "ALU_OP_OR" 1 7 19, C4<1000>;
P_0000027676130e38 .param/l "ALU_OP_SLL" 1 7 13, C4<0010>;
P_0000027676130e70 .param/l "ALU_OP_SLT" 1 7 14, C4<0011>;
P_0000027676130ea8 .param/l "ALU_OP_SLTU" 1 7 15, C4<0100>;
P_0000027676130ee0 .param/l "ALU_OP_SRA" 1 7 18, C4<0111>;
P_0000027676130f18 .param/l "ALU_OP_SRL" 1 7 17, C4<0110>;
P_0000027676130f50 .param/l "ALU_OP_SUB" 1 7 12, C4<0001>;
P_0000027676130f88 .param/l "ALU_OP_XOR" 1 7 16, C4<0101>;
L_00000276761b4b20 .functor BUFZ 32, v000002767618f6b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002767621c228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002767618f610_0 .net/2u *"_ivl_2", 31 0, L_000002767621c228;  1 drivers
v000002767618e990_0 .net "alu_op_i", 3 0, v0000027676219430_0;  alias, 1 drivers
v000002767618f430_0 .net "operand_a_i", 31 0, L_0000027676279980;  alias, 1 drivers
v000002767618fbb0_0 .net "operand_b_i", 31 0, L_0000027676279c00;  alias, 1 drivers
v000002767618f6b0_0 .var "result_comb", 31 0;
v000002767618fc50_0 .net "result_o", 31 0, L_00000276761b4b20;  alias, 1 drivers
v000002767618fd90_0 .net "zero_o", 0 0, L_0000027676279a20;  alias, 1 drivers
E_00000276761ac2f0 .event anyedge, v000002767618e990_0, v000002767618f430_0, v000002767618fbb0_0;
L_0000027676279a20 .cmp/eq 32, v000002767618f6b0_0, L_000002767621c228;
S_0000027676212ce0 .scope module, "id_stage_inst" "id_stage" 4 131, 8 2 0, S_000002767613d000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 32 "pc_plus4_i";
    .port_info 5 /INPUT 1 "wb_reg_we_i";
    .port_info 6 /INPUT 5 "wb_rd_addr_i";
    .port_info 7 /INPUT 32 "wb_rd_data_i";
    .port_info 8 /OUTPUT 32 "rs1_data_o";
    .port_info 9 /OUTPUT 32 "rs2_data_o";
    .port_info 10 /OUTPUT 32 "imm_o";
    .port_info 11 /OUTPUT 5 "rd_addr_o";
    .port_info 12 /OUTPUT 7 "opcode_o";
    .port_info 13 /OUTPUT 3 "funct3_o";
    .port_info 14 /OUTPUT 7 "funct7_o";
    .port_info 15 /OUTPUT 32 "pc_o";
    .port_info 16 /OUTPUT 32 "pc_plus4_o";
L_00000276761b4570 .functor BUFZ 32, L_00000276761b4810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276761b4ab0 .functor BUFZ 32, L_00000276761b46c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002767621bf10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000276762115e0_0 .net/2u *"_ivl_12", 4 0, L_000002767621bf10;  1 drivers
v0000027676211fe0_0 .net *"_ivl_14", 0 0, L_000002767621af40;  1 drivers
L_000002767621bf58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027676211680_0 .net/2u *"_ivl_16", 31 0, L_000002767621bf58;  1 drivers
v0000027676212080_0 .net *"_ivl_18", 31 0, L_000002767621a4a0;  1 drivers
v0000027676212800_0 .net *"_ivl_20", 6 0, L_000002767621b580;  1 drivers
L_000002767621bfa0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027676212300_0 .net *"_ivl_23", 1 0, L_000002767621bfa0;  1 drivers
L_000002767621bfe8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027676212580_0 .net/2u *"_ivl_26", 4 0, L_000002767621bfe8;  1 drivers
v00000276762110e0_0 .net *"_ivl_28", 0 0, L_000002767621a860;  1 drivers
L_000002767621c030 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027676211720_0 .net/2u *"_ivl_30", 31 0, L_000002767621c030;  1 drivers
v0000027676211220_0 .net *"_ivl_32", 31 0, L_000002767621a900;  1 drivers
v0000027676212a80_0 .net *"_ivl_34", 6 0, L_000002767621a9a0;  1 drivers
L_000002767621c078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000276762123a0_0 .net *"_ivl_37", 1 0, L_000002767621c078;  1 drivers
v0000027676212440_0 .net *"_ivl_41", 0 0, L_000002767621ad60;  1 drivers
v0000027676211a40_0 .net *"_ivl_42", 19 0, L_000002767621ab80;  1 drivers
v00000276762117c0_0 .net *"_ivl_45", 11 0, L_000002767621b620;  1 drivers
v0000027676211ae0_0 .net *"_ivl_49", 0 0, L_000002767621b6c0;  1 drivers
v0000027676212620_0 .net *"_ivl_50", 19 0, L_000002767621ae00;  1 drivers
v00000276762126c0_0 .net *"_ivl_53", 6 0, L_000002767621b760;  1 drivers
v0000027676211b80_0 .net *"_ivl_55", 4 0, L_000002767621afe0;  1 drivers
v0000027676212760_0 .net *"_ivl_59", 0 0, L_000002767621b080;  1 drivers
v0000027676211c20_0 .net *"_ivl_60", 19 0, L_000002767621b8a0;  1 drivers
v0000027676211ea0_0 .net *"_ivl_63", 0 0, L_000002767621b1c0;  1 drivers
v0000027676212940_0 .net *"_ivl_65", 5 0, L_0000027676279ac0;  1 drivers
v00000276762128a0_0 .net *"_ivl_67", 3 0, L_0000027676279700;  1 drivers
L_000002767621c0c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000276762129e0_0 .net/2u *"_ivl_68", 0 0, L_000002767621c0c0;  1 drivers
v0000027676214720_0 .net *"_ivl_73", 19 0, L_0000027676279480;  1 drivers
L_000002767621c108 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000276762147c0_0 .net/2u *"_ivl_74", 11 0, L_000002767621c108;  1 drivers
v0000027676213aa0_0 .net *"_ivl_79", 0 0, L_00000276762793e0;  1 drivers
v0000027676213960_0 .net *"_ivl_80", 11 0, L_0000027676279660;  1 drivers
v0000027676214400_0 .net *"_ivl_83", 7 0, L_0000027676278080;  1 drivers
v0000027676213be0_0 .net *"_ivl_85", 0 0, L_00000276762797a0;  1 drivers
v0000027676214680_0 .net *"_ivl_87", 9 0, L_0000027676278120;  1 drivers
L_000002767621c150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000276762142c0_0 .net/2u *"_ivl_88", 0 0, L_000002767621c150;  1 drivers
v00000276762130a0_0 .net "clk", 0 0, v000002767621b300_0;  alias, 1 drivers
v0000027676214220_0 .net "funct3_o", 2 0, L_000002767621a360;  alias, 1 drivers
v0000027676214360_0 .net "funct7_o", 6 0, L_000002767621a680;  alias, 1 drivers
v0000027676213fa0_0 .var/i "i", 31 0;
v00000276762145e0_0 .net "imm_b_type", 31 0, L_0000027676278620;  1 drivers
v0000027676213820_0 .net "imm_i_type", 31 0, L_000002767621ac20;  1 drivers
v00000276762144a0_0 .net "imm_j_type", 31 0, L_0000027676279840;  1 drivers
v00000276762138c0_0 .var "imm_o", 31 0;
v00000276762131e0_0 .net "imm_s_type", 31 0, L_000002767621b120;  1 drivers
v0000027676213e60_0 .net "imm_u_type", 31 0, L_0000027676278f80;  1 drivers
v0000027676214cc0_0 .net "instr_i", 31 0, L_00000276761b4f10;  alias, 1 drivers
v0000027676214ae0_0 .net "opcode_o", 6 0, L_000002767621a040;  alias, 1 drivers
v0000027676214540_0 .net "pc_i", 31 0, L_00000276761b4810;  alias, 1 drivers
v0000027676212ec0_0 .net "pc_o", 31 0, L_00000276761b4570;  alias, 1 drivers
v0000027676214860_0 .net "pc_plus4_i", 31 0, L_00000276761b46c0;  alias, 1 drivers
v0000027676213c80_0 .net "pc_plus4_o", 31 0, L_00000276761b4ab0;  alias, 1 drivers
v00000276762136e0_0 .net "rd_addr_o", 4 0, L_000002767621a0e0;  alias, 1 drivers
v0000027676213280 .array "rf", 0 31, 31 0;
v0000027676213140_0 .net "rs1_addr", 4 0, L_000002767621a7c0;  1 drivers
v00000276762149a0_0 .net "rs1_data_o", 31 0, L_000002767621a720;  alias, 1 drivers
v0000027676213320_0 .net "rs2_addr", 4 0, L_000002767621a5e0;  1 drivers
v0000027676213780_0 .net "rs2_data_o", 31 0, L_000002767621aae0;  alias, 1 drivers
v0000027676214900_0 .net "rst", 0 0, v000002767621ba80_0;  alias, 1 drivers
v00000276762133c0_0 .net "wb_rd_addr_i", 4 0, L_00000276761b4730;  alias, 1 drivers
v0000027676213460_0 .net "wb_rd_data_i", 31 0, L_00000276761b4960;  alias, 1 drivers
v0000027676213a00_0 .net "wb_reg_we_i", 0 0, L_00000276761b4c00;  alias, 1 drivers
E_00000276761ac7b0/0 .event anyedge, v000002767618ea30_0, v0000027676213820_0, v00000276762131e0_0, v00000276762145e0_0;
E_00000276761ac7b0/1 .event anyedge, v0000027676213e60_0, v00000276762144a0_0;
E_00000276761ac7b0 .event/or E_00000276761ac7b0/0, E_00000276761ac7b0/1;
E_00000276761ad0f0 .event posedge, v0000027676210e60_0;
L_000002767621a040 .part L_00000276761b4f10, 0, 7;
L_000002767621a0e0 .part L_00000276761b4f10, 7, 5;
L_000002767621a360 .part L_00000276761b4f10, 12, 3;
L_000002767621a7c0 .part L_00000276761b4f10, 15, 5;
L_000002767621a5e0 .part L_00000276761b4f10, 20, 5;
L_000002767621a680 .part L_00000276761b4f10, 25, 7;
L_000002767621af40 .cmp/eq 5, L_000002767621a7c0, L_000002767621bf10;
L_000002767621a4a0 .array/port v0000027676213280, L_000002767621b580;
L_000002767621b580 .concat [ 5 2 0 0], L_000002767621a7c0, L_000002767621bfa0;
L_000002767621a720 .functor MUXZ 32, L_000002767621a4a0, L_000002767621bf58, L_000002767621af40, C4<>;
L_000002767621a860 .cmp/eq 5, L_000002767621a5e0, L_000002767621bfe8;
L_000002767621a900 .array/port v0000027676213280, L_000002767621a9a0;
L_000002767621a9a0 .concat [ 5 2 0 0], L_000002767621a5e0, L_000002767621c078;
L_000002767621aae0 .functor MUXZ 32, L_000002767621a900, L_000002767621c030, L_000002767621a860, C4<>;
L_000002767621ad60 .part L_00000276761b4f10, 31, 1;
LS_000002767621ab80_0_0 .concat [ 1 1 1 1], L_000002767621ad60, L_000002767621ad60, L_000002767621ad60, L_000002767621ad60;
LS_000002767621ab80_0_4 .concat [ 1 1 1 1], L_000002767621ad60, L_000002767621ad60, L_000002767621ad60, L_000002767621ad60;
LS_000002767621ab80_0_8 .concat [ 1 1 1 1], L_000002767621ad60, L_000002767621ad60, L_000002767621ad60, L_000002767621ad60;
LS_000002767621ab80_0_12 .concat [ 1 1 1 1], L_000002767621ad60, L_000002767621ad60, L_000002767621ad60, L_000002767621ad60;
LS_000002767621ab80_0_16 .concat [ 1 1 1 1], L_000002767621ad60, L_000002767621ad60, L_000002767621ad60, L_000002767621ad60;
LS_000002767621ab80_1_0 .concat [ 4 4 4 4], LS_000002767621ab80_0_0, LS_000002767621ab80_0_4, LS_000002767621ab80_0_8, LS_000002767621ab80_0_12;
LS_000002767621ab80_1_4 .concat [ 4 0 0 0], LS_000002767621ab80_0_16;
L_000002767621ab80 .concat [ 16 4 0 0], LS_000002767621ab80_1_0, LS_000002767621ab80_1_4;
L_000002767621b620 .part L_00000276761b4f10, 20, 12;
L_000002767621ac20 .concat [ 12 20 0 0], L_000002767621b620, L_000002767621ab80;
L_000002767621b6c0 .part L_00000276761b4f10, 31, 1;
LS_000002767621ae00_0_0 .concat [ 1 1 1 1], L_000002767621b6c0, L_000002767621b6c0, L_000002767621b6c0, L_000002767621b6c0;
LS_000002767621ae00_0_4 .concat [ 1 1 1 1], L_000002767621b6c0, L_000002767621b6c0, L_000002767621b6c0, L_000002767621b6c0;
LS_000002767621ae00_0_8 .concat [ 1 1 1 1], L_000002767621b6c0, L_000002767621b6c0, L_000002767621b6c0, L_000002767621b6c0;
LS_000002767621ae00_0_12 .concat [ 1 1 1 1], L_000002767621b6c0, L_000002767621b6c0, L_000002767621b6c0, L_000002767621b6c0;
LS_000002767621ae00_0_16 .concat [ 1 1 1 1], L_000002767621b6c0, L_000002767621b6c0, L_000002767621b6c0, L_000002767621b6c0;
LS_000002767621ae00_1_0 .concat [ 4 4 4 4], LS_000002767621ae00_0_0, LS_000002767621ae00_0_4, LS_000002767621ae00_0_8, LS_000002767621ae00_0_12;
LS_000002767621ae00_1_4 .concat [ 4 0 0 0], LS_000002767621ae00_0_16;
L_000002767621ae00 .concat [ 16 4 0 0], LS_000002767621ae00_1_0, LS_000002767621ae00_1_4;
L_000002767621b760 .part L_00000276761b4f10, 25, 7;
L_000002767621afe0 .part L_00000276761b4f10, 7, 5;
L_000002767621b120 .concat [ 5 7 20 0], L_000002767621afe0, L_000002767621b760, L_000002767621ae00;
L_000002767621b080 .part L_00000276761b4f10, 31, 1;
LS_000002767621b8a0_0_0 .concat [ 1 1 1 1], L_000002767621b080, L_000002767621b080, L_000002767621b080, L_000002767621b080;
LS_000002767621b8a0_0_4 .concat [ 1 1 1 1], L_000002767621b080, L_000002767621b080, L_000002767621b080, L_000002767621b080;
LS_000002767621b8a0_0_8 .concat [ 1 1 1 1], L_000002767621b080, L_000002767621b080, L_000002767621b080, L_000002767621b080;
LS_000002767621b8a0_0_12 .concat [ 1 1 1 1], L_000002767621b080, L_000002767621b080, L_000002767621b080, L_000002767621b080;
LS_000002767621b8a0_0_16 .concat [ 1 1 1 1], L_000002767621b080, L_000002767621b080, L_000002767621b080, L_000002767621b080;
LS_000002767621b8a0_1_0 .concat [ 4 4 4 4], LS_000002767621b8a0_0_0, LS_000002767621b8a0_0_4, LS_000002767621b8a0_0_8, LS_000002767621b8a0_0_12;
LS_000002767621b8a0_1_4 .concat [ 4 0 0 0], LS_000002767621b8a0_0_16;
L_000002767621b8a0 .concat [ 16 4 0 0], LS_000002767621b8a0_1_0, LS_000002767621b8a0_1_4;
L_000002767621b1c0 .part L_00000276761b4f10, 7, 1;
L_0000027676279ac0 .part L_00000276761b4f10, 25, 6;
L_0000027676279700 .part L_00000276761b4f10, 8, 4;
LS_0000027676278620_0_0 .concat [ 1 4 6 1], L_000002767621c0c0, L_0000027676279700, L_0000027676279ac0, L_000002767621b1c0;
LS_0000027676278620_0_4 .concat [ 20 0 0 0], L_000002767621b8a0;
L_0000027676278620 .concat [ 12 20 0 0], LS_0000027676278620_0_0, LS_0000027676278620_0_4;
L_0000027676279480 .part L_00000276761b4f10, 12, 20;
L_0000027676278f80 .concat [ 12 20 0 0], L_000002767621c108, L_0000027676279480;
L_00000276762793e0 .part L_00000276761b4f10, 31, 1;
LS_0000027676279660_0_0 .concat [ 1 1 1 1], L_00000276762793e0, L_00000276762793e0, L_00000276762793e0, L_00000276762793e0;
LS_0000027676279660_0_4 .concat [ 1 1 1 1], L_00000276762793e0, L_00000276762793e0, L_00000276762793e0, L_00000276762793e0;
LS_0000027676279660_0_8 .concat [ 1 1 1 1], L_00000276762793e0, L_00000276762793e0, L_00000276762793e0, L_00000276762793e0;
L_0000027676279660 .concat [ 4 4 4 0], LS_0000027676279660_0_0, LS_0000027676279660_0_4, LS_0000027676279660_0_8;
L_0000027676278080 .part L_00000276761b4f10, 12, 8;
L_00000276762797a0 .part L_00000276761b4f10, 20, 1;
L_0000027676278120 .part L_00000276761b4f10, 21, 10;
LS_0000027676279840_0_0 .concat [ 1 10 1 8], L_000002767621c150, L_0000027676278120, L_00000276762797a0, L_0000027676278080;
LS_0000027676279840_0_4 .concat [ 12 0 0 0], L_0000027676279660;
L_0000027676279840 .concat [ 20 12 0 0], LS_0000027676279840_0_0, LS_0000027676279840_0_4;
S_0000027676114cd0 .scope module, "if_stage_inst" "if_stage" 4 116, 9 2 0, S_000002767613d000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "jump_i";
    .port_info 3 /INPUT 1 "branch_i";
    .port_info 4 /INPUT 1 "branch_condition_met_i";
    .port_info 5 /INPUT 32 "jal_target_addr_i";
    .port_info 6 /INPUT 32 "jalr_target_addr_i";
    .port_info 7 /INPUT 32 "branch_target_addr_i";
    .port_info 8 /INPUT 1 "is_jalr_i";
    .port_info 9 /OUTPUT 32 "pc_o";
    .port_info 10 /OUTPUT 32 "pc_plus4_o";
L_00000276761b4810 .functor BUFZ 32, v00000276762140e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276761b46c0 .functor BUFZ 32, L_000002767621bd00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002767621bec8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027676214a40_0 .net/2u *"_ivl_0", 31 0, L_000002767621bec8;  1 drivers
v0000027676213b40_0 .net "branch_condition_met_i", 0 0, v0000027676212260_0;  alias, 1 drivers
v0000027676213500_0 .net "branch_i", 0 0, v000002767618f930_0;  alias, 1 drivers
v0000027676213d20_0 .net "branch_target_addr_i", 31 0, L_0000027676278440;  alias, 1 drivers
v0000027676214b80_0 .net "clk", 0 0, v000002767621b300_0;  alias, 1 drivers
v00000276762135a0_0 .net "is_jalr_i", 0 0, L_00000276762798e0;  alias, 1 drivers
v0000027676214040_0 .net "jal_target_addr_i", 31 0, L_00000276762792a0;  alias, 1 drivers
v0000027676214c20_0 .net "jalr_target_addr_i", 31 0, L_0000027676279de0;  alias, 1 drivers
v0000027676213640_0 .net "jump_i", 0 0, v000002767618f4d0_0;  alias, 1 drivers
v0000027676213dc0_0 .var "next_pc", 31 0;
v0000027676213f00_0 .net "pc_o", 31 0, L_00000276761b4810;  alias, 1 drivers
v0000027676212f60_0 .net "pc_plus4_o", 31 0, L_00000276761b46c0;  alias, 1 drivers
v0000027676214d60_0 .net "pc_plus_4", 31 0, L_000002767621bd00;  1 drivers
v00000276762140e0_0 .var "pc_reg", 31 0;
v0000027676214180_0 .net "rst", 0 0, v000002767621ba80_0;  alias, 1 drivers
E_00000276761acc70 .event posedge, v0000027676211e00_0, v0000027676210e60_0;
E_00000276761ac5f0/0 .event anyedge, v000002767618f4d0_0, v00000276762135a0_0, v0000027676211860_0, v0000027676214040_0;
E_00000276761ac5f0/1 .event anyedge, v0000027676212260_0, v00000276762124e0_0, v0000027676214d60_0;
E_00000276761ac5f0 .event/or E_00000276761ac5f0/0, E_00000276761ac5f0/1;
L_000002767621bd00 .arith/sum 32, v00000276762140e0_0, L_000002767621bec8;
S_0000027676100cd0 .scope module, "mem_stage_inst" "mem_stage" 4 271, 10 2 0, S_000002767613d000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_i";
    .port_info 3 /INPUT 32 "rs2_data_i";
    .port_info 4 /INPUT 5 "rd_addr_i";
    .port_info 5 /INPUT 32 "pc_plus4_i";
    .port_info 6 /INPUT 1 "mem_read_i";
    .port_info 7 /INPUT 1 "mem_write_i";
    .port_info 8 /INPUT 2 "mem_op_size_i";
    .port_info 9 /OUTPUT 32 "data_addr_o";
    .port_info 10 /OUTPUT 32 "data_wdata_o";
    .port_info 11 /OUTPUT 4 "data_we_o";
    .port_info 12 /INPUT 32 "data_rdata_i";
    .port_info 13 /OUTPUT 32 "mem_rdata_o";
    .port_info 14 /OUTPUT 32 "alu_result_o";
    .port_info 15 /OUTPUT 5 "rd_addr_o";
    .port_info 16 /OUTPUT 32 "pc_plus4_o";
L_00000276761b4260 .functor BUFZ 32, v0000027676219890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276761b42d0 .functor BUFZ 32, v0000027676218fd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276761b4340 .functor BUFZ 32, L_00000276761b40a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276761b4b90 .functor BUFZ 32, v0000027676219890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276761b4ea0 .functor BUFZ 5, v0000027676218850_0, C4<00000>, C4<00000>, C4<00000>;
L_00000276761b4030 .functor BUFZ 32, v0000027676219610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002767621c270 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000027676213000_0 .net/2u *"_ivl_4", 3 0, L_000002767621c270;  1 drivers
L_000002767621c2b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000027676216d40_0 .net/2u *"_ivl_6", 3 0, L_000002767621c2b8;  1 drivers
v0000027676216c00_0 .net "alu_result_i", 31 0, v0000027676219890_0;  1 drivers
v00000276762174c0_0 .net "alu_result_o", 31 0, L_00000276761b4b90;  alias, 1 drivers
v0000027676216660_0 .net "clk", 0 0, v000002767621b300_0;  alias, 1 drivers
v0000027676217240_0 .net "data_addr_o", 31 0, L_00000276761b4260;  alias, 1 drivers
v0000027676216160_0 .net "data_rdata_i", 31 0, L_00000276761b40a0;  alias, 1 drivers
v00000276762162a0_0 .net "data_wdata_o", 31 0, L_00000276761b42d0;  alias, 1 drivers
v0000027676217380_0 .net "data_we_o", 3 0, L_0000027676279b60;  alias, 1 drivers
o00000276761bae88 .functor BUFZ 2, C4<zz>; HiZ drive
v0000027676217c40_0 .net "mem_op_size_i", 1 0, o00000276761bae88;  0 drivers
v0000027676217420_0 .net "mem_rdata_o", 31 0, L_00000276761b4340;  alias, 1 drivers
v00000276762167a0_0 .net "mem_read_i", 0 0, v00000276762196b0_0;  1 drivers
v0000027676216480_0 .net "mem_write_i", 0 0, v00000276762180d0_0;  1 drivers
v00000276762172e0_0 .net "pc_plus4_i", 31 0, v0000027676219610_0;  1 drivers
v0000027676216340_0 .net "pc_plus4_o", 31 0, L_00000276761b4030;  alias, 1 drivers
v0000027676216200_0 .net "rd_addr_i", 4 0, v0000027676218850_0;  1 drivers
v00000276762163e0_0 .net "rd_addr_o", 4 0, L_00000276761b4ea0;  alias, 1 drivers
v0000027676216a20_0 .net "rs2_data_i", 31 0, v0000027676218fd0_0;  1 drivers
v0000027676216980_0 .net "rst", 0 0, v000002767621ba80_0;  alias, 1 drivers
L_0000027676279b60 .functor MUXZ 4, L_000002767621c2b8, L_000002767621c270, v00000276762180d0_0, C4<>;
S_0000027676100e60 .scope module, "wb_stage_inst" "wb_stage" 4 312, 11 2 0, S_000002767613d000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_rdata_i";
    .port_info 3 /INPUT 32 "alu_result_i";
    .port_info 4 /INPUT 5 "rd_addr_i";
    .port_info 5 /INPUT 32 "pc_plus4_i";
    .port_info 6 /INPUT 1 "reg_we_i";
    .port_info 7 /INPUT 2 "wb_mux_sel_i";
    .port_info 8 /OUTPUT 1 "wb_reg_we_o";
    .port_info 9 /OUTPUT 5 "wb_rd_addr_o";
    .port_info 10 /OUTPUT 32 "wb_rd_data_o";
L_00000276761b4c00 .functor BUFZ 1, v0000027676217f90_0, C4<0>, C4<0>, C4<0>;
L_00000276761b4730 .functor BUFZ 5, v0000027676218df0_0, C4<00000>, C4<00000>, C4<00000>;
L_00000276761b4960 .functor BUFZ 32, v0000027676216ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027676216840_0 .net "alu_result_i", 31 0, v00000276762192f0_0;  1 drivers
v0000027676216520_0 .net "clk", 0 0, v000002767621b300_0;  alias, 1 drivers
v0000027676216de0_0 .net "mem_rdata_i", 31 0, v00000276762185d0_0;  1 drivers
v00000276762179c0_0 .net "pc_plus4_i", 31 0, v0000027676218d50_0;  1 drivers
v0000027676216e80_0 .net "rd_addr_i", 4 0, v0000027676218df0_0;  1 drivers
v0000027676217100_0 .net "reg_we_i", 0 0, v0000027676217f90_0;  1 drivers
v0000027676217a60_0 .net "rst", 0 0, v000002767621ba80_0;  alias, 1 drivers
v0000027676217b00_0 .net "wb_mux_sel_i", 1 0, v000002767621b800_0;  1 drivers
v0000027676217560_0 .net "wb_rd_addr_o", 4 0, L_00000276761b4730;  alias, 1 drivers
v0000027676217ba0_0 .net "wb_rd_data_o", 31 0, L_00000276761b4960;  alias, 1 drivers
v0000027676215f80_0 .net "wb_reg_we_o", 0 0, L_00000276761b4c00;  alias, 1 drivers
v0000027676216ac0_0 .var "write_data", 31 0;
E_00000276761acd30 .event anyedge, v0000027676217b00_0, v0000027676216840_0, v0000027676216de0_0, v00000276762179c0_0;
    .scope S_0000027676114cd0;
T_1 ;
Ewait_0 .event/or E_00000276761ac5f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000027676213640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000276762135a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0000027676214c20_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0000027676214040_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0000027676213dc0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027676213b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000027676213d20_0;
    %store/vec4 v0000027676213dc0_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000027676214d60_0;
    %store/vec4 v0000027676213dc0_0, 0, 32;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027676114cd0;
T_2 ;
    %wait E_00000276761acc70;
    %load/vec4 v0000027676214180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000276762140e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027676213dc0_0;
    %assign/vec4 v00000276762140e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027676212ce0;
T_3 ;
    %wait E_00000276761ad0f0;
    %load/vec4 v0000027676213a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v00000276762133c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000027676213460_0;
    %load/vec4 v00000276762133c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027676213280, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027676212ce0;
T_4 ;
    %load/vec4 v0000027676214900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027676213fa0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000027676213fa0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027676213fa0_0;
    %store/vec4a v0000027676213280, 4, 0;
    %load/vec4 v0000027676213fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027676213fa0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %end;
    .thread T_4;
    .scope S_0000027676212ce0;
T_5 ;
Ewait_1 .event/or E_00000276761ac7b0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000027676214ae0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276762138c0_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276762138c0_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0000027676213820_0;
    %store/vec4 v00000276762138c0_0, 0, 32;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0000027676213820_0;
    %store/vec4 v00000276762138c0_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0000027676213820_0;
    %store/vec4 v00000276762138c0_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v00000276762131e0_0;
    %store/vec4 v00000276762138c0_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v00000276762145e0_0;
    %store/vec4 v00000276762138c0_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0000027676213e60_0;
    %store/vec4 v00000276762138c0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0000027676213e60_0;
    %store/vec4 v00000276762138c0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v00000276762144a0_0;
    %store/vec4 v00000276762138c0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000276761375c0;
T_6 ;
Ewait_2 .event/or E_00000276761acc30, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618fed0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002767618f250_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027676190150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002767618ead0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002767618f390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002767618e8f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002767618f930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002767618f4d0_0, 0, 1;
    %load/vec4 v000002767618ea30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618fed0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002767618f250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618f390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002767618e8f0_0, 0, 2;
    %load/vec4 v000002767618e850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.20;
T_6.11 ;
    %load/vec4 v000002767618f2f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.20;
T_6.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.20;
T_6.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.20;
T_6.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.20;
T_6.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.20;
T_6.16 ;
    %load/vec4 v000002767618f2f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_6.24, 8;
T_6.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.24, 8;
 ; End of false expr.
    %blend;
T_6.24;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.20;
T_6.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.20;
T_6.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.20;
T_6.20 ;
    %pop/vec4 1;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618fed0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002767618f250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618f390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002767618e8f0_0, 0, 2;
    %load/vec4 v000002767618e850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.34;
T_6.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.34;
T_6.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.34;
T_6.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.34;
T_6.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.34;
T_6.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.34;
T_6.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.34;
T_6.31 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.34;
T_6.32 ;
    %load/vec4 v000002767618f2f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_6.36, 8;
T_6.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.36, 8;
 ; End of false expr.
    %blend;
T_6.36;
    %store/vec4 v000002767618f570_0, 0, 4;
    %jmp T_6.34;
T_6.34 ;
    %pop/vec4 1;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618fed0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002767618f250_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027676190150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618f390_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002767618e8f0_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618fed0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002767618f250_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618ead0_0, 0, 1;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618fed0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002767618f250_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618f930_0, 0, 1;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002767618fed0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002767618f250_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618f390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002767618e8f0_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002767618fed0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002767618f250_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618f390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002767618e8f0_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618f390_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002767618e8f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618f4d0_0, 0, 1;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618fed0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002767618f250_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002767618f570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618f390_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002767618e8f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767618f4d0_0, 0, 1;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027676130c00;
T_7 ;
    %wait E_00000276761ac2f0;
    %load/vec4 v000002767618e990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002767618f6b0_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v000002767618f430_0;
    %load/vec4 v000002767618fbb0_0;
    %add;
    %store/vec4 v000002767618f6b0_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v000002767618f430_0;
    %load/vec4 v000002767618fbb0_0;
    %sub;
    %store/vec4 v000002767618f6b0_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v000002767618f430_0;
    %load/vec4 v000002767618fbb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002767618f6b0_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v000002767618f430_0;
    %load/vec4 v000002767618fbb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v000002767618f6b0_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v000002767618f430_0;
    %load/vec4 v000002767618fbb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v000002767618f6b0_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v000002767618f430_0;
    %load/vec4 v000002767618fbb0_0;
    %xor;
    %store/vec4 v000002767618f6b0_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v000002767618f430_0;
    %load/vec4 v000002767618fbb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002767618f6b0_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v000002767618f430_0;
    %load/vec4 v000002767618fbb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002767618f6b0_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v000002767618f430_0;
    %load/vec4 v000002767618fbb0_0;
    %or;
    %store/vec4 v000002767618f6b0_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v000002767618f430_0;
    %load/vec4 v000002767618fbb0_0;
    %and;
    %store/vec4 v000002767618f6b0_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027676137750;
T_8 ;
Ewait_3 .event/or E_00000276761ac630, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027676212260_0, 0, 1;
    %load/vec4 v0000027676211180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000276762119a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027676212260_0, 0, 1;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0000027676211360_0;
    %store/vec4 v0000027676212260_0, 0, 1;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0000027676211360_0;
    %inv;
    %store/vec4 v0000027676212260_0, 0, 1;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0000027676210dc0_0;
    %store/vec4 v0000027676212260_0, 0, 1;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0000027676210dc0_0;
    %inv;
    %load/vec4 v0000027676211360_0;
    %or;
    %store/vec4 v0000027676212260_0, 0, 1;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0000027676211540_0;
    %load/vec4 v0000027676212120_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %inv;
    %store/vec4 v0000027676212260_0, 0, 1;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0000027676211540_0;
    %load/vec4 v0000027676212120_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000027676212260_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000027676100e60;
T_9 ;
Ewait_4 .event/or E_00000276761acd30, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0000027676217b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v0000027676216840_0;
    %store/vec4 v0000027676216ac0_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0000027676216840_0;
    %store/vec4 v0000027676216ac0_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0000027676216de0_0;
    %store/vec4 v0000027676216ac0_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v00000276762179c0_0;
    %store/vec4 v0000027676216ac0_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002767613d000;
T_10 ;
    %wait E_00000276761acc70;
    %load/vec4 v000002767621bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027676218670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027676218b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000276762199d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000276762183f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027676218210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027676218350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027676219930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027676219110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027676219cf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027676219430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027676218030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027676218170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027676218a30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027676218710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027676219b10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000276762188f0_0;
    %assign/vec4 v0000027676218670_0, 0;
    %load/vec4 v0000027676218490_0;
    %assign/vec4 v0000027676218b70_0, 0;
    %load/vec4 v00000276762194d0_0;
    %assign/vec4 v00000276762199d0_0, 0;
    %load/vec4 v0000027676218990_0;
    %assign/vec4 v00000276762183f0_0, 0;
    %load/vec4 v0000027676218e90_0;
    %assign/vec4 v0000027676218210_0, 0;
    %load/vec4 v00000276762187b0_0;
    %assign/vec4 v0000027676218350_0, 0;
    %load/vec4 v00000276762191b0_0;
    %assign/vec4 v0000027676219930_0, 0;
    %load/vec4 v0000027676216ca0_0;
    %assign/vec4 v0000027676219110_0, 0;
    %load/vec4 v0000027676216f20_0;
    %assign/vec4 v0000027676219cf0_0, 0;
    %load/vec4 v0000027676217600_0;
    %assign/vec4 v0000027676219430_0, 0;
    %load/vec4 v00000276762176a0_0;
    %assign/vec4 v0000027676218030_0, 0;
    %load/vec4 v0000027676217740_0;
    %assign/vec4 v0000027676218170_0, 0;
    %load/vec4 v0000027676217d80_0;
    %assign/vec4 v0000027676218a30_0, 0;
    %load/vec4 v0000027676215ee0_0;
    %assign/vec4 v0000027676218710_0, 0;
    %load/vec4 v0000027676216fc0_0;
    %assign/vec4 v0000027676219b10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002767613d000;
T_11 ;
    %wait E_00000276761acc70;
    %load/vec4 v000002767621bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027676219890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027676218fd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027676218850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027676219610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276762196b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276762180d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276762182b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027676219750_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000276762177e0_0;
    %assign/vec4 v0000027676219890_0, 0;
    %load/vec4 v00000276762197f0_0;
    %assign/vec4 v0000027676218fd0_0, 0;
    %load/vec4 v0000027676219070_0;
    %assign/vec4 v0000027676218850_0, 0;
    %load/vec4 v0000027676219390_0;
    %assign/vec4 v0000027676219610_0, 0;
    %load/vec4 v0000027676218030_0;
    %assign/vec4 v00000276762196b0_0, 0;
    %load/vec4 v0000027676218170_0;
    %assign/vec4 v00000276762180d0_0, 0;
    %load/vec4 v0000027676218a30_0;
    %assign/vec4 v00000276762182b0_0, 0;
    %load/vec4 v0000027676218710_0;
    %assign/vec4 v0000027676219750_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002767613d000;
T_12 ;
    %wait E_00000276761acc70;
    %load/vec4 v000002767621bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000276762185d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000276762192f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027676218df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027676218d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027676217f90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002767621b800_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000027676218cb0_0;
    %assign/vec4 v00000276762185d0_0, 0;
    %load/vec4 v0000027676217ef0_0;
    %assign/vec4 v00000276762192f0_0, 0;
    %load/vec4 v0000027676218c10_0;
    %assign/vec4 v0000027676218df0_0, 0;
    %load/vec4 v0000027676218530_0;
    %assign/vec4 v0000027676218d50_0, 0;
    %load/vec4 v00000276762182b0_0;
    %assign/vec4 v0000027676217f90_0, 0;
    %load/vec4 v0000027676219750_0;
    %assign/vec4 v000002767621b800_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000276761b5500;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002767621b300_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v000002767621b300_0;
    %inv;
    %store/vec4 v000002767621b300_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_00000276761b5500;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002767621ba80_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002767621ba80_0, 0, 1;
    %vpi_call/w 3 53 "$display", "Reset released at time %0t", $time {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000276761b5500;
T_15 ;
    %wait E_00000276761ad0f0;
    %load/vec4 v000002767621ba80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002767621a540_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002767621a220_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002767621b3a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002767621b9e0, 0, 4;
T_15.2 ;
    %load/vec4 v000002767621a540_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v000002767621a220_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002767621b3a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002767621b9e0, 4, 5;
T_15.4 ;
    %load/vec4 v000002767621a540_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v000002767621a220_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000002767621b3a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002767621b9e0, 4, 5;
T_15.6 ;
    %load/vec4 v000002767621a540_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v000002767621a220_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000002767621b3a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002767621b9e0, 4, 5;
T_15.8 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000276761b5500;
T_16 ;
    %fork t_3, S_000002767619d090;
    %jmp t_2;
    .scope S_000002767619d090;
t_3 ;
    %fork t_5, S_000002767619d220;
    %jmp t_4;
    .scope S_000002767619d220;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002767618fb10_0, 0, 32;
T_16.0 ;
    %load/vec4 v000002767618fb10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v000002767618fb10_0;
    %store/vec4a v000002767621aa40, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002767618fb10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002767618fb10_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .scope S_000002767619d090;
t_4 %join;
    %fork t_7, S_000002767619d9e0;
    %jmp t_6;
    .scope S_000002767619d9e0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027676190650_0, 0, 32;
T_16.2 ;
    %load/vec4 v0000027676190650_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027676190650_0;
    %store/vec4a v000002767621b9e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027676190650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000027676190650_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %end;
    .scope S_000002767619d090;
t_6 %join;
    %vpi_call/w 3 101 "$display", "Loading instruction memory from sim/code/mul_test.hex" {0 0 0};
    %vpi_call/w 3 102 "$readmemh", "sim/code/mul_test.hex", v000002767621aa40 {0 0 0};
    %vpi_call/w 3 105 "$display", "Instruction at address 0x00: %h", &A<v000002767621aa40, 0> {0 0 0};
    %vpi_call/w 3 106 "$display", "Instruction at address 0x04: %h", &A<v000002767621aa40, 1> {0 0 0};
    %vpi_call/w 3 107 "$display", "Instruction at address 0x10 (loop): %h", &A<v000002767621aa40, 4> {0 0 0};
    %vpi_call/w 3 108 "$display", "Instruction at address 0x20 (end_loop): %h", &A<v000002767621aa40, 8> {0 0 0};
    %vpi_call/w 3 109 "$display", "Instruction at address 0x28 (halt_loop): %h", &A<v000002767621aa40, 10> {0 0 0};
    %vpi_call/w 3 115 "$display", "Initial data array (before sorting):" {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v000002767618efd0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002767618f110_0, 0, 32;
    %fork TD_riscv_cpu_tb.dump_data_memory, S_0000027676161f70;
    %join;
    %vpi_call/w 3 118 "$display", "Starting Simulation..." {0 0 0};
T_16.4 ;
    %load/vec4 v000002767621ba80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.5, 6;
    %wait E_00000276761ac2b0;
    %jmp T_16.4;
T_16.5 ;
    %fork t_9, S_000002767619d090;
    %fork t_10, S_000002767619d090;
    %join;
    %join;
    %jmp t_8;
t_9 ;
    %fork t_12, S_0000027676161de0;
    %jmp t_11;
    .scope S_0000027676161de0;
t_12 ;
    %delay 1410065408, 2;
    %vpi_call/w 3 128 "$display", "Simulation timed out! PC did not reach halt address 0x28." {0 0 0};
    %vpi_call/w 3 129 "$display", "Current PC = 0x%h", v0000027676218ad0_0 {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v000002767618efd0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002767618f110_0, 0, 32;
    %fork TD_riscv_cpu_tb.dump_data_memory, S_0000027676161f70;
    %join;
    %vpi_call/w 3 131 "$finish" {0 0 0};
    %end;
    .scope S_000002767619d090;
t_11 %join;
    %end;
t_10 ;
    %fork t_14, S_000002767619db70;
    %jmp t_13;
    .scope S_000002767619db70;
t_14 ;
T_16.6 ;
    %load/vec4 v0000027676218ad0_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.7, 6;
    %wait E_00000276761ac5b0;
    %jmp T_16.6;
T_16.7 ;
    %delay 20000, 0;
    %vpi_call/w 3 136 "$display", "PC reached halt address 0x28 at time %0t", $time {0 0 0};
    %disable S_0000027676161de0;
    %end;
    .scope S_000002767619d090;
t_13 %join;
    %end;
    .scope S_000002767619d090;
t_8 ;
    %load/vec4 v0000027676218ad0_0;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_16.8, 4;
    %vpi_call/w 3 143 "$display", "Verification PASSED: PC reached the halt loop at 0x28." {0 0 0};
    %jmp T_16.9;
T_16.8 ;
    %vpi_call/w 3 145 "$error", "Verification FAILED: PC did not reach the halt loop (PC = 0x%h).", v0000027676218ad0_0 {0 0 0};
T_16.9 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002767618e7b0_0, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002767621b9e0, 4;
    %store/vec4 v000002767618f890_0, 0, 32;
    %load/vec4 v000002767618f890_0;
    %load/vec4 v000002767618e7b0_0;
    %cmp/e;
    %jmp/0xz  T_16.10, 4;
    %vpi_call/w 3 155 "$display", "Multiplication Result PASSED: Mem[0x104] = 0x%h (Expected: 0x%h)", v000002767618f890_0, v000002767618e7b0_0 {0 0 0};
    %jmp T_16.11;
T_16.10 ;
    %vpi_call/w 3 157 "$error", "Multiplication Result FAILED: Mem[0x104] = 0x%h (Expected: 0x%h)", v000002767618f890_0, v000002767618e7b0_0 {0 0 0};
T_16.11 ;
    %vpi_call/w 3 161 "$display", "Dumping data memory (word address 64 for 10 words):" {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v000002767618efd0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002767618f110_0, 0, 32;
    %fork TD_riscv_cpu_tb.dump_data_memory, S_0000027676161f70;
    %join;
    %vpi_call/w 3 164 "$display", "Simulation finished at time %0t", $time {0 0 0};
    %vpi_call/w 3 165 "$finish" {0 0 0};
    %end;
    .scope S_00000276761b5500;
t_2 %join;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "sim/riscv_cpu_tb.v";
    "src/riscv_cpu.v";
    "src/control_unit.v";
    "src/ex_stage.v";
    "src/alu.v";
    "src/id_stage.v";
    "src/if_stage.v";
    "src/mem_stage.v";
    "src/wb_stage.v";
