# compile vhdl design source files
vhdl xil_defaultlib  "../../../dec38.srcs/sources_1/new/dec38.vhd"
vhdl xil_defaultlib  "../../../dec38.srcs/sim_1/new/dec38_tbw.vhd"

# Do not sort compile order
nosort
