Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 09 Nov 2018 00:36:20 -0000
Received: from icoremail.net (unknown [209.85.214.170])
	by mail-app2 (Coremail) with SMTP id by_KCgDXv2I+aeRbVWBhAQ--.29866S3;
	Fri, 09 Nov 2018 00:50:06 +0800 (CST)
Received: from mail-pl1-f170.google.com (unknown [209.85.214.170])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCHaUU9aeRbobMdAA--.6238S3;
	Fri, 09 Nov 2018 00:50:05 +0800 (CST)
Received: by mail-pl1-f170.google.com with SMTP id s5-v6so9779968plq.11
        for <xuliker@zju.edu.cn>; Thu, 08 Nov 2018 08:50:05 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:subject:to:cc
         :references:from:message-id:date:user-agent:mime-version:in-reply-to
         :content-language:content-transfer-encoding:sender:precedence
         :list-id;
        bh=zXnRXOfnvVT0kIMLcmYurg6s0QlYf/CqB1SBtFRg1cM=;
        b=NI5D9WMt3pmAg31PtRarb3PxiKRrpD33JMFE0jI8fDgR1TAP694EwY0VROCp5dV8dA
         QFjO5Wpws51QYsIzhKlpJhlIZPztzvoZjK8kcyvj+S/m7VATEiMGD6xrmpHKSdQNrHE8
         pLXHU8n0XJvu9Dhpa3PlI0UMSB5W5qxuB8pKmQMHHtBhy9phEfHCI6TNifPfsRSzAZ4y
         1DAsD9nUrqv5hWo+LnnV4HhUO1vcuGdukz+e3vnD2om+xPgw0iujj5rjnpYgIRb9ANd9
         sdmHaZxFSCsKS+ui9TSyauG82FfSK5srV+3fQF2rCRTZgka7W2zKpD6ACBEy2m++zhoA
         ItuQ==
X-Gm-Message-State: AGRZ1gKtJ4YAbpE3TLFA9Jlt/f4AaNIF95VO+BywFdxdHEjo71LoYfco
	dgwsCsATabIhD6RQAX89/eg+qsElLVhQjOYt4SdROsQxx8JjK+nOCQ==
X-Received: by 2002:a17:902:6b4b:: with SMTP id g11-v6mr5238744plt.213.1541695805128;
        Thu, 08 Nov 2018 08:50:05 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp428035pjt;
        Thu, 8 Nov 2018 08:50:03 -0800 (PST)
X-Google-Smtp-Source: AJdET5e6J7WwmsOgJI/XSvOc7a0dFbcb9/PB0khMHkMe0RDOnOyGzvvBlqeu4p5j62kVZtL9dP3R
X-Received: by 2002:a63:b34f:: with SMTP id x15mr4395310pgt.243.1541695803905;
        Thu, 08 Nov 2018 08:50:03 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541695803; cv=none;
        d=google.com; s=arc-20160816;
        b=oxObUH20FiuoP6jGNp9J9ePGLt9svB3YHHHRBtXnvEdjQsUD/n979PeE1hCnzaSrBF
         GweTrri/zOfxRqio/3vWYiE8EsVOTAmpIcrsJ0gU5dP9vxv6z2Q4Wih8CRUcCr92m6hk
         hUUoLlCU2ui5NaLdTdpIL4bMbhDT8RtsMAuWrCbWAEc3BmpsWdqwU7IzsphFB3BVc1R/
         57SClxCEsD5Iih/SSz99stMg8sJRyfQsd9Wm3vA/OUgq4UWvuxBx9c/UQZgN2LIBsKDC
         EnuBjVAfzqv7ns67IWq8f5kfovgDG2LQ/Jvo4uZ//vL3MLGLL3MKyUIJcul1AXxJ7pXU
         L0fw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject:dkim-signature;
        bh=zXnRXOfnvVT0kIMLcmYurg6s0QlYf/CqB1SBtFRg1cM=;
        b=oupLNL1q1rbDqiCYg1K7JnaCHKEiaHoG/oEGNQch0eLZqqeyZTfMziyyeeYY/79PaA
         5Di/OuZE1j5FJ69Ms7xER1MZiPAIdmUDoxPAsuxaqvIikk68DmhWltrOW3Gj1Op6aPeZ
         TgjBeMwrwhurwSmDjZlJi8a+gs2SKoA+FHPXWeiBq3aNfBaikqz/+cbexIGIBTZaDInz
         KvSGEXTdsvJYSBrjrhsDyjRX1qFaIsd4Ek8UBLCqKlhhNLpCpJH1aLgB9j3iQYsH6irL
         WX/A328sDFFXPcPLfUACMqe0wuPFbvfrcSGB3S/cr6sEdCop6YnbP9jTpGtk623Ow7dO
         mpbQ==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@gmail.com header.s=20161025 header.b=VdqCVp6O;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id h190-v6si5270677pfb.206.2018.11.08.08.49.48;
        Thu, 08 Nov 2018 08:50:03 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727306AbeKICZX (ORCPT <rfc822;ankurbansal210989@gmail.com>
        + 99 others); Thu, 8 Nov 2018 21:25:23 -0500
Received: from mail-lf1-f68.google.com ([209.85.167.68]:39342 "EHLO
        mail-lf1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726684AbeKICZX (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 8 Nov 2018 21:25:23 -0500
Received: by mail-lf1-f68.google.com with SMTP id n18so14681320lfh.6;
        Thu, 08 Nov 2018 08:49:01 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding;
        bh=zXnRXOfnvVT0kIMLcmYurg6s0QlYf/CqB1SBtFRg1cM=;
        b=VdqCVp6OgS5jIsHCb+hkr945Jln6ZrRtVT9dmJXFaeoSglquVIDOiEm95ZPAsj4SN9
         0mrmvW3bAZT/hZng9vxlcwPCTnsOXIirLAnzYyFH4xgZVyr8UIJOy8nLLQDBVmKA58ec
         uRwFaQxt9RXhjnlmDQ4dSZIkPgOVc6ZYHKHiae3i6gg+cv0+sbc8RpOHxV+2qQRE7WzZ
         +ZkCKPIR0i9rr6OSEIElVnW1Xcb8wK5Jk93SyKRAq6ICyWwBz8igY4u9sbFx/nrhiwP2
         tSc4WxVbcNK2CsRDerhspNNC8g+4Q5wOkLggQmMGfoek7UZsWtcHdS4VktYAU3oZZZV4
         wJ1Q==
X-Received: by 2002:a19:4287:: with SMTP id p129mr3358044lfa.135.1541695740228;
        Thu, 08 Nov 2018 08:49:00 -0800 (PST)
Received: from [192.168.2.145] (109-252-91-202.nat.spd-mgts.ru. [109.252.91.202])
        by smtp.googlemail.com with ESMTPSA id j13-v6sm758668ljh.42.2018.11.08.08.48.58
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Thu, 08 Nov 2018 08:48:59 -0800 (PST)
Subject: Re: [RFC PATCH v2 03/17] dt-bindings: cpufreq: Add binding for NVIDIA
 Tegra20/30
To: Rob Herring <robh@kernel.org>
Cc: "Rafael J. Wysocki" <rjw@rjwysocki.net>,
        Viresh Kumar <viresh.kumar@linaro.org>,
        Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Nishanth Menon <nm@ti.com>, Stephen Boyd <sboyd@kernel.org>,
        Marcel Ziswiler <marcel.ziswiler@toradex.com>,
        linux-tegra@vger.kernel.org, linux-pm@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
References: <20181021205501.23943-1-digetx@gmail.com>
 <20181021205501.23943-4-digetx@gmail.com> <20181105213000.GA13425@bogus>
From: Dmitry Osipenko <digetx@gmail.com>
Message-ID: <0fc53853-862c-4cc3-6548-d347bc68bdd6@gmail.com>
Date: Thu, 8 Nov 2018 19:48:16 +0300
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.3.0
MIME-Version: 1.0
In-Reply-To: <20181105213000.GA13425@bogus>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCHaUU9aeRbobMdAA--.6238S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW3Jw45KryxXFWkAw1UXFy3XFb_yoW7XFyDpa
	9xXrW2kryvyFZ5Zw1jvw12kwnaq3ykCa4UGryrCry5C34qyFs3XF12kr15uFWrGrn29rW2
	yFWYgryxGr1xurJanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmqb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW8Jr0_Cr1UM28EF7xvwVC2z280aVCY1x0267AKxVW8Jr0_Cr1UM2AIxVAIcx
	kEcVAq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v2
	6r1j6r18McIj6I8E87Iv67AKxVWUJVW8JwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64
	vIr41l7I0Y6sxI4wCYjI0SjxkI62AI1cAE67vIY487MxkF7I0Ew4C26cxK6c8Ij28IcwCY
	1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK6IIF6r1lc2IjII80xcxEwVAKI48JMxvI42IY6x
	IIjxv20xvE14v26r4j6ryUMxvI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvE
	x4A2jsIE14v26F4j6r4UJwCYIxAIcVC2z280aVCY1x0267AKxVW8JVW8Jr1l42xK82IYc2
	Ij64vIr41l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_
	Jr0_Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1V
	AY17CE14v26r1q6r43MIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVWUCVW8JbIY
	CTnIWIevJa73UjIFyTuYvjxUHc4SDUUUU

On 06.11.2018 0:30, Rob Herring wrote:
> On Sun, Oct 21, 2018 at 11:54:47PM +0300, Dmitry Osipenko wrote:
>> Add device-tree binding that describes CPU frequency-scaling hardware
>> found on NVIDIA Tegra20/30 SoC's.
>>
>> Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
>> ---
>>  .../cpufreq/nvidia,tegra20-cpufreq.txt        | 96 +++++++++++++++++++
>>  1 file changed, 96 insertions(+)
>>  create mode 100644 Documentation/devicetree/bindings/cpufreq/nvidia,tegra20-cpufreq.txt
>>
>> diff --git a/Documentation/devicetree/bindings/cpufreq/nvidia,tegra20-cpufreq.txt b/Documentation/devicetree/bindings/cpufreq/nvidia,tegra20-cpufreq.txt
>> new file mode 100644
>> index 000000000000..a8023ea7a99f
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/cpufreq/nvidia,tegra20-cpufreq.txt
>> @@ -0,0 +1,96 @@
>> +Binding for NVIDIA Tegra20 CPUFreq
>> +==================================
>> +
>> +Required properties:
>> +- clocks: Must contain an entry for each entry in clock-names.
>> +  See ../clocks/clock-bindings.txt for details.
>> +- clock-names: Must include the following entries:
>> +  - pll_x: main-parent for CPU clock, must be the first entry
>> +  - intermediate: intermediate-parent for CPU clock
>> +  - cclk: the CPU clock
>> +- operating-points-v2: See ../bindings/opp/opp.txt for details.
>> +- #cooling-cells: Should be 2. See ../thermal/thermal.txt for details.
>> +
>> +For each opp entry in 'operating-points-v2' table:
>> +- opp-supported-hw: Two bitfields indicating:
>> +	On Tegra20:
>> +	1. CPU process ID mask
>> +	2. SoC speedo ID mask
>> +
>> +	On Tegra30:
>> +	1. CPU process ID mask
>> +	2. CPU speedo ID mask
>> +
>> +	A bitwise AND is performed against these values and if any bit
>> +	matches, the OPP gets enabled.
>> +
>> +- opp-microvolt: CPU voltage triplet.
>> +
>> +Optional properties:
>> +- cpu-supply: Phandle to the CPU power supply.
>> +- core-supply: Phandle to the CORE power supply.
>> +- rtc-supply: Phandle to the RTC power supply, required only for Tegra20.
>> +
>> +Voltage supply requirements:
>> +- Tegra20:
>> +	CORE and RTC regulators must be coupled using the regulator-coupled-with
>> +	property and regulator-coupled-max-spread property must be set to no
>> +	more than 170mV.
>> +
>> +	See ../regulator/regulator.txt for more detail about the properties.
>> +
>> +- Tegra30:
>> +	CORE and CPU regulators must be coupled using the regulator-coupled-with
>> +	property and regulator-coupled-max-spread property must be set to no
>> +	more than 300mV. Each of CORE and CPU regulators must set
>> +	regulator-max-step-microvolt property to no more than 100mV.
>> +
>> +	See ../regulator/regulator.txt for more detail about the properties.
>> +
>> +
>> +Example:
>> +	regulators {
>> +		cpu_reg: regulator0 {
>> +			regulator-name = "vdd_cpu";
>> +		};
>> +
>> +		core_reg: regulator1 {
>> +			regulator-name = "vdd_core";
>> +			regulator-coupled-with = <&rtc_reg>;
>> +			regulator-coupled-max-spread = <170000>;
>> +		};
>> +
>> +		rtc_reg: regulator2 {
>> +			regulator-name = "vdd_rtc";
>> +			regulator-coupled-with = <&core_reg>;
>> +			regulator-coupled-max-spread = <170000>;
>> +		};
>> +	};
>> +
>> +	cpu0_opp_table: opp_table0 {
>> +		compatible = "operating-points-v2";
>> +
>> +		opp@456000000 {
>> +			clock-latency-ns = <125000>;
>> +			opp-microvolt = <825000 825000 1125000>;
>> +			opp-supported-hw = <0x03 0x0001>;
>> +			opp-hz = /bits/ 64 <456000000>;
>> +		};
>> +
>> +		...
>> +	};
>> +
>> +	cpus {
>> +		cpu@0 {
>> +			compatible = "arm,cortex-a9";
>> +			clocks = <&tegra_car TEGRA20_CLK_PLL_X>,
>> +				 <&tegra_car TEGRA20_CLK_PLL_P>,
>> +				 <&tegra_car TEGRA20_CLK_CCLK>;
>> +			clock-names = "pll_x", "intermediate", "cclk";
> 
> I still object to having clocks (and supplies) which don't reflect the 
> h/w and are documented in the CA9 TRM.
> 
>> +			operating-points-v2 = <&cpu0_opp_table>;
>> +			cpu-supply = <&cpu_reg>;
>> +			core-supply = <&core_reg>;
>> +			rtc-supply = <&rtc_reg>;
> 
> Supplies are suspect too, but perhaps supplies and power domains are 
> beyond the scope of the TRM and part of the physical design.

Is it possible to have a "firmware" device-tree node specifically for cpufreq driver? Something like this:

cpufreq {
	compatible = "nvidia,tegra20-cpufreq";
	clocks = <&tegra_car TEGRA20_CLK_PLL_X>,
		 <&tegra_car TEGRA20_CLK_PLL_P>;
	clock-names = "pll_x", "intermediate";
};

We may also need a Tegra-specific DVFS helper-driver that will help to manage CPU-CORE voltage dependency. Yet I'll have to examine this all in more details, but maybe it will be nicer if DVFS could be instantiated via device-tree as well. It will provide a Tegra-specific DVFS API and manage CORE / RTC dependencies for the CPUFreq and peripheral drivers, also helping to maintain proper voltages during kernel boot-up until all drivers are brought into action.

cpufreq {
	compatible = "nvidia,tegra20-dvfs";
	cpu-supply = <&cpu_vdd_reg>;
	core-supply = <&core_vdd_reg>;
	rtc-supply = <&rtc_vdd_reg>;
};

So my question is:

Is it possible to have device-tree nodes that solely describe firmware? Kernel drivers in this case.
