HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Minimal_SoC
Implementation;Synthesis||null||@W:Net resetn_rx_s is not declared.||Minimal_SoC.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/63||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis|| CG360 ||@W:Removing wire RDW, as there is no assignment to it.||Minimal_SoC.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/313||ramblocks.v(43);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/43
Implementation;Synthesis|| CG360 ||@W:Removing wire WDY, as there is no assignment to it.||Minimal_SoC.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/314||ramblocks.v(47);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/47
Implementation;Synthesis|| CG360 ||@W:Removing wire RDY, as there is no assignment to it.||Minimal_SoC.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/315||ramblocks.v(48);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/48
Implementation;Synthesis|| CG360 ||@W:Removing wire RDYY, as there is no assignment to it.||Minimal_SoC.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/316||ramblocks.v(49);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/49
Implementation;Synthesis|| CG133 ||@W:Object ACMDATA is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/322||acmtable.v(27);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\acmtable.v'/linenumber/27
Implementation;Synthesis|| CG133 ||@W:Object MULT is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/496||coreabc.v(696);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/696
Implementation;Synthesis|| CG133 ||@W:Object A is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(497);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/497||coreabc.v(697);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/697
Implementation;Synthesis|| CG133 ||@W:Object B is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(498);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/498||coreabc.v(698);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/698
Implementation;Synthesis|| CG360 ||@W:Removing wire DEBUG1, as there is no assignment to it.||Minimal_SoC.srr(499);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/499||coreabc.v(234);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/234
Implementation;Synthesis|| CG360 ||@W:Removing wire DEBUG2, as there is no assignment to it.||Minimal_SoC.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/500||coreabc.v(235);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/235
Implementation;Synthesis|| CG360 ||@W:Removing wire DEBUGBLK_RESETN, as there is no assignment to it.||Minimal_SoC.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/501||coreabc.v(236);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/236
Implementation;Synthesis|| CG133 ||@W:Object iii is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/502||coreabc.v(262);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/262
Implementation;Synthesis|| CG133 ||@W:Object RAMDOUTXX is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/503||coreabc.v(263);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/263
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 12 of ins_addr||Minimal_SoC.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/504||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 13 of ins_addr||Minimal_SoC.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/505||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 14 of ins_addr||Minimal_SoC.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/506||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 15 of ins_addr||Minimal_SoC.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/507||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CL169 ||@W:Pruning unused register GETINST. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/508||coreabc.v(1041);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/1041
Implementation;Synthesis|| CL169 ||@W:Pruning unused register UROM.upper_addr[7:0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/509||coreabc.v(511);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/511
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 8 of ZREGISTER[8:0] assign 0, register removed by optimization.||Minimal_SoC.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/510||coreabc.v(1041);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/1041
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of UROM.INSTR_SLOT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/512||coreabc.v(494);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||Minimal_SoC.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/513||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||Minimal_SoC.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/594||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IIIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/626||sram_512to8192x8.v(75280);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/75280
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OIIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/627||sram_512to8192x8.v(74779);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/74779
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_lOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/628||sram_512to8192x8.v(74278);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/74278
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/629||sram_512to8192x8.v(73777);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73777
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/630||sram_512to8192x8.v(73276);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73276
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_l1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/631||sram_512to8192x8.v(72775);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/72775
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_I1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/632||sram_512to8192x8.v(72274);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/72274
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_O1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/633||sram_512to8192x8.v(71773);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/71773
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_l0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/634||sram_512to8192x8.v(71272);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/71272
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_I0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/635||sram_512to8192x8.v(70771);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/70771
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_O0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/636||sram_512to8192x8.v(70270);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/70270
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_llOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/637||sram_512to8192x8.v(69769);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/69769
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IlOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/638||sram_512to8192x8.v(69268);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/69268
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OlOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/639||sram_512to8192x8.v(68767);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/68767
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_lIOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/640||sram_512to8192x8.v(68266);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/68266
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CoreApbSram_I1l[12:9]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/641||sram_512to8192x8.v(879);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/879
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IIIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/648||sram_512to8192x8.v(75280);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/75280
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OIIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/649||sram_512to8192x8.v(74779);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/74779
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_lOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/650||sram_512to8192x8.v(74278);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/74278
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/651||sram_512to8192x8.v(73777);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73777
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/652||sram_512to8192x8.v(73276);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73276
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_l1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/653||sram_512to8192x8.v(72775);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/72775
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_I1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/654||sram_512to8192x8.v(72274);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/72274
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_O1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/655||sram_512to8192x8.v(71773);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/71773
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_l0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/656||sram_512to8192x8.v(71272);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/71272
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_I0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/657||sram_512to8192x8.v(70771);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/70771
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_O0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/658||sram_512to8192x8.v(70270);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/70270
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_llOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/659||sram_512to8192x8.v(69769);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/69769
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IlOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/660||sram_512to8192x8.v(69268);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/69268
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OlOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/661||sram_512to8192x8.v(68767);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/68767
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CoreApbSram_I1l[12:9]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/662||sram_512to8192x8.v(879);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/879
Implementation;Synthesis|| CL168 ||@W:Removing instance genblk1.CoreApbSram_I0l because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/663||coreapbsram.v(2498);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v'/linenumber/2498
Implementation;Synthesis|| CL168 ||@W:Removing instance genblk1.CoreApbSram_O0l because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/664||coreapbsram.v(2439);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v'/linenumber/2439
Implementation;Synthesis|| CL168 ||@W:Removing instance genblk1.CoreApbSram_IOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/665||coreapbsram.v(2380);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v'/linenumber/2380
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].APB_8.edge_both_148[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(806);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/806||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].APB_8.edge_neg_148[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(807);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/807||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].APB_8.edge_pos_148[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(808);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/808||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].gpin3_98[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(809);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/809||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].gpin1_98[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(810);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/810||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].gpin2_98[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(811);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/811||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].APB_8.edge_both_142[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(812);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/812||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].APB_8.edge_neg_142[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(813);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/813||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].APB_8.edge_pos_142[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(814);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/814||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].gpin3_91[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(815);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/815||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].gpin1_91[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(816);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/816||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].gpin2_91[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(817);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/817||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_8.edge_both_24[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(818);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/818||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_8.edge_neg_24[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(819);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/819||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_8.edge_pos_24[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(820);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/820||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin3_28[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(821);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/821||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin1_28[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(822);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/822||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin2_28[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/823||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_8.edge_both_18[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(824);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/824||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_8.edge_neg_18[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(825);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/825||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_8.edge_pos_18[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(826);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/826||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin3_21[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(827);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/827||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin1_21[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(828);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/828||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin2_21[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(829);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/829||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_8.edge_both_12[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(830);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/830||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_8.edge_neg_12[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(831);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/831||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_8.edge_pos_12[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(832);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/832||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin3_14[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(833);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/833||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin1_14[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(834);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/834||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin2_14[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(835);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/835||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_both_6[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(836);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/836||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_neg_6[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(837);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/837||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_pos_6[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(838);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/838||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3_7[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(839);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/839||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1_7[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(840);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/840||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2_7[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(841);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/841||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_8.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(842);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/842||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_8.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(843);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/843||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_8.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(844);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/844||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_8.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(845);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/845||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[12].APB_8.INTR_reg[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(846);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/846||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[13].APB_8.INTR_reg[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(847);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/847||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.INTR_reg[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(848);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/848||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_8.INTR_reg[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(849);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/849||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_8.INTR_reg[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(850);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/850||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_8.INTR_reg[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(851);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/851||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].APB_8.INTR_reg[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(852);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/852||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].APB_8.INTR_reg[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(853);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/853||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[24].APB_8.edge_both[24]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(994);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/994||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[24].APB_8.edge_neg[24]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(995);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/995||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[24].APB_8.edge_pos[24]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(996);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/996||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[24].gpin3[24]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(997);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/997||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[24].gpin1[24]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(998);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/998||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[24].gpin2[24]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(999);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/999||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[23].APB_8.edge_both[23]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1000);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1000||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[23].APB_8.edge_neg[23]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1001);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1001||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[23].APB_8.edge_pos[23]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1002);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1002||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[23].gpin3[23]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1003);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1003||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[23].gpin1[23]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1004);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1004||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[23].gpin2[23]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1005);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1005||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[22].APB_8.edge_both[22]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1006);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1006||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[22].APB_8.edge_neg[22]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1007);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1007||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[22].APB_8.edge_pos[22]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1008);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1008||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[22].gpin3[22]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1009);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1009||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[22].gpin1[22]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1010);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1010||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[22].gpin2[22]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1011);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1011||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[21].APB_8.edge_both[21]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1012);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1012||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[21].APB_8.edge_neg[21]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1013);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1013||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[21].APB_8.edge_pos[21]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1014);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1014||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[21].gpin3[21]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1015);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1015||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[21].gpin1[21]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1016);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1016||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[21].gpin2[21]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1017);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1017||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[20].APB_8.edge_both[20]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1018);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1018||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[20].APB_8.edge_neg[20]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1019);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1019||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[20].APB_8.edge_pos[20]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1020);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1020||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[20].gpin3[20]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1021);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1021||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[20].gpin1[20]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1022);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1022||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[20].gpin2[20]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1023);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1023||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[19].APB_8.edge_both[19]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1024);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1024||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[19].APB_8.edge_neg[19]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1025);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1025||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[19].APB_8.edge_pos[19]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1026);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1026||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[19].gpin3[19]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1027);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1027||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[19].gpin1[19]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1028);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1028||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[19].gpin2[19]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1029);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1029||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[18].APB_8.edge_both[18]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1030);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1030||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[18].APB_8.edge_neg[18]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1031);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1031||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[18].APB_8.edge_pos[18]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1032);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1032||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[18].gpin3[18]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1033);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1033||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[18].gpin1[18]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1034);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1034||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[18].gpin2[18]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1035);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1035||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[17].APB_8.edge_both[17]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1036);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1036||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[17].APB_8.edge_neg[17]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1037);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1037||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[17].APB_8.edge_pos[17]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1038);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1038||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[17].gpin3[17]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1039);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1039||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[17].gpin1[17]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1040);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1040||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[17].gpin2[17]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1041);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1041||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[16].APB_8.edge_both[16]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1042);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1042||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[16].APB_8.edge_neg[16]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1043);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1043||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[16].APB_8.edge_pos[16]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1044);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1044||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[16].gpin3[16]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1045);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1045||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[16].gpin1[16]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1046);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1046||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[16].gpin2[16]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1047);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1047||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[15].APB_8.edge_both[15]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1048);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1048||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[15].APB_8.edge_neg[15]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1049);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1049||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[15].APB_8.edge_pos[15]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1050);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1050||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[15].gpin3[15]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1051);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1051||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[15].gpin1[15]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1052);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1052||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[15].gpin2[15]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1053);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1053||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[14].APB_8.edge_both[14]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1054);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1054||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[14].APB_8.edge_neg[14]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1055);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1055||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[14].APB_8.edge_pos[14]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1056);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1056||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[14].gpin3[14]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1057);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1057||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[14].gpin1[14]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1058);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1058||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[14].gpin2[14]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1059);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1059||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].APB_8.edge_both[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1060);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1060||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].APB_8.edge_neg[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1061);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1061||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].APB_8.edge_pos[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1062);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1062||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].gpin3[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1063);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1063||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].gpin1[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1064);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1064||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].gpin2[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1065);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1065||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].APB_8.edge_both[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1066);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1066||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].APB_8.edge_neg[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1067);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1067||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].APB_8.edge_pos[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1068);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1068||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].gpin3[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1069);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1069||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].gpin1[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1070);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1070||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].gpin2[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1071);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1071||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[11].APB_8.edge_both[11]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1072);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1072||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[11].APB_8.edge_neg[11]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1073);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1073||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[11].APB_8.edge_pos[11]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1074);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1074||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[11].gpin3[11]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1075);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1075||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[11].gpin1[11]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1076);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1076||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[11].gpin2[11]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1077);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1077||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[10].APB_8.edge_both[10]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1078);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1078||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[10].APB_8.edge_neg[10]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1079);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1079||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[10].APB_8.edge_pos[10]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1080);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1080||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[10].gpin3[10]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1081);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1081||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[10].gpin1[10]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1082);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1082||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[10].gpin2[10]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1083);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1083||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[9].APB_8.edge_both[9]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1084);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1084||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[9].APB_8.edge_neg[9]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1085);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1085||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[9].APB_8.edge_pos[9]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1086);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1086||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[9].gpin3[9]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1087);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1087||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[9].gpin1[9]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1088);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1088||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[9].gpin2[9]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1089);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1089||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[8].APB_8.edge_both[8]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1090);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1090||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[8].APB_8.edge_neg[8]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1091);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1091||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[8].APB_8.edge_pos[8]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1092);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1092||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[8].gpin3[8]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1093);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1093||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[8].gpin1[8]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1094);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1094||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[8].gpin2[8]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1095);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1095||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_8.edge_both[7]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1096);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1096||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_8.edge_neg[7]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1097);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1097||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_8.edge_pos[7]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1098);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1098||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[7].gpin3[7]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1099);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1099||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[7].gpin1[7]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1100);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1100||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[7].gpin2[7]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1101);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1101||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_8.edge_both[6]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1102);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1102||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_8.edge_neg[6]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1103);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1103||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_8.edge_pos[6]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1104);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1104||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[6].gpin3[6]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1105);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1105||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[6].gpin1[6]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1106);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1106||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[6].gpin2[6]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1107);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1107||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_8.edge_both[5]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1108);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1108||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_8.edge_neg[5]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1109);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1109||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_8.edge_pos[5]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1110);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1110||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[5].gpin3[5]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1111);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1111||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[5].gpin1[5]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1112);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1112||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[5].gpin2[5]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1113);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1113||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_8.edge_both[4]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1114);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1114||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_8.edge_neg[4]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1115);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1115||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_8.edge_pos[4]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1116);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1116||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[4].gpin3[4]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1117);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1117||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[4].gpin1[4]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1118);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1118||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[4].gpin2[4]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1119);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1119||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_8.edge_both[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1120);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1120||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_8.edge_neg[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1121);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1121||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_8.edge_pos[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1122);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1122||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1123);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1123||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1124);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1124||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1125);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1125||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_8.edge_both[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1126);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1126||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_8.edge_neg[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1127);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1127||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_8.edge_pos[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1128);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1128||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1129);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1129||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1130);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1130||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1131);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1131||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_8.edge_both[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1132);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1132||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_8.edge_neg[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1133);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1133||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_8.edge_pos[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1134);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1134||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1135);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1135||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1136);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1136||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1137);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1137||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_both[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1138);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1138||coregpio.v(680);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/680
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_neg[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1139);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1139||coregpio.v(654);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/654
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_pos[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1140);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1140||coregpio.v(628);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/628
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1141);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1141||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1142);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1142||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1143);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1143||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_8.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1144);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1144||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_8.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1145);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1145||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_8.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1146||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_8.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1147);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1147||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[4].APB_8.INTR_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1148);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1148||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[5].APB_8.INTR_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1149);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1149||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[6].APB_8.INTR_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1150);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1150||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[7].APB_8.INTR_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1151);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1151||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[8].APB_8.INTR_reg[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1152);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1152||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[9].APB_8.INTR_reg[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1153);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1153||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[10].APB_8.INTR_reg[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1154);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1154||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[11].APB_8.INTR_reg[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1155);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1155||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[12].APB_8.INTR_reg[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1156);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1156||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[13].APB_8.INTR_reg[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1157);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1157||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[14].APB_8.INTR_reg[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1158);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1158||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[15].APB_8.INTR_reg[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1159);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1159||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[16].APB_8.INTR_reg[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1160);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1160||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[17].APB_8.INTR_reg[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1161);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1161||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[18].APB_8.INTR_reg[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1162);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1162||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[19].APB_8.INTR_reg[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1163);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1163||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[20].APB_8.INTR_reg[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1164);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1164||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[21].APB_8.INTR_reg[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1165);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1165||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[22].APB_8.INTR_reg[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1166);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1166||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[23].APB_8.INTR_reg[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1167);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1167||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[24].APB_8.INTR_reg[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1168);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1168||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.INTR_reg[0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1169);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1169||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_8.INTR_reg[1]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1170);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1170||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_8.INTR_reg[2]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1171);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1171||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_8.INTR_reg[3]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1172);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1172||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_8.INTR_reg[4]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1173);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1173||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_8.INTR_reg[5]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1174);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1174||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_8.INTR_reg[6]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1175);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1175||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_8.INTR_reg[7]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1176);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1176||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[8].APB_8.INTR_reg[8]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1177);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1177||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[9].APB_8.INTR_reg[9]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1178);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1178||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[10].APB_8.INTR_reg[10]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1179);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1179||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[11].APB_8.INTR_reg[11]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1180);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1180||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[12].APB_8.INTR_reg[12]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1181);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1181||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[13].APB_8.INTR_reg[13]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1182);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1182||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[14].APB_8.INTR_reg[14]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1183);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1183||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[15].APB_8.INTR_reg[15]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1184);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1184||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[16].APB_8.INTR_reg[16]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1185);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1185||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[17].APB_8.INTR_reg[17]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1186);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1186||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[18].APB_8.INTR_reg[18]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1187);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1187||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[19].APB_8.INTR_reg[19]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1188);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1188||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[20].APB_8.INTR_reg[20]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1189);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1189||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[21].APB_8.INTR_reg[21]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1190);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1190||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[22].APB_8.INTR_reg[22]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1191);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1191||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[23].APB_8.INTR_reg[23]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1192);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1192||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xhdl1.GEN_BITS[24].APB_8.INTR_reg[24]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1193);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1193||coregpio.v(706);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_1\rtl\vlog\core\coregpio.v'/linenumber/706
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqSoft[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1206||CoreInterrupt.v(320);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/320
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqSoft[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1207);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1207||CoreInterrupt.v(320);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/320
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqSoft[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1208);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1208||CoreInterrupt.v(320);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/320
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqSoft[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1209);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1209||CoreInterrupt.v(320);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/320
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqSoft[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1210);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1210||CoreInterrupt.v(320);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/320
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqSoft[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1211);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1211||CoreInterrupt.v(320);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/320
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqSoft[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1212);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1212||CoreInterrupt.v(320);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/320
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqSoft[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1213);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1213||CoreInterrupt.v(320);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/320
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqEnable[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1214);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1214||CoreInterrupt.v(336);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/336
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqEnable[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1215);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1215||CoreInterrupt.v(336);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/336
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqEnable[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1216);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1216||CoreInterrupt.v(336);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/336
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqEnable[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1217);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1217||CoreInterrupt.v(336);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/336
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqEnable[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1218);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1218||CoreInterrupt.v(336);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/336
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqEnable[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1219);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1219||CoreInterrupt.v(336);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/336
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqEnable[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1220);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1220||CoreInterrupt.v(336);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/336
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fiqEnable[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1221);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1221||CoreInterrupt.v(336);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/336
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1222);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1222||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1223);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1223||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1224);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1224||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1225);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1225||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1226);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1226||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1227);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1227||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1228);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1228||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1229);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1229||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1230);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1230||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1231);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1231||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1232);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1232||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1233);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1233||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1234);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1234||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1235);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1235||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1236);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1236||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1237);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1237||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1238);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1238||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1239);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1239||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1240);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1240||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1241);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1241||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1242);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1242||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1243);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1243||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1244);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1244||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqSoft[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1245);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1245||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1246);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1246||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1247);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1247||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1248);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1248||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1249);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1249||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1250);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1250||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1251);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1251||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1252);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1252||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1253);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1253||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1254);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1254||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1255);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1255||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1256);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1256||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1257);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1257||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1258);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1258||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1259);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1259||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1260);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1260||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1261);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1261||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1262);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1262||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1263);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1263||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1264);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1264||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1265);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1265||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1266);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1266||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1267||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1268);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1268||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit irqEnable[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1269);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1269||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 8 of irqSoft[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Minimal_SoC.srr(1270);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1270||CoreInterrupt.v(352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/352
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 8 of irqEnable[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Minimal_SoC.srr(1271);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1271||CoreInterrupt.v(368);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/368
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fiqSoft[7:0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1272);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1272||CoreInterrupt.v(320);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/320
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fiqEnable[7:0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1273);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1273||CoreInterrupt.v(336);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/336
Implementation;Synthesis|| CG775 ||@W:Found Component CORESPI in library CORESPI_LIB||Minimal_SoC.srr(1274);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1274||corespi.v(27);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v'/linenumber/27
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||Minimal_SoC.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1282||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||null||@W:Index into variable txfifo_dhold could be out of range - a simulation mismatch is possible||Minimal_SoC.srr(1326);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1326||spi_chanctrl.v(132);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/132
Implementation;Synthesis|| CG133 ||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(1327);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1327||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_p, as there is no assignment to it.||Minimal_SoC.srr(1328);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1328||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_r, as there is no assignment to it.||Minimal_SoC.srr(1329);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1329||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis|| CG133 ||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(1330);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1330||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1331);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1331||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrx_async_reset_ok. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1332);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1332||spi_chanctrl.v(1053);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1053
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1333);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1333||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_txready_at_ssel. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1334);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1334||spi_chanctrl.v(807);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/807
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d1. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1335);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1335||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d2. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1336);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1336||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis|| CL169 ||@W:Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1337);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1337||spi_chanctrl.v(719);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/719
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1338);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1338||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1339);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1339||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit mtx_holdsel to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1340);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1340||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_holdsel. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1341);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1341||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CG775 ||@W:Found Component CoreTimer in library CORETIMER_LIB||Minimal_SoC.srr(1372);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1372||coretimer.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1382);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1382||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1383);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1383||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1384);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1384||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1385);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1385||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Minimal_SoC.srr(1386);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1386||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||null||@W:Index into variable CUARTIl0l could be out of range - a simulation mismatch is possible||Minimal_SoC.srr(1413);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1413||Tx_async.v(168);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/168
Implementation;Synthesis||null||@W:Index into variable CUARTIl0l could be out of range - a simulation mismatch is possible||Minimal_SoC.srr(1414);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1414||Tx_async.v(168);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/168
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.||Minimal_SoC.srr(1428);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1428||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARTO1Il to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1429);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1429||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTO1Il. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1430);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1430||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||Minimal_SoC.srr(1452);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1452||fifo_256x8_pa3.v(90);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v'/linenumber/90
Implementation;Synthesis|| CG133 ||@W:Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(1453);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1453||CoreUART.v(333);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/333
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1454);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1454||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis|| CL168 ||@W:Removing instance VCC_power_inst1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(1489);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1489||SRAM_ADDRESS_IO.v(36);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\smartgen\SRAM_ADDRESS_IO\SRAM_ADDRESS_IO.v'/linenumber/36
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(1496);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1496||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Minimal_SoC.srr(1497);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1497||fifo_256x8_pa3.v(253);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v'/linenumber/253
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARTl1Il to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1505);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1505||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTl1Il. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1506);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1506||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARTO11 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1507);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1507||Rx_async.v(575);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/575
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTO11. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(1508);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1508||Rx_async.v(575);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/575
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(1529);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1529||spi.v(70);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1530);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1530||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(1531);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1531||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1532);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1532||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(1533);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1533||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1534);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1534||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of stxs_bitsel[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(1535);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1535||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 9 of iPRDATA[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Minimal_SoC.srr(1561);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1561||CoreInterrupt.v(414);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/414
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 8 of iPRDATA[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(1563);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1563||CoreInterrupt.v(414);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/414
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(1564);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1564||CoreInterrupt.v(103);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\verilog\u\CoreInterrupt.v'/linenumber/103
Implementation;Synthesis|| CL246 ||@W:Input port bits 13 to 12 of GPIO_IN[15:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(1598);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1598||coregpio.v(186);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/186
Implementation;Synthesis|| CL246 ||@W:Input port bits 3 to 0 of GPIO_IN[15:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(1599);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1599||coregpio.v(186);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/186
Implementation;Synthesis|| CL246 ||@W:Input port bits 12 to 10 of CoreApbSram_lIl[12:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(1600);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1600||sram_512to8192x8.v(65);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/65
Implementation;Synthesis|| CL246 ||@W:Input port bits 12 to 10 of CoreApbSram_Oll[12:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(1601);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1601||sram_512to8192x8.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73
Implementation;Synthesis|| CL246 ||@W:Input port bits 12 to 9 of CoreApbSram_lIl[12:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(1602);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1602||sram_512to8192x8.v(65);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/65
Implementation;Synthesis|| CL246 ||@W:Input port bits 12 to 9 of CoreApbSram_Oll[12:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(1603);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1603||sram_512to8192x8.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[16:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(1604);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1604||coreapbsram.v(205);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v'/linenumber/205
Implementation;Synthesis|| CL157 ||@W:*Output SB_CORRECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Minimal_SoC.srr(1634);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1634||ramblocks.v(40);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/40
Implementation;Synthesis|| CL157 ||@W:*Output DB_DETECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Minimal_SoC.srr(1635);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1635||ramblocks.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/41
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element UROM.INSTR_MUXC. Add a syn_preserve attribute to the element to prevent sharing.||Minimal_SoC.srr(1636);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1636||coreabc.v(494);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Minimal_SoC_with_PLL|GLA_inferred_clock which controls 775 sequential elements including COREABC_0.URAM\.UR.UG3\.UR_xhdl12.Ram256x16_R0C0. This clock has no specified timing constraint which may adversely impact design performance. ||Minimal_SoC.srr(1741);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1741||ram256x16_pa3.v(47);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\ram256x16_pa3.v'/linenumber/47
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_SCMD[2] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1865);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1865||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[1] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1866);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1866||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[6] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1867);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1867||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[8] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1868);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1868||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[9] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1869);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1869||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[10] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1870);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1870||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[11] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1871);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1871||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MF136 ||@W:Unknown RAM style no_rw_check||Minimal_SoC.srr(1877);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1877||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| MF136 ||@W:Unknown RAM style no_rw_check||Minimal_SoC.srr(1879);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1879||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| MO160 ||@W:Register bit Load[31] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1893);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1893||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[30] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1894);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1894||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[29] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1895);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1895||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[28] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1896);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1896||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[27] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1897);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1897||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[26] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1898);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1898||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[25] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1899);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1899||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[24] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1900);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1900||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[23] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1901);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1901||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[22] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1902);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1902||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[21] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1903);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1903||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[20] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1904);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1904||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[19] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1905);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1905||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[18] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1906);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1906||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[17] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1907);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1907||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[16] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1908);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1908||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[15] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1909);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1909||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[14] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1910);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1910||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[13] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1911);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1911||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[12] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1912);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1912||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[11] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1913);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1913||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[10] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1914);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1914||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[9] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1915);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1915||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[8] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1916);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1916||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance COREABC_0.UROM.INSTR_DATA[7] because it is equivalent to instance COREABC_0.UROM.INSTR_DATA[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1977);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1977||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance COREABC_0.UROM.INSTR_DATA[6] because it is equivalent to instance COREABC_0.UROM.INSTR_DATA[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1978);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1978||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance COREABC_0.UROM.INSTR_DATA[5] because it is equivalent to instance COREABC_0.UROM.INSTR_DATA[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1979);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1979||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreUARTapb_0.CUARTlOlI.CUARTlO0 because it is equivalent to instance CoreUARTapb_0.CUARTlOlI.CUARTl1l. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1980);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1980||coreuart.v(936);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v'/linenumber/936
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreUARTapb_0.CUARTlOlI.CUARTOO0 because it is equivalent to instance CoreUARTapb_0.CUARTlOlI.CUARTOI0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1981);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1981||coreuart.v(888);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v'/linenumber/888
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Minimal_SoC_with_PLL|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:Minimal_SoC_with_PLL_0.GLA"||Minimal_SoC.srr(2116);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/2116||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Minimal_SoC.srr(2132);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/2132||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Minimal_SoC.srr(2134);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/2134||null;null
Implementation;Compile;RootName:Minimal_SoC
