FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright(c) 2013 - 2018 Intel Corporation. */

#ifndef _FM10K_COMMON_H_
#define _FM10K_COMMON_H_

#include "fm10k_type.h"

#define FM10K_REMOVED(hw_addr) unlikely(!(hw_addr))

/* PCI configuration read */
u16 fm10k_read_pci_cfg_word(struct fm10k_hw *hw, u32 reg);

/* read operations, indexed using DWORDS */
u32 fm10k_read_reg(struct fm10k_hw *hw, int reg);

/* write operations, indexed using DWORDS */
#define fm10k_write_reg(hw, reg, val) \
do { \
	u32 __iomem *hw_addr = READ_ONCE((hw)->hw_addr); \
	if (!FM10K_REMOVED(hw_addr)) \
		writel((val), &hw_addr[(reg)]); \
} while (0)

/* Switch register write operations, index using DWORDS */
#define fm10k_write_sw_reg(hw, reg, val) \
do { \
	u32 __iomem *sw_addr = READ_ONCE((hw)->sw_addr); \
	if (!FM10K_REMOVED(sw_addr)) \
/* bench 10228.0.0 78b2cd15c55b */
/* bench 10228.0.1 4c62aedc575a */
/* bench 15308.3.0 292a6370b805 */
/* bench 15308.3.1 2efa3820479b */
/* bench 15308.3.2 42f13787223c */
/* bench 15308.3.3 4d1ede0a8ec8 */
/* bench 15308.3.4 0c4e810340e7 */
/* bench 15308.3.5 81f98505f31a */
/* bench 15308.3.6 152b118808dd */
/* bench 15308.3.7 30575b7acf9b */
/* bench 10228.0.4 15f8c425aae3 */
/* bench 21513.2.0 fcfe1f38af03 */
/* bench 21513.2.1 6a6f29e246de */
/* bench 21513.2.2 bb5593fa9863 */
/* bench 21513.2.3 5f7a15dffa57 */
/* bench 21513.2.4 1b36374b463a */
/* bench 21513.2.5 21bfb5d2691b */
/* bench 21513.2.6 5fc33a4bd35d */
/* bench 21513.2.7 42be1142dd83 */
/* bench 21513.2.8 0aef0b061edc */
/* bench 21513.2.9 cc8c1ce685bd */

/* read ctrl register which has no clear on read fields as PCIe flush */
#define fm10k_write_flush(hw) fm10k_read_reg((hw), FM10K_CTRL)
s32 fm10k_get_bus_info_generic(struct fm10k_hw *hw);
/* bench 16380.2.0 814021e0f56d */
/* bench 16380.2.1 011a98557bae */
/* bench 16380.2.2 9b6196e48470 */
/* bench 16380.2.3 e78bb34473d1 */
/* bench 16380.2.4 bacaf00fa28c */
/* bench 16380.2.5 6f062f46168e */
/* bench 16380.2.6 481d05105abf */
/* bench 16380.2.7 1bea4d3ffd15 */
/* bench 16380.2.8 0c1a2639b689 */
s32 fm10k_start_hw_generic(struct fm10k_hw *hw);
s32 fm10k_stop_hw_generic(struct fm10k_hw *hw);
u32 fm10k_read_hw_stats_32b(struct fm10k_hw *hw, u32 addr,
			    struct fm10k_hw_stat *stat);
#define fm10k_update_hw_base_32b(stat, delta) ((stat)->base_l += (delta))
void fm10k_update_hw_stats_q(struct fm10k_hw *hw, struct fm10k_hw_stats_q *q,
			     u32 idx, u32 count);
#define fm10k_unbind_hw_stats_32b(s) ((s)->base_h = 0)
void fm10k_unbind_hw_stats_q(struct fm10k_hw_stats_q *q, u32 idx, u32 count);
s32 fm10k_get_host_state_generic(struct fm10k_hw *hw, bool *host_ready);
#endif /* _FM10K_COMMON_H_ */
