{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 01:19:16 2024 " "Info: Processing started: Sun Apr 14 01:19:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Q1 -c Q1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q1 -c Q1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "tempB\[0\] " "Warning: Node \"tempB\[0\]\" is a latch" {  } { { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tempB\[1\] " "Warning: Node \"tempB\[1\]\" is a latch" {  } { { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tempB\[2\] " "Warning: Node \"tempB\[2\]\" is a latch" {  } { { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tempB\[3\] " "Warning: Node \"tempB\[3\]\" is a latch" {  } { { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "cin " "Info: Assuming node \"cin\" is a latch enable. Will not compute fmax for this pin." {  } { { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 24 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tempB\[0\] B\[0\] cin 3.831 ns register " "Info: tsu for register \"tempB\[0\]\" (data pin = \"B\[0\]\", clock pin = \"cin\") is 3.831 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.474 ns + Longest pin register " "Info: + Longest pin to register delay is 5.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns B\[0\] 1 PIN PIN_T10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 1; PIN Node = 'B\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.225 ns) 5.474 ns tempB\[0\] 2 REG LCCOMB_X6_Y1_N16 3 " "Info: 2: + IC(4.442 ns) + CELL(0.225 ns) = 5.474 ns; Loc. = LCCOMB_X6_Y1_N16; Fanout = 3; REG Node = 'tempB\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { B[0] tempB[0] } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.032 ns ( 18.85 % ) " "Info: Total cell delay = 1.032 ns ( 18.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 81.15 % ) " "Info: Total interconnect delay = 4.442 ns ( 81.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { B[0] tempB[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { B[0] {} B[0]~combout {} tempB[0] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 0.807ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.536 ns + " "Info: + Micro setup delay of destination is 0.536 ns" {  } { { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cin destination 2.179 ns - Shortest register " "Info: - Shortest clock path from clock \"cin\" to destination register is 2.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns cin 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'cin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns cin~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'cin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { cin cin~clkctrl } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.053 ns) 2.179 ns tempB\[0\] 3 REG LCCOMB_X6_Y1_N16 3 " "Info: 3: + IC(0.929 ns) + CELL(0.053 ns) = 2.179 ns; Loc. = LCCOMB_X6_Y1_N16; Fanout = 3; REG Node = 'tempB\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { cin~clkctrl tempB[0] } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 41.62 % ) " "Info: Total cell delay = 0.907 ns ( 41.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 58.38 % ) " "Info: Total interconnect delay = 1.272 ns ( 58.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { cin cin~clkctrl tempB[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { cin {} cin~combout {} cin~clkctrl {} tempB[0] {} } { 0.000ns 0.000ns 0.343ns 0.929ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { B[0] tempB[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { B[0] {} B[0]~combout {} tempB[0] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 0.807ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { cin cin~clkctrl tempB[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { cin {} cin~combout {} cin~clkctrl {} tempB[0] {} } { 0.000ns 0.000ns 0.343ns 0.929ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "cin cout tempB\[1\] 8.171 ns register " "Info: tco from clock \"cin\" to destination pin \"cout\" through register \"tempB\[1\]\" is 8.171 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cin source 2.179 ns + Longest register " "Info: + Longest clock path from clock \"cin\" to source register is 2.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns cin 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'cin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns cin~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'cin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { cin cin~clkctrl } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.053 ns) 2.179 ns tempB\[1\] 3 REG LCCOMB_X6_Y1_N12 2 " "Info: 3: + IC(0.929 ns) + CELL(0.053 ns) = 2.179 ns; Loc. = LCCOMB_X6_Y1_N12; Fanout = 2; REG Node = 'tempB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { cin~clkctrl tempB[1] } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 41.62 % ) " "Info: Total cell delay = 0.907 ns ( 41.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 58.38 % ) " "Info: Total interconnect delay = 1.272 ns ( 58.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { cin cin~clkctrl tempB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { cin {} cin~combout {} cin~clkctrl {} tempB[1] {} } { 0.000ns 0.000ns 0.343ns 0.929ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.992 ns + Longest register pin " "Info: + Longest register to pin delay is 5.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tempB\[1\] 1 REG LCCOMB_X6_Y1_N12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y1_N12; Fanout = 2; REG Node = 'tempB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempB[1] } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.346 ns) 0.778 ns FA:FA1\|cout~0 2 COMB LCCOMB_X6_Y1_N26 3 " "Info: 2: + IC(0.432 ns) + CELL(0.346 ns) = 0.778 ns; Loc. = LCCOMB_X6_Y1_N26; Fanout = 3; COMB Node = 'FA:FA1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { tempB[1] FA:FA1|cout~0 } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.366 ns) 1.413 ns FA:FA3\|cout~0 3 COMB LCCOMB_X6_Y1_N2 1 " "Info: 3: + IC(0.269 ns) + CELL(0.366 ns) = 1.413 ns; Loc. = LCCOMB_X6_Y1_N2; Fanout = 1; COMB Node = 'FA:FA3\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { FA:FA1|cout~0 FA:FA3|cout~0 } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.617 ns) + CELL(1.962 ns) 5.992 ns cout 4 PIN PIN_C14 0 " "Info: 4: + IC(2.617 ns) + CELL(1.962 ns) = 5.992 ns; Loc. = PIN_C14; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.579 ns" { FA:FA3|cout~0 cout } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.674 ns ( 44.63 % ) " "Info: Total cell delay = 2.674 ns ( 44.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.318 ns ( 55.37 % ) " "Info: Total interconnect delay = 3.318 ns ( 55.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.992 ns" { tempB[1] FA:FA1|cout~0 FA:FA3|cout~0 cout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.992 ns" { tempB[1] {} FA:FA1|cout~0 {} FA:FA3|cout~0 {} cout {} } { 0.000ns 0.432ns 0.269ns 2.617ns } { 0.000ns 0.346ns 0.366ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { cin cin~clkctrl tempB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { cin {} cin~combout {} cin~clkctrl {} tempB[1] {} } { 0.000ns 0.000ns 0.343ns 0.929ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.992 ns" { tempB[1] FA:FA1|cout~0 FA:FA3|cout~0 cout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.992 ns" { tempB[1] {} FA:FA1|cout~0 {} FA:FA3|cout~0 {} cout {} } { 0.000ns 0.432ns 0.269ns 2.617ns } { 0.000ns 0.346ns 0.366ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[3\] cout 11.086 ns Longest " "Info: Longest tpd from source pin \"A\[3\]\" to destination pin \"cout\" is 11.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns A\[3\] 1 PIN PIN_F4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_F4; Fanout = 2; PIN Node = 'A\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.472 ns) + CELL(0.225 ns) 6.507 ns FA:FA3\|cout~0 2 COMB LCCOMB_X6_Y1_N2 1 " "Info: 2: + IC(5.472 ns) + CELL(0.225 ns) = 6.507 ns; Loc. = LCCOMB_X6_Y1_N2; Fanout = 1; COMB Node = 'FA:FA3\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.697 ns" { A[3] FA:FA3|cout~0 } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.617 ns) + CELL(1.962 ns) 11.086 ns cout 3 PIN PIN_C14 0 " "Info: 3: + IC(2.617 ns) + CELL(1.962 ns) = 11.086 ns; Loc. = PIN_C14; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.579 ns" { FA:FA3|cout~0 cout } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 27.03 % ) " "Info: Total cell delay = 2.997 ns ( 27.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.089 ns ( 72.97 % ) " "Info: Total interconnect delay = 8.089 ns ( 72.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.086 ns" { A[3] FA:FA3|cout~0 cout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.086 ns" { A[3] {} A[3]~combout {} FA:FA3|cout~0 {} cout {} } { 0.000ns 0.000ns 5.472ns 2.617ns } { 0.000ns 0.810ns 0.225ns 1.962ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tempB\[2\] B\[2\] cin -2.597 ns register " "Info: th for register \"tempB\[2\]\" (data pin = \"B\[2\]\", clock pin = \"cin\") is -2.597 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cin destination 2.177 ns + Longest register " "Info: + Longest clock path from clock \"cin\" to destination register is 2.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns cin 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'cin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns cin~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'cin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { cin cin~clkctrl } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.053 ns) 2.177 ns tempB\[2\] 3 REG LCCOMB_X6_Y1_N24 3 " "Info: 3: + IC(0.927 ns) + CELL(0.053 ns) = 2.177 ns; Loc. = LCCOMB_X6_Y1_N24; Fanout = 3; REG Node = 'tempB\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { cin~clkctrl tempB[2] } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 41.66 % ) " "Info: Total cell delay = 0.907 ns ( 41.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.270 ns ( 58.34 % ) " "Info: Total interconnect delay = 1.270 ns ( 58.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { cin cin~clkctrl tempB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.177 ns" { cin {} cin~combout {} cin~clkctrl {} tempB[2] {} } { 0.000ns 0.000ns 0.343ns 0.927ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.774 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns B\[2\] 1 PIN PIN_U14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U14; Fanout = 1; PIN Node = 'B\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.732 ns) + CELL(0.225 ns) 4.774 ns tempB\[2\] 2 REG LCCOMB_X6_Y1_N24 3 " "Info: 2: + IC(3.732 ns) + CELL(0.225 ns) = 4.774 ns; Loc. = LCCOMB_X6_Y1_N24; Fanout = 3; REG Node = 'tempB\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.957 ns" { B[2] tempB[2] } "NODE_NAME" } } { "Q1.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q1/Q1.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.042 ns ( 21.83 % ) " "Info: Total cell delay = 1.042 ns ( 21.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.732 ns ( 78.17 % ) " "Info: Total interconnect delay = 3.732 ns ( 78.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.774 ns" { B[2] tempB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.774 ns" { B[2] {} B[2]~combout {} tempB[2] {} } { 0.000ns 0.000ns 3.732ns } { 0.000ns 0.817ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { cin cin~clkctrl tempB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.177 ns" { cin {} cin~combout {} cin~clkctrl {} tempB[2] {} } { 0.000ns 0.000ns 0.343ns 0.927ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.774 ns" { B[2] tempB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.774 ns" { B[2] {} B[2]~combout {} tempB[2] {} } { 0.000ns 0.000ns 3.732ns } { 0.000ns 0.817ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "98 " "Info: Peak virtual memory: 98 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 01:19:16 2024 " "Info: Processing ended: Sun Apr 14 01:19:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
