#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jan  2 11:44:37 2026
# Process ID         : 30556
# Current directory  : D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.runs/synth_1
# Command line       : vivado.exe -log Cache.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Cache.tcl
# Log file           : D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.runs/synth_1/Cache.vds
# Journal file       : D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.runs/synth_1\vivado.jou
# Running On         : LAPTOP-6I7OJEUU
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13980HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 16779 MB
# Swap memory        : 5525 MB
# Total Virtual      : 22305 MB
# Available Virtual  : 5188 MB
#-----------------------------------------------------------
source Cache.tcl -notrace
Command: synth_design -top Cache -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28808
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 847.160 ; gain = 477.094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Cache' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:23]
INFO: [Synth 8-226] default block is never used [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:97]
INFO: [Synth 8-6157] synthesizing module 'Data_RAM0' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Data_RAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_RAM0' (0#1) [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Data_RAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tag_RAM0' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Tag_RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Tag_RAM0' (0#1) [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Tag_RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_RAM1' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Data_RAM1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_RAM1' (0#1) [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Data_RAM1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Tag_RAM1' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Tag_RAM1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Tag_RAM1' (0#1) [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Tag_RAM1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Cache' (0#1) [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:23]
WARNING: [Synth 8-7129] Port ready_mem in module Cache is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 954.293 ; gain = 584.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 954.293 ; gain = 584.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 954.293 ; gain = 584.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'Cache'
WARNING: [Synth 8-327] inferring latch for variable 'wr_mem_reg' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:162]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              CompareTag |                               01 |                               01
               WriteBack |                               10 |                               10
                Allocate |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'Cache'
WARNING: [Synth 8-327] inferring latch for variable 'rd_mem_reg' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:161]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_write_reg' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'addr_mem_reg' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'data_cpu_read_reg' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'wtag0_reg' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'wtag1_reg' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'en1_reg' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'wdata_reg' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:139]
WARNING: [Synth 8-327] inferring latch for variable 'en0_reg' [D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.srcs/sources_1/new/Cache.v:117]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 954.293 ; gain = 584.227
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               26 Bit    Registers := 2     
+---RAMs : 
	              16K Bit	(128 X 128 bit)          RAMs := 2     
	               3K Bit	(128 X 26 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 3     
	   4 Input  128 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 10    
	   4 Input   26 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[31] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[30] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[29] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[28] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[27] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[26] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[25] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[24] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[23] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[22] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[21] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[20] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[19] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[18] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[17] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[16] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[15] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[14] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[13] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[12] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[11] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[10] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[9] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[8] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[7] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[6] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[5] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[4] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[3] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[2] driven by constant 0
WARNING: [Synth 8-3917] design Cache has port data_cpu_read[1] driven by constant 0
WARNING: [Synth 8-7129] Port ready_mem in module Cache is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1167.441 ; gain = 797.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Cache       | d0/cache_data_way0_reg | 128 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|Cache       | t0/cache_tag_way0_reg  | 128 x 26(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|Cache       | d1/cache_data_way1_reg | 128 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|Cache       | t1/cache_tag_way1_reg  | 128 x 26(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1171.832 ; gain = 801.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Cache       | d0/cache_data_way0_reg | 128 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|Cache       | t0/cache_tag_way0_reg  | 128 x 26(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|Cache       | d1/cache_data_way1_reg | 128 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|Cache       | t1/cache_tag_way1_reg  | 128 x 26(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance d0/cache_data_way0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance d0/cache_data_way0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance d0/cache_data_way0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance d0/cache_data_way0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance t0/cache_tag_way0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance t0/cache_tag_way0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance d1/cache_data_way1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance d1/cache_data_way1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance d1/cache_data_way1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance d1/cache_data_way1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance t1/cache_tag_way1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance t1/cache_tag_way1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1171.832 ; gain = 801.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.184 ; gain = 985.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.184 ; gain = 985.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.184 ; gain = 985.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1355.184 ; gain = 985.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1356.156 ; gain = 986.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1356.156 ; gain = 986.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     6|
|2     |CARRY4   |     4|
|3     |LUT1     |     1|
|4     |LUT2     |     9|
|5     |LUT3     |    83|
|6     |LUT4     |   134|
|7     |LUT5     |   146|
|8     |LUT6     |   151|
|9     |MUXF7    |     1|
|10    |RAMB18E1 |     2|
|11    |RAMB36E1 |     4|
|12    |FDCE     |     2|
|13    |LD       |   345|
|14    |IBUF     |   196|
|15    |OBUF     |   194|
+------+---------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |  1278|
|2     |  d0     |Data_RAM0 |   196|
|3     |  d1     |Data_RAM1 |   199|
|4     |  t0     |Tag_RAM0  |    84|
|5     |  t1     |Tag_RAM1  |    42|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1356.156 ; gain = 986.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1356.156 ; gain = 986.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1356.156 ; gain = 986.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1370.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1484.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 345 instances were transformed.
  LD => LDCE: 345 instances

Synth Design complete | Checksum: 2687acf1
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1484.055 ; gain = 1114.941
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1484.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/XilinxData/ComputerOrganization/Experiment_06/Experiment_06.runs/synth_1/Cache.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Cache_utilization_synth.rpt -pb Cache_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  2 11:45:07 2026...
