// Generated by CIRCT 42e53322a
module mux_512x1(	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:2:3
  input  [511:0] in,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:2:27
  input  [8:0]   sel,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:2:42
  output         out	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:2:57
);

  wire _m512_1_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:9:19
  wire _m512_0_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:8:19
  mux_256x1 m512_0 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:8:19
    .in  (in[255:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:3:10
    .sel (sel[7:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:4:10
    .out (_m512_0_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:8:19
  mux_256x1 m512_1 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:9:19
    .in  (in[511:256]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:5:10
    .sel (sel[7:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:4:10
    .out (_m512_1_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:9:19
  assign out = sel[8] ? _m512_1_out : _m512_0_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:6:10, :7:10, :8:19, :9:19, :10:5
endmodule

module mux_256x1(	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:12:3
  input  [255:0] in,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:12:35
  input  [7:0]   sel,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:12:50
  output         out	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:12:65
);

  wire _m256_1_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:19:19
  wire _m256_0_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:18:19
  mux_128x1 m256_0 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:18:19
    .in  (in[127:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:13:10
    .sel (sel[6:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:14:10
    .out (_m256_0_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:18:19
  mux_128x1 m256_1 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:19:19
    .in  (in[255:128]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:15:10
    .sel (sel[6:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:14:10
    .out (_m256_1_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:19:19
  assign out = sel[7] ? _m256_1_out : _m256_0_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:16:10, :17:10, :18:19, :19:19, :20:5
endmodule

module mux_128x1(	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:22:3
  input  [127:0] in,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:22:35
  input  [6:0]   sel,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:22:50
  output         out	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:22:65
);

  wire _m128_1_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:29:19
  wire _m128_0_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:28:19
  mux_64x1 m128_0 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:28:19
    .in  (in[63:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:23:10
    .sel (sel[5:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:24:10
    .out (_m128_0_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:28:19
  mux_64x1 m128_1 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:29:19
    .in  (in[127:64]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:25:10
    .sel (sel[5:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:24:10
    .out (_m128_1_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:29:19
  assign out = sel[6] ? _m128_1_out : _m128_0_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:26:10, :27:10, :28:19, :29:19, :30:5
endmodule

module mux_64x1(	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:32:3
  input  [63:0] in,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:32:34
  input  [5:0]  sel,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:32:48
  output        out	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:32:63
);

  wire _m64_1_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:39:18
  wire _m64_0_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:38:18
  mux_32x1 m64_0 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:38:18
    .in  (in[31:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:33:10
    .sel (sel[4:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:34:10
    .out (_m64_0_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:38:18
  mux_32x1 m64_1 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:39:18
    .in  (in[63:32]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:35:10
    .sel (sel[4:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:34:10
    .out (_m64_1_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:39:18
  assign out = sel[5] ? _m64_1_out : _m64_0_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:36:10, :37:10, :38:18, :39:18, :40:5
endmodule

module mux_32x1(	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:42:3
  input  [31:0] in,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:42:34
  input  [4:0]  sel,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:42:48
  output        out	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:42:63
);

  wire _m32_1_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:49:18
  wire _m32_0_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:48:18
  mux_16x1 m32_0 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:48:18
    .in  (in[15:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:43:10
    .sel (sel[3:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:44:10
    .out (_m32_0_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:48:18
  mux_16x1 m32_1 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:49:18
    .in  (in[31:16]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:45:10
    .sel (sel[3:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:44:10
    .out (_m32_1_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:49:18
  assign out = sel[4] ? _m32_1_out : _m32_0_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:46:10, :47:10, :48:18, :49:18, :50:5
endmodule

module mux_16x1(	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:52:3
  input  [15:0] in,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:52:34
  input  [3:0]  sel,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:52:48
  output        out	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:52:63
);

  wire _m8_2_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:66:19
  wire _m8_1_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:65:19
  wire _m8_0_out;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:64:19
  wire _m8_2_out_0;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:63:17
  wire _m8_1_out_0;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:62:17
  wire _m8_0_out_0;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:61:17
  mux_4x1 m8_0 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:61:17
    .in  (in[3:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:53:10
    .sel (sel[1:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:54:10
    .out (_m8_0_out_0)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:61:17
  mux_4x1 m8_1 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:62:17
    .in  (in[7:4]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:55:10
    .sel (sel[1:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:54:10
    .out (_m8_1_out_0)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:62:17
  mux_2x1 m8_2 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:63:17
    .a   (_m8_0_out_0),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:61:17
    .b   (_m8_1_out_0),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:62:17
    .sel (sel[2]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:56:10
    .out (_m8_2_out_0)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:63:17
  mux_4x1 m8_0_0 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:64:19
    .in  (in[11:8]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:57:10
    .sel (sel[1:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:54:10
    .out (_m8_0_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:64:19
  mux_4x1 m8_1_0 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:65:19
    .in  (in[15:12]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:58:10
    .sel (sel[1:0]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:54:10
    .out (_m8_1_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:65:19
  mux_2x1 m8_2_0 (	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:66:19
    .a   (_m8_0_out),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:64:19
    .b   (_m8_1_out),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:65:19
    .sel (sel[2]),	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:56:10
    .out (_m8_2_out)
  );	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:66:19
  assign out = sel[3] ? _m8_2_out : _m8_2_out_0;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:59:10, :60:10, :63:17, :66:19, :67:5
endmodule

module mux_4x1(	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:69:3
  input  [3:0] in,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:69:33
  input  [1:0] sel,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:69:46
  output       out	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:69:61
);

  assign out = sel[1] ? (sel[0] ? in[3] : in[2]) : sel[0] ? in[1] : in[0];	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:70:10, :71:10, :72:10, :73:10, :74:10, :75:10, :76:10, :77:10, :78:10, :79:5
endmodule

module mux_2x1(	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:81:3
  input  a,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:81:33
         b,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:81:45
         sel,	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:81:57
  output out	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:81:72
);

  assign out = sel ? b : a;	// /tmp/tmp.PBVbXRY7vi/14989_OpenFPGA_openfpga_flow_benchmarks_quicklogic_tests_io_tc1_rtl_mux.cleaned.mlir:82:10, :83:5
endmodule

