{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623574969716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623574969718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 13 10:02:49 2021 " "Processing started: Sun Jun 13 10:02:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623574969718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574969718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574969718 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574969971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623574970004 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Qsys.qsys " "Elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623574975386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:57 Progress: Loading quartus/Qsys.qsys " "2021.06.13.10:02:57 Progress: Loading quartus/Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574977269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:57 Progress: Reading input file " "2021.06.13.10:02:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574977427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:57 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\] " "2021.06.13.10:02:57 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574977483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:58 Progress: Parameterizing module EEE_IMGPROC_0 " "2021.06.13.10:02:58 Progress: Parameterizing module EEE_IMGPROC_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574978186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:58 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\] " "2021.06.13.10:02:58 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574978188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:58 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0 " "2021.06.13.10:02:58 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574978205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:58 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2021.06.13.10:02:58 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574978206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Parameterizing module TERASIC_CAMERA_0 " "2021.06.13.10:02:59 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\] " "2021.06.13.10:02:59 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Parameterizing module alt_vip_itc_0 " "2021.06.13.10:02:59 Progress: Parameterizing module alt_vip_itc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\] " "2021.06.13.10:02:59 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Parameterizing module alt_vip_vfb_0 " "2021.06.13.10:02:59 Progress: Parameterizing module alt_vip_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Adding altpll_0 \[altpll 17.1\] " "2021.06.13.10:02:59 Progress: Adding altpll_0 \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Parameterizing module altpll_0 " "2021.06.13.10:02:59 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Adding arduino_ball \[altera_avalon_pio 17.1\] " "2021.06.13.10:02:59 Progress: Adding arduino_ball \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Parameterizing module arduino_ball " "2021.06.13.10:02:59 Progress: Parameterizing module arduino_ball" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Adding arduino_ctrl \[altera_avalon_pio 17.1\] " "2021.06.13.10:02:59 Progress: Adding arduino_ctrl \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Parameterizing module arduino_ctrl " "2021.06.13.10:02:59 Progress: Parameterizing module arduino_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Adding arduino_val \[altera_avalon_pio 17.1\] " "2021.06.13.10:02:59 Progress: Adding arduino_val \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Parameterizing module arduino_val " "2021.06.13.10:02:59 Progress: Parameterizing module arduino_val" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:02:59 Progress: Adding clk_50 \[clock_source 17.1\] " "2021.06.13.10:02:59 Progress: Adding clk_50 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574979980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module clk_50 " "2021.06.13.10:03:00 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\] " "2021.06.13.10:03:00 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module i2c_opencores_camera " "2021.06.13.10:03:00 Progress: Parameterizing module i2c_opencores_camera" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\] " "2021.06.13.10:03:00 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module i2c_opencores_mipi " "2021.06.13.10:03:00 Progress: Parameterizing module i2c_opencores_mipi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\] " "2021.06.13.10:03:00 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module jtag_uart " "2021.06.13.10:03:00 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding key \[altera_avalon_pio 17.1\] " "2021.06.13.10:03:00 Progress: Adding key \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module key " "2021.06.13.10:03:00 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding led \[altera_avalon_pio 17.1\] " "2021.06.13.10:03:00 Progress: Adding led \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module led " "2021.06.13.10:03:00 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 17.1\] " "2021.06.13.10:03:00 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module mipi_pwdn_n " "2021.06.13.10:03:00 Progress: Parameterizing module mipi_pwdn_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding mipi_reset_n \[altera_avalon_pio 17.1\] " "2021.06.13.10:03:00 Progress: Adding mipi_reset_n \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module mipi_reset_n " "2021.06.13.10:03:00 Progress: Parameterizing module mipi_reset_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding nios2_gen2 \[altera_nios2_gen2 17.1\] " "2021.06.13.10:03:00 Progress: Adding nios2_gen2 \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module nios2_gen2 " "2021.06.13.10:03:00 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\] " "2021.06.13.10:03:00 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module onchip_memory2_0 " "2021.06.13.10:03:00 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2021.06.13.10:03:00 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module sdram " "2021.06.13.10:03:00 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding sw \[altera_avalon_pio 17.1\] " "2021.06.13.10:03:00 Progress: Adding sw \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module sw " "2021.06.13.10:03:00 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\] " "2021.06.13.10:03:00 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module sysid_qsys " "2021.06.13.10:03:00 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Adding timer \[altera_avalon_timer 17.1\] " "2021.06.13.10:03:00 Progress: Adding timer \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing module timer " "2021.06.13.10:03:00 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Building connections " "2021.06.13.10:03:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Parameterizing connections " "2021.06.13.10:03:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Validating " "2021.06.13.10:03:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.13.10:03:00 Progress: Done reading input file " "2021.06.13.10:03:00 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II. " "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574980716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH " "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574981241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574982021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0 " "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574982026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574982028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14 " "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574982031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\" " "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574984066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\" " "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574984066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\" " "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574984856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\" " "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574986508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\" " "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574989165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574989666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_ball: Starting RTL generation for module 'Qsys_arduino_ball' " "Arduino_ball: Starting RTL generation for module 'Qsys_arduino_ball'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574989668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_ball:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_arduino_ball --dir=/tmp/alt8791_2523172533539034365.dir/0010_arduino_ball_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8791_2523172533539034365.dir/0010_arduino_ball_gen//Qsys_arduino_ball_component_configuration.pl  --do_build_sim=0  \] " "Arduino_ball:   Generation command is \[exec /home/tm/.quartus/quartus/linux64/perl/bin/perl -I /home/tm/.quartus/quartus/linux64/perl/lib -I /home/tm/.quartus/quartus/sopc_builder/bin/europa -I /home/tm/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tm/.quartus/quartus/sopc_builder/bin -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tm/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_arduino_ball --dir=/tmp/alt8791_2523172533539034365.dir/0010_arduino_ball_gen/ --quartus_dir=/home/tm/.quartus/quartus --verilog --config=/tmp/alt8791_2523172533539034365.dir/0010_arduino_ball_gen//Qsys_arduino_ball_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623574989668 ""}
