$comment
	File created using the following command:
		vcd file arithmetic_processor.msim.vcd -direction
$end
$date
	Sat May 09 07:59:00 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CPU_vlg_vec_tst $end
$var reg 1 ! AUTO $end
$var reg 1 " CLK $end
$var reg 16 # DATA_MEM_OUT [15:0] $end
$var reg 16 $ INST_MEM_OUT [15:0] $end
$var reg 1 % RUN $end
$var wire 1 & A_REG [7] $end
$var wire 1 ' A_REG [6] $end
$var wire 1 ( A_REG [5] $end
$var wire 1 ) A_REG [4] $end
$var wire 1 * A_REG [3] $end
$var wire 1 + A_REG [2] $end
$var wire 1 , A_REG [1] $end
$var wire 1 - A_REG [0] $end
$var wire 1 . ABC [15] $end
$var wire 1 / ABC [14] $end
$var wire 1 0 ABC [13] $end
$var wire 1 1 ABC [12] $end
$var wire 1 2 ABC [11] $end
$var wire 1 3 ABC [10] $end
$var wire 1 4 ABC [9] $end
$var wire 1 5 ABC [8] $end
$var wire 1 6 ABC [7] $end
$var wire 1 7 ABC [6] $end
$var wire 1 8 ABC [5] $end
$var wire 1 9 ABC [4] $end
$var wire 1 : ABC [3] $end
$var wire 1 ; ABC [2] $end
$var wire 1 < ABC [1] $end
$var wire 1 = ABC [0] $end
$var wire 1 > ALU_OUT [7] $end
$var wire 1 ? ALU_OUT [6] $end
$var wire 1 @ ALU_OUT [5] $end
$var wire 1 A ALU_OUT [4] $end
$var wire 1 B ALU_OUT [3] $end
$var wire 1 C ALU_OUT [2] $end
$var wire 1 D ALU_OUT [1] $end
$var wire 1 E ALU_OUT [0] $end
$var wire 1 F B_REG [7] $end
$var wire 1 G B_REG [6] $end
$var wire 1 H B_REG [5] $end
$var wire 1 I B_REG [4] $end
$var wire 1 J B_REG [3] $end
$var wire 1 K B_REG [2] $end
$var wire 1 L B_REG [1] $end
$var wire 1 M B_REG [0] $end
$var wire 1 N counterchk [3] $end
$var wire 1 O counterchk [2] $end
$var wire 1 P counterchk [1] $end
$var wire 1 Q counterchk [0] $end
$var wire 1 R inst_mem_addr [9] $end
$var wire 1 S inst_mem_addr [8] $end
$var wire 1 T inst_mem_addr [7] $end
$var wire 1 U inst_mem_addr [6] $end
$var wire 1 V inst_mem_addr [5] $end
$var wire 1 W inst_mem_addr [4] $end
$var wire 1 X inst_mem_addr [3] $end
$var wire 1 Y inst_mem_addr [2] $end
$var wire 1 Z inst_mem_addr [1] $end
$var wire 1 [ inst_mem_addr [0] $end
$var wire 1 \ RF_A_READ_PORT [7] $end
$var wire 1 ] RF_A_READ_PORT [6] $end
$var wire 1 ^ RF_A_READ_PORT [5] $end
$var wire 1 _ RF_A_READ_PORT [4] $end
$var wire 1 ` RF_A_READ_PORT [3] $end
$var wire 1 a RF_A_READ_PORT [2] $end
$var wire 1 b RF_A_READ_PORT [1] $end
$var wire 1 c RF_A_READ_PORT [0] $end
$var wire 1 d RF_B_READ_PORT [7] $end
$var wire 1 e RF_B_READ_PORT [6] $end
$var wire 1 f RF_B_READ_PORT [5] $end
$var wire 1 g RF_B_READ_PORT [4] $end
$var wire 1 h RF_B_READ_PORT [3] $end
$var wire 1 i RF_B_READ_PORT [2] $end
$var wire 1 j RF_B_READ_PORT [1] $end
$var wire 1 k RF_B_READ_PORT [0] $end
$var wire 1 l RF_W_ADDR [2] $end
$var wire 1 m RF_W_ADDR [1] $end
$var wire 1 n RF_W_ADDR [0] $end
$var wire 1 o RF_W_DATA [7] $end
$var wire 1 p RF_W_DATA [6] $end
$var wire 1 q RF_W_DATA [5] $end
$var wire 1 r RF_W_DATA [4] $end
$var wire 1 s RF_W_DATA [3] $end
$var wire 1 t RF_W_DATA [2] $end
$var wire 1 u RF_W_DATA [1] $end
$var wire 1 v RF_W_DATA [0] $end
$var wire 1 w sampler $end
$scope module i1 $end
$var wire 1 x gnd $end
$var wire 1 y vcc $end
$var wire 1 z unknown $end
$var tri1 1 { devclrn $end
$var tri1 1 | devpor $end
$var tri1 1 } devoe $end
$var wire 1 ~ inst|ALU|neg_a[1]~2_combout $end
$var wire 1 !! inst|ALU|neg_a[2]~4_combout $end
$var wire 1 "! inst|ALU|neg_a[4]~8_combout $end
$var wire 1 #! inst|ALU|neg_b[1]~2_combout $end
$var wire 1 $! inst|ALU|neg_b[4]~8_combout $end
$var wire 1 %! inst3|Add0~2_combout $end
$var wire 1 &! inst3|Add0~9_combout $end
$var wire 1 '! inst3|Add0~45_combout $end
$var wire 1 (! inst3|Add0~51_combout $end
$var wire 1 )! inst3|Add0~54_combout $end
$var wire 1 *! inst3|Add0~57_combout $end
$var wire 1 +! inst3|Add0~60_combout $end
$var wire 1 ,! inst3|Add0~63_combout $end
$var wire 1 -! inst3|Add0~66_combout $end
$var wire 1 .! inst3|Add0~69_combout $end
$var wire 1 /! inst3|Add0~76 $end
$var wire 1 0! inst3|Add0~79 $end
$var wire 1 1! inst3|Add0~78_combout $end
$var wire 1 2! inst3|Add0~82 $end
$var wire 1 3! inst3|Add0~81_combout $end
$var wire 1 4! inst3|Add0~84 $end
$var wire 1 5! inst3|Add0~83_combout $end
$var wire 1 6! inst3|Add0~86 $end
$var wire 1 7! inst3|Add0~85_combout $end
$var wire 1 8! inst3|Add0~88 $end
$var wire 1 9! inst3|Add0~87_combout $end
$var wire 1 :! inst3|Add0~89_combout $end
$var wire 1 ;! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 <! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 =! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 >! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 ?! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 $end
$var wire 1 @! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout $end
$var wire 1 A! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 $end
$var wire 1 B! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout $end
$var wire 1 C! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 D! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 E! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 F! inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 G! inst|RF|Read_DataB[7]~2_combout $end
$var wire 1 H! inst|RF|Read_DataA[7]~2_combout $end
$var wire 1 I! inst|RF|Read_DataA[6]~7_combout $end
$var wire 1 J! inst|RF|Read_DataA[6]~8_combout $end
$var wire 1 K! inst|RF|Read_DataA[5]~12_combout $end
$var wire 1 L! inst|RF|Read_DataA[3]~22_combout $end
$var wire 1 M! inst|RF|Read_DataA[3]~23_combout $end
$var wire 1 N! inst|RF|Read_DataA[1]~30_combout $end
$var wire 1 O! inst|RF|Read_DataA[1]~31_combout $end
$var wire 1 P! inst|RF|Read_DataA[1]~32_combout $end
$var wire 1 Q! inst|RF|Read_DataB[4]~12_combout $end
$var wire 1 R! inst|RF|Read_DataB[3]~17_combout $end
$var wire 1 S! inst|RF|Read_DataB[3]~18_combout $end
$var wire 1 T! inst|MUX_B|Mux4~0_combout $end
$var wire 1 U! inst|MUX_B|Mux4~1_combout $end
$var wire 1 V! inst|RF|Read_DataB[2]~23_combout $end
$var wire 1 W! inst|RF|Read_DataB[2]~24_combout $end
$var wire 1 X! inst|RF|Read_DataB[1]~25_combout $end
$var wire 1 Y! inst|RF|Read_DataB[1]~26_combout $end
$var wire 1 Z! inst|RF|Read_DataB[1]~27_combout $end
$var wire 1 [! inst|RF|Read_DataB[0]~31_combout $end
$var wire 1 \! inst|MUX_B|Mux7~0_combout $end
$var wire 1 ]! inst|MULT_SEL_A|Output[5]~19_combout $end
$var wire 1 ^! inst|MULT_SEL_A|Output[4]~24_combout $end
$var wire 1 _! inst|MULT_SEL_A|Output[3]~31_combout $end
$var wire 1 `! inst|MULT_SEL_A|Output[2]~37_combout $end
$var wire 1 a! inst|MULT_SEL_A|Output[1]~43_combout $end
$var wire 1 b! inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 c! inst|RF|reg4~1_combout $end
$var wire 1 d! inst|RF|reg0~1_combout $end
$var wire 1 e! inst3|Add0~47_combout $end
$var wire 1 f! inst3|Add0~53_combout $end
$var wire 1 g! inst3|Add0~56_combout $end
$var wire 1 h! inst3|Equal2~3_combout $end
$var wire 1 i! inst3|Add0~59_combout $end
$var wire 1 j! inst3|Add0~80_combout $end
$var wire 1 k! inst3|Equal2~7_combout $end
$var wire 1 l! inst3|Add0~91_combout $end
$var wire 1 m! inst3|Add0~92_combout $end
$var wire 1 n! inst3|Add0~93_combout $end
$var wire 1 o! inst3|Equal2~8_combout $end
$var wire 1 p! inst3|Mux35~0_combout $end
$var wire 1 q! inst|RF|reg3~3_combout $end
$var wire 1 r! inst|RF|reg4~3_combout $end
$var wire 1 s! inst|RF|reg7~4_combout $end
$var wire 1 t! inst|RF|reg2~5_combout $end
$var wire 1 u! inst|RF|reg3~6_combout $end
$var wire 1 v! inst|RF|reg4~6_combout $end
$var wire 1 w! inst|RF|reg0~6_combout $end
$var wire 1 x! inst|RF|reg6~6_combout $end
$var wire 1 y! inst|RF|reg1~7_combout $end
$var wire 1 z! inst|RF|reg2~7_combout $end
$var wire 1 {! inst|RF|reg0~7_combout $end
$var wire 1 |! inst|RF|reg5~8_combout $end
$var wire 1 }! inst|RF|reg1~8_combout $end
$var wire 1 ~! inst|RF|reg7~8_combout $end
$var wire 1 !" inst|RF|reg4~8_combout $end
$var wire 1 "" inst|RF|reg0~8_combout $end
$var wire 1 #" inst|RF|reg5~9_combout $end
$var wire 1 $" inst|ALU|Mux0~0_combout $end
$var wire 1 %" inst|ALU|Mux0~1_combout $end
$var wire 1 &" inst|ALU|Mux0~2_combout $end
$var wire 1 '" inst|ALU|Mux0~3_combout $end
$var wire 1 (" inst|ALU|Mux0~4_combout $end
$var wire 1 )" inst|ALU|Mux3~0_combout $end
$var wire 1 *" inst|ALU|Mux3~1_combout $end
$var wire 1 +" inst|ALU|Mux3~2_combout $end
$var wire 1 ," inst|ALU|Mux5~1_combout $end
$var wire 1 -" inst|ALU|Mux6~0_combout $end
$var wire 1 ." inst|ALU|Mux6~1_combout $end
$var wire 1 /" inst|ALU|Mux6~2_combout $end
$var wire 1 0" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 1" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 2" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 3" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 4" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 5" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 6" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 7" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8_combout $end
$var wire 1 8" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 9" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 :" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 ;" inst3|Equal2~10_combout $end
$var wire 1 <" inst3|Add0~94_combout $end
$var wire 1 =" inst3|Add0~95_combout $end
$var wire 1 >" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 ?" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 @" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 A" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout $end
$var wire 1 B" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout $end
$var wire 1 C" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 D" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 E" inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout $end
$var wire 1 F" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 G" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 H" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 I" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 J" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 K" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 L" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout $end
$var wire 1 M" inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout $end
$var wire 1 N" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout $end
$var wire 1 O" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 $end
$var wire 1 P" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout $end
$var wire 1 Q" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 $end
$var wire 1 R" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout $end
$var wire 1 S" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 $end
$var wire 1 T" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout $end
$var wire 1 U" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 $end
$var wire 1 V" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout $end
$var wire 1 W" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout $end
$var wire 1 X" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout $end
$var wire 1 Y" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 $end
$var wire 1 Z" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout $end
$var wire 1 [" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 $end
$var wire 1 \" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout $end
$var wire 1 ]" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 $end
$var wire 1 ^" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout $end
$var wire 1 _" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 $end
$var wire 1 `" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout $end
$var wire 1 a" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout $end
$var wire 1 b" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout $end
$var wire 1 c" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout $end
$var wire 1 d" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout $end
$var wire 1 e" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout $end
$var wire 1 f" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout $end
$var wire 1 g" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout $end
$var wire 1 h" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout $end
$var wire 1 i" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout $end
$var wire 1 j" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout $end
$var wire 1 k" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout $end
$var wire 1 l" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout $end
$var wire 1 m" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout $end
$var wire 1 n" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21_combout $end
$var wire 1 o" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout $end
$var wire 1 p" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout $end
$var wire 1 q" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout $end
$var wire 1 r" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout $end
$var wire 1 s" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 t" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout $end
$var wire 1 u" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout $end
$var wire 1 v" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout $end
$var wire 1 w" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout $end
$var wire 1 x" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout $end
$var wire 1 y" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout $end
$var wire 1 z" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout $end
$var wire 1 {" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout $end
$var wire 1 |" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout $end
$var wire 1 }" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout $end
$var wire 1 ~" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout $end
$var wire 1 !# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout $end
$var wire 1 "# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout $end
$var wire 1 ## auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout $end
$var wire 1 $# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout $end
$var wire 1 %# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout $end
$var wire 1 &# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout $end
$var wire 1 '# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout $end
$var wire 1 (# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 )# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout $end
$var wire 1 *# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout $end
$var wire 1 +# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout $end
$var wire 1 ,# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22_combout $end
$var wire 1 -# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~23_combout $end
$var wire 1 .# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout $end
$var wire 1 /# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout $end
$var wire 1 0# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout $end
$var wire 1 1# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout $end
$var wire 1 2# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout $end
$var wire 1 3# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout $end
$var wire 1 4# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout $end
$var wire 1 5# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout $end
$var wire 1 6# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout $end
$var wire 1 7# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~24_combout $end
$var wire 1 8# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout $end
$var wire 1 9# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout $end
$var wire 1 :# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout $end
$var wire 1 ;# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26_combout $end
$var wire 1 <# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27_combout $end
$var wire 1 =# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~28_combout $end
$var wire 1 ># auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~29_combout $end
$var wire 1 ?# auto_hub|~GND~combout $end
$var wire 1 @# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout $end
$var wire 1 A# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 B# AUTO~combout $end
$var wire 1 C# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 D# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder_combout $end
$var wire 1 E# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout $end
$var wire 1 F# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout $end
$var wire 1 G# CLK~combout $end
$var wire 1 H# inst2|CLK~0_combout $end
$var wire 1 I# RUN~combout $end
$var wire 1 J# inst2|CLK~combout $end
$var wire 1 K# inst2|CLK~clkctrl_outclk $end
$var wire 1 L# inst3|RST~feeder_combout $end
$var wire 1 M# inst3|RST~regout $end
$var wire 1 N# altera_reserved_tck~combout $end
$var wire 1 O# altera_reserved_tdi~combout $end
$var wire 1 P# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 Q# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 R# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 S# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 T# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 U# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 V# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 W# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 X# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 Y# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 Z# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 [# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 \# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 ]# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 ^# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 _# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 `# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 a# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 b# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 c# altera_internal_jtag~TMSUTAP $end
$var wire 1 d# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout $end
$var wire 1 e# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout $end
$var wire 1 f# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout $end
$var wire 1 g# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout $end
$var wire 1 h# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout $end
$var wire 1 i# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout $end
$var wire 1 j# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 k# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout $end
$var wire 1 l# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout $end
$var wire 1 m# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout $end
$var wire 1 n# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout $end
$var wire 1 o# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout $end
$var wire 1 p# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout $end
$var wire 1 q# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout $end
$var wire 1 r# inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 s# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout $end
$var wire 1 t# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout $end
$var wire 1 u# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout $end
$var wire 1 v# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout $end
$var wire 1 w# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout $end
$var wire 1 x# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout $end
$var wire 1 y# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout $end
$var wire 1 z# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout $end
$var wire 1 {# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk $end
$var wire 1 |# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout $end
$var wire 1 }# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout $end
$var wire 1 ~# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout $end
$var wire 1 !$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout $end
$var wire 1 "$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout $end
$var wire 1 #$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout $end
$var wire 1 $$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout $end
$var wire 1 %$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout $end
$var wire 1 &$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout $end
$var wire 1 '$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout $end
$var wire 1 ($ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout $end
$var wire 1 )$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 *$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 +$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout $end
$var wire 1 ,$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout $end
$var wire 1 -$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout $end
$var wire 1 .$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout $end
$var wire 1 /$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout $end
$var wire 1 0$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 1$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 2$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout $end
$var wire 1 3$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk $end
$var wire 1 4$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout $end
$var wire 1 5$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout $end
$var wire 1 6$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout $end
$var wire 1 7$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout $end
$var wire 1 8$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout $end
$var wire 1 9$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 :$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk $end
$var wire 1 ;$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout $end
$var wire 1 <$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout $end
$var wire 1 =$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout $end
$var wire 1 >$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout $end
$var wire 1 ?$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 @$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 A$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 B$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout $end
$var wire 1 C$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout $end
$var wire 1 D$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout $end
$var wire 1 E$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout $end
$var wire 1 F$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout $end
$var wire 1 G$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout $end
$var wire 1 H$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout $end
$var wire 1 I$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout $end
$var wire 1 J$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout $end
$var wire 1 K$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 L$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout $end
$var wire 1 M$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout $end
$var wire 1 N$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout $end
$var wire 1 O$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout $end
$var wire 1 P$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout $end
$var wire 1 Q$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout $end
$var wire 1 R$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk $end
$var wire 1 S$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 T$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout $end
$var wire 1 U$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 V$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 W$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 X$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 Y$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 Z$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 [$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 \$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout $end
$var wire 1 ]$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 ^$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout $end
$var wire 1 _$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout $end
$var wire 1 `$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 a$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 b$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 c$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 d$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 e$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 f$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 g$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 h$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 i$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 j$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 k$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 l$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 m$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 n$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 o$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 p$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 q$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 r$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 s$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 t$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 u$ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 v$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout $end
$var wire 1 w$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout $end
$var wire 1 x$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout $end
$var wire 1 y$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout $end
$var wire 1 z$ inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 {$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout $end
$var wire 1 |$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout $end
$var wire 1 }$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout $end
$var wire 1 ~$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout $end
$var wire 1 !% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout $end
$var wire 1 "% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout $end
$var wire 1 #% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout $end
$var wire 1 $% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 %% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout $end
$var wire 1 &% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout $end
$var wire 1 '% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout $end
$var wire 1 (% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout $end
$var wire 1 )% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 *% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 +% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 ,% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 -% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout $end
$var wire 1 .% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout $end
$var wire 1 /% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout $end
$var wire 1 0% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout $end
$var wire 1 1% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout $end
$var wire 1 2% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk $end
$var wire 1 3% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 4% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout $end
$var wire 1 5% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout $end
$var wire 1 6% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout $end
$var wire 1 7% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout $end
$var wire 1 8% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12_combout $end
$var wire 1 9% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout $end
$var wire 1 :% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout $end
$var wire 1 ;% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout $end
$var wire 1 <% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout $end
$var wire 1 =% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 >% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout $end
$var wire 1 ?% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 @% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 A% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 B% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout $end
$var wire 1 C% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk $end
$var wire 1 D% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 E% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 F% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 G% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout $end
$var wire 1 H% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 I% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout $end
$var wire 1 J% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 K% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout $end
$var wire 1 L% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 M% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout $end
$var wire 1 N% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout $end
$var wire 1 O% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout $end
$var wire 1 P% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout $end
$var wire 1 Q% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout $end
$var wire 1 R% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout $end
$var wire 1 S% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout $end
$var wire 1 T% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout $end
$var wire 1 U% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 V% altera_internal_jtag~TCKUTAP $end
$var wire 1 W% altera_internal_jtag~TCKUTAPclkctrl_outclk $end
$var wire 1 X% inst|REG_PC|Address[0]~10_combout $end
$var wire 1 Y% inst|REG_PC|Address[0]~11 $end
$var wire 1 Z% inst|REG_PC|Address[1]~12_combout $end
$var wire 1 [% inst|REG_PC|Address[1]~13 $end
$var wire 1 \% inst|REG_PC|Address[2]~14_combout $end
$var wire 1 ]% inst|REG_PC|Address[2]~15 $end
$var wire 1 ^% inst|REG_PC|Address[3]~16_combout $end
$var wire 1 _% inst|REG_PC|Address[3]~17 $end
$var wire 1 `% inst|REG_PC|Address[4]~18_combout $end
$var wire 1 a% inst|REG_PC|Address[4]~19 $end
$var wire 1 b% inst|REG_PC|Address[5]~20_combout $end
$var wire 1 c% inst|REG_PC|Address[5]~21 $end
$var wire 1 d% inst|REG_PC|Address[6]~22_combout $end
$var wire 1 e% inst|REG_PC|Address[6]~23 $end
$var wire 1 f% inst|REG_PC|Address[7]~24_combout $end
$var wire 1 g% inst|REG_PC|Address[7]~25 $end
$var wire 1 h% inst|REG_PC|Address[8]~26_combout $end
$var wire 1 i% inst|REG_PC|Address[8]~27 $end
$var wire 1 j% inst|REG_PC|Address[9]~28_combout $end
$var wire 1 k% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 l% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout $end
$var wire 1 m% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 n% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 o% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 p% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 q% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 r% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 s% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 t% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 u% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 v% inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 w% ~GND~combout $end
$var wire 1 x% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 y% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 z% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 {% inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 |% inst|inst7|Q~3_combout $end
$var wire 1 }% inst3|PC_EN~0_combout $end
$var wire 1 ~% inst3|PC_EN~regout $end
$var wire 1 !& inst|inst7|Q[1]~1_combout $end
$var wire 1 "& inst|inst7|Q~0_combout $end
$var wire 1 #& inst|inst7|Q~2_combout $end
$var wire 1 $& inst3|Mux35~2_combout $end
$var wire 1 %& inst3|Mux31~0_combout $end
$var wire 1 && inst3|OAP[0]~0_combout $end
$var wire 1 '& inst3|Mux81~0_combout $end
$var wire 1 (& inst3|Add0~8_combout $end
$var wire 1 )& inst3|Add0~71_combout $end
$var wire 1 *& inst3|Add0~68_combout $end
$var wire 1 +& inst3|Add0~62_combout $end
$var wire 1 ,& inst3|Add0~1 $end
$var wire 1 -& inst3|Add0~3 $end
$var wire 1 .& inst3|Add0~4_combout $end
$var wire 1 /& inst3|Add0~6_combout $end
$var wire 1 0& inst3|Add0~5 $end
$var wire 1 1& inst3|Add0~10 $end
$var wire 1 2& inst3|Add0~13 $end
$var wire 1 3& inst3|Add0~15_combout $end
$var wire 1 4& inst3|Add0~17_combout $end
$var wire 1 5& inst3|Add0~16 $end
$var wire 1 6& inst3|Add0~18_combout $end
$var wire 1 7& inst3|Add0~20_combout $end
$var wire 1 8& inst3|Add0~19 $end
$var wire 1 9& inst3|Add0~22 $end
$var wire 1 :& inst3|Add0~25 $end
$var wire 1 ;& inst3|Add0~28 $end
$var wire 1 <& inst3|Add0~30_combout $end
$var wire 1 =& inst3|Add0~32_combout $end
$var wire 1 >& inst3|Add0~31 $end
$var wire 1 ?& inst3|Add0~33_combout $end
$var wire 1 @& inst3|Add0~35_combout $end
$var wire 1 A& inst3|Add0~34 $end
$var wire 1 B& inst3|Add0~36_combout $end
$var wire 1 C& inst3|Add0~38_combout $end
$var wire 1 D& inst3|Add0~37 $end
$var wire 1 E& inst3|Add0~39_combout $end
$var wire 1 F& inst3|Add0~41_combout $end
$var wire 1 G& inst3|Add0~40 $end
$var wire 1 H& inst3|Add0~42_combout $end
$var wire 1 I& inst3|Add0~44_combout $end
$var wire 1 J& inst3|Add0~43 $end
$var wire 1 K& inst3|Add0~46 $end
$var wire 1 L& inst3|Add0~48_combout $end
$var wire 1 M& inst3|Add0~50_combout $end
$var wire 1 N& inst3|Add0~49 $end
$var wire 1 O& inst3|Add0~52 $end
$var wire 1 P& inst3|Add0~55 $end
$var wire 1 Q& inst3|Add0~58 $end
$var wire 1 R& inst3|Add0~61 $end
$var wire 1 S& inst3|Add0~64 $end
$var wire 1 T& inst3|Add0~67 $end
$var wire 1 U& inst3|Add0~70 $end
$var wire 1 V& inst3|Add0~72_combout $end
$var wire 1 W& inst3|Add0~74_combout $end
$var wire 1 X& inst3|Add0~73 $end
$var wire 1 Y& inst3|Add0~75_combout $end
$var wire 1 Z& inst3|Add0~77_combout $end
$var wire 1 [& inst3|Equal2~6_combout $end
$var wire 1 \& inst3|Add0~65_combout $end
$var wire 1 ]& inst3|Equal2~5_combout $end
$var wire 1 ^& inst3|Add0~24_combout $end
$var wire 1 _& inst3|Add0~26_combout $end
$var wire 1 `& inst3|Add0~27_combout $end
$var wire 1 a& inst3|Add0~29_combout $end
$var wire 1 b& inst3|Add0~21_combout $end
$var wire 1 c& inst3|Add0~23_combout $end
$var wire 1 d& inst3|Equal2~1_combout $end
$var wire 1 e& inst3|Equal2~2_combout $end
$var wire 1 f& inst3|Add0~12_combout $end
$var wire 1 g& inst3|Add0~14_combout $end
$var wire 1 h& inst3|Equal2~0_combout $end
$var wire 1 i& inst3|Equal2~4_combout $end
$var wire 1 j& inst3|Equal2~9_combout $end
$var wire 1 k& inst3|Add0~0_combout $end
$var wire 1 l& inst3|Add0~7_combout $end
$var wire 1 m& inst3|Equal4~0_combout $end
$var wire 1 n& inst3|Selector2~0_combout $end
$var wire 1 o& inst3|RF_EN~regout $end
$var wire 1 p& inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 q& inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 r& inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 s& inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 t& inst|inst7|Q~6_combout $end
$var wire 1 u& inst|RF|reg2[2]~0_combout $end
$var wire 1 v& inst|RF|reg2~9_combout $end
$var wire 1 w& inst|RF|reg2[2]~2_combout $end
$var wire 1 x& inst|inst7|Q~7_combout $end
$var wire 1 y& inst|RF|reg3[3]~0_combout $end
$var wire 1 z& inst|RF|reg3~9_combout $end
$var wire 1 {& inst|RF|reg3[3]~2_combout $end
$var wire 1 |& inst|inst7|Q~12_combout $end
$var wire 1 }& inst|RF|Read_DataB[0]~32_combout $end
$var wire 1 ~& inst|RF|reg7[3]~0_combout $end
$var wire 1 !' inst|RF|reg7~9_combout $end
$var wire 1 "' inst|RF|reg7[3]~2_combout $end
$var wire 1 #' inst|RF|reg4[6]~0_combout $end
$var wire 1 $' inst|RF|reg4~9_combout $end
$var wire 1 %' inst|RF|reg4[6]~2_combout $end
$var wire 1 &' inst|RF|reg6~9_combout $end
$var wire 1 '' inst|RF|reg6[3]~2_combout $end
$var wire 1 (' inst|RF|Read_DataB[0]~29_combout $end
$var wire 1 )' inst|inst7|Q~13_combout $end
$var wire 1 *' inst|RF|Read_DataB[0]~30_combout $end
$var wire 1 +' inst3|Mux35~1_combout $end
$var wire 1 ,' inst|MUX_B|Mux7~1_combout $end
$var wire 1 -' inst|inst7|Q~4_combout $end
$var wire 1 .' inst3|Mux48~0_combout $end
$var wire 1 /' inst3|WideNor0~0_combout $end
$var wire 1 0' inst3|OAP[0]~1_combout $end
$var wire 1 1' inst3|Mux47~0_combout $end
$var wire 1 2' inst3|Mux47~1_combout $end
$var wire 1 3' inst3|Mux47~2_combout $end
$var wire 1 4' inst|ALU|Mux15~0_combout $end
$var wire 1 5' inst|ALU|Mux15~1_combout $end
$var wire 1 6' inst|REG_A|Q~8_combout $end
$var wire 1 7' inst3|Mux39~0_combout $end
$var wire 1 8' inst3|Mux39~1_combout $end
$var wire 1 9' inst3|LDA~regout $end
$var wire 1 :' inst|REG_A|Q[6]~1_combout $end
$var wire 1 ;' inst|RF|Read_DataB[0]~39_combout $end
$var wire 1 <' inst|inst7|Q~16_combout $end
$var wire 1 =' inst|ALU|temp~0_combout $end
$var wire 1 >' inst|ALU|Mux1~0_combout $end
$var wire 1 ?' inst|ALU|Mux1~0clkctrl_outclk $end
$var wire 1 @' inst3|Mux49~0_combout $end
$var wire 1 A' inst|inst7|Q~11_combout $end
$var wire 1 B' inst|MUX_B|Mux6~0_combout $end
$var wire 1 C' inst|RF|reg3~8_combout $end
$var wire 1 D' inst|RF|reg2~8_combout $end
$var wire 1 E' inst|RF|Read_DataB[1]~28_combout $end
$var wire 1 F' inst|MUX_B|Mux6~1_combout $end
$var wire 1 G' inst|MULT_SEL_A|Output[1]~42_combout $end
$var wire 1 H' inst|RF|Read_DataB[1]~35_combout $end
$var wire 1 I' inst|MULT_SEL_A|Output[1]~41_combout $end
$var wire 1 J' inst|MULT_SEL_A|Output[4]~25_combout $end
$var wire 1 K' inst|MULT_SEL_A|Output[1]~44_combout $end
$var wire 1 L' inst|RF|reg6~8_combout $end
$var wire 1 M' inst|inst7|Q~9_combout $end
$var wire 1 N' inst|RF|Read_DataA[1]~33_combout $end
$var wire 1 O' inst|inst7|Q~10_combout $end
$var wire 1 P' inst|RF|Read_DataA[1]~34_combout $end
$var wire 1 Q' inst|MULT_SEL_A|Output[1]~40_combout $end
$var wire 1 R' inst|REG_A|Q~7_combout $end
$var wire 1 S' inst|inst7|Q~14_combout $end
$var wire 1 T' inst|RF|reg4~7_combout $end
$var wire 1 U' inst|RF|reg6~7_combout $end
$var wire 1 V' inst|RF|Read_DataB[2]~21_combout $end
$var wire 1 W' inst|RF|reg7~7_combout $end
$var wire 1 X' inst|RF|Read_DataB[2]~22_combout $end
$var wire 1 Y' inst|RF|Read_DataB[2]~34_combout $end
$var wire 1 Z' inst|MULT_SEL_A|Output[2]~35_combout $end
$var wire 1 [' inst|MUX_B|Mux5~0_combout $end
$var wire 1 \' inst|MUX_B|Mux5~1_combout $end
$var wire 1 ]' inst|ALU|neg_b[0]~1_cout $end
$var wire 1 ^' inst|ALU|neg_b[1]~3 $end
$var wire 1 _' inst|ALU|neg_b[2]~4_combout $end
$var wire 1 `' inst|MULT_SEL_A|Output[2]~36_combout $end
$var wire 1 a' inst|MULT_SEL_A|Output[2]~38_combout $end
$var wire 1 b' inst|REG_A|Q~6_combout $end
$var wire 1 c' inst|RF|reg1[3]~0_combout $end
$var wire 1 d' inst|RF|reg1~6_combout $end
$var wire 1 e' inst|RF|reg1[3]~2_combout $end
$var wire 1 f' inst|inst7|Q~8_combout $end
$var wire 1 g' inst|RF|Read_DataA[3]~20_combout $end
$var wire 1 h' inst|RF|reg7~6_combout $end
$var wire 1 i' inst|RF|reg5[6]~0_combout $end
$var wire 1 j' inst|RF|reg5~6_combout $end
$var wire 1 k' inst|RF|reg5[6]~2_combout $end
$var wire 1 l' inst|RF|Read_DataA[3]~21_combout $end
$var wire 1 m' inst|RF|Read_DataA[3]~24_combout $end
$var wire 1 n' inst|MULT_SEL_A|Output[3]~28_combout $end
$var wire 1 o' inst|REG_A|Q~5_combout $end
$var wire 1 p' inst|RF|reg3~5_combout $end
$var wire 1 q' inst|RF|reg0[0]~0_combout $end
$var wire 1 r' inst|RF|reg0~5_combout $end
$var wire 1 s' inst|RF|reg0[0]~2_combout $end
$var wire 1 t' inst|RF|reg1~5_combout $end
$var wire 1 u' inst|RF|Read_DataB[4]~14_combout $end
$var wire 1 v' inst|RF|Read_DataB[4]~15_combout $end
$var wire 1 w' inst|RF|reg7~5_combout $end
$var wire 1 x' inst|RF|reg5~5_combout $end
$var wire 1 y' inst|RF|Read_DataB[4]~13_combout $end
$var wire 1 z' inst|RF|Read_DataB[4]~16_combout $end
$var wire 1 {' inst|MUX_B|Mux3~0_combout $end
$var wire 1 |' inst|RF|reg4~5_combout $end
$var wire 1 }' inst|RF|Read_DataA[4]~17_combout $end
$var wire 1 ~' inst|RF|reg6~5_combout $end
$var wire 1 !( inst|RF|Read_DataA[4]~18_combout $end
$var wire 1 "( inst|RF|Read_DataA[4]~15_combout $end
$var wire 1 #( inst|RF|Read_DataA[4]~16_combout $end
$var wire 1 $( inst|RF|Read_DataA[4]~19_combout $end
$var wire 1 %( inst|MULT_SEL_A|Output[4]~21_combout $end
$var wire 1 &( inst|ALU|Mux5~0_combout $end
$var wire 1 '( inst|ALU|Mux5~2_combout $end
$var wire 1 (( inst|RF|reg0~9_combout $end
$var wire 1 )( inst|RF|Read_DataA[0]~37_combout $end
$var wire 1 *( inst|RF|Read_DataA[0]~38_combout $end
$var wire 1 +( inst|RF|reg1~9_combout $end
$var wire 1 ,( inst|RF|Read_DataA[0]~35_combout $end
$var wire 1 -( inst|RF|Read_DataA[0]~36_combout $end
$var wire 1 .( inst|RF|Read_DataA[0]~39_combout $end
$var wire 1 /( inst|ALU|neg_a[0]~1_cout $end
$var wire 1 0( inst|ALU|neg_a[1]~3 $end
$var wire 1 1( inst|ALU|neg_a[2]~5 $end
$var wire 1 2( inst|ALU|neg_a[3]~6_combout $end
$var wire 1 3( inst|ALU|Mux4~1_combout $end
$var wire 1 4( inst|ALU|neg_b[2]~5 $end
$var wire 1 5( inst|ALU|neg_b[3]~6_combout $end
$var wire 1 6( inst|ALU|Mux4~0_combout $end
$var wire 1 7( inst|ALU|Mux4~2_combout $end
$var wire 1 8( inst|MULT_SEL_A|Output[4]~23_combout $end
$var wire 1 9( inst|MULT_SEL_A|Output[4]~22_combout $end
$var wire 1 :( inst|MULT_SEL_A|Output[4]~26_combout $end
$var wire 1 ;( inst|REG_A|Q~4_combout $end
$var wire 1 <( inst|RF|reg2~4_combout $end
$var wire 1 =( inst|RF|reg0~4_combout $end
$var wire 1 >( inst|RF|Read_DataB[5]~10_combout $end
$var wire 1 ?( inst|RF|Read_DataB[5]~11_combout $end
$var wire 1 @( inst|MUX_B|Mux2~0_combout $end
$var wire 1 A( inst|RF|reg3~4_combout $end
$var wire 1 B( inst|RF|reg1~4_combout $end
$var wire 1 C( inst|RF|Read_DataA[5]~10_combout $end
$var wire 1 D( inst|RF|reg5~4_combout $end
$var wire 1 E( inst|RF|Read_DataA[5]~11_combout $end
$var wire 1 F( inst|RF|reg6~4_combout $end
$var wire 1 G( inst|RF|Read_DataA[5]~13_combout $end
$var wire 1 H( inst|RF|Read_DataA[5]~14_combout $end
$var wire 1 I( inst|MULT_SEL_A|Output[5]~16_combout $end
$var wire 1 J( inst|REG_A|Q~3_combout $end
$var wire 1 K( inst|RF|reg1~3_combout $end
$var wire 1 L( inst|RF|Read_DataA[6]~5_combout $end
$var wire 1 M( inst|RF|reg5~3_combout $end
$var wire 1 N( inst|RF|Read_DataA[6]~6_combout $end
$var wire 1 O( inst|RF|Read_DataA[6]~9_combout $end
$var wire 1 P( inst|RF|reg6~3_combout $end
$var wire 1 Q( inst|RF|Read_DataB[6]~4_combout $end
$var wire 1 R( inst|RF|reg7~3_combout $end
$var wire 1 S( inst|RF|Read_DataB[6]~5_combout $end
$var wire 1 T( inst|RF|reg2~3_combout $end
$var wire 1 U( inst|RF|reg0~3_combout $end
$var wire 1 V( inst|RF|Read_DataB[6]~6_combout $end
$var wire 1 W( inst|RF|Read_DataB[6]~7_combout $end
$var wire 1 X( inst|MUX_B|Mux1~0_combout $end
$var wire 1 Y( inst|MULT_SEL_A|Output[6]~11_combout $end
$var wire 1 Z( inst|REG_A|Q~2_combout $end
$var wire 1 [( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 \( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout $end
$var wire 1 ]( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 ^( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 _( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout $end
$var wire 1 `( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 a( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 b( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 c( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 d( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 e( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 f( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 g( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 h( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 i( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 j( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 k( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 l( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 m( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 n( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 o( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 p( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 q( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 r( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 s( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 t( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 u( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout $end
$var wire 1 v( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout $end
$var wire 1 w( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 $end
$var wire 1 x( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout $end
$var wire 1 y( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 z( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout $end
$var wire 1 {( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout $end
$var wire 1 |( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 $end
$var wire 1 }( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 ~( inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 !) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 ") inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 #) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 $) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 %) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 &) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 ') inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 () inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 )) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 *) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 +) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout $end
$var wire 1 ,) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 -) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 .) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 /) inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 0) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout $end
$var wire 1 1) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout $end
$var wire 1 2) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout $end
$var wire 1 3) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout $end
$var wire 1 4) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout $end
$var wire 1 5) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout $end
$var wire 1 6) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout $end
$var wire 1 7) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout $end
$var wire 1 8) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout $end
$var wire 1 9) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout $end
$var wire 1 :) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout $end
$var wire 1 ;) altera_internal_jtag~TDIUTAP $end
$var wire 1 <) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout $end
$var wire 1 =) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout $end
$var wire 1 >) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout $end
$var wire 1 ?) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout $end
$var wire 1 @) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout $end
$var wire 1 A) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout $end
$var wire 1 B) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout $end
$var wire 1 C) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout $end
$var wire 1 D) inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 E) inst|inst7|Q~5_combout $end
$var wire 1 F) inst|RF|reg6[3]~0_combout $end
$var wire 1 G) inst|RF|reg6~1_combout $end
$var wire 1 H) inst|RF|reg2~1_combout $end
$var wire 1 I) inst|RF|Read_DataA[7]~3_combout $end
$var wire 1 J) inst|RF|reg5~1_combout $end
$var wire 1 K) inst|RF|reg1~1_combout $end
$var wire 1 L) inst|RF|reg3~1_combout $end
$var wire 1 M) inst|RF|Read_DataA[7]~0_combout $end
$var wire 1 N) inst|RF|Read_DataA[7]~1_combout $end
$var wire 1 O) inst|RF|Read_DataA[7]~4_combout $end
$var wire 1 P) inst|RF|Read_DataB[7]~3_combout $end
$var wire 1 Q) inst|RF|Read_DataB[7]~0_combout $end
$var wire 1 R) inst|RF|reg7~1_combout $end
$var wire 1 S) inst|RF|Read_DataB[7]~1_combout $end
$var wire 1 T) inst|MUX_B|Mux0~0_combout $end
$var wire 1 U) inst|MULT_SEL_A|Output[7]~6_combout $end
$var wire 1 V) inst|ALU|neg_b[3]~7 $end
$var wire 1 W) inst|ALU|neg_b[4]~9 $end
$var wire 1 X) inst|ALU|neg_b[5]~11 $end
$var wire 1 Y) inst|ALU|neg_b[6]~13 $end
$var wire 1 Z) inst|ALU|neg_b[7]~14_combout $end
$var wire 1 [) inst|MULT_SEL_A|Output[7]~7_combout $end
$var wire 1 \) inst|ALU|neg_a[3]~7 $end
$var wire 1 ]) inst|ALU|neg_a[4]~9 $end
$var wire 1 ^) inst|ALU|neg_a[5]~11 $end
$var wire 1 _) inst|ALU|neg_a[6]~13 $end
$var wire 1 `) inst|ALU|neg_a[7]~14_combout $end
$var wire 1 a) inst|MULT_SEL_A|Output[7]~8_combout $end
$var wire 1 b) inst|MULT_SEL_A|Output[7]~9_combout $end
$var wire 1 c) inst|MULT_SEL_A|Output[7]~46_combout $end
$var wire 1 d) inst|REG_A|Q~0_combout $end
$var wire 1 e) inst|inst7|Q~15_combout $end
$var wire 1 f) inst|MULT_SEL_A|Output[7]~10_combout $end
$var wire 1 g) inst|MULT_SEL_A|Output[6]~14_combout $end
$var wire 1 h) inst|ALU|neg_b[6]~12_combout $end
$var wire 1 i) inst|ALU|Mux2~0_combout $end
$var wire 1 j) inst|ALU|neg_a[5]~10_combout $end
$var wire 1 k) inst|ALU|Mux2~1_combout $end
$var wire 1 l) inst|ALU|Mux2~2_combout $end
$var wire 1 m) inst|MULT_SEL_A|Output[6]~12_combout $end
$var wire 1 n) inst|ALU|neg_a[6]~12_combout $end
$var wire 1 o) inst|MULT_SEL_A|Output[6]~13_combout $end
$var wire 1 p) inst|MULT_SEL_A|Output[6]~47_combout $end
$var wire 1 q) inst|MULT_SEL_A|Output[6]~15_combout $end
$var wire 1 r) inst|ALU|neg_b[5]~10_combout $end
$var wire 1 s) inst|MULT_SEL_A|Output[5]~17_combout $end
$var wire 1 t) inst|MULT_SEL_A|Output[5]~18_combout $end
$var wire 1 u) inst|MULT_SEL_A|Output[5]~48_combout $end
$var wire 1 v) inst|MULT_SEL_A|Output[5]~20_combout $end
$var wire 1 w) inst|MULT_SEL_A|Output[4]~27_combout $end
$var wire 1 x) inst|MULT_SEL_A|Output[3]~30_combout $end
$var wire 1 y) inst|RF|Read_DataB[3]~19_combout $end
$var wire 1 z) inst|RF|reg2~6_combout $end
$var wire 1 {) inst|RF|Read_DataB[3]~20_combout $end
$var wire 1 |) inst|RF|Read_DataB[3]~33_combout $end
$var wire 1 }) inst|MULT_SEL_A|Output[3]~29_combout $end
$var wire 1 ~) inst|MULT_SEL_A|Output[3]~32_combout $end
$var wire 1 !* inst|MULT_SEL_A|Output[3]~33_combout $end
$var wire 1 "* inst|MULT_SEL_A|Output[2]~34_combout $end
$var wire 1 #* inst|MULT_SEL_A|Output[2]~39_combout $end
$var wire 1 $* inst|MULT_SEL_A|Output[1]~45_combout $end
$var wire 1 %* inst|ALU|Mux15~2_combout $end
$var wire 1 &* inst3|Add0~11_combout $end
$var wire 1 '* inst3|counterchk[3]~feeder_combout $end
$var wire 1 (* inst|RF|reg3~7_combout $end
$var wire 1 )* inst|RF|Read_DataA[2]~25_combout $end
$var wire 1 ** inst|RF|reg5~7_combout $end
$var wire 1 +* inst|RF|Read_DataA[2]~26_combout $end
$var wire 1 ,* inst|RF|Read_DataA[2]~27_combout $end
$var wire 1 -* inst|RF|Read_DataA[2]~28_combout $end
$var wire 1 .* inst|RF|Read_DataA[2]~29_combout $end
$var wire 1 /* inst|RF|Read_DataB[7]~36_combout $end
$var wire 1 0* inst|RF|Read_DataB[6]~37_combout $end
$var wire 1 1* inst|RF|reg4~4_combout $end
$var wire 1 2* inst|RF|Read_DataB[5]~8_combout $end
$var wire 1 3* inst|RF|Read_DataB[5]~9_combout $end
$var wire 1 4* inst|RF|Read_DataB[5]~38_combout $end
$var wire 1 5* altera_reserved_tms~combout $end
$var wire 1 6* altera_internal_jtag~TDO $end
$var wire 1 7* inst|REG_A|Q [7] $end
$var wire 1 8* inst|REG_A|Q [6] $end
$var wire 1 9* inst|REG_A|Q [5] $end
$var wire 1 :* inst|REG_A|Q [4] $end
$var wire 1 ;* inst|REG_A|Q [3] $end
$var wire 1 <* inst|REG_A|Q [2] $end
$var wire 1 =* inst|REG_A|Q [1] $end
$var wire 1 >* inst|REG_A|Q [0] $end
$var wire 1 ?* inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 @* inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 A* inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 B* inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 C* inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 D* inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 E* inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 F* inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 G* inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 H* inst|ALU|carry [7] $end
$var wire 1 I* inst|ALU|carry [6] $end
$var wire 1 J* inst|ALU|carry [5] $end
$var wire 1 K* inst|ALU|carry [4] $end
$var wire 1 L* inst|ALU|carry [3] $end
$var wire 1 M* inst|ALU|carry [2] $end
$var wire 1 N* inst|ALU|carry [1] $end
$var wire 1 O* inst|ALU|carry [0] $end
$var wire 1 P* inst|REG_PC|Address [9] $end
$var wire 1 Q* inst|REG_PC|Address [8] $end
$var wire 1 R* inst|REG_PC|Address [7] $end
$var wire 1 S* inst|REG_PC|Address [6] $end
$var wire 1 T* inst|REG_PC|Address [5] $end
$var wire 1 U* inst|REG_PC|Address [4] $end
$var wire 1 V* inst|REG_PC|Address [3] $end
$var wire 1 W* inst|REG_PC|Address [2] $end
$var wire 1 X* inst|REG_PC|Address [1] $end
$var wire 1 Y* inst|REG_PC|Address [0] $end
$var wire 1 Z* inst|inst7|Q [15] $end
$var wire 1 [* inst|inst7|Q [14] $end
$var wire 1 \* inst|inst7|Q [13] $end
$var wire 1 ]* inst|inst7|Q [12] $end
$var wire 1 ^* inst|inst7|Q [11] $end
$var wire 1 _* inst|inst7|Q [10] $end
$var wire 1 `* inst|inst7|Q [9] $end
$var wire 1 a* inst|inst7|Q [8] $end
$var wire 1 b* inst|inst7|Q [7] $end
$var wire 1 c* inst|inst7|Q [6] $end
$var wire 1 d* inst|inst7|Q [5] $end
$var wire 1 e* inst|inst7|Q [4] $end
$var wire 1 f* inst|inst7|Q [3] $end
$var wire 1 g* inst|inst7|Q [2] $end
$var wire 1 h* inst|inst7|Q [1] $end
$var wire 1 i* inst|inst7|Q [0] $end
$var wire 1 j* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 k* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 l* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 m* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 n* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 o* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 p* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 q* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 r* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 s* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 t* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 u* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 v* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 w* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 x* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 y* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 z* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 {* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 |* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 }* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 ~* inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 !+ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 "+ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 #+ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 $+ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 %+ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 &+ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 '+ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 (+ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 )+ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 *+ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 ++ inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 ,+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 -+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 .+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 /+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 0+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 1+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 2+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 3+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 4+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 5+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 6+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 7+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 8+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 9+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 :+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 ;+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 <+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 =+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 >+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 ?+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 @+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 A+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 B+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 C+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 D+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 E+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 F+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 G+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 H+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 I+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 J+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 K+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 L+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 M+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 N+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 O+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 P+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 Q+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 R+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 S+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 T+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 U+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 V+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 W+ inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 X+ inst|RF|reg7 [7] $end
$var wire 1 Y+ inst|RF|reg7 [6] $end
$var wire 1 Z+ inst|RF|reg7 [5] $end
$var wire 1 [+ inst|RF|reg7 [4] $end
$var wire 1 \+ inst|RF|reg7 [3] $end
$var wire 1 ]+ inst|RF|reg7 [2] $end
$var wire 1 ^+ inst|RF|reg7 [1] $end
$var wire 1 _+ inst|RF|reg7 [0] $end
$var wire 1 `+ inst|RF|reg6 [7] $end
$var wire 1 a+ inst|RF|reg6 [6] $end
$var wire 1 b+ inst|RF|reg6 [5] $end
$var wire 1 c+ inst|RF|reg6 [4] $end
$var wire 1 d+ inst|RF|reg6 [3] $end
$var wire 1 e+ inst|RF|reg6 [2] $end
$var wire 1 f+ inst|RF|reg6 [1] $end
$var wire 1 g+ inst|RF|reg6 [0] $end
$var wire 1 h+ inst|RF|reg5 [7] $end
$var wire 1 i+ inst|RF|reg5 [6] $end
$var wire 1 j+ inst|RF|reg5 [5] $end
$var wire 1 k+ inst|RF|reg5 [4] $end
$var wire 1 l+ inst|RF|reg5 [3] $end
$var wire 1 m+ inst|RF|reg5 [2] $end
$var wire 1 n+ inst|RF|reg5 [1] $end
$var wire 1 o+ inst|RF|reg5 [0] $end
$var wire 1 p+ inst|RF|reg4 [7] $end
$var wire 1 q+ inst|RF|reg4 [6] $end
$var wire 1 r+ inst|RF|reg4 [5] $end
$var wire 1 s+ inst|RF|reg4 [4] $end
$var wire 1 t+ inst|RF|reg4 [3] $end
$var wire 1 u+ inst|RF|reg4 [2] $end
$var wire 1 v+ inst|RF|reg4 [1] $end
$var wire 1 w+ inst|RF|reg4 [0] $end
$var wire 1 x+ inst|RF|reg3 [7] $end
$var wire 1 y+ inst|RF|reg3 [6] $end
$var wire 1 z+ inst|RF|reg3 [5] $end
$var wire 1 {+ inst|RF|reg3 [4] $end
$var wire 1 |+ inst|RF|reg3 [3] $end
$var wire 1 }+ inst|RF|reg3 [2] $end
$var wire 1 ~+ inst|RF|reg3 [1] $end
$var wire 1 !, inst|RF|reg3 [0] $end
$var wire 1 ", inst|RF|reg2 [7] $end
$var wire 1 #, inst|RF|reg2 [6] $end
$var wire 1 $, inst|RF|reg2 [5] $end
$var wire 1 %, inst|RF|reg2 [4] $end
$var wire 1 &, inst|RF|reg2 [3] $end
$var wire 1 ', inst|RF|reg2 [2] $end
$var wire 1 (, inst|RF|reg2 [1] $end
$var wire 1 ), inst|RF|reg2 [0] $end
$var wire 1 *, inst|RF|reg1 [7] $end
$var wire 1 +, inst|RF|reg1 [6] $end
$var wire 1 ,, inst|RF|reg1 [5] $end
$var wire 1 -, inst|RF|reg1 [4] $end
$var wire 1 ., inst|RF|reg1 [3] $end
$var wire 1 /, inst|RF|reg1 [2] $end
$var wire 1 0, inst|RF|reg1 [1] $end
$var wire 1 1, inst|RF|reg1 [0] $end
$var wire 1 2, inst|RF|reg0 [7] $end
$var wire 1 3, inst|RF|reg0 [6] $end
$var wire 1 4, inst|RF|reg0 [5] $end
$var wire 1 5, inst|RF|reg0 [4] $end
$var wire 1 6, inst|RF|reg0 [3] $end
$var wire 1 7, inst|RF|reg0 [2] $end
$var wire 1 8, inst|RF|reg0 [1] $end
$var wire 1 9, inst|RF|reg0 [0] $end
$var wire 1 :, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 ;, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 <, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 =, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 >, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 ?, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 @, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 A, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 B, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 C, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 D, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 E, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 F, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 G, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 H, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 I, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 J, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 K, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 L, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 M, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 N, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 O, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 P, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 Q, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 R, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 S, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 T, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 U, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 V, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 W, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 X, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 Y, inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 Z, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 [, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 \, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 ], inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 ^, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 _, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 `, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 a, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 b, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 c, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 d, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 e, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 f, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 g, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 h, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 i, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 j, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 k, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 l, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 m, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 n, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 o, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 p, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 q, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 r, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 s, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 t, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 u, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 v, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 w, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 x, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 y, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 z, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 {, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 |, inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 }, inst3|fetch [31] $end
$var wire 1 ~, inst3|fetch [30] $end
$var wire 1 !- inst3|fetch [29] $end
$var wire 1 "- inst3|fetch [28] $end
$var wire 1 #- inst3|fetch [27] $end
$var wire 1 $- inst3|fetch [26] $end
$var wire 1 %- inst3|fetch [25] $end
$var wire 1 &- inst3|fetch [24] $end
$var wire 1 '- inst3|fetch [23] $end
$var wire 1 (- inst3|fetch [22] $end
$var wire 1 )- inst3|fetch [21] $end
$var wire 1 *- inst3|fetch [20] $end
$var wire 1 +- inst3|fetch [19] $end
$var wire 1 ,- inst3|fetch [18] $end
$var wire 1 -- inst3|fetch [17] $end
$var wire 1 .- inst3|fetch [16] $end
$var wire 1 /- inst3|fetch [15] $end
$var wire 1 0- inst3|fetch [14] $end
$var wire 1 1- inst3|fetch [13] $end
$var wire 1 2- inst3|fetch [12] $end
$var wire 1 3- inst3|fetch [11] $end
$var wire 1 4- inst3|fetch [10] $end
$var wire 1 5- inst3|fetch [9] $end
$var wire 1 6- inst3|fetch [8] $end
$var wire 1 7- inst3|fetch [7] $end
$var wire 1 8- inst3|fetch [6] $end
$var wire 1 9- inst3|fetch [5] $end
$var wire 1 :- inst3|fetch [4] $end
$var wire 1 ;- inst3|fetch [3] $end
$var wire 1 <- inst3|fetch [2] $end
$var wire 1 =- inst3|fetch [1] $end
$var wire 1 >- inst3|fetch [0] $end
$var wire 1 ?- inst3|counterchk [3] $end
$var wire 1 @- inst3|counterchk [2] $end
$var wire 1 A- inst3|counterchk [1] $end
$var wire 1 B- inst3|counterchk [0] $end
$var wire 1 C- inst3|available [31] $end
$var wire 1 D- inst3|available [30] $end
$var wire 1 E- inst3|available [29] $end
$var wire 1 F- inst3|available [28] $end
$var wire 1 G- inst3|available [27] $end
$var wire 1 H- inst3|available [26] $end
$var wire 1 I- inst3|available [25] $end
$var wire 1 J- inst3|available [24] $end
$var wire 1 K- inst3|available [23] $end
$var wire 1 L- inst3|available [22] $end
$var wire 1 M- inst3|available [21] $end
$var wire 1 N- inst3|available [20] $end
$var wire 1 O- inst3|available [19] $end
$var wire 1 P- inst3|available [18] $end
$var wire 1 Q- inst3|available [17] $end
$var wire 1 R- inst3|available [16] $end
$var wire 1 S- inst3|available [15] $end
$var wire 1 T- inst3|available [14] $end
$var wire 1 U- inst3|available [13] $end
$var wire 1 V- inst3|available [12] $end
$var wire 1 W- inst3|available [11] $end
$var wire 1 X- inst3|available [10] $end
$var wire 1 Y- inst3|available [9] $end
$var wire 1 Z- inst3|available [8] $end
$var wire 1 [- inst3|available [7] $end
$var wire 1 \- inst3|available [6] $end
$var wire 1 ]- inst3|available [5] $end
$var wire 1 ^- inst3|available [4] $end
$var wire 1 _- inst3|available [3] $end
$var wire 1 `- inst3|available [2] $end
$var wire 1 a- inst3|available [1] $end
$var wire 1 b- inst3|available [0] $end
$var wire 1 c- inst3|OAP [2] $end
$var wire 1 d- inst3|OAP [1] $end
$var wire 1 e- inst3|OAP [0] $end
$var wire 1 f- inst3|Count [31] $end
$var wire 1 g- inst3|Count [30] $end
$var wire 1 h- inst3|Count [29] $end
$var wire 1 i- inst3|Count [28] $end
$var wire 1 j- inst3|Count [27] $end
$var wire 1 k- inst3|Count [26] $end
$var wire 1 l- inst3|Count [25] $end
$var wire 1 m- inst3|Count [24] $end
$var wire 1 n- inst3|Count [23] $end
$var wire 1 o- inst3|Count [22] $end
$var wire 1 p- inst3|Count [21] $end
$var wire 1 q- inst3|Count [20] $end
$var wire 1 r- inst3|Count [19] $end
$var wire 1 s- inst3|Count [18] $end
$var wire 1 t- inst3|Count [17] $end
$var wire 1 u- inst3|Count [16] $end
$var wire 1 v- inst3|Count [15] $end
$var wire 1 w- inst3|Count [14] $end
$var wire 1 x- inst3|Count [13] $end
$var wire 1 y- inst3|Count [12] $end
$var wire 1 z- inst3|Count [11] $end
$var wire 1 {- inst3|Count [10] $end
$var wire 1 |- inst3|Count [9] $end
$var wire 1 }- inst3|Count [8] $end
$var wire 1 ~- inst3|Count [7] $end
$var wire 1 !. inst3|Count [6] $end
$var wire 1 ". inst3|Count [5] $end
$var wire 1 #. inst3|Count [4] $end
$var wire 1 $. inst3|Count [3] $end
$var wire 1 %. inst3|Count [2] $end
$var wire 1 &. inst3|Count [1] $end
$var wire 1 '. inst3|Count [0] $end
$var wire 1 (. inst3|B_SEL [1] $end
$var wire 1 ). inst3|B_SEL [0] $end
$var wire 1 *. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4] $end
$var wire 1 +. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3] $end
$var wire 1 ,. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2] $end
$var wire 1 -. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1] $end
$var wire 1 .. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0] $end
$var wire 1 /. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9] $end
$var wire 1 0. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8] $end
$var wire 1 1. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7] $end
$var wire 1 2. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6] $end
$var wire 1 3. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5] $end
$var wire 1 4. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4] $end
$var wire 1 5. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3] $end
$var wire 1 6. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2] $end
$var wire 1 7. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1] $end
$var wire 1 8. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0] $end
$var wire 1 9. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6] $end
$var wire 1 :. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5] $end
$var wire 1 ;. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4] $end
$var wire 1 <. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3] $end
$var wire 1 =. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2] $end
$var wire 1 >. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1] $end
$var wire 1 ?. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0] $end
$var wire 1 @. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3] $end
$var wire 1 A. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2] $end
$var wire 1 B. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1] $end
$var wire 1 C. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0] $end
$var wire 1 D. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3] $end
$var wire 1 E. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2] $end
$var wire 1 F. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1] $end
$var wire 1 G. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0] $end
$var wire 1 H. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2] $end
$var wire 1 I. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1] $end
$var wire 1 J. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0] $end
$var wire 1 K. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3] $end
$var wire 1 L. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2] $end
$var wire 1 M. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1] $end
$var wire 1 N. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0] $end
$var wire 1 O. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3] $end
$var wire 1 P. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2] $end
$var wire 1 Q. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1] $end
$var wire 1 R. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0] $end
$var wire 1 S. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2] $end
$var wire 1 T. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1] $end
$var wire 1 U. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0] $end
$var wire 1 V. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15] $end
$var wire 1 W. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14] $end
$var wire 1 X. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13] $end
$var wire 1 Y. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12] $end
$var wire 1 Z. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11] $end
$var wire 1 [. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10] $end
$var wire 1 \. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9] $end
$var wire 1 ]. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] $end
$var wire 1 ^. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7] $end
$var wire 1 _. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6] $end
$var wire 1 `. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5] $end
$var wire 1 a. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] $end
$var wire 1 b. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] $end
$var wire 1 c. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2] $end
$var wire 1 d. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1] $end
$var wire 1 e. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0] $end
$var wire 1 f. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4] $end
$var wire 1 g. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3] $end
$var wire 1 h. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2] $end
$var wire 1 i. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1] $end
$var wire 1 j. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0] $end
$var wire 1 k. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3] $end
$var wire 1 l. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2] $end
$var wire 1 m. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1] $end
$var wire 1 n. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0] $end
$var wire 1 o. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 p. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 q. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 r. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 s. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 t. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 u. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 v. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 w. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 x. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 y. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 z. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 {. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 |. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 }. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 ~. inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 !/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 "/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 #/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 $/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 %/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 &/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 '/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 (/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 )/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 */ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 +/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 ,/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 -/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 ./ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 // inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 0/ inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 1/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 2/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 3/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 4/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 5/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 6/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 7/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 8/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 9/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 :/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 ;/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 </ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 =/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 >/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 ?/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 @/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 A/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 B/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 C/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 D/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 E/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 F/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 G/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 H/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 I/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 J/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 K/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 L/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 M/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 N/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 O/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 P/ inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
bx $
1%
0-
0,
0+
0*
0)
0(
0'
0&
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0E
0D
0C
0B
0A
0@
0?
0>
0M
0L
0K
0J
0I
0H
0G
0F
0Q
0P
0O
0N
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0c
0b
0a
0`
0_
0^
0]
0\
0k
0j
0i
0h
0g
0f
0e
0d
0n
0m
0l
0v
0u
0t
0s
0r
0q
0p
0o
xw
0x
1y
xz
1{
1|
1}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
12!
03!
04!
05!
16!
07!
08!
09!
0:!
0;!
1<!
1=!
0>!
0?!
0@!
1A!
0B!
0C!
1D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
1k!
0l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
11"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
1>"
1?"
1@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
1H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
1P"
1Q"
1R"
0S"
1T"
1U"
1V"
1W"
0X"
0Y"
1Z"
1["
0\"
0]"
0^"
1_"
0`"
1a"
0b"
1c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
1o"
0p"
0q"
0r"
1s"
1t"
0u"
1v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
1&#
0'#
0(#
1)#
1*#
1+#
1,#
1-#
0.#
0/#
00#
01#
12#
03#
04#
05#
06#
07#
08#
09#
0:#
1;#
1<#
0=#
0>#
0?#
1@#
1A#
0B#
0C#
1D#
0E#
0F#
0G#
0H#
1I#
0J#
0K#
1L#
0M#
zN#
zO#
1P#
0Q#
0R#
1S#
0T#
0U#
0V#
1W#
0X#
0Y#
0Z#
1[#
0\#
0]#
0^#
1_#
0`#
0a#
0b#
zc#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
1t#
0u#
0v#
1w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
1!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
1,$
0-$
1.$
1/$
x0$
01$
x2$
03$
04$
05$
06$
07$
08$
19$
0:$
0;$
1<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
1F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
1S$
1T$
0U$
1V$
0W$
0X$
0Y$
1Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
1b$
0c$
0d$
0e$
1f$
0g$
0h$
0i$
1j$
0k$
0l$
0m$
1n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
1@%
0A%
0B%
0C%
0D%
1E%
0F%
0G%
1H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
zV%
xW%
0X%
0Y%
0Z%
1[%
0\%
0]%
0^%
1_%
0`%
0a%
0b%
1c%
0d%
0e%
0f%
1g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
xx%
0y%
0z%
0{%
0|%
1}%
0~%
1!&
0"&
0#&
1$&
1%&
1&&
1'&
0(&
0)&
0*&
0+&
0,&
1-&
0.&
0/&
00&
11&
02&
03&
04&
15&
06&
07&
08&
19&
0:&
1;&
0<&
0=&
0>&
0?&
0@&
1A&
0B&
0C&
0D&
0E&
0F&
1G&
0H&
0I&
0J&
1K&
0L&
0M&
0N&
1O&
0P&
1Q&
0R&
1S&
0T&
1U&
0V&
0W&
0X&
0Y&
0Z&
1[&
0\&
1]&
0^&
0_&
0`&
0a&
0b&
0c&
1d&
1e&
0f&
0g&
1h&
1i&
1j&
1k&
1l&
1m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
1u&
0v&
1w&
0x&
1y&
0z&
1{&
0|&
0}&
1~&
0!'
1"'
1#'
0$'
1%'
0&'
1''
0('
0)'
0*'
0+'
0,'
0-'
0.'
1/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
1:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
1]'
0^'
0_'
0`'
0a'
0b'
1c'
0d'
1e'
0f'
0g'
0h'
1i'
0j'
1k'
0l'
0m'
0n'
0o'
0p'
1q'
0r'
1s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
1/(
00(
11(
02(
03(
14(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
x^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
1t(
0u(
0v(
0w(
0x(
1y(
1z(
0{(
1|(
0}(
1~(
0!)
0")
0#)
1$)
0%)
1&)
1')
0()
0))
0*)
0+)
1,)
1-)
0.)
0/)
00)
x1)
02)
03)
04)
05)
06)
07)
18)
09)
1:)
z;)
0<)
0=)
0>)
0?)
1@)
0A)
0B)
0C)
0D)
0E)
1F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
1W)
0X)
1Y)
0Z)
0[)
0\)
1])
0^)
1_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
z5*
z6*
0>*
0=*
0<*
0;*
0:*
09*
08*
07*
0B*
0A*
0@*
0?*
0G*
0F*
0E*
0D*
0C*
0O*
0N*
0M*
0L*
0K*
0J*
0I*
zH*
0Y*
0X*
0W*
0V*
0U*
0T*
0S*
0R*
0Q*
0P*
0i*
0h*
0g*
0f*
0e*
0d*
0c*
0b*
0a*
0`*
0_*
0^*
0]*
0\*
0[*
0Z*
0y*
0x*
0w*
0v*
0u*
0t*
0s*
0r*
0q*
0p*
0o*
0n*
0m*
0l*
0k*
0j*
0++
0*+
0)+
0(+
0'+
0&+
0%+
0$+
0#+
0"+
0!+
0~*
0}*
0|*
0{*
0z*
00+
0/+
0.+
0-+
0,+
0@+
0?+
0>+
0=+
0<+
0;+
0:+
09+
08+
07+
06+
05+
04+
03+
02+
01+
0J+
0I+
0H+
0G+
0F+
0E+
0D+
0C+
0B+
0A+
0N+
0M+
0L+
0K+
0S+
0R+
0Q+
0P+
0O+
0W+
0V+
0U+
0T+
0_+
0^+
0]+
0\+
0[+
0Z+
0Y+
0X+
0g+
0f+
0e+
0d+
0c+
0b+
0a+
0`+
0o+
0n+
0m+
0l+
0k+
0j+
0i+
0h+
0w+
0v+
0u+
0t+
0s+
0r+
0q+
0p+
0!,
0~+
0}+
0|+
0{+
0z+
0y+
0x+
0),
0(,
0',
0&,
0%,
0$,
0#,
0",
01,
00,
0/,
0.,
0-,
0,,
0+,
0*,
09,
08,
07,
06,
05,
04,
03,
02,
0I,
0H,
0G,
0F,
0E,
0D,
0C,
0B,
0A,
0@,
0?,
0>,
0=,
0<,
0;,
0:,
0Y,
0X,
0W,
0V,
0U,
0T,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0L,
0K,
0J,
0^,
0],
0\,
0[,
0Z,
0n,
0m,
0l,
0k,
0j,
0i,
0h,
0g,
0f,
0e,
0d,
0c,
0b,
0a,
0`,
0_,
0x,
0w,
0v,
0u,
0t,
0s,
0r,
0q,
0p,
0o,
0|,
0{,
0z,
0y,
0>-
z=-
z<-
z;-
z:-
z9-
z8-
z7-
z6-
z5-
z4-
z3-
z2-
z1-
z0-
z/-
z.-
z--
z,-
z+-
z*-
z)-
z(-
z'-
z&-
z%-
z$-
z#-
z"-
z!-
z~,
z},
0B-
0A-
0@-
0?-
0b-
za-
z`-
z_-
z^-
z]-
z\-
z[-
zZ-
zY-
zX-
zW-
zV-
zU-
zT-
zS-
zR-
zQ-
zP-
zO-
zN-
zM-
zL-
zK-
zJ-
zI-
zH-
zG-
zF-
zE-
zD-
zC-
0e-
0d-
0c-
0'.
0&.
0%.
0$.
0#.
0".
0!.
0~-
0}-
0|-
0{-
0z-
0y-
0x-
0w-
0v-
0u-
0t-
0s-
0r-
0q-
0p-
0o-
0n-
0m-
0l-
0k-
0j-
0i-
0h-
0g-
0f-
0).
z(.
0..
0-.
0,.
0+.
0*.
08.
07.
06.
05.
04.
03.
02.
01.
00.
0/.
0?.
0>.
0=.
0<.
0;.
0:.
09.
0C.
0B.
0A.
0@.
0G.
0F.
0E.
0D.
0J.
0I.
0H.
0N.
0M.
0L.
0K.
0R.
0Q.
0P.
0O.
0U.
0T.
0S.
0e.
0d.
0c.
0b.
0a.
0`.
0_.
0^.
0].
0\.
0[.
0Z.
0Y.
0X.
0W.
0V.
0j.
0i.
0h.
0g.
0f.
0n.
0m.
0l.
0k.
0r.
0q.
0p.
0o.
0v.
0u.
0t.
0s.
0z.
0y.
0x.
0w.
0~.
0}.
0|.
0{.
0$/
0#/
0"/
0!/
0(/
0'/
0&/
0%/
0,/
0+/
0*/
0)/
00/
0//
0./
0-/
04/
03/
02/
01/
08/
07/
06/
05/
0</
0;/
0:/
09/
0@/
0?/
0>/
0=/
0D/
0C/
0B/
0A/
0H/
0G/
0F/
0E/
0L/
0K/
0J/
0I/
0P/
0O/
0N/
0M/
$end
#25000
1"
1G#
0w
1H#
1J#
1K#
1B-
1b-
1>-
1~%
1M#
1'.
1,&
0k&
0}%
1X%
0s'
0k'
0e'
0:'
0''
0%'
0"'
0{&
0w&
1Q
1%!
0l&
1(&
1;"
0/'
17'
18'
10'
#25001
1z.
1y.
1x.
1w.
1,/
1+/
1"/
1!/
1r.
1#+
1"+
1!+
1~*
1++
1*+
1%+
1$+
1}*
1f'
1x&
1t&
1E)
1<'
1e)
1O'
1M'
1-'
#50000
0"
0G#
1w
0H#
0J#
0K#
#75000
1"
1G#
0w
1H#
1J#
1K#
0B-
1A-
1h*
1^*
1a*
1c*
1b*
1i*
19'
1]*
1`*
1_*
0~%
1Y*
0'.
1&.
1,*
1)*
1M)
1L(
1C(
1,(
1)(
1"(
1}'
1g'
1P!
1N!
1L!
1K!
1I!
1H!
1:'
07'
1p!
0!&
0,&
1k&
0-&
0%!
0Q
1P
1<
1l
12
15
17
16
1=
11
1n
14
1m
13
1[
08'
1+'
1-&
1%!
1l&
1.&
0(&
0;"
0.&
1(&
1/'
1/&
0/&
1;"
18'
00'
0p!
0/'
17'
0+'
10'
1p!
1+'
#100000
0"
0G#
1w
0H#
0J#
0K#
#125000
1"
1G#
0w
1H#
1J#
1K#
1B-
1).
1'.
1I'
1B'
1\!
1,&
0k&
1Q
1F'
1,'
0-&
0%!
0l&
1G'
1-"
1^'
1#!
0]'
15'
14'
1.&
0(&
0;"
07'
1K'
04(
1_'
0#!
1%*
16'
1/&
1/'
08'
1$*
1R'
1V)
15(
0/'
0m&
18'
00'
1E
0W)
1$!
08'
10'
1n&
0'&
0%&
1D
1X)
1r)
0Y)
1h)
1Z)
#125001
0+/
0r.
1q.
0*+
0}*
1|*
0e)
0-'
1|%
#150000
0"
0G#
1w
0H#
0J#
0K#
#175000
1"
1G#
0w
1H#
1J#
1K#
0B-
0A-
1@-
1=*
1>*
09'
1o&
1%.
0b-
0>-
0'.
0&.
0:'
0~&
0,&
1k&
1-&
1%!
1}%
0Q
0P
1O
1u
1,
1v
1-
1"'
1!'
1~!
0%!
1l&
0.&
1(&
0(&
1/'
1m&
0/&
00'
1'&
1%&
#200000
0"
0G#
1w
0H#
0J#
0K#
#225000
1"
1G#
0w
1H#
1J#
1K#
1B-
0@-
1_+
0%.
1b-
1>-
1~%
1'.
1^+
1-(
1,&
0k&
0}%
1!&
1Y%
0X%
1O!
1Q
0O
1.(
1%!
0l&
1Z%
1P'
0/(
1='
05'
04'
1(&
1;"
1Q'
1."
1a!
10(
1~
1c
1b
0~
1O*
0%*
06'
0/'
1/"
0K'
01(
1!!
0G'
10'
0n&
1N*
0$*
0R'
1\)
12(
0E
1K'
1`'
0])
1"!
0D
1$*
1R'
1a'
1^)
1j)
1#*
1b'
0_)
1n)
1D
1`)
1C
#250000
0"
0G#
1w
0H#
0J#
0K#
#275000
1"
1G#
0w
1H#
1J#
1K#
0B-
1A-
0h*
0]*
0o&
1\*
0~%
1X*
0Y*
0'.
1&.
0I'
0B'
17'
1~&
11'
0!&
0Y%
0[%
0Z%
0,&
1k&
0-&
0%!
0Q
1P
0<
01
10
1Z
0[
0F'
18'
0"'
0!'
0~!
12'
1[%
1Z%
1\%
1-&
1%!
1l&
1.&
0(&
0;"
0Q'
1G'
0-"
1#!
13'
0\%
0.&
1(&
07'
1/'
1/&
0K'
0/&
1;"
08'
03'
00'
0$*
0R'
0/'
17'
18'
13'
10'
0D
#300000
0"
0G#
1w
0H#
0J#
0K#
#325000
1"
1G#
0w
1H#
1J#
1K#
1B-
19'
1c-
1'.
1:'
0#*
0b'
1>'
15'
1,&
0k&
1?'
1Q
1%*
16'
0-&
0%!
0l&
0C
1.&
0(&
0;"
1E
1/&
1/'
07'
0/'
0m&
00'
08'
10'
1n&
0'&
0%&
#325001
0y.
0,/
1*/
0"/
1r.
0q.
0"+
0++
1)+
0%+
1}*
0|*
0x&
0<'
1S'
0O'
1-'
0|%
#350000
0"
0G#
1w
0H#
0J#
0K#
#375000
1"
1G#
0w
1H#
1J#
1K#
0B-
0A-
1@-
0=*
09'
1o&
1%.
0b-
0>-
0'.
0&.
0:'
0~&
0,&
1k&
1-&
1%!
1}%
0Q
0P
1O
0u
0,
1"'
1!'
0%!
1l&
0.&
1(&
0(&
1/'
1m&
0/&
00'
1'&
1%&
#400000
0"
0G#
1w
0H#
0J#
0K#
#425000
1"
1G#
0w
1H#
1J#
1K#
1B-
0@-
0%.
1b-
1>-
1~%
1'.
0^+
1,&
0k&
0}%
1!&
1X%
0O!
1Q
0O
1%!
0l&
0P'
1(&
1;"
0."
0a!
1~
0b
0/'
17'
0/"
1K'
18'
10'
0n&
#450000
0"
0G#
1w
0H#
0J#
0K#
#475000
1"
1G#
0w
1H#
1J#
1K#
0B-
1A-
1g*
0c*
0i*
19'
1]*
0`*
0o&
0\*
0~%
1Y*
0'.
1&.
1['
1Z'
0.(
0='
0\!
1:'
07'
02'
1~&
0!&
0,&
1k&
0-&
0%!
0Q
1P
1;
07
0=
11
0n
04
00
1[
1\'
1/(
05'
14'
0,'
08'
03'
0"'
0!'
1-&
1%!
1l&
1.&
0(&
0;"
0c
1&(
0`'
0_'
00(
0~
0%*
06'
1]'
04'
0.&
1(&
1/'
1/&
1'(
0a'
11(
0!!
0^'
0#!
0/&
1;"
18'
13'
00'
0E
0\)
02(
1_'
0/'
17'
1])
0"!
03'
10'
0^)
0j)
1_)
0n)
0`)
#500000
0"
0G#
1w
0H#
0J#
0K#
#525000
1"
1G#
0w
1H#
1J#
1K#
1B-
0>*
0c-
1'.
1$*
1R'
0>'
1,&
0k&
0?'
1Q
0v
0-
0-&
0%!
0l&
1M*
0N*
0O*
1D
1.&
0(&
0;"
07'
1x)
0'(
1`'
0G'
1/&
1/'
08'
1~)
0M*
1a'
0K'
0/'
0m&
18'
00'
1!*
1o'
0x)
1#*
1b'
0$*
0R'
08'
10'
1n&
0'&
0%&
0~)
1B
1C
0D
0!*
0o'
0B
#525001
1y.
0x.
0w.
0*/
1$/
1#/
1"/
0r.
1"+
0!+
0~*
0)+
1'+
1&+
1%+
0}*
1x&
0t&
0E)
0S'
1|&
1A'
1O'
0-'
#550000
0"
0G#
1w
0H#
0J#
0K#
#575000
1"
1G#
0w
1H#
1J#
1K#
0B-
0A-
1@-
1<*
09'
1o&
1%.
0b-
0>-
0'.
0&.
0:'
0F)
0,&
1k&
1-&
1%!
1}%
0Q
0P
1O
1t
1+
1U'
1''
0%!
1l&
0.&
1(&
0(&
1/'
1m&
0/&
00'
1'&
1%&
#600000
0"
0G#
1w
0H#
0J#
0K#
#625000
1"
1G#
0w
1H#
1J#
1K#
1B-
0@-
1e+
0%.
1b-
1>-
1~%
1'.
1-*
1,&
0k&
0}%
1!&
1Y%
0X%
1Q
0O
1.*
1%!
0l&
0[%
0Z%
1"*
1,"
1`!
01(
1!!
1(&
1;"
1\%
1a
1'(
0a'
1\)
12(
0/'
1M*
0#*
0b'
0])
1"!
10'
0n&
1x)
1^)
1j)
0C
1~)
0_)
1n)
1!*
1o'
1`)
1B
#650000
0"
0G#
1w
0H#
0J#
0K#
#675000
1"
1G#
0w
1H#
1J#
1K#
0B-
1A-
0^*
0g*
1c*
1d*
0]*
1e*
1`*
0_*
0o&
0~%
1W*
0X*
0Y*
0'.
1&.
1F)
0['
0Z'
01'
0.*
1.(
1T)
1X(
1@(
17'
12'
0p!
19(
1{'
1V'
0!&
0Y%
1]%
0\%
1[%
1Z%
0,&
1k&
0-&
0%!
0Q
1P
0l
02
0;
17
18
01
19
1n
14
0m
03
1Y
0Z
0[
0U'
0''
0\'
02'
0"*
0,"
0`!
11(
0!!
0/(
15'
14'
1b)
0Z)
1g)
0h)
1$"
1i)
0r)
1]!
18'
13'
0+'
18(
1)"
0$!
1X'
0Z%
1^%
0]%
1\%
1-&
1%!
1l&
1.&
0(&
0;"
0a
1c
0&(
0`'
14(
0_'
03'
0'(
1a'
0\)
02(
10(
1~
1%*
16'
1c)
1p)
1u)
1:(
1Y'
0^%
0.&
1(&
07'
1/'
1/&
0a'
0V)
05(
0M*
1#*
1b'
1])
0"!
01(
1!!
1f)
1d)
1q)
1Z(
1v)
1J(
1w)
1;(
0/&
1;"
08'
00'
1p!
1E
1i
0#*
0b'
1$!
0x)
0^)
0j)
1\)
12(
0/'
17'
1+'
1C
1>
1?
1@
1A
0~)
1_)
0n)
0])
1"!
18'
10'
0p!
0C
0!*
0o'
0`)
1^)
1j)
0+'
0_)
1n)
0B
1`)
#700000
0"
0G#
1w
0H#
0J#
0K#
#725000
1"
1G#
0w
1H#
1J#
1K#
1B-
19'
0).
1'.
1:'
0T)
0X(
0@(
09(
0{'
1['
1Z'
1B'
1\!
1T!
1,&
0k&
1Q
0b)
1Z)
0g)
1h)
0$"
0i)
1r)
0]!
08(
0)"
1W)
0$!
1\'
0-&
0%!
0l&
0c)
0p)
0u)
0:(
0X)
0r)
1&(
1`'
04(
1_'
1.&
0(&
0;"
0f)
0d)
0q)
0Z(
0v)
0J(
0w)
0;(
1Y)
0h)
1a'
1V)
15(
1/&
1/'
07'
0Z)
1#*
1b'
0W)
1$!
0/'
0m&
00'
0>
0?
0@
0A
1X)
1r)
08'
10'
1n&
0'&
0%&
1C
0Y)
1h)
1Z)
#725001
0y.
1,/
1)/
0"/
0"+
1++
1(+
0%+
0x&
1<'
1)'
0O'
#750000
0"
0G#
1w
0H#
0J#
0K#
#775000
1"
1G#
0w
1H#
1J#
1K#
0B-
0A-
1@-
1>*
09'
1o&
1%.
0b-
0>-
0'.
0&.
0:'
0c'
0,&
1k&
1-&
1%!
1}%
0Q
0P
1O
1v
1-
1+(
1e'
1y!
0%!
1l&
0.&
1(&
0(&
1/'
1m&
0/&
00'
1'&
1%&
#800000
0"
0G#
1w
0H#
0J#
0K#
#825000
1"
1G#
0w
1H#
1J#
1K#
1B-
0@-
11,
0%.
1b-
1>-
1~%
1'.
1/,
1,&
0k&
0}%
1!&
1X%
1Q
0O
1%!
0l&
1(&
1;"
0/'
17'
18'
10'
0n&
#850000
0"
0G#
1w
0H#
0J#
0K#
#875000
1"
1G#
0w
1H#
1J#
1K#
0B-
1A-
0c*
1i*
19'
1f*
0`*
0o&
0~%
1Y*
0'.
1&.
1.*
0.(
1@'
1:'
12*
1y)
1Q)
1V(
1Q(
1>(
1u'
0X'
1('
1[!
1Z!
1X!
1V!
1R!
1Q!
1G!
1c'
0!&
0,&
1k&
0-&
0%!
0Q
1P
07
1=
1:
0n
04
1[
1"*
1,"
1`!
0!!
1/(
05'
04'
0\'
0Y'
1*'
0+(
0e'
0y!
1-&
1%!
1l&
1.&
0(&
0;"
1a
0c
1'(
0a'
00(
0~
0%*
06'
0"*
0&(
0`'
14(
0_'
0Z'
1;'
1,'
0.&
1(&
07'
1/'
1/&
0i
1M*
0#*
0b'
1!!
0'(
1a'
0V)
05(
0]'
15'
14'
0/&
1;"
00'
0E
1k
1x)
0M*
1#*
1b'
1W)
0$!
1^'
1#!
1%*
16'
0/'
17'
0C
1~)
0x)
0X)
0r)
04(
1_'
10'
1C
1E
1!*
1o'
0~)
1Y)
0h)
1V)
15(
0!*
0o'
0Z)
0W)
1$!
1B
1X)
1r)
0B
0Y)
1h)
1Z)
#900000
0"
0G#
1w
0H#
0J#
0K#
#925000
1"
1G#
0w
1H#
1J#
1K#
1B-
1e-
1'.
1x)
1s)
1m)
1i)
1[)
18(
16(
1&(
1`'
1G'
1-"
1)"
1$"
1,&
0k&
1Q
1~)
1t)
1o)
1a)
1:(
1'(
0a'
1K'
0-&
0%!
0l&
1!*
1o'
1u)
1p)
1c)
1w)
1;(
1M*
0#*
0b'
1$*
1R'
1.&
0(&
0;"
1v)
1J(
1q)
1Z(
1f)
1d)
0x)
17(
1/&
1/'
07'
1B
1A
0C
1D
0~)
1L*
0/'
0m&
00'
1@
1?
1>
0!*
0o'
08(
1+"
08'
10'
1n&
0'&
0%&
0:(
1K*
0B
0w)
0;(
0s)
1l)
0t)
1J*
0A
0u)
0m)
1("
0v)
0J(
0o)
1I*
0p)
0[)
0@
0q)
0Z(
0a)
0c)
0?
0f)
0d)
0>
#925001
0z.
0,/
0)/
0$/
0#/
0!/
0#+
0++
0(+
0'+
0&+
0$+
0f'
0<'
0)'
0|&
0A'
0M'
#950000
0"
0G#
1w
0H#
0J#
0K#
#975000
1"
1G#
0w
1H#
1J#
1K#
0B-
0A-
1@-
0<*
1=*
09'
1o&
1%.
0b-
0>-
0'.
0&.
0:'
0q'
0,&
1k&
1-&
1%!
1}%
0Q
0P
1O
0t
0+
1u
1,
1((
1s'
1""
0%!
1l&
0.&
1(&
0(&
1/'
1m&
0/&
00'
1'&
1%&
#990000
0"
0G#
1w
0H#
0J#
0K#
#1015000
1"
1G#
0w
1H#
1J#
1K#
1B-
0@-
19,
0%.
1b-
1>-
1~%
1'.
18,
1,&
0k&
0}%
1!&
1Y%
0X%
1Q
0O
1%!
0l&
1Z%
1(&
1;"
0/'
17'
18'
10'
0n&
#1040000
0"
0G#
1w
0H#
0J#
0K#
#1065000
1"
1G#
0w
1H#
1J#
1K#
0B-
1A-
0a*
0b*
0d*
0i*
19'
0f*
0e*
0o&
0~%
1X*
0Y*
0'.
1&.
0,*
1+*
1N)
0M)
1N(
0L(
1E(
0C(
1#(
0"(
0}'
1l'
0g'
1O!
0N!
0L!
0K!
0I!
0H!
1I)
1G(
1*(
1!(
1N'
1M!
1J!
0['
0B'
0;'
0\!
0T!
0@'
1:'
13*
02*
0y)
1S)
0Q)
0V(
1S(
0Q(
0>(
1y'
0u'
1X'
0V'
0('
1Y!
0X!
0V!
1S!
0R!
0Q!
0G!
1{)
1P)
1W(
1?(
1v'
1E'
1}&
1W!
1q'
0!&
0Y%
0[%
0Z%
0,&
1k&
0-&
0%!
0Q
1P
05
06
08
0=
0:
09
1Z
0[
0-*
1O)
0N)
1O(
1%"
0N(
1H(
0E(
1$(
0#(
0!(
1m'
0l'
1P'
0O!
0M!
0G(
0J!
0I)
1.(
1\'
1F'
1U!
14*
1@(
03*
0{)
1/*
1T)
0S)
0W(
10*
1X(
0S(
0?(
1z'
0v'
1Y'
0X'
0*'
1H'
0Y!
0W!
1|)
0S!
0y'
0P)
1;'
0((
0s'
0""
1[%
1Z%
1]%
0\%
1-&
1%!
1l&
1.&
0(&
0;"
0k
0.*
1b)
0`)
0O)
1g)
0n)
1&"
0O(
0%"
1k)
0j)
1]!
0H(
1*"
1^!
0"!
0$(
13(
02(
1_!
0m'
1."
1a!
10(
1~
0/(
1='
05'
04'
0_'
0#!
05(
0r)
04*
0@(
0|)
0U!
0Z)
0/*
0T)
00*
0X(
0h)
19(
1{'
0z'
1Z'
0\'
0Y'
1I'
1})
0]%
1\%
1^%
0.&
1(&
07'
1/'
1/&
1\
1]
1^
1_
1`
1b
1c
1f
1d
1e
1g
1i
1j
1h
1k
0,"
0`!
1c)
0b)
1`)
1p)
1'"
0g)
1n)
0&"
0k)
1u)
1j)
0]!
1:(
0*"
0^!
1%(
1"!
03(
0_!
1~)
12(
1/"
0K'
0~
1O*
0%*
06'
0&(
0`'
0G'
0-"
1x)
06(
1s)
0i)
1r)
0})
15(
1[)
1Z)
1h)
0$"
1m)
0$!
09(
0{'
1_'
0Z'
0^%
0/&
1;"
00'
0a
0\
0]
0^
0_
0`
0f
0h
0d
0e
0g
0i
0'(
1f)
1d)
0c)
1a)
1q)
1Z(
0p)
1o)
0'"
0l)
1v)
1J(
1t)
0u)
1w)
1;(
0:(
07(
1!*
1o'
1N*
0$*
0R'
1G'
1K'
0s)
1i)
0x)
16(
0[)
0m)
1$"
18(
0)"
0%(
1$!
1&(
1`'
0/'
17'
0E
0M*
0f)
0d)
1c)
0q)
0Z(
1p)
0J*
1u)
0v)
0J(
0w)
0;(
0L*
1'(
0`'
0K'
1$*
1R'
0t)
1l)
0~)
17(
0a)
0o)
1:(
0+"
08(
1)"
1a'
10'
1>
1?
1@
1A
1B
0D
1x)
07(
1M*
1f)
1d)
1q)
1Z(
1m)
1J*
0("
1v)
1J(
18(
1L*
0a'
0$*
0R'
0u)
0!*
0o'
0c)
0p)
1w)
1;(
0K*
0:(
1#*
1b'
0>
0?
0@
0A
1D
1~)
0L*
0x)
17(
1o)
0m)
1("
0I*
1:(
08(
1+"
0#*
0b'
0v)
0J(
0f)
0d)
0q)
0Z(
1s)
0l)
0w)
0;(
1>
1?
1@
0D
0B
1A
1C
1!*
1o'
18(
1L*
0+"
0~)
1p)
0o)
1I*
1[)
1w)
1;(
0:(
1K*
1t)
0J*
0C
0@
0>
0?
0A
1:(
08(
1+"
0K*
0!*
0o'
1q)
1Z(
0p)
0[)
1a)
0w)
0;(
0s)
1l)
1u)
1m)
0("
1B
1A
1w)
1;(
0:(
1K*
1s)
0l)
0q)
0Z(
0a)
1c)
0t)
1J*
1v)
1J(
1o)
0I*
0B
1?
0A
0w)
0;(
0s)
1l)
1t)
0J*
0c)
1f)
1d)
0u)
0m)
1("
1p)
1[)
1A
0?
1@
0t)
1J*
1u)
1m)
0("
0f)
0d)
0v)
0J(
0o)
1I*
1q)
1Z(
1a)
0A
1>
0u)
0m)
1("
1v)
1J(
1o)
0I*
0p)
0[)
1c)
0>
0@
1?
0v)
0J(
0o)
1I*
1p)
1[)
0q)
0Z(
0a)
1f)
1d)
1@
0p)
0[)
1q)
1Z(
1a)
0c)
0@
0?
1>
0q)
0Z(
0a)
1c)
0f)
0d)
1?
0c)
1f)
1d)
0?
0>
0f)
0d)
1>
0>
#1090000
0"
0G#
1w
0H#
0J#
0K#
#1115000
1"
1G#
0w
1H#
1J#
1K#
1B-
0=*
0e-
0>*
1'.
1x)
1s)
1m)
0i)
1[)
18(
06(
0&(
1`'
1Q'
0G'
1-"
0)"
0$"
1,&
0k&
1Q
0u
0,
0v
0-
1~)
1t)
1o)
0l)
1a)
1:(
07(
0'(
1a'
1K'
0+"
0("
0-&
0%!
0l&
1!*
1o'
1u)
1p)
0J*
1c)
1w)
1;(
0L*
0M*
1#*
1b'
1$*
1R'
0K*
0I*
1.&
0(&
0;"
1v)
1J(
1q)
1Z(
0m)
1f)
1d)
08(
0x)
0s)
0[)
1/&
1/'
07'
1B
1A
1C
1D
0o)
0:(
0~)
0t)
0a)
0/'
0m&
00'
1@
1?
1>
0p)
0w)
0;(
0!*
0o'
0u)
0c)
08'
10'
1n&
0'&
0%&
0q)
0Z(
0v)
0J(
0f)
0d)
0A
0B
0?
0@
0>
#1140000
0"
0G#
1w
0H#
0J#
0K#
#1165000
1"
1G#
0w
1H#
1J#
1K#
0B-
0A-
1@-
1<*
1=*
09'
1o&
1%.
0b-
0>-
0'.
0&.
0:'
0q'
0,&
1k&
1-&
1%!
1}%
0Q
0P
1O
1t
1+
1u
1,
1s'
1""
1{!
0%!
1l&
0.&
1(&
0(&
1/'
1m&
0/&
00'
1'&
1%&
#1190000
0"
0G#
1w
0H#
0J#
0K#
#1200000
