INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mycode/vivadoCode/6.single_cycle_cpu/6.single_cycle_cpu.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mycode/vivadoCode/6.single_cycle_cpu/6.single_cycle_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mycode/vivadoCode/6.single_cycle_cpu/6.single_cycle_cpu.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mycode/vivadoCode/6.single_cycle_cpu/6.single_cycle_cpu.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mycode/vivadoCode/6.single_cycle_cpu/6.single_cycle_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mycode/vivadoCode/6.single_cycle_cpu/6.single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
WARNING: [VRFC 10-756] identifier rs_value is used before its declaration [D:/Mycode/vivadoCode/6.single_cycle_cpu/6.single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:120]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mycode/vivadoCode/6.single_cycle_cpu/6.single_cycle_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mycode/vivadoCode/6.single_cycle_cpu/6.single_cycle_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
