<root><simulation><result_generated_time />2023-04-27 01:22:32<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 512, 'OY': 30, 'OX': 30, 'IY': 32, 'IX': 32, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4246732800<total_data_size_element />{'W': 4718592, 'I': 524288, 'O': 921600}<total_data_reuse />{'W': 900, 'I': 8100.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />124/150</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [1, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('K', 32)]], [], []]<I />[[[('K', 32)], [('K', 32)]], [], [], []]<O />[[], [[('K', 32)], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('FY', 3), ('FX', 3)], [('C', 512), ('OX', 30), ('OY', 30)]]<I />[[], [('FY', 3), ('FX', 3)], [('C', 512), ('OX', 30), ('OY', 30)]]<O />[[('FY', 3), ('FX', 3), ('C', 512)], [], [('OX', 30), ('OY', 30)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 900], 'I': [1024.0, 1.0, 1.0, 7.91], 'O': [1.0, 4608, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 73728, 37748736], 'I': [8, 72, 4194304], 'O': [8, 8192, 7372800], 'O_partial': [8, 0, 0], 'O_final': [0, 8192, 7372800]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 24576, 37748736], 'I': [8, 72, 4194304], 'O': [8, 8192, 245760], 'O_partial': [8, 0, 0], 'O_final': [0, 8192, 245760]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 1, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1, 1, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1024.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4246732800, 4246732800], [4246732800, 4246732800], [4246732800, 0]]<I />[[4147200, 4147200], [4147200, 4147200], [4147200, 0]]<O />[[(4245811200, 4246732800), (921600, 0)], [(0, 921600), (921600, 0)], [(0, 921600), (0, 0)]]<O_partial />[[(4245811200, 4246732800), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (921600, 0)], [(0, 921600), (921600, 0)], [(0, 921600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[530841600, 530841600], [66355200, 66355200], [16588800, 0]]<I />[[518400, 518400], [64800, 64800], [16200, 0]]<O />[[(530726400, 530841600), (115200, 0)], [(0, 14400), (14400, 0)], [(0, 3600), (0, 0)]]<O_partial />[([530726400, 530841600], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [115200, 0]), ([0, 14400], [14400, 0]), ([0, 3600], [0, 0])]</mem_access_count_word><mac_count><active />4246732800<idle />0</mac_count></basic_info><energy><total_energy />9319388685.0<mem_energy_breakdown><W />[371898.1, 13150764.6, 22093793.3]<I />[363.2, 12842.5, 21576.0]<O />[371898.1, 2853.9, 4794.7]</mem_energy_breakdown><MAC_energy><active_MAC />9283357900.8<idle_MAC />0.0<total />9283357900.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0625<utilization_without_data_loading />0.0625<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.0625<mac_utilize_temporal_without_data_loading />0.0625</mac_array_utilization><latency><latency_cycle_with_data_loading />66355331<latency_cycle_without_data_loading />66355185<ideal_computing_cycle />4147200<data_loading><load_cycle_total />146<load_cycle_individual />{'W': [16, 144, 0], 'I': [1, 1, 0]}<load_cycle_combined />{'W': 144, 'I': 2}</data_loading><mem_stalling><mem_stall_cycle_total />62207985<mem_stall_cycle_individual />{'W': [[-4147199], [-4147199, 62207985], [62207865, 12441573]], 'I': [[-4147199], [-4147199, -4147199], [-4147191, -4147191]], 'O': [[-4147200], [-4147200, -4132800], [-4132800, -4143600]]}<mem_stall_cycle_shared />{'W': [[-4147199], [-4147199, 62207985], [62207865, 12441573]], 'I': [[-4147199], [-4147199, 62207985], [62207865, 12441573]], 'O': [[-4147200], [-4147200, -4132800], [-4132800, -4143600]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 73728, 37748736], 'I': [8, 72, 4194304], 'O': [8, 8192, 7372800], 'O_partial': [8, 0, 0], 'O_final': [0, 8192, 7372800]}<data_size_each_level_total />{'W': [8192, 73728, 37748736], 'I': [8, 72, 4194304], 'O': [8192, 8192, 7372800]}<loop_cycles_each_level />{'W': [1, 9, 4147200], 'I': [1, 9, 4147200], 'O': [4608, 4608, 4147200]}<top_ir_loop_size />{'W': [1, 1, 900], 'I': [1, 9, 1], 'O': [4608, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 9.1]], 'I': [[8.0, 8.0], [8.0, 8.0], [8.0, 1.0]], 'O': [[8.0, 0.0], [1.8, 1.8], [1.8, 1.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 8.0], [8.0, 72.0], [72.0, 1.0]], 'O': [[8.0, 8.0], [8192.0, 1.8], [1.8, 1.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 0]], 'I': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'O': [[8.0, 0.0], [1.8, 1.8], [1.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8201.8, 8201.8], [8200.0, 1.8]], 'I': [[8.0, 8.0], [8201.8, 8201.8], [8200.0, 1.8]], 'O': [[8.0, 0.0], [8201.8, 8201.8], [8200.0, 1.8]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 4147200], [1, 1, 4147200], [9, 9, 460800]], 'I': [[1, 1, 4147200], [1, 1, 4147200], [9, 9, 460800]], 'O': [[1, 1, 4147200], [4608, 4608, 900], [4608, 4608, 900]]}<trans_time_real />{'W': [[0, 1, 4147200], [[0, 1, 4147200], [16, 1, 4147200]], [[144, 9, 460800], [36, 9, 460800]]], 'I': [[0, 1, 4147200], [[0, 1, 4147200], [0, 1, 4147200]], [[0, 9, 460800], [0, 9, 460800]]], 'O': [[0, 1, 4147200], [[0, 4608, 900], [16, 4608, 900]], [[16, 4608, 900], [4, 4608, 900]]]}<single_stall_cycle />{'W': [[-1], [-1, 15], [135, 27]], 'I': [[-1], [-1, -1], [-9, -9]], 'O': [[-1], [-4608, -4592], [-4592, -4604]]}<single_stall_count />{'W': [4147199, 4147199, 460799], 'I': [4147199, 4147199, 460799], 'O': [4147200, 900, 900]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [4147191, 0], 'I': [0, 0], 'O': [14400, 0]}, 1: {'W': [4147199, 4147191], 'I': [0, 0], 'O': [14400, 14400]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9, -4147200], [-4132800, -4147200]], 1: [[-1, -9], [-4132800, -4132800]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />4</simulation></root>