// Seed: 465395850
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_20;
  always $display(id_19 ^ ~id_17 & 1);
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wand id_7,
    input wor id_8,
    output supply0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output wand id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri id_15,
    output supply1 id_16,
    input tri id_17,
    input wire id_18,
    output wire id_19,
    input tri0 id_20,
    input tri1 id_21,
    output uwire id_22,
    output tri0 id_23,
    input tri1 id_24,
    output tri id_25,
    input tri0 id_26,
    input supply1 id_27,
    input tri0 id_28,
    output supply0 id_29,
    output supply1 id_30,
    input wor id_31,
    output tri1 id_32,
    input supply1 id_33
    , id_39,
    input wand id_34,
    input tri1 id_35,
    input supply0 id_36,
    input tri0 id_37
);
  assign id_16 = 1;
  module_0(
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39,
      id_39
  );
endmodule
