<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='246' ll='254'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1966' c='_ZNK4llvm18TargetLoweringBase26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1972' c='_ZNK4llvm18TargetLoweringBase29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1979' c='_ZNK4llvm18TargetLoweringBase25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='242'>/// Enum that specifies what an atomic load/AtomicRMWInst is expanded
  /// to, if at all. Exists because different targets have different levels of
  /// support for these atomic instructions, and also have different options
  /// w.r.t. what they should expand to.</doc>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='90' c='_ZN12_GLOBAL__N_112AtomicExpand23expandPartwordAtomicRMWEPN4llvm13AtomicRMWInstENS1_18TargetLoweringBase19AtomicExpansionKindE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='761' c='_ZN12_GLOBAL__N_112AtomicExpand23expandPartwordAtomicRMWEPN4llvm13AtomicRMWInstENS1_18TargetLoweringBase19AtomicExpansionKindE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='629' c='_ZNK4llvm21AArch64TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='632' c='_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='635' c='_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16324' c='_ZNK4llvm21AArch64TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16331' c='_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16360' c='_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='330' c='_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='448' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4719' c='_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11737' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='616' c='_ZNK4llvm17ARMTargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='619' c='_ZNK4llvm17ARMTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='621' c='_ZNK4llvm17ARMTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18643' c='_ZNK4llvm17ARMTargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18652' c='_ZNK4llvm17ARMTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18666' c='_ZNK4llvm17ARMTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='336' c='_ZNK4llvm21HexagonTargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='338' c='_ZNK4llvm21HexagonTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='341' c='_ZNK4llvm21HexagonTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3538' c='_ZNK4llvm21HexagonTargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3551' c='_ZNK4llvm21HexagonTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='267' c='_ZNK4llvm19RISCVTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='273' c='_ZNK4llvm19RISCVTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4329' c='_ZNK4llvm19RISCVTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4437' c='_ZNK4llvm19RISCVTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.h' l='205' c='_ZNK4llvm19SparcTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1354' c='_ZNK4llvm19SparcTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.h' l='53' c='_ZNK4llvm25WebAssemblyTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='291' c='_ZNK4llvm25WebAssemblyTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1567' c='_ZNK4llvm17X86TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1570' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28657' c='_ZNK4llvm17X86TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28675' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
