# started on Tue Jan 14 10:52:39 2025

1102.15	msec	task-clock:u	1102150144	100.00	1.000	CPUs utilized
0		context-switches:u	1102150144	100.00	0.000	/sec
0		cpu-migrations:u	1102150144	100.00	0.000	/sec
34		page-faults:u	1102150144	100.00	30.849	/sec
2640530019		cycles:u	542223594	49.00	2.396	GHz
6691744832		instructions:u	542203922	49.00	2.53	insn per cycle
2326312315		branches:u	542158016	49.00	2.111	G/sec
26147105		branch-misses:u	544906035	49.00	1.12	of all branches
72159		L1-dcache-loads:u	548912929	49.00	65.471	K/sec
3494		L1-dcache-load-misses:u	552912665	50.00	4.84	of all L1-dcache accesses
6150		LLC-loads:u	556911385	50.00	5.580	K/sec
13		LLC-load-misses:u	479945404	43.00	0.21	of all LL-cache accesses
2563666947		L1-icache-loads:u	479995186	43.00	2.326	G/sec
4		L1-icache-load-misses:u	479992498	43.00	0.00	of all L1-icache accesses
6766		dTLB-loads:u	477247661	43.00	6.139	K/sec
104		dTLB-load-misses:u	473235942	42.00	1.54	of all dTLB cache accesses
2562829269		iTLB-loads:u	469240461	42.00	2.325	G/sec
73		iTLB-load-misses:u	465238760	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
