$comment
	File created using the following command:
		vcd file PC_32.msim.vcd -direction
$end
$date
	Wed Oct 30 19:00:14 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pc_32_vhd_vec_tst $end
$var wire 1 ! count [5] $end
$var wire 1 " count [4] $end
$var wire 1 # count [3] $end
$var wire 1 $ count [2] $end
$var wire 1 % count [1] $end
$var wire 1 & count [0] $end
$var wire 1 ' datain [31] $end
$var wire 1 ( datain [30] $end
$var wire 1 ) datain [29] $end
$var wire 1 * datain [28] $end
$var wire 1 + datain [27] $end
$var wire 1 , datain [26] $end
$var wire 1 - datain [25] $end
$var wire 1 . datain [24] $end
$var wire 1 / datain [23] $end
$var wire 1 0 datain [22] $end
$var wire 1 1 datain [21] $end
$var wire 1 2 datain [20] $end
$var wire 1 3 datain [19] $end
$var wire 1 4 datain [18] $end
$var wire 1 5 datain [17] $end
$var wire 1 6 datain [16] $end
$var wire 1 7 datain [15] $end
$var wire 1 8 datain [14] $end
$var wire 1 9 datain [13] $end
$var wire 1 : datain [12] $end
$var wire 1 ; datain [11] $end
$var wire 1 < datain [10] $end
$var wire 1 = datain [9] $end
$var wire 1 > datain [8] $end
$var wire 1 ? datain [7] $end
$var wire 1 @ datain [6] $end
$var wire 1 A datain [5] $end
$var wire 1 B datain [4] $end
$var wire 1 C datain [3] $end
$var wire 1 D datain [2] $end
$var wire 1 E datain [1] $end
$var wire 1 F datain [0] $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var wire 1 J devoe $end
$var wire 1 K devclrn $end
$var wire 1 L devpor $end
$var wire 1 M ww_devoe $end
$var wire 1 N ww_devclrn $end
$var wire 1 O ww_devpor $end
$var wire 1 P ww_datain [31] $end
$var wire 1 Q ww_datain [30] $end
$var wire 1 R ww_datain [29] $end
$var wire 1 S ww_datain [28] $end
$var wire 1 T ww_datain [27] $end
$var wire 1 U ww_datain [26] $end
$var wire 1 V ww_datain [25] $end
$var wire 1 W ww_datain [24] $end
$var wire 1 X ww_datain [23] $end
$var wire 1 Y ww_datain [22] $end
$var wire 1 Z ww_datain [21] $end
$var wire 1 [ ww_datain [20] $end
$var wire 1 \ ww_datain [19] $end
$var wire 1 ] ww_datain [18] $end
$var wire 1 ^ ww_datain [17] $end
$var wire 1 _ ww_datain [16] $end
$var wire 1 ` ww_datain [15] $end
$var wire 1 a ww_datain [14] $end
$var wire 1 b ww_datain [13] $end
$var wire 1 c ww_datain [12] $end
$var wire 1 d ww_datain [11] $end
$var wire 1 e ww_datain [10] $end
$var wire 1 f ww_datain [9] $end
$var wire 1 g ww_datain [8] $end
$var wire 1 h ww_datain [7] $end
$var wire 1 i ww_datain [6] $end
$var wire 1 j ww_datain [5] $end
$var wire 1 k ww_datain [4] $end
$var wire 1 l ww_datain [3] $end
$var wire 1 m ww_datain [2] $end
$var wire 1 n ww_datain [1] $end
$var wire 1 o ww_datain [0] $end
$var wire 1 p ww_count [5] $end
$var wire 1 q ww_count [4] $end
$var wire 1 r ww_count [3] $end
$var wire 1 s ww_count [2] $end
$var wire 1 t ww_count [1] $end
$var wire 1 u ww_count [0] $end
$var wire 1 v \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 w \datain[30]~input_o\ $end
$var wire 1 x \datain[28]~input_o\ $end
$var wire 1 y \datain[31]~input_o\ $end
$var wire 1 z \datain[29]~input_o\ $end
$var wire 1 { \datain[17]~input_o\ $end
$var wire 1 | \datain[16]~input_o\ $end
$var wire 1 } \datain[19]~input_o\ $end
$var wire 1 ~ \datain[18]~input_o\ $end
$var wire 1 !! \datain[20]~input_o\ $end
$var wire 1 "! \datain[21]~input_o\ $end
$var wire 1 #! \datain[23]~input_o\ $end
$var wire 1 $! \datain[22]~input_o\ $end
$var wire 1 %! \datain[24]~input_o\ $end
$var wire 1 &! \datain[25]~input_o\ $end
$var wire 1 '! \datain[26]~input_o\ $end
$var wire 1 (! \datain[27]~input_o\ $end
$var wire 1 )! \FA4_1|fa1|fa1bit_0|sum~0_combout\ $end
$var wire 1 *! \datain[14]~input_o\ $end
$var wire 1 +! \datain[15]~input_o\ $end
$var wire 1 ,! \datain[12]~input_o\ $end
$var wire 1 -! \datain[13]~input_o\ $end
$var wire 1 .! \datain[1]~input_o\ $end
$var wire 1 /! \datain[3]~input_o\ $end
$var wire 1 0! \datain[0]~input_o\ $end
$var wire 1 1! \datain[2]~input_o\ $end
$var wire 1 2! \datain[11]~input_o\ $end
$var wire 1 3! \datain[10]~input_o\ $end
$var wire 1 4! \datain[9]~input_o\ $end
$var wire 1 5! \datain[8]~input_o\ $end
$var wire 1 6! \datain[7]~input_o\ $end
$var wire 1 7! \datain[5]~input_o\ $end
$var wire 1 8! \datain[6]~input_o\ $end
$var wire 1 9! \datain[4]~input_o\ $end
$var wire 1 :! \FA4_0|fa1|fa1bit_0|sum~0_combout\ $end
$var wire 1 ;! \FA5|fa1|fa1bit_0|sum~0_combout\ $end
$var wire 1 <! \PC4_4|count[1]~0_combout\ $end
$var wire 1 =! \PC4_5|count[1]~0_combout\ $end
$var wire 1 >! \FA4_1|fa1|fa1bit_1|sum~0_combout\ $end
$var wire 1 ?! \PC4_3|count[1]~0_combout\ $end
$var wire 1 @! \PC4_2|count[1]~0_combout\ $end
$var wire 1 A! \FA3_1|fa2bit|fa1bit_0|sum~combout\ $end
$var wire 1 B! \PC4_1|count[1]~0_combout\ $end
$var wire 1 C! \PC4_0|count[1]~0_combout\ $end
$var wire 1 D! \FA4_0|fa1|fa1bit_1|sum~0_combout\ $end
$var wire 1 E! \PC4_6|count[1]~0_combout\ $end
$var wire 1 F! \PC4_7|count[1]~0_combout\ $end
$var wire 1 G! \FA3_3|fa2bit|fa1bit_0|sum~combout\ $end
$var wire 1 H! \FA5|fa1|fa1bit_1|sum~combout\ $end
$var wire 1 I! \FA5|fa1|fa1bit_1|cout~combout\ $end
$var wire 1 J! \FA3_2|fa2bit|fa1bit_1|sum~combout\ $end
$var wire 1 K! \FA3_2|fa2bit|fa1bit_0|sum~combout\ $end
$var wire 1 L! \FA3_3|fa2bit|fa1bit_1|sum~combout\ $end
$var wire 1 M! \FA4_1|fa1|fa1bit_0|cout~0_combout\ $end
$var wire 1 N! \FA4_1|fa2|fa1bit_0|sum~combout\ $end
$var wire 1 O! \FA3_0|fa2bit|fa1bit_1|sum~combout\ $end
$var wire 1 P! \FA4_0|fa1|fa1bit_0|cout~0_combout\ $end
$var wire 1 Q! \FA3_0|fa2bit|fa1bit_0|sum~combout\ $end
$var wire 1 R! \FA3_1|fa2bit|fa1bit_1|sum~combout\ $end
$var wire 1 S! \FA4_0|fa2|fa1bit_0|sum~combout\ $end
$var wire 1 T! \FA5|fa2|fa1bit|sum~combout\ $end
$var wire 1 U! \FA4_0|fa2|fa1bit_1|sum~0_combout\ $end
$var wire 1 V! \FA4_0|fa2|fa1bit_1|sum~combout\ $end
$var wire 1 W! \FA4_1|fa2|fa1bit_1|sum~0_combout\ $end
$var wire 1 X! \FA4_1|fa2|fa1bit_1|sum~combout\ $end
$var wire 1 Y! \FA5|fa2|fa2bit|fa1bit_0|sum~combout\ $end
$var wire 1 Z! \FA4_1|fa2|fa1bit_0|cout~0_combout\ $end
$var wire 1 [! \FA4_1|fa2|fa1bit_1|cout~0_combout\ $end
$var wire 1 \! \FA4_0|fa2|fa1bit_0|cout~0_combout\ $end
$var wire 1 ]! \FA4_0|fa2|fa1bit_1|cout~0_combout\ $end
$var wire 1 ^! \FA5|fa2|fa2bit|fa1bit_0|cout~0_combout\ $end
$var wire 1 _! \FA5|fa2|fa2bit|fa1bit_1|sum~combout\ $end
$var wire 1 `! \FA5|fa2|fa2bit|fa1bit_1|cout~0_combout\ $end
$var wire 1 a! \PC4_7|count\ [2] $end
$var wire 1 b! \PC4_7|count\ [1] $end
$var wire 1 c! \PC4_7|count\ [0] $end
$var wire 1 d! \PC4_6|count\ [2] $end
$var wire 1 e! \PC4_6|count\ [1] $end
$var wire 1 f! \PC4_6|count\ [0] $end
$var wire 1 g! \PC4_5|count\ [2] $end
$var wire 1 h! \PC4_5|count\ [1] $end
$var wire 1 i! \PC4_5|count\ [0] $end
$var wire 1 j! \PC4_4|count\ [2] $end
$var wire 1 k! \PC4_4|count\ [1] $end
$var wire 1 l! \PC4_4|count\ [0] $end
$var wire 1 m! \PC4_3|count\ [2] $end
$var wire 1 n! \PC4_3|count\ [1] $end
$var wire 1 o! \PC4_3|count\ [0] $end
$var wire 1 p! \PC4_2|count\ [2] $end
$var wire 1 q! \PC4_2|count\ [1] $end
$var wire 1 r! \PC4_2|count\ [0] $end
$var wire 1 s! \PC4_1|count\ [2] $end
$var wire 1 t! \PC4_1|count\ [1] $end
$var wire 1 u! \PC4_1|count\ [0] $end
$var wire 1 v! \PC4_0|count\ [2] $end
$var wire 1 w! \PC4_0|count\ [1] $end
$var wire 1 x! \PC4_0|count\ [0] $end
$var wire 1 y! \ALT_INV_datain[29]~input_o\ $end
$var wire 1 z! \ALT_INV_datain[28]~input_o\ $end
$var wire 1 {! \ALT_INV_datain[31]~input_o\ $end
$var wire 1 |! \ALT_INV_datain[30]~input_o\ $end
$var wire 1 }! \ALT_INV_datain[25]~input_o\ $end
$var wire 1 ~! \ALT_INV_datain[24]~input_o\ $end
$var wire 1 !" \ALT_INV_datain[27]~input_o\ $end
$var wire 1 "" \ALT_INV_datain[26]~input_o\ $end
$var wire 1 #" \ALT_INV_datain[21]~input_o\ $end
$var wire 1 $" \ALT_INV_datain[20]~input_o\ $end
$var wire 1 %" \ALT_INV_datain[23]~input_o\ $end
$var wire 1 &" \ALT_INV_datain[22]~input_o\ $end
$var wire 1 '" \ALT_INV_datain[17]~input_o\ $end
$var wire 1 (" \ALT_INV_datain[16]~input_o\ $end
$var wire 1 )" \ALT_INV_datain[19]~input_o\ $end
$var wire 1 *" \ALT_INV_datain[18]~input_o\ $end
$var wire 1 +" \ALT_INV_datain[13]~input_o\ $end
$var wire 1 ," \ALT_INV_datain[12]~input_o\ $end
$var wire 1 -" \ALT_INV_datain[15]~input_o\ $end
$var wire 1 ." \ALT_INV_datain[14]~input_o\ $end
$var wire 1 /" \ALT_INV_datain[9]~input_o\ $end
$var wire 1 0" \ALT_INV_datain[8]~input_o\ $end
$var wire 1 1" \ALT_INV_datain[11]~input_o\ $end
$var wire 1 2" \ALT_INV_datain[10]~input_o\ $end
$var wire 1 3" \ALT_INV_datain[5]~input_o\ $end
$var wire 1 4" \ALT_INV_datain[4]~input_o\ $end
$var wire 1 5" \ALT_INV_datain[7]~input_o\ $end
$var wire 1 6" \ALT_INV_datain[6]~input_o\ $end
$var wire 1 7" \ALT_INV_datain[1]~input_o\ $end
$var wire 1 8" \ALT_INV_datain[0]~input_o\ $end
$var wire 1 9" \ALT_INV_datain[3]~input_o\ $end
$var wire 1 :" \ALT_INV_datain[2]~input_o\ $end
$var wire 1 ;" \FA5|fa2|fa2bit|fa1bit_0|ALT_INV_cout~0_combout\ $end
$var wire 1 <" \FA4_1|fa2|fa1bit_1|ALT_INV_cout~0_combout\ $end
$var wire 1 =" \FA4_1|fa2|fa1bit_0|ALT_INV_cout~0_combout\ $end
$var wire 1 >" \FA4_0|fa2|fa1bit_1|ALT_INV_cout~0_combout\ $end
$var wire 1 ?" \FA4_0|fa2|fa1bit_0|ALT_INV_cout~0_combout\ $end
$var wire 1 @" \FA4_1|fa2|fa1bit_1|ALT_INV_sum~combout\ $end
$var wire 1 A" \FA4_1|fa2|fa1bit_1|ALT_INV_sum~0_combout\ $end
$var wire 1 B" \FA4_0|fa2|fa1bit_1|ALT_INV_sum~combout\ $end
$var wire 1 C" \FA4_0|fa2|fa1bit_1|ALT_INV_sum~0_combout\ $end
$var wire 1 D" \FA5|fa1|fa1bit_1|ALT_INV_cout~combout\ $end
$var wire 1 E" \FA4_1|fa2|fa1bit_0|ALT_INV_sum~combout\ $end
$var wire 1 F" \FA3_3|fa2bit|fa1bit_1|ALT_INV_sum~combout\ $end
$var wire 1 G" \PC4_7|ALT_INV_count\ [2] $end
$var wire 1 H" \PC4_7|ALT_INV_count\ [1] $end
$var wire 1 I" \PC4_7|ALT_INV_count\ [0] $end
$var wire 1 J" \PC4_6|ALT_INV_count\ [2] $end
$var wire 1 K" \PC4_6|ALT_INV_count\ [1] $end
$var wire 1 L" \PC4_6|ALT_INV_count\ [0] $end
$var wire 1 M" \FA3_2|fa2bit|fa1bit_1|ALT_INV_sum~combout\ $end
$var wire 1 N" \PC4_5|ALT_INV_count\ [2] $end
$var wire 1 O" \PC4_5|ALT_INV_count\ [1] $end
$var wire 1 P" \PC4_5|ALT_INV_count\ [0] $end
$var wire 1 Q" \PC4_4|ALT_INV_count\ [2] $end
$var wire 1 R" \PC4_4|ALT_INV_count\ [1] $end
$var wire 1 S" \PC4_4|ALT_INV_count\ [0] $end
$var wire 1 T" \FA3_2|fa2bit|fa1bit_0|ALT_INV_sum~combout\ $end
$var wire 1 U" \FA4_1|fa1|fa1bit_0|ALT_INV_cout~0_combout\ $end
$var wire 1 V" \FA4_0|fa2|fa1bit_0|ALT_INV_sum~combout\ $end
$var wire 1 W" \FA3_1|fa2bit|fa1bit_1|ALT_INV_sum~combout\ $end
$var wire 1 X" \PC4_3|ALT_INV_count\ [2] $end
$var wire 1 Y" \PC4_3|ALT_INV_count\ [1] $end
$var wire 1 Z" \PC4_3|ALT_INV_count\ [0] $end
$var wire 1 [" \PC4_2|ALT_INV_count\ [2] $end
$var wire 1 \" \PC4_2|ALT_INV_count\ [1] $end
$var wire 1 ]" \PC4_2|ALT_INV_count\ [0] $end
$var wire 1 ^" \FA3_0|fa2bit|fa1bit_1|ALT_INV_sum~combout\ $end
$var wire 1 _" \PC4_1|ALT_INV_count\ [2] $end
$var wire 1 `" \PC4_1|ALT_INV_count\ [1] $end
$var wire 1 a" \PC4_1|ALT_INV_count\ [0] $end
$var wire 1 b" \PC4_0|ALT_INV_count\ [2] $end
$var wire 1 c" \PC4_0|ALT_INV_count\ [1] $end
$var wire 1 d" \PC4_0|ALT_INV_count\ [0] $end
$var wire 1 e" \FA3_0|fa2bit|fa1bit_0|ALT_INV_sum~combout\ $end
$var wire 1 f" \FA4_0|fa1|fa1bit_0|ALT_INV_cout~0_combout\ $end
$var wire 1 g" \FA4_1|fa1|fa1bit_1|ALT_INV_sum~0_combout\ $end
$var wire 1 h" \PC4_5|ALT_INV_count[1]~0_combout\ $end
$var wire 1 i" \PC4_4|ALT_INV_count[1]~0_combout\ $end
$var wire 1 j" \FA4_0|fa1|fa1bit_1|ALT_INV_sum~0_combout\ $end
$var wire 1 k" \PC4_1|ALT_INV_count[1]~0_combout\ $end
$var wire 1 l" \PC4_0|ALT_INV_count[1]~0_combout\ $end
$var wire 1 m" \FA3_3|fa2bit|fa1bit_0|ALT_INV_sum~combout\ $end
$var wire 1 n" \PC4_7|ALT_INV_count[1]~0_combout\ $end
$var wire 1 o" \PC4_6|ALT_INV_count[1]~0_combout\ $end
$var wire 1 p" \FA3_1|fa2bit|fa1bit_0|ALT_INV_sum~combout\ $end
$var wire 1 q" \PC4_3|ALT_INV_count[1]~0_combout\ $end
$var wire 1 r" \PC4_2|ALT_INV_count[1]~0_combout\ $end
$var wire 1 s" \FA4_1|fa1|fa1bit_0|ALT_INV_sum~0_combout\ $end
$var wire 1 t" \FA4_0|fa1|fa1bit_0|ALT_INV_sum~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0G
1H
xI
1J
1K
1L
1M
1N
1O
xv
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
1&!
1'!
1(!
0)!
1*!
1+!
1,!
1-!
1.!
1/!
10!
11!
12!
13!
14!
15!
16!
17!
18!
19!
0:!
0;!
1<!
1=!
0>!
1?!
1@!
0A!
1B!
1C!
0D!
1E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
1[!
0\!
1]!
0^!
0_!
1`!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
1;"
0<"
1="
0>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
1M"
1T"
1U"
1V"
1W"
1^"
1e"
1f"
1g"
0h"
0i"
1j"
0k"
0l"
1m"
0n"
0o"
1p"
0q"
0r"
1s"
1t"
1'
1(
1)
1*
1+
1,
1-
1.
1/
10
11
12
13
14
15
16
17
18
19
1:
1;
1<
1=
1>
1?
1@
1A
1B
1C
1D
1E
1F
1P
1Q
1R
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
1\
1]
1^
1_
1`
1a
1b
1c
1d
1e
1f
1g
1h
1i
1j
1k
1l
1m
1n
1o
1p
0q
0r
0s
0t
0u
1a!
xb!
0c!
1d!
xe!
0f!
1g!
xh!
0i!
1j!
xk!
0l!
1m!
xn!
0o!
1p!
xq!
0r!
1s!
xt!
0u!
1v!
xw!
0x!
0G"
xH"
1I"
0J"
xK"
1L"
0N"
xO"
1P"
0Q"
xR"
1S"
0X"
xY"
1Z"
0["
x\"
1]"
0_"
x`"
1a"
0b"
xc"
1d"
1!
0"
0#
0$
0%
0&
$end
#1000000
