{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672315012463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672315012463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 19:56:52 2022 " "Processing started: Thu Dec 29 19:56:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672315012463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672315012463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map top -c top --generate_functional_sim_netlist " "Command: quartus_map top -c top --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672315012464 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672315013118 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test02/test02.v " "Can't analyze file -- file ../test02/test02.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1672315013184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment5/exp5_project1/scan/scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment5/exp5_project1/scan/scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan " "Found entity 1: scan" {  } { { "../scan/scan.v" "" { Text "C:/altera/Experiment5/exp5_project1/scan/scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672315013190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672315013190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment5/exp5_project1/led/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment5/exp5_project1/led/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../LED/LED.v" "" { Text "C:/altera/Experiment5/exp5_project1/LED/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672315013194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672315013194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/experiment5/exp5_project1/frequency_divider/frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/experiment5/exp5_project1/frequency_divider/frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "../frequency_divider/frequency_divider.v" "" { Text "C:/altera/Experiment5/exp5_project1/frequency_divider/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672315013199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672315013199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/altera/Experiment5/exp5_project1/top/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672315013203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672315013203 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(12) " "Verilog HDL Instantiation warning at top.v(12): instance has no name" {  } { { "top.v" "" { Text "C:/altera/Experiment5/exp5_project1/top/top.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1672315013204 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(13) " "Verilog HDL Instantiation warning at top.v(13): instance has no name" {  } { { "top.v" "" { Text "C:/altera/Experiment5/exp5_project1/top/top.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1672315013204 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(14) " "Verilog HDL Instantiation warning at top.v(14): instance has no name" {  } { { "top.v" "" { Text "C:/altera/Experiment5/exp5_project1/top/top.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1672315013204 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(15) " "Verilog HDL Instantiation warning at top.v(15): instance has no name" {  } { { "top.v" "" { Text "C:/altera/Experiment5/exp5_project1/top/top.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1672315013204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672315013232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:comb_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:comb_3\"" {  } { { "top.v" "comb_3" { Text "C:/altera/Experiment5/exp5_project1/top/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672315013239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan scan:comb_4 " "Elaborating entity \"scan\" for hierarchy \"scan:comb_4\"" {  } { { "top.v" "comb_4" { Text "C:/altera/Experiment5/exp5_project1/top/top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672315013244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 scan.v(12) " "Verilog HDL assignment warning at scan.v(12): truncated value with size 32 to match size of target (3)" {  } { { "../scan/scan.v" "" { Text "C:/altera/Experiment5/exp5_project1/scan/scan.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672315013244 "|top|scan:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:comb_6 " "Elaborating entity \"LED\" for hierarchy \"LED:comb_6\"" {  } { { "top.v" "comb_6" { Text "C:/altera/Experiment5/exp5_project1/top/top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672315013264 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comb_5 test02 " "Node instance \"comb_5\" instantiates undefined entity \"test02\"" {  } { { "top.v" "comb_5" { Text "C:/altera/Experiment5/exp5_project1/top/top.v" 14 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672315013266 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 1  7 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672315013273 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 29 19:56:53 2022 " "Processing ended: Thu Dec 29 19:56:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672315013273 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672315013273 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672315013273 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672315013273 ""}
