/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:51:31 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_dtram_0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:13p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_DTRAM_0_H__
#define BCHP_DTRAM_0_H__

/***************************************************************************
 *DTRAM_0 - DVI and 656 Micro-Program Store
 ***************************************************************************/
#define BCHP_DTRAM_0_DTRAM_REV_ID                0x00184000 /* Revision ID register for DTRAM block */
#define BCHP_DTRAM_0_DTRAM_CONFIG                0x00184008 /* DTRAM Configuration Register */
#define BCHP_DTRAM_0_DTRAM_656_ARBITER_LATENCY   0x0018400c /* DTRAM ITU656 ARBITER LATENCY */
#define BCHP_DTRAM_0_DMC_ADDR_0                  0x00184010 /* CALLI/SCOUNTI Immediate register 0 */
#define BCHP_DTRAM_0_DMC_ADDR_1                  0x00184014 /* CALLI/SCOUNTI Immediate register 1 */
#define BCHP_DTRAM_0_DMC_ADDR_2                  0x00184018 /* CALLI/SCOUNTI Immediate register 2 */
#define BCHP_DTRAM_0_DMC_ADDR_3                  0x0018401c /* CALLI/SCOUNTI Immediate register 3 */
#define BCHP_DTRAM_0_DMC_ADDR_4                  0x00184020 /* CALLI/SCOUNTI Immediate register 4 */
#define BCHP_DTRAM_0_DMC_ADDR_5                  0x00184024 /* CALLI/SCOUNTI Immediate register 5 */
#define BCHP_DTRAM_0_DMC_ADDR_6                  0x00184028 /* CALLI/SCOUNTI Immediate register 6 */
#define BCHP_DTRAM_0_DMC_ADDR_7                  0x0018402c /* CALLI/SCOUNTI Immediate register 7 */
#define BCHP_DTRAM_0_DMC_ADDR_8                  0x00184030 /* CALLI/SCOUNTI Immediate register 8 */
#define BCHP_DTRAM_0_DMC_ADDR_9                  0x00184034 /* CALLI/SCOUNTI Immediate register 9 */
#define BCHP_DTRAM_0_DMC_ADDR_10                 0x00184038 /* CALLI/SCOUNTI Immediate register 10 */
#define BCHP_DTRAM_0_DMC_ADDR_11                 0x0018403c /* CALLI/SCOUNTI Immediate register 11 */
#define BCHP_DTRAM_0_DMC_ADDR_12                 0x00184040 /* CALLI/SCOUNTI Immediate register 12 */
#define BCHP_DTRAM_0_DMC_ADDR_13                 0x00184044 /* CALLI/SCOUNTI Immediate register 13 */
#define BCHP_DTRAM_0_DMC_ADDR_14                 0x00184048 /* CALLI/SCOUNTI Immediate register 14 */
#define BCHP_DTRAM_0_DMC_ADDR_15                 0x0018404c /* CALLI/SCOUNTI Immediate register 15 */

/***************************************************************************
 *DTRAM_REV_ID - Revision ID register for DTRAM block
 ***************************************************************************/
/* DTRAM_0 :: DTRAM_REV_ID :: reserved0 [31:16] */
#define BCHP_DTRAM_0_DTRAM_REV_ID_reserved0_MASK                   0xffff0000
#define BCHP_DTRAM_0_DTRAM_REV_ID_reserved0_SHIFT                  16

/* DTRAM_0 :: DTRAM_REV_ID :: REVISION_ID [15:00] */
#define BCHP_DTRAM_0_DTRAM_REV_ID_REVISION_ID_MASK                 0x0000ffff
#define BCHP_DTRAM_0_DTRAM_REV_ID_REVISION_ID_SHIFT                0

/***************************************************************************
 *DTRAM_CONFIG - DTRAM Configuration Register
 ***************************************************************************/
/* DTRAM_0 :: DTRAM_CONFIG :: reserved0 [31:07] */
#define BCHP_DTRAM_0_DTRAM_CONFIG_reserved0_MASK                   0xffffff80
#define BCHP_DTRAM_0_DTRAM_CONFIG_reserved0_SHIFT                  7

/* DTRAM_0 :: DTRAM_CONFIG :: reserved_for_eco1 [06:05] */
#define BCHP_DTRAM_0_DTRAM_CONFIG_reserved_for_eco1_MASK           0x00000060
#define BCHP_DTRAM_0_DTRAM_CONFIG_reserved_for_eco1_SHIFT          5

/* DTRAM_0 :: DTRAM_CONFIG :: ARBITER_LATENCY [04:00] */
#define BCHP_DTRAM_0_DTRAM_CONFIG_ARBITER_LATENCY_MASK             0x0000001f
#define BCHP_DTRAM_0_DTRAM_CONFIG_ARBITER_LATENCY_SHIFT            0

/***************************************************************************
 *DTRAM_656_ARBITER_LATENCY - DTRAM ITU656 ARBITER LATENCY
 ***************************************************************************/
/* DTRAM_0 :: DTRAM_656_ARBITER_LATENCY :: reserved0 [31:05] */
#define BCHP_DTRAM_0_DTRAM_656_ARBITER_LATENCY_reserved0_MASK      0xffffffe0
#define BCHP_DTRAM_0_DTRAM_656_ARBITER_LATENCY_reserved0_SHIFT     5

/* DTRAM_0 :: DTRAM_656_ARBITER_LATENCY :: ARBITER_LATENCY [04:00] */
#define BCHP_DTRAM_0_DTRAM_656_ARBITER_LATENCY_ARBITER_LATENCY_MASK 0x0000001f
#define BCHP_DTRAM_0_DTRAM_656_ARBITER_LATENCY_ARBITER_LATENCY_SHIFT 0

/***************************************************************************
 *DMC_ADDR_0 - CALLI/SCOUNTI Immediate register 0
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_0 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_0_reserved0_MASK                     0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_0_reserved0_SHIFT                    24

/* DTRAM_0 :: DMC_ADDR_0 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_0_ADDR_MASK                          0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_0_ADDR_SHIFT                         12

/* DTRAM_0 :: DMC_ADDR_0 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_0_COUNT_MASK                         0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_0_COUNT_SHIFT                        0

/***************************************************************************
 *DMC_ADDR_1 - CALLI/SCOUNTI Immediate register 1
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_1 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_1_reserved0_MASK                     0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_1_reserved0_SHIFT                    24

/* DTRAM_0 :: DMC_ADDR_1 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_1_ADDR_MASK                          0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_1_ADDR_SHIFT                         12

/* DTRAM_0 :: DMC_ADDR_1 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_1_COUNT_MASK                         0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_1_COUNT_SHIFT                        0

/***************************************************************************
 *DMC_ADDR_2 - CALLI/SCOUNTI Immediate register 2
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_2 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_2_reserved0_MASK                     0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_2_reserved0_SHIFT                    24

/* DTRAM_0 :: DMC_ADDR_2 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_2_ADDR_MASK                          0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_2_ADDR_SHIFT                         12

/* DTRAM_0 :: DMC_ADDR_2 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_2_COUNT_MASK                         0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_2_COUNT_SHIFT                        0

/***************************************************************************
 *DMC_ADDR_3 - CALLI/SCOUNTI Immediate register 3
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_3 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_3_reserved0_MASK                     0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_3_reserved0_SHIFT                    24

/* DTRAM_0 :: DMC_ADDR_3 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_3_ADDR_MASK                          0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_3_ADDR_SHIFT                         12

/* DTRAM_0 :: DMC_ADDR_3 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_3_COUNT_MASK                         0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_3_COUNT_SHIFT                        0

/***************************************************************************
 *DMC_ADDR_4 - CALLI/SCOUNTI Immediate register 4
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_4 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_4_reserved0_MASK                     0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_4_reserved0_SHIFT                    24

/* DTRAM_0 :: DMC_ADDR_4 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_4_ADDR_MASK                          0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_4_ADDR_SHIFT                         12

/* DTRAM_0 :: DMC_ADDR_4 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_4_COUNT_MASK                         0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_4_COUNT_SHIFT                        0

/***************************************************************************
 *DMC_ADDR_5 - CALLI/SCOUNTI Immediate register 5
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_5 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_5_reserved0_MASK                     0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_5_reserved0_SHIFT                    24

/* DTRAM_0 :: DMC_ADDR_5 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_5_ADDR_MASK                          0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_5_ADDR_SHIFT                         12

/* DTRAM_0 :: DMC_ADDR_5 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_5_COUNT_MASK                         0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_5_COUNT_SHIFT                        0

/***************************************************************************
 *DMC_ADDR_6 - CALLI/SCOUNTI Immediate register 6
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_6 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_6_reserved0_MASK                     0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_6_reserved0_SHIFT                    24

/* DTRAM_0 :: DMC_ADDR_6 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_6_ADDR_MASK                          0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_6_ADDR_SHIFT                         12

/* DTRAM_0 :: DMC_ADDR_6 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_6_COUNT_MASK                         0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_6_COUNT_SHIFT                        0

/***************************************************************************
 *DMC_ADDR_7 - CALLI/SCOUNTI Immediate register 7
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_7 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_7_reserved0_MASK                     0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_7_reserved0_SHIFT                    24

/* DTRAM_0 :: DMC_ADDR_7 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_7_ADDR_MASK                          0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_7_ADDR_SHIFT                         12

/* DTRAM_0 :: DMC_ADDR_7 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_7_COUNT_MASK                         0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_7_COUNT_SHIFT                        0

/***************************************************************************
 *DMC_ADDR_8 - CALLI/SCOUNTI Immediate register 8
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_8 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_8_reserved0_MASK                     0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_8_reserved0_SHIFT                    24

/* DTRAM_0 :: DMC_ADDR_8 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_8_ADDR_MASK                          0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_8_ADDR_SHIFT                         12

/* DTRAM_0 :: DMC_ADDR_8 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_8_COUNT_MASK                         0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_8_COUNT_SHIFT                        0

/***************************************************************************
 *DMC_ADDR_9 - CALLI/SCOUNTI Immediate register 9
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_9 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_9_reserved0_MASK                     0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_9_reserved0_SHIFT                    24

/* DTRAM_0 :: DMC_ADDR_9 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_9_ADDR_MASK                          0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_9_ADDR_SHIFT                         12

/* DTRAM_0 :: DMC_ADDR_9 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_9_COUNT_MASK                         0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_9_COUNT_SHIFT                        0

/***************************************************************************
 *DMC_ADDR_10 - CALLI/SCOUNTI Immediate register 10
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_10 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_10_reserved0_MASK                    0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_10_reserved0_SHIFT                   24

/* DTRAM_0 :: DMC_ADDR_10 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_10_ADDR_MASK                         0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_10_ADDR_SHIFT                        12

/* DTRAM_0 :: DMC_ADDR_10 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_10_COUNT_MASK                        0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_10_COUNT_SHIFT                       0

/***************************************************************************
 *DMC_ADDR_11 - CALLI/SCOUNTI Immediate register 11
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_11 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_11_reserved0_MASK                    0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_11_reserved0_SHIFT                   24

/* DTRAM_0 :: DMC_ADDR_11 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_11_ADDR_MASK                         0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_11_ADDR_SHIFT                        12

/* DTRAM_0 :: DMC_ADDR_11 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_11_COUNT_MASK                        0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_11_COUNT_SHIFT                       0

/***************************************************************************
 *DMC_ADDR_12 - CALLI/SCOUNTI Immediate register 12
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_12 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_12_reserved0_MASK                    0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_12_reserved0_SHIFT                   24

/* DTRAM_0 :: DMC_ADDR_12 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_12_ADDR_MASK                         0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_12_ADDR_SHIFT                        12

/* DTRAM_0 :: DMC_ADDR_12 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_12_COUNT_MASK                        0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_12_COUNT_SHIFT                       0

/***************************************************************************
 *DMC_ADDR_13 - CALLI/SCOUNTI Immediate register 13
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_13 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_13_reserved0_MASK                    0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_13_reserved0_SHIFT                   24

/* DTRAM_0 :: DMC_ADDR_13 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_13_ADDR_MASK                         0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_13_ADDR_SHIFT                        12

/* DTRAM_0 :: DMC_ADDR_13 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_13_COUNT_MASK                        0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_13_COUNT_SHIFT                       0

/***************************************************************************
 *DMC_ADDR_14 - CALLI/SCOUNTI Immediate register 14
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_14 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_14_reserved0_MASK                    0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_14_reserved0_SHIFT                   24

/* DTRAM_0 :: DMC_ADDR_14 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_14_ADDR_MASK                         0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_14_ADDR_SHIFT                        12

/* DTRAM_0 :: DMC_ADDR_14 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_14_COUNT_MASK                        0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_14_COUNT_SHIFT                       0

/***************************************************************************
 *DMC_ADDR_15 - CALLI/SCOUNTI Immediate register 15
 ***************************************************************************/
/* DTRAM_0 :: DMC_ADDR_15 :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_ADDR_15_reserved0_MASK                    0xff000000
#define BCHP_DTRAM_0_DMC_ADDR_15_reserved0_SHIFT                   24

/* DTRAM_0 :: DMC_ADDR_15 :: ADDR [23:12] */
#define BCHP_DTRAM_0_DMC_ADDR_15_ADDR_MASK                         0x00fff000
#define BCHP_DTRAM_0_DMC_ADDR_15_ADDR_SHIFT                        12

/* DTRAM_0 :: DMC_ADDR_15 :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_ADDR_15_COUNT_MASK                        0x00000fff
#define BCHP_DTRAM_0_DMC_ADDR_15_COUNT_SHIFT                       0

/***************************************************************************
 *DMC_INSTRUCTION%i - DTRAM Register at location 0..255
 ***************************************************************************/
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_ARRAY_BASE                   0x00184080
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_ARRAY_START                  0
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_ARRAY_END                    255
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *DMC_INSTRUCTION%i - DTRAM Register at location 0..255
 ***************************************************************************/
/* DTRAM_0 :: DMC_INSTRUCTIONi :: reserved0 [31:24] */
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_reserved0_MASK               0xff000000
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_reserved0_SHIFT              24

/* DTRAM_0 :: DMC_INSTRUCTIONi :: OPCODE [23:21] */
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_OPCODE_MASK                  0x00e00000
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_OPCODE_SHIFT                 21
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_OPCODE_NOP                   0
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_OPCODE_SCOUNT                1
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_OPCODE_SCOUNTI               2
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_OPCODE_CALL                  3
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_OPCODE_JUMP                  4
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_OPCODE_RELOAD                5
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_OPCODE_LOAD                  6
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_OPCODE_CALLI                 7

/* DTRAM_0 :: DMC_INSTRUCTIONi :: RETURN_FLAG [20:20] */
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_RETURN_FLAG_MASK             0x00100000
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_RETURN_FLAG_SHIFT            20

/* DTRAM_0 :: DMC_INSTRUCTIONi :: FLAGS_OR_ADDR [19:12] */
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_FLAGS_OR_ADDR_MASK           0x000ff000
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_FLAGS_OR_ADDR_SHIFT          12

/* union - case SCOUNT [11:00] */
/* DTRAM_0 :: DMC_INSTRUCTIONi :: SCOUNT :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_SCOUNT_COUNT_MASK            0x00000fff
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_SCOUNT_COUNT_SHIFT           0

/* union - case CALL [11:00] */
/* DTRAM_0 :: DMC_INSTRUCTIONi :: CALL :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_CALL_COUNT_MASK              0x00000fff
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_CALL_COUNT_SHIFT             0

/* union - case JUMP [11:00] */
/* DTRAM_0 :: DMC_INSTRUCTIONi :: JUMP :: reserved0 [11:00] */
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_JUMP_reserved0_MASK          0x00000fff
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_JUMP_reserved0_SHIFT         0

/* union - case RELOAD [11:00] */
/* DTRAM_0 :: DMC_INSTRUCTIONi :: RELOAD :: reserved0 [11:00] */
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_RELOAD_reserved0_MASK        0x00000fff
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_RELOAD_reserved0_SHIFT       0

/* union - case LOAD [11:00] */
/* DTRAM_0 :: DMC_INSTRUCTIONi :: LOAD :: reserved0 [11:00] */
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_LOAD_reserved0_MASK          0x00000fff
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_LOAD_reserved0_SHIFT         0

/* union - case CALLI [11:00] */
/* DTRAM_0 :: DMC_INSTRUCTIONi :: CALLI :: reserved0 [11:00] */
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_CALLI_reserved0_MASK         0x00000fff
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_CALLI_reserved0_SHIFT        0

/* union - case SCOUNTI [11:00] */
/* DTRAM_0 :: DMC_INSTRUCTIONi :: SCOUNTI :: COUNT [11:00] */
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_SCOUNTI_COUNT_MASK           0x00000fff
#define BCHP_DTRAM_0_DMC_INSTRUCTIONi_SCOUNTI_COUNT_SHIFT          0


#endif /* #ifndef BCHP_DTRAM_0_H__ */

/* End of File */
