<stg><name>solveNextPatchPair</name>


<trans_list>

<trans id="193" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="4" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln920" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln920" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln925" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="5" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln925" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="10" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln920" val="1"/>
<literal name="icmp_ln925" val="1"/>
<literal name="tmp5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln925" val="0"/>
</and_exp><and_exp><literal name="icmp_ln920" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="19" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="29" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="and_ln949_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %z_top_max_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_max_read

]]></Node>
<StgValue><ssdm name="z_top_max_read_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="64" op_10_bw="32" op_11_bw="33" op_12_bw="26" op_13_bw="35">
<![CDATA[
:19 %ppl_assign4 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %output_patch_stream_V, i32 %apexZ0_read, i32 %z_top_max_read_1, i32 %ppl_read, i1 0, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ppl_assign4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="64" op_10_bw="32" op_11_bw="33" op_12_bw="26" op_13_bw="35">
<![CDATA[
:19 %ppl_assign4 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %output_patch_stream_V, i32 %apexZ0_read, i32 %z_top_max_read_1, i32 %ppl_read, i1 0, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ppl_assign4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %patches_parameters_addr_1 = getelementptr i32 %patches_parameters, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
:21 %original_c_V = load i7 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="original_c_V"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
:22 %original_d_V = load i7 %patches_parameters_addr_1

]]></Node>
<StgValue><ssdm name="original_d_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %patches_superpoints_addr_1 = getelementptr i64 %patches_superpoints, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %patches_parameters_addr_2 = getelementptr i32 %patches_parameters, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %patches_parameters_addr_3 = getelementptr i32 %patches_parameters, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %patches_parameters_addr_4 = getelementptr i32 %patches_parameters, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %patches_parameters_addr_5 = getelementptr i32 %patches_parameters, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %patches_parameters_addr_6 = getelementptr i32 %patches_parameters, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_6"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %patches_parameters_addr_7 = getelementptr i32 %patches_parameters, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_7"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_15, i32 0, i32 0, void @empty_14, i32 4294967295, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_patch_stream_V, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %add_ln854 = add i32 %p_read_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln854"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:20 %nPatchesAtOriginal = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="nPatchesAtOriginal"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
:21 %original_c_V = load i7 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="original_c_V"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
:22 %original_d_V = load i7 %patches_parameters_addr_1

]]></Node>
<StgValue><ssdm name="original_d_V"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23 %icmp_ln920 = icmp_ugt  i8 %nPatchesAtOriginal, i8 2

]]></Node>
<StgValue><ssdm name="icmp_ln920"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:24 %br_ln920 = br i1 %icmp_ln920, void %.loopexit7_ifconv, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln920"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln920" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln925 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln925"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i = phi i3 %add_ln925, void, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1 %icmp_ln925 = icmp_ult  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln925"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %add_ln925 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln925"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln925 = br i1 %icmp_ln925, void %.loopexit7_ifconv.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln925"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln920" val="1"/>
<literal name="icmp_ln925" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln925 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49

]]></Node>
<StgValue><ssdm name="specloopname_ln925"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln920" val="1"/>
<literal name="icmp_ln925" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln920" val="1"/>
<literal name="icmp_ln925" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:2 %br_ln927 = br i1 %tmp5, void %.loopexit7_ifconv.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln927"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln920" val="1"/>
<literal name="icmp_ln925" val="1"/>
<literal name="tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln920" val="1"/>
<literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln920" val="1"/>
<literal name="icmp_ln925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit7_ifconv.loopexit:0 %repeat_original_ph = phi i1 1, void %.preheader, i1 0, void %.split

]]></Node>
<StgValue><ssdm name="repeat_original_ph"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln920" val="1"/>
<literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln920" val="1"/>
<literal name="icmp_ln925" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.loopexit7_ifconv.loopexit:1 %br_ln0 = br void %.loopexit7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln925" val="0"/>
</and_exp><and_exp><literal name="icmp_ln920" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:1 %patches_parameters_load = load i7 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln925" val="0"/>
</and_exp><and_exp><literal name="icmp_ln920" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:3 %patches_parameters_load_1 = load i7 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="85" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:1 %patches_parameters_load = load i7 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:3 %patches_parameters_load_1 = load i7 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_load_1"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit7_ifconv:4 %icmp_ln886 = icmp_sgt  i32 %patches_parameters_load_1, i32 %z_top_max_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:5 %patches_parameters_load_3 = load i7 %patches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_load_3"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:6 %patches_parameters_load_4 = load i7 %patches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_load_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="90" st_id="12" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:5 %patches_parameters_load_3 = load i7 %patches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_load_3"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit7_ifconv:6 %patches_parameters_load_4 = load i7 %patches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_load_4"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit7_ifconv:7 %squarePatch_alternate2 = icmp_ne  i32 %patches_parameters_load_4, i32 0

]]></Node>
<StgValue><ssdm name="squarePatch_alternate2"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit7_ifconv:9 %icmp_ln940 = icmp_ne  i32 %patches_parameters_load_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln940"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="95" st_id="13" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="96" st_id="14" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="98" st_id="16" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="99" st_id="17" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="100" st_id="18" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit7_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="101" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit7_ifconv:8 %and_ln886 = and i1 %icmp_ln886, i1 %squarePatch_alternate2

]]></Node>
<StgValue><ssdm name="and_ln886"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit7_ifconv:10 %notChoppedPatch = or i1 %icmp_ln940, i1 %and_ln886

]]></Node>
<StgValue><ssdm name="notChoppedPatch"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit7_ifconv:11 %xor_ln949 = xor i1 %notChoppedPatch, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit7_ifconv:12 %icmp_ln886_1 = icmp_sgt  i32 %original_c_V, i32 4244967196

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit7_ifconv:13 %icmp_ln949 = icmp_slt  i32 %ref_tmp, i32 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit7_ifconv:14 %and_ln949 = and i1 %icmp_ln949, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit7_ifconv:15 %and_ln949_1 = and i1 %and_ln949, i1 %icmp_ln886_1

]]></Node>
<StgValue><ssdm name="and_ln949_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="108" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit7_ifconv:0 %repeat_original = phi i1 0, void, i1 %repeat_original_ph, void %.loopexit7_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="repeat_original"/></StgValue>
</operation>

<operation id="109" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit7_ifconv:16 %br_ln949 = br i1 %and_ln949_1, void %.loopexit, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln949"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:0 %packedCoordinates_V = load i8 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:2 %patches_parameters_load_6 = load i7 %patches_parameters_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_load_6"/></StgValue>
</operation>

<operation id="112" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:5 %packedCoordinates_V_1 = load i8 %patches_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="113" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:0 %packedCoordinates_V = load i8 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:1 %trunc_ln69 = trunc i64 %packedCoordinates_V

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:2 %patches_parameters_load_6 = load i7 %patches_parameters_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_load_6"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3 %icmp_ln952 = icmp_eq  i32 %patches_parameters_load_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln952"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:5 %packedCoordinates_V_1 = load i8 %patches_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_1"/></StgValue>
</operation>

<operation id="118" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:6 %trunc_ln69_1 = trunc i64 %packedCoordinates_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="119" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:4 %or_ln952 = or i1 %repeat_original, i1 %icmp_ln952

]]></Node>
<StgValue><ssdm name="or_ln952"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7 %icmp_ln878 = icmp_sgt  i32 %trunc_ln69_1, i32 4244967296

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8 %select_ln961 = select i1 %icmp_ln878, i32 %trunc_ln69_1, i32 4244967296

]]></Node>
<StgValue><ssdm name="select_ln961"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9 %select_ln952 = select i1 %or_ln952, i32 %select_ln961, i32 %original_d_V

]]></Node>
<StgValue><ssdm name="select_ln952"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="64" op_10_bw="32" op_11_bw="33" op_12_bw="26" op_13_bw="35" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
_ifconv:10 %ppl_assign_s = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %output_patch_stream_V, i32 %trunc_ln69, i32 %select_ln952, i32 %ppl_assign4, i1 1, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ppl_assign_s"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="124" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="64" op_10_bw="32" op_11_bw="33" op_12_bw="26" op_13_bw="35" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
_ifconv:10 %ppl_assign_s = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %output_patch_stream_V, i32 %trunc_ln69, i32 %select_ln952, i32 %ppl_assign4, i1 1, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ppl_assign_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="125" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:11 %complementary_a_V = load i7 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_V"/></StgValue>
</operation>

<operation id="126" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:12 %complementary_b_V = load i7 %patches_parameters_addr_4

]]></Node>
<StgValue><ssdm name="complementary_b_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="127" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:11 %complementary_a_V = load i7 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="complementary_a_V"/></StgValue>
</operation>

<operation id="128" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:12 %complementary_b_V = load i7 %patches_parameters_addr_4

]]></Node>
<StgValue><ssdm name="complementary_b_V"/></StgValue>
</operation>

<operation id="129" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:13 %sext_ln215 = sext i32 %original_c_V

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="130" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:14 %sext_ln215_2 = sext i32 %complementary_a_V

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="131" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:15 %ret = sub i33 %sext_ln215, i33 %sext_ln215_2

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="132" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:16 %sext_ln215_3 = sext i32 %original_d_V

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:17 %sext_ln215_4 = sext i32 %complementary_b_V

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="134" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:18 %ret_1 = sub i33 %sext_ln215_3, i33 %sext_ln215_4

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="135" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:19 %icmp_ln878_1 = icmp_slt  i33 %ret, i33 %ret_1

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="136" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ifconv:20 %white_space_height = select i1 %icmp_ln878_1, i33 %ret_1, i33 %ret

]]></Node>
<StgValue><ssdm name="white_space_height"/></StgValue>
</operation>

<operation id="137" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:21 %sext_ln534 = sext i33 %white_space_height

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="138" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:22 %br_ln989 = br void

]]></Node>
<StgValue><ssdm name="br_ln989"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="139" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %white_space_height_0 = phi i64 %sext_ln534, void %_ifconv, i64 %white_space_height_1, void

]]></Node>
<StgValue><ssdm name="white_space_height_0"/></StgValue>
</operation>

<operation id="140" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %previous_white_space_height_0 = phi i64 18446744073708551616, void %_ifconv, i64 %previous_white_space_height, void

]]></Node>
<StgValue><ssdm name="previous_white_space_height_0"/></StgValue>
</operation>

<operation id="141" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %current_z_top_index_0 = phi i32 4294967295, void %_ifconv, i32 %current_z_top_index, void

]]></Node>
<StgValue><ssdm name="current_z_top_index_0"/></StgValue>
</operation>

<operation id="142" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:7 %tmp_s = call i1 @getSolveNextPatchPairWhileCondition, i32 %GDn_points, i1 %repeat_original, i64 %white_space_height_0, i64 %previous_white_space_height_0, i32 %current_z_top_index_0, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="143" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
:7 %tmp_s = call i1 @getSolveNextPatchPairWhileCondition, i32 %GDn_points, i1 %repeat_original, i64 %white_space_height_0, i64 %previous_white_space_height_0, i32 %current_z_top_index_0, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="144" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %counter_0 = phi i32 0, void %_ifconv, i32 %counter, void

]]></Node>
<StgValue><ssdm name="counter_0"/></StgValue>
</operation>

<operation id="145" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %counterUpshift_0 = phi i32 0, void %_ifconv, i32 %counterUpshift, void

]]></Node>
<StgValue><ssdm name="counterUpshift_0"/></StgValue>
</operation>

<operation id="146" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %previous_z_top_min_V_0 = phi i32 3295967296, void %_ifconv, i32 %previous_z_top_min_V, void

]]></Node>
<StgValue><ssdm name="previous_z_top_min_V_0"/></StgValue>
</operation>

<operation id="147" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %z_top_min_0 = phi i32 %select_ln952, void %_ifconv, i32 %newret2, void

]]></Node>
<StgValue><ssdm name="z_top_min_0"/></StgValue>
</operation>

<operation id="148" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln989 = br i1 %tmp_s, void %.loopexit.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln989"/></StgValue>
</operation>

<operation id="149" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="288" op_0_bw="288" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="64" op_16_bw="32" op_17_bw="35" op_18_bw="33" op_19_bw="26" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
:1 %call_ret = call i288 @solveComplmentaryPatch, i8 %n_patches, i32 %GDn_points, i64 %output_patch_stream_V, i32 %ppl_assign_s, i8 %nPatchesAtOriginal, i32 %previous_z_top_min_V_0, i32 %trunc_ln69, i64 %white_space_height_0, i32 %original_c_V, i32 %original_d_V, i32 %counter_0, i32 %counterUpshift_0, i32 %z_top_min_0, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i35 %radiiDivisionList, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="150" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln992 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48

]]></Node>
<StgValue><ssdm name="specloopname_ln992"/></StgValue>
</operation>

<operation id="151" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="288" op_0_bw="288" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="64" op_16_bw="32" op_17_bw="35" op_18_bw="33" op_19_bw="26" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
:1 %call_ret = call i288 @solveComplmentaryPatch, i8 %n_patches, i32 %GDn_points, i64 %output_patch_stream_V, i32 %ppl_assign_s, i8 %nPatchesAtOriginal, i32 %previous_z_top_min_V_0, i32 %trunc_ln69, i64 %white_space_height_0, i32 %original_c_V, i32 %original_d_V, i32 %counter_0, i32 %counterUpshift_0, i32 %z_top_min_0, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i35 %radiiDivisionList, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="152" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="288">
<![CDATA[
:2 %previous_white_space_height = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="previous_white_space_height"/></StgValue>
</operation>

<operation id="153" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="288">
<![CDATA[
:3 %current_z_top_index = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="current_z_top_index"/></StgValue>
</operation>

<operation id="154" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="288">
<![CDATA[
:4 %counter = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="155" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="288">
<![CDATA[
:5 %counterUpshift = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="counterUpshift"/></StgValue>
</operation>

<operation id="156" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="288">
<![CDATA[
:6 %previous_z_top_min_V = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="previous_z_top_min_V"/></StgValue>
</operation>

<operation id="157" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="288">
<![CDATA[
:7 %white_space_height_1 = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="white_space_height_1"/></StgValue>
</operation>

<operation id="158" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="288">
<![CDATA[
:8 %newret2 = extractvalue i288 %call_ret

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="159" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %icmp_ln994 = icmp_sgt  i32 %counter, i32 25

]]></Node>
<StgValue><ssdm name="icmp_ln994"/></StgValue>
</operation>

<operation id="160" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln994 = br i1 %icmp_ln994, void, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln994"/></StgValue>
</operation>

<operation id="161" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln989 = br void

]]></Node>
<StgValue><ssdm name="br_ln989"/></StgValue>
</operation>

<operation id="162" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="icmp_ln994" val="1"/>
</and_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.loopexit:0 %z_top_min_2_ph = phi i32 %z_top_min_0, void, i32 %newret2, void

]]></Node>
<StgValue><ssdm name="z_top_min_2_ph"/></StgValue>
</operation>

<operation id="163" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="icmp_ln994" val="1"/>
</and_exp><and_exp><literal name="and_ln949_1" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="164" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0 %ppl_assign_0 = phi i32 %ppl_assign4, void %.loopexit7_ifconv, i32 %ppl_assign_s, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="ppl_assign_0"/></StgValue>
</operation>

<operation id="165" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:1 %complementary_apexZ0_0 = phi i32 %p_read, void %.loopexit7_ifconv, i32 %trunc_ln69, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_0"/></StgValue>
</operation>

<operation id="166" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:2 %z_top_min_2 = phi i32 %p_read_1, void %.loopexit7_ifconv, i32 %z_top_min_2_ph, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="z_top_min_2"/></StgValue>
</operation>

<operation id="167" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:6 %patches_parameters_load_9 = load i7 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load_9"/></StgValue>
</operation>

<operation id="168" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:7 %patches_parameters_load_10 = load i7 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load_10"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="169" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:6 %patches_parameters_load_9 = load i7 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load_9"/></StgValue>
</operation>

<operation id="170" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:7 %patches_parameters_load_10 = load i7 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load_10"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="171" st_id="32" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="172" st_id="33" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="173" st_id="34" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="174" st_id="35" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="175" st_id="36" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="176" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:4 %n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="177" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:5 %lastPatchIndex = add i8 %n_patches_read, i8 255

]]></Node>
<StgValue><ssdm name="lastPatchIndex"/></StgValue>
</operation>

<operation id="178" st_id="37" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="179" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit:3 %madeComplementaryPatch = phi i1 0, void %.loopexit7_ifconv, i1 1, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="madeComplementaryPatch"/></StgValue>
</operation>

<operation id="180" st_id="38" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit:8 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>

<operation id="181" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:9 %br_ln1010 = br i1 %madeComplementaryPatch, void %.loopexit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln1010"/></StgValue>
</operation>

<operation id="182" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="64" op_12_bw="32" op_13_bw="35" op_14_bw="33" op_15_bw="26" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0">
<![CDATA[
:0 %call_ln1012 = call void @makeThirdPatch, i8 %n_patches, i32 %GDn_points, i64 %output_patch_stream_V, i8 %lastPatchIndex, i32 %z_top_min_2, i32 %z_top_max_read_1, i32 %complementary_apexZ0_0, i32 %apexZ0_read, i32 %ppl_assign_0, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i35 %radiiDivisionList, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ln1012"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="183" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="64" op_12_bw="32" op_13_bw="35" op_14_bw="33" op_15_bw="26" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0">
<![CDATA[
:0 %call_ln1012 = call void @makeThirdPatch, i8 %n_patches, i32 %GDn_points, i64 %output_patch_stream_V, i8 %lastPatchIndex, i32 %z_top_min_2, i32 %z_top_max_read_1, i32 %complementary_apexZ0_0, i32 %apexZ0_read, i32 %ppl_assign_0, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i35 %radiiDivisionList, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ln1012"/></StgValue>
</operation>

<operation id="184" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1013 = br void %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1013"/></StgValue>
</operation>

<operation id="185" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:0 %mrv_s = insertvalue i224 <undef>, i32 %patches_parameters_load_10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="186" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:1 %mrv_1 = insertvalue i224 %mrv_s, i32 %add_ln854

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="187" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:2 %mrv_2 = insertvalue i224 %mrv_1, i32 %patches_parameters_load_9

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="188" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:3 %mrv_3 = insertvalue i224 %mrv_2, i32 %ref_tmp1

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="189" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:4 %mrv_4 = insertvalue i224 %mrv_3, i32 %complementary_apexZ0_0

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="190" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:5 %mrv_5 = insertvalue i224 %mrv_4, i32 %patches_parameters_load_9

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="191" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:6 %mrv_6 = insertvalue i224 %mrv_5, i32 %z_top_min_2

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="192" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="224">
<![CDATA[
.loopexit._crit_edge:7 %ret_ln1019 = ret i224 %mrv_6

]]></Node>
<StgValue><ssdm name="ret_ln1019"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
