@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@W: BN132 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":55:4:55:12|Removing sequential instance final_fifo.rd_addr[5:0] because it is equivalent to instance pre_highlight_frame_fifo.wr_addr[5:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA160 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":42:4:42:12|Removing sequential instance pre_highlight_frame_fifo.wr_addr[5] (in view: work.motion_detect_top(verilog)) because its output is 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA160 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":42:4:42:12|Removing sequential instance pre_highlight_frame_fifo.wr_addr[4] (in view: work.motion_detect_top(verilog)) because its output is 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA160 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":42:4:42:12|Removing sequential instance pre_highlight_frame_fifo.wr_addr[3] (in view: work.motion_detect_top(verilog)) because its output is 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA160 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":42:4:42:12|Removing sequential instance pre_highlight_frame_fifo.wr_addr[2] (in view: work.motion_detect_top(verilog)) because its output is 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA160 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":42:4:42:12|Removing sequential instance pre_highlight_frame_fifo.wr_addr[1] (in view: work.motion_detect_top(verilog)) because its output is 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA160 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":42:4:42:12|Removing sequential instance pre_highlight_frame_fifo.wr_addr[0] (in view: work.motion_detect_top(verilog)) because its output is 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":35:4:35:12|RAM fifo_buf[23:0] (in view: work.fifo_24s_32s_6s_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":35:4:35:12|RAM fifo_buf[23:0] (in view: work.fifo_24s_32s_6s_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":35:4:35:12|RAM background.fifo_buf[23:0] (in view: work.motion_detect_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":35:4:35:12|RAM frame.fifo_buf[23:0] (in view: work.motion_detect_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":35:4:35:12|RAM sub_fifo.fifo_buf[23:0] (in view: work.motion_detect_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/gfa2226/fpga/hw3/motion_detect/fifo.sv":35:4:35:12|RAM final_fifo.fifo_buf[23:0] (in view: work.motion_detect_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT246 :"/home/gfa2226/fpga/hw3/motion_detect/motion_detect_top.sv":176:10:176:20|Blackbox highlight is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock motion_detect_top|clock with period 11.42ns. Please declare a user-defined clock on port clock.
