# Approx_ISVLSI25

This repository is used to generate all the files used in ISVLIS 2025.
I have provided 
    a) Verilog codes of all the relevant designs
    b) Values directly taken from the designs whose verilog codes were not available because those designs were implemented in 45nm technology.
    c) tcl files used in the design is alos given
    d) python codes used to find output MRED and other erros are also present. 
    e) Test bench is also present
    

