<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p624" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_624{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_624{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_624{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_624{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_624{left:151px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_624{left:69px;bottom:1059px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_624{left:69px;bottom:1042px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t8_624{left:69px;bottom:1025px;letter-spacing:-0.25px;word-spacing:-0.4px;}
#t9_624{left:69px;bottom:1001px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ta_624{left:69px;bottom:984px;letter-spacing:-0.2px;word-spacing:-0.45px;}
#tb_624{left:69px;bottom:967px;letter-spacing:-0.15px;}
#tc_624{left:69px;bottom:943px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_624{left:585px;bottom:943px;letter-spacing:-0.21px;}
#te_624{left:673px;bottom:943px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tf_624{left:69px;bottom:926px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tg_624{left:69px;bottom:572px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_624{left:69px;bottom:555px;letter-spacing:-0.17px;word-spacing:-0.83px;}
#ti_624{left:69px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_624{left:69px;bottom:471px;letter-spacing:0.18px;}
#tk_624{left:150px;bottom:471px;letter-spacing:0.2px;word-spacing:-1.6px;}
#tl_624{left:149px;bottom:445px;letter-spacing:0.21px;word-spacing:-0.04px;}
#tm_624{left:149px;bottom:419px;letter-spacing:0.21px;word-spacing:-0.01px;}
#tn_624{left:69px;bottom:393px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_624{left:160px;bottom:400px;}
#tp_624{left:176px;bottom:393px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tq_624{left:69px;bottom:377px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tr_624{left:69px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_624{left:69px;bottom:343px;letter-spacing:-0.23px;word-spacing:-0.39px;}
#tt_624{left:69px;bottom:284px;letter-spacing:0.14px;}
#tu_624{left:151px;bottom:284px;letter-spacing:0.15px;word-spacing:0.01px;}
#tv_624{left:69px;bottom:261px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tw_624{left:818px;bottom:259px;}
#tx_624{left:69px;bottom:244px;letter-spacing:-0.17px;word-spacing:-1.3px;}
#ty_624{left:727px;bottom:244px;letter-spacing:-0.21px;}
#tz_624{left:815px;bottom:244px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#t10_624{left:69px;bottom:227px;letter-spacing:-0.14px;word-spacing:-0.29px;}
#t11_624{left:69px;bottom:203px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_624{left:69px;bottom:186px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t13_624{left:69px;bottom:169px;letter-spacing:-0.23px;word-spacing:-0.41px;}
#t14_624{left:69px;bottom:144px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_624{left:69px;bottom:128px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t16_624{left:69px;bottom:111px;letter-spacing:-0.24px;word-spacing:-0.34px;}
#t17_624{left:201px;bottom:881px;letter-spacing:0.12px;word-spacing:0.02px;}
#t18_624{left:297px;bottom:881px;letter-spacing:0.13px;}
#t19_624{left:75px;bottom:862px;letter-spacing:-0.17px;}
#t1a_624{left:205px;bottom:862px;letter-spacing:-0.09px;word-spacing:-0.23px;}
#t1b_624{left:259px;bottom:862px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1c_624{left:449px;bottom:862px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1d_624{left:75px;bottom:839px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_624{left:171px;bottom:845px;}
#t1f_624{left:71px;bottom:633px;letter-spacing:-0.14px;}
#t1g_624{left:70px;bottom:613px;letter-spacing:-0.11px;}
#t1h_624{left:205px;bottom:839px;letter-spacing:-0.11px;}
#t1i_624{left:259px;bottom:839px;letter-spacing:-0.16px;}
#t1j_624{left:449px;bottom:839px;letter-spacing:-0.13px;}
#t1k_624{left:75px;bottom:816px;letter-spacing:-0.12px;word-spacing:-0.08px;}
#t1l_624{left:205px;bottom:816px;letter-spacing:-0.14px;}
#t1m_624{left:258px;bottom:816px;letter-spacing:-0.14px;}
#t1n_624{left:449px;bottom:816px;letter-spacing:-0.12px;}
#t1o_624{left:205px;bottom:793px;letter-spacing:-0.13px;}
#t1p_624{left:259px;bottom:793px;letter-spacing:-0.15px;}
#t1q_624{left:449px;bottom:793px;letter-spacing:-0.12px;}
#t1r_624{left:205px;bottom:770px;letter-spacing:-0.17px;}
#t1s_624{left:258px;bottom:770px;letter-spacing:-0.13px;}
#t1t_624{left:449px;bottom:770px;letter-spacing:-0.11px;}
#t1u_624{left:205px;bottom:747px;letter-spacing:-0.14px;}
#t1v_624{left:259px;bottom:747px;letter-spacing:-0.13px;}
#t1w_624{left:449px;bottom:747px;letter-spacing:-0.13px;}
#t1x_624{left:205px;bottom:724px;letter-spacing:-0.14px;}
#t1y_624{left:259px;bottom:724px;letter-spacing:-0.11px;}
#t1z_624{left:449px;bottom:724px;letter-spacing:-0.12px;}
#t20_624{left:205px;bottom:701px;letter-spacing:-0.14px;}
#t21_624{left:449px;bottom:701px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t22_624{left:75px;bottom:678px;letter-spacing:-0.11px;}
#t23_624{left:75px;bottom:661px;letter-spacing:-0.11px;}
#t24_624{left:179px;bottom:668px;}
#t25_624{left:205px;bottom:678px;letter-spacing:-0.14px;}

.s1_624{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_624{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_624{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_624{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_624{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_624{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_624{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_624{font-size:18px;font-family:Symbol_3ef;color:#000;}
.s9_624{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_624{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sb_624{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sc_624{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.sd_624{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts624" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg624Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg624" style="-webkit-user-select: none;"><object width="935" height="1210" data="624/624.svg" type="image/svg+xml" id="pdf624" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_624" class="t s1_624">17-36 </span><span id="t2_624" class="t s1_624">Vol. 3B </span>
<span id="t3_624" class="t s2_624">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_624" class="t s3_624">17.11.4 </span><span id="t5_624" class="t s3_624">M2M Machine Check Errors </span>
<span id="t6_624" class="t s4_624">MC error codes associated with M2M for the 3rd generation Intel Xeon Scalable Processor Family with a CPUID </span>
<span id="t7_624" class="t s4_624">DisplayFamily_DisplaySignature of 06_6AH are reported in the IA32_MC12_STATUS, IA32_MC16_STATUS, </span>
<span id="t8_624" class="t s4_624">IA32_MC20_STATUS, and IA32_MC24_STATUS MSRs. </span>
<span id="t9_624" class="t s4_624">MC error codes associated with M2M for the 3rd generation Intel Xeon Scalable Processor Family with a CPUID </span>
<span id="ta_624" class="t s4_624">DisplayFamily_DisplaySignature of 06_6CH are reported in the IA32_MC12_STATUS and IA32_MC16_STATUS </span>
<span id="tb_624" class="t s4_624">MSRs. </span>
<span id="tc_624" class="t s4_624">The supported error codes follow the architectural MCACOD definition type </span><span id="td_624" class="t s5_624">1MMMCCCC</span><span id="te_624" class="t s4_624">; see Chapter 16, </span>
<span id="tf_624" class="t s4_624">“Machine-Check Architecture.” </span>
<span id="tg_624" class="t s4_624">MC error codes associated with mirrored memory corrections are reported in the IA32_MC12_MISC, </span>
<span id="th_624" class="t s4_624">IA32_MC16_MISC, IA32_MC20_MISC, and IA32_MC24_MISC MSRs. The model-specific error codes listed in Table </span>
<span id="ti_624" class="t s4_624">17-32 also apply to IA32_MCi_MISC, where i = 12, 16, 20, 24. </span>
<span id="tj_624" class="t s6_624">17.12 </span><span id="tk_624" class="t s6_624">INCREMENTAL DECODING INFORMATION: PROCESSOR FAMILY WITH CPUID </span>
<span id="tl_624" class="t s6_624">DISPLAYFAMILY_DISPLAYMODEL SIGNATURE 06_86H, MACHINE ERROR </span>
<span id="tm_624" class="t s6_624">CODES FOR MACHINE CHECK </span>
<span id="tn_624" class="t s4_624">In Intel Atom </span>
<span id="to_624" class="t s7_624">® </span>
<span id="tp_624" class="t s4_624">processors based on Tremont microarchitecture with CPUID DisplayFamily_DisplaySignature </span>
<span id="tq_624" class="t s4_624">06_86H, incremental error codes for internal machine check errors from the PCU controller are reported in the </span>
<span id="tr_624" class="t s4_624">register bank IA32_MC4. Table 17-34 in Section 17.11.1 lists model-specific fields to interpret error codes appli- </span>
<span id="ts_624" class="t s4_624">cable to IA32_MC4_STATUS. </span>
<span id="tt_624" class="t s3_624">17.12.1 </span><span id="tu_624" class="t s3_624">Integrated Memory Controller Machine Check Errors </span>
<span id="tv_624" class="t s4_624">MC error codes associated with integrated memory controllers are reported in the MSRs IA32_MC13_STATUS</span><span id="tw_624" class="t s8_624">− </span>
<span id="tx_624" class="t s4_624">IA32_MC15_STATUS. The supported error codes follow the architectural MCACOD definition type </span><span id="ty_624" class="t s5_624">1MMMCCCC</span><span id="tz_624" class="t s4_624">; see </span>
<span id="t10_624" class="t s4_624">Chapter 16, “Machine-Check Architecture.” </span>
<span id="t11_624" class="t s4_624">The IA32_MCi_STATUS MSR (where i = 13, 14, 15) contains information related to a machine check error if its </span>
<span id="t12_624" class="t s4_624">VAL(valid) flag is set. Bit definitions are the same as those found in Table 17-37 “Intel IMC MC Error Codes for </span>
<span id="t13_624" class="t s4_624">IA32_MCi_STATUS (i= 13—14, 17—18, 21—22, 25—26).” </span>
<span id="t14_624" class="t s4_624">The IA32_MCi_MISC MSR (where i = 13, 14, 15) contains information related memory corrections. Bit definitions </span>
<span id="t15_624" class="t s4_624">are the same as those found in Table 17-38 “Additional Information Reported in IA32_MCi_MISC (i= 13—14, </span>
<span id="t16_624" class="t s4_624">17—18, 21—22, 25—26).” </span>
<span id="t17_624" class="t s9_624">Table 17-39. </span><span id="t18_624" class="t s9_624">M2M MC Error Codes for IA32_MCi_STATUS (i= 12, 16, 20, 24) </span>
<span id="t19_624" class="t sa_624">Type </span><span id="t1a_624" class="t sa_624">Bit No. </span><span id="t1b_624" class="t sa_624">Bit Function </span><span id="t1c_624" class="t sa_624">Bit Description </span>
<span id="t1d_624" class="t sb_624">MCA Error Codes </span>
<span id="t1e_624" class="t sc_624">1 </span>
<span id="t1f_624" class="t sd_624">NOTES: </span>
<span id="t1g_624" class="t sb_624">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t1h_624" class="t sb_624">15:0 </span><span id="t1i_624" class="t sb_624">MCACOD </span><span id="t1j_624" class="t sb_624">Compound error format: 0000 0000 1MMM CCCC </span>
<span id="t1k_624" class="t sb_624">Model Specific Errors </span><span id="t1l_624" class="t sb_624">23:16 </span><span id="t1m_624" class="t sb_624">MSCOD </span><span id="t1n_624" class="t sb_624">Logged an MC error. </span>
<span id="t1o_624" class="t sb_624">25:24 </span><span id="t1p_624" class="t sb_624">MscodDDRType </span><span id="t1q_624" class="t sb_624">Logged a DDR/DDRT specific error. </span>
<span id="t1r_624" class="t sb_624">26 </span><span id="t1s_624" class="t sb_624">MscodFailoverWhileResetPrep </span><span id="t1t_624" class="t sb_624">Logged a failover specific error while preparing to reset. </span>
<span id="t1u_624" class="t sb_624">31:27 </span><span id="t1v_624" class="t sb_624">Reserved </span><span id="t1w_624" class="t sb_624">Reserved </span>
<span id="t1x_624" class="t sb_624">37:32 </span><span id="t1y_624" class="t sb_624">Other Info </span><span id="t1z_624" class="t sb_624">Other information. </span>
<span id="t20_624" class="t sb_624">56:38 </span><span id="t21_624" class="t sb_624">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t22_624" class="t sb_624">Status Register </span>
<span id="t23_624" class="t sb_624">Validity Indicators </span>
<span id="t24_624" class="t sc_624">1 </span>
<span id="t25_624" class="t sb_624">63:57 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
