Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 24 16:01:34 2024
| Host         : Pogputer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.167        0.000                      0                   92        0.185        0.000                      0                   92        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.167        0.000                      0                   92        0.185        0.000                      0                   92        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 DB0/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 2.282ns (46.959%)  route 2.578ns (53.041%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB0/counter_reg[26]/Q
                         net (fo=30, routed)          1.049     6.644    DB0/counter_reg[26]
    SLICE_X59Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.768 r  DB0/counter[0]_i_15/O
                         net (fo=5, routed)           0.492     7.260    DB0/counter[0]_i_15_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  DB0/counter[0]_i_6/O
                         net (fo=50, routed)          1.027     8.411    DB0/counter[0]_i_6_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  DB0/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     8.535    DB0/counter[0]_i_10_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  DB0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.085    DB0/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  DB0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    DB0/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  DB0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    DB0/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  DB0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB0/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB0/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.664    DB0/counter_reg[20]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.998 r  DB0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.998    DB0/counter_reg[24]_i_1_n_6
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[25]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.062    15.165    DB0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 DB0/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 2.168ns (45.772%)  route 2.569ns (54.228%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB0/counter_reg[26]/Q
                         net (fo=30, routed)          1.049     6.644    DB0/counter_reg[26]
    SLICE_X59Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.768 r  DB0/counter[0]_i_15/O
                         net (fo=5, routed)           0.492     7.260    DB0/counter[0]_i_15_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  DB0/counter[0]_i_6/O
                         net (fo=50, routed)          1.027     8.411    DB0/counter[0]_i_6_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  DB0/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     8.535    DB0/counter[0]_i_10_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  DB0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.085    DB0/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  DB0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    DB0/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  DB0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    DB0/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  DB0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB0/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB0/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.875 r  DB0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.875    DB0/counter_reg[20]_i_1_n_6
    SLICE_X61Y24         FDCE                                         r  DB0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB0/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  DB0/counter_reg[21]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.062    15.129    DB0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 DB0/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 2.187ns (45.901%)  route 2.578ns (54.099%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB0/counter_reg[26]/Q
                         net (fo=30, routed)          1.049     6.644    DB0/counter_reg[26]
    SLICE_X59Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.768 r  DB0/counter[0]_i_15/O
                         net (fo=5, routed)           0.492     7.260    DB0/counter[0]_i_15_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  DB0/counter[0]_i_6/O
                         net (fo=50, routed)          1.027     8.411    DB0/counter[0]_i_6_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  DB0/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     8.535    DB0/counter[0]_i_10_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  DB0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.085    DB0/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  DB0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    DB0/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  DB0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    DB0/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  DB0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB0/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB0/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.664    DB0/counter_reg[20]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.903 r  DB0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.903    DB0/counter_reg[24]_i_1_n_5
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[26]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.062    15.165    DB0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 DB0/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 2.147ns (45.530%)  route 2.569ns (54.470%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB0/counter_reg[26]/Q
                         net (fo=30, routed)          1.049     6.644    DB0/counter_reg[26]
    SLICE_X59Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.768 r  DB0/counter[0]_i_15/O
                         net (fo=5, routed)           0.492     7.260    DB0/counter[0]_i_15_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  DB0/counter[0]_i_6/O
                         net (fo=50, routed)          1.027     8.411    DB0/counter[0]_i_6_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  DB0/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     8.535    DB0/counter[0]_i_10_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  DB0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.085    DB0/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  DB0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    DB0/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  DB0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    DB0/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  DB0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB0/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB0/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.854 r  DB0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.854    DB0/counter_reg[20]_i_1_n_4
    SLICE_X61Y24         FDCE                                         r  DB0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB0/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  DB0/counter_reg[23]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.062    15.129    DB0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 DB0/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 2.171ns (45.719%)  route 2.578ns (54.281%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB0/counter_reg[26]/Q
                         net (fo=30, routed)          1.049     6.644    DB0/counter_reg[26]
    SLICE_X59Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.768 r  DB0/counter[0]_i_15/O
                         net (fo=5, routed)           0.492     7.260    DB0/counter[0]_i_15_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  DB0/counter[0]_i_6/O
                         net (fo=50, routed)          1.027     8.411    DB0/counter[0]_i_6_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  DB0/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     8.535    DB0/counter[0]_i_10_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  DB0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.085    DB0/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  DB0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    DB0/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  DB0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    DB0/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  DB0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB0/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB0/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.664    DB0/counter_reg[20]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.887 r  DB0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.887    DB0/counter_reg[24]_i_1_n_7
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[24]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.062    15.165    DB0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 DB0/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 2.073ns (44.662%)  route 2.569ns (55.338%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB0/counter_reg[26]/Q
                         net (fo=30, routed)          1.049     6.644    DB0/counter_reg[26]
    SLICE_X59Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.768 r  DB0/counter[0]_i_15/O
                         net (fo=5, routed)           0.492     7.260    DB0/counter[0]_i_15_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  DB0/counter[0]_i_6/O
                         net (fo=50, routed)          1.027     8.411    DB0/counter[0]_i_6_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  DB0/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     8.535    DB0/counter[0]_i_10_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  DB0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.085    DB0/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  DB0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    DB0/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  DB0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    DB0/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  DB0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB0/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB0/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.780 r  DB0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.780    DB0/counter_reg[20]_i_1_n_5
    SLICE_X61Y24         FDCE                                         r  DB0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB0/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  DB0/counter_reg[22]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.062    15.129    DB0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 DB0/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 2.057ns (44.470%)  route 2.569ns (55.530%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB0/counter_reg[26]/Q
                         net (fo=30, routed)          1.049     6.644    DB0/counter_reg[26]
    SLICE_X59Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.768 r  DB0/counter[0]_i_15/O
                         net (fo=5, routed)           0.492     7.260    DB0/counter[0]_i_15_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  DB0/counter[0]_i_6/O
                         net (fo=50, routed)          1.027     8.411    DB0/counter[0]_i_6_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  DB0/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     8.535    DB0/counter[0]_i_10_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  DB0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.085    DB0/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  DB0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    DB0/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  DB0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    DB0/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  DB0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB0/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB0/counter_reg[16]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.764 r  DB0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.764    DB0/counter_reg[20]_i_1_n_7
    SLICE_X61Y24         FDCE                                         r  DB0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    DB0/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  DB0/counter_reg[20]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.062    15.129    DB0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 DB0/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 2.054ns (44.434%)  route 2.569ns (55.566%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB0/counter_reg[26]/Q
                         net (fo=30, routed)          1.049     6.644    DB0/counter_reg[26]
    SLICE_X59Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.768 r  DB0/counter[0]_i_15/O
                         net (fo=5, routed)           0.492     7.260    DB0/counter[0]_i_15_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  DB0/counter[0]_i_6/O
                         net (fo=50, routed)          1.027     8.411    DB0/counter[0]_i_6_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  DB0/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     8.535    DB0/counter[0]_i_10_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  DB0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.085    DB0/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  DB0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    DB0/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  DB0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    DB0/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  DB0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB0/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.761 r  DB0/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.761    DB0/counter_reg[16]_i_1_n_6
    SLICE_X61Y23         FDCE                                         r  DB0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    DB0/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  DB0/counter_reg[17]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.062    15.131    DB0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 DB0/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 2.033ns (44.181%)  route 2.569ns (55.819%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB0/counter_reg[26]/Q
                         net (fo=30, routed)          1.049     6.644    DB0/counter_reg[26]
    SLICE_X59Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.768 r  DB0/counter[0]_i_15/O
                         net (fo=5, routed)           0.492     7.260    DB0/counter[0]_i_15_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  DB0/counter[0]_i_6/O
                         net (fo=50, routed)          1.027     8.411    DB0/counter[0]_i_6_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  DB0/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     8.535    DB0/counter[0]_i_10_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  DB0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.085    DB0/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  DB0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    DB0/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  DB0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    DB0/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  DB0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB0/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.740 r  DB0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.740    DB0/counter_reg[16]_i_1_n_4
    SLICE_X61Y23         FDCE                                         r  DB0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    DB0/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  DB0/counter_reg[19]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.062    15.131    DB0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 DB0/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.959ns (43.268%)  route 2.569ns (56.731%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    DB0/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  DB0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  DB0/counter_reg[26]/Q
                         net (fo=30, routed)          1.049     6.644    DB0/counter_reg[26]
    SLICE_X59Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.768 r  DB0/counter[0]_i_15/O
                         net (fo=5, routed)           0.492     7.260    DB0/counter[0]_i_15_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.384 r  DB0/counter[0]_i_6/O
                         net (fo=50, routed)          1.027     8.411    DB0/counter[0]_i_6_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.535 r  DB0/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     8.535    DB0/counter[0]_i_10_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.085 r  DB0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.085    DB0/counter_reg[0]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  DB0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    DB0/counter_reg[4]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  DB0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    DB0/counter_reg[8]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  DB0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB0/counter_reg[12]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.666 r  DB0/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.666    DB0/counter_reg[16]_i_1_n_5
    SLICE_X61Y23         FDCE                                         r  DB0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    DB0/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  DB0/counter_reg[18]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.062    15.131    DB0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DB0/button_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/button_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.581     1.464    DB0/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  DB0/button_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  DB0/button_d1_reg[3]/Q
                         net (fo=1, routed)           0.114     1.719    DB0/button_d1[3]
    SLICE_X58Y25         FDRE                                         r  DB0/button_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    DB0/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  DB0/button_d2_reg[3]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.070     1.534    DB0/button_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 DB0/button_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/button_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.555     1.438    DB0/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  DB0/button_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  DB0/button_d1_reg[1]/Q
                         net (fo=1, routed)           0.170     1.749    DB0/button_d1[1]
    SLICE_X56Y25         FDRE                                         r  DB0/button_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.948    DB0/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  DB0/button_d2_reg[1]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.063     1.514    DB0/button_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 DB0/button_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/button_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.555     1.438    DB0/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  DB0/button_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  DB0/button_d1_reg[0]/Q
                         net (fo=1, routed)           0.170     1.749    DB0/button_d1[0]
    SLICE_X56Y25         FDRE                                         r  DB0/button_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.948    DB0/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  DB0/button_d2_reg[0]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.052     1.503    DB0/button_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS0/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.585     1.468    SS0/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  SS0/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SS0/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    SS0/refresh_counter_reg_n_0_[11]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  SS0/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    SS0/refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y21         FDCE                                         r  SS0/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    SS0/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  SS0/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.105     1.573    SS0/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS0/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.585     1.468    SS0/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  SS0/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SS0/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    SS0/refresh_counter_reg_n_0_[15]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  SS0/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    SS0/refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y22         FDCE                                         r  SS0/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.980    SS0/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  SS0/refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    SS0/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS0/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.470    SS0/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  SS0/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  SS0/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.719    SS0/refresh_counter_reg_n_0_[3]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  SS0/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    SS0/refresh_counter_reg[0]_i_1_n_4
    SLICE_X63Y19         FDCE                                         r  SS0/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.983    SS0/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  SS0/refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.105     1.575    SS0/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS0/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.586     1.469    SS0/clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  SS0/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SS0/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    SS0/refresh_counter_reg_n_0_[7]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  SS0/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    SS0/refresh_counter_reg[4]_i_1_n_4
    SLICE_X63Y20         FDCE                                         r  SS0/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.982    SS0/clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  SS0/refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDCE (Hold_fdce_C_D)         0.105     1.574    SS0/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS0/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.585     1.468    SS0/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  SS0/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SS0/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    SS0/refresh_counter_reg_n_0_[12]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  SS0/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    SS0/refresh_counter_reg[12]_i_1_n_7
    SLICE_X63Y22         FDCE                                         r  SS0/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.980    SS0/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  SS0/refresh_counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    SS0/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS0/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.712    SS0/refresh_counter_reg_n_0_[16]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  SS0/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    SS0/refresh_counter_reg[16]_i_1_n_7
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.851     1.978    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105     1.571    SS0/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS0/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.585     1.468    SS0/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  SS0/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SS0/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.714    SS0/refresh_counter_reg_n_0_[8]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  SS0/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    SS0/refresh_counter_reg[8]_i_1_n_7
    SLICE_X63Y21         FDCE                                         r  SS0/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    SS0/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  SS0/refresh_counter_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.105     1.573    SS0/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y25   DB0/button_d1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y25   DB0/button_d1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y25   DB0/button_d1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   DB0/button_d1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   DB0/button_d1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y25   DB0/button_d2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y25   DB0/button_d2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y25   DB0/button_d2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   DB0/button_d2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   DB0/button_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   DB0/button_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   DB0/button_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   DB0/button_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   DB0/button_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   DB0/button_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   DB0/button_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   DB0/button_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   DB0/button_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   DB0/button_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   DB0/button_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   DB0/button_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   DB0/button_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   DB0/button_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   DB0/button_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   DB0/button_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   DB0/button_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   DB0/button_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   DB0/button_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   DB0/button_d1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DFF3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.187ns  (logic 5.756ns (47.229%)  route 6.431ns (52.771%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    DFF3/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  DFF3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  DFF3/q_reg/Q
                         net (fo=11, routed)          1.200     6.797    DFF3/Q[0]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.921 r  DFF3/LED_BCD1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.921    SS0/S[3]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.322 r  SS0/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.322    SS0/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  SS0/LED_BCD1_carry__0/O[1]
                         net (fo=7, routed)           0.870     8.527    DFF6/led_out_OBUF[6]_inst_i_2_0[1]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.303     8.830 r  DFF6/led_out_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.853     9.683    DFF6/led_out_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.807 r  DFF6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.675    10.482    DFF6/q_reg_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.606 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.020    11.626    DFF6/refresh_counter_reg[18]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.152    11.778 r  DFF6/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.812    13.590    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    17.328 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.328    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.173ns  (logic 5.737ns (47.125%)  route 6.437ns (52.875%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    DFF3/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  DFF3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  DFF3/q_reg/Q
                         net (fo=11, routed)          1.200     6.797    DFF3/Q[0]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.921 r  DFF3/LED_BCD1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.921    SS0/S[3]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.322 r  SS0/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.322    SS0/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  SS0/LED_BCD1_carry__0/O[1]
                         net (fo=7, routed)           0.870     8.527    DFF6/led_out_OBUF[6]_inst_i_2_0[1]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.303     8.830 r  DFF6/led_out_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.853     9.683    DFF6/led_out_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.807 r  DFF6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.675    10.482    DFF6/q_reg_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.606 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.023    11.629    DFF6/refresh_counter_reg[18]
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.152    11.781 r  DFF6/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.815    13.596    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.719    17.315 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.315    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.022ns  (logic 5.521ns (45.927%)  route 6.501ns (54.073%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    DFF3/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  DFF3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  DFF3/q_reg/Q
                         net (fo=11, routed)          1.200     6.797    DFF3/Q[0]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.921 r  DFF3/LED_BCD1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.921    SS0/S[3]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.322 r  SS0/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.322    SS0/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  SS0/LED_BCD1_carry__0/O[1]
                         net (fo=7, routed)           0.870     8.527    DFF6/led_out_OBUF[6]_inst_i_2_0[1]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.303     8.830 r  DFF6/led_out_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.853     9.683    DFF6/led_out_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.807 r  DFF6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.675    10.482    DFF6/q_reg_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.606 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.837    11.443    DFF6/refresh_counter_reg[18]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.124    11.567 r  DFF6/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.065    13.632    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.164 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.164    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.973ns  (logic 5.494ns (45.892%)  route 6.478ns (54.108%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    DFF3/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  DFF3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  DFF3/q_reg/Q
                         net (fo=11, routed)          1.200     6.797    DFF3/Q[0]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.921 r  DFF3/LED_BCD1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.921    SS0/S[3]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.322 r  SS0/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.322    SS0/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  SS0/LED_BCD1_carry__0/O[1]
                         net (fo=7, routed)           0.870     8.527    DFF6/led_out_OBUF[6]_inst_i_2_0[1]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.303     8.830 r  DFF6/led_out_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.853     9.683    DFF6/led_out_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.807 r  DFF6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.675    10.482    DFF6/q_reg_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.606 f  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.020    11.626    DFF6/refresh_counter_reg[18]
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.750 r  DFF6/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.859    13.609    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.114 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.114    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.857ns  (logic 5.510ns (46.468%)  route 6.347ns (53.532%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    DFF3/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  DFF3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  DFF3/q_reg/Q
                         net (fo=11, routed)          1.200     6.797    DFF3/Q[0]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.921 r  DFF3/LED_BCD1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.921    SS0/S[3]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.322 r  SS0/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.322    SS0/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  SS0/LED_BCD1_carry__0/O[1]
                         net (fo=7, routed)           0.870     8.527    DFF6/led_out_OBUF[6]_inst_i_2_0[1]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.303     8.830 r  DFF6/led_out_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.853     9.683    DFF6/led_out_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.807 r  DFF6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.737    10.544    SS0/led_out_OBUF[6]_inst_i_1
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.668 r  SS0/led_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.978    11.646    SS0/refresh_counter_reg[19]_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124    11.770 r  SS0/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.709    13.479    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.999 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.999    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.848ns  (logic 5.749ns (48.524%)  route 6.099ns (51.476%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    DFF3/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  DFF3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  DFF3/q_reg/Q
                         net (fo=11, routed)          1.200     6.797    DFF3/Q[0]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.921 r  DFF3/LED_BCD1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.921    SS0/S[3]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.322 r  SS0/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.322    SS0/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  SS0/LED_BCD1_carry__0/O[1]
                         net (fo=7, routed)           0.870     8.527    DFF6/led_out_OBUF[6]_inst_i_2_0[1]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.303     8.830 r  DFF6/led_out_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.853     9.683    DFF6/led_out_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.807 r  DFF6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.675    10.482    DFF6/q_reg_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.606 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.837    11.443    DFF6/refresh_counter_reg[18]
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.152    11.595 r  DFF6/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663    13.258    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.731    16.989 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.989    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.838ns  (logic 5.525ns (46.674%)  route 6.313ns (53.326%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    DFF3/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  DFF3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  DFF3/q_reg/Q
                         net (fo=11, routed)          1.200     6.797    DFF3/Q[0]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.921 r  DFF3/LED_BCD1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.921    SS0/S[3]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.322 r  SS0/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.322    SS0/LED_BCD1_carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  SS0/LED_BCD1_carry__0/O[1]
                         net (fo=7, routed)           0.870     8.527    DFF6/led_out_OBUF[6]_inst_i_2_0[1]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.303     8.830 r  DFF6/led_out_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.853     9.683    DFF6/led_out_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.807 r  DFF6/led_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.675    10.482    DFF6/q_reg_1
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.606 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.023    11.629    DFF6/refresh_counter_reg[18]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124    11.753 r  DFF6/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.691    13.444    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.979 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.979    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 4.313ns (60.789%)  route 2.782ns (39.211%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  SS0/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.854     6.452    SS0/LED_activating_counter[1]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.604 r  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.928     8.531    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.236 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.236    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.078ns  (logic 4.333ns (61.219%)  route 2.745ns (38.781%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.846     6.444    SS0/LED_activating_counter[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.596 r  SS0/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.898     8.494    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.219 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.219    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.850ns  (logic 4.326ns (63.162%)  route 2.523ns (36.838%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.688     6.286    SS0/LED_activating_counter[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.438 r  SS0/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.835     8.273    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    11.991 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.991    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.386ns (68.425%)  route 0.640ns (31.575%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.239     1.846    SS0/LED_activating_counter[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.891 r  SS0/anode_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.292    anode_sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.492 r  anode_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.492    anode_sel[1]
    U4                                                                r  anode_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.464ns (68.864%)  route 0.662ns (31.136%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.248     1.855    SS0/LED_activating_counter[1]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.900 r  SS0/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.314    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.593 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.593    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.453ns (67.459%)  route 0.701ns (32.541%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.239     1.846    SS0/LED_activating_counter[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.046     1.892 r  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.462     2.354    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.620 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.620    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.452ns (67.311%)  route 0.705ns (32.689%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.171     1.778    SS0/LED_activating_counter[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.823 f  SS0/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.185     2.008    SS0/refresh_counter_reg[18]_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.053 r  SS0/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.349     2.402    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.623 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.623    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.475ns (67.658%)  route 0.705ns (32.342%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.269     1.876    SS0/LED_activating_counter[1]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.048     1.924 r  SS0/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.436     2.360    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.646 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.646    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.526ns (69.070%)  route 0.683ns (30.930%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.171     1.778    SS0/LED_activating_counter[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  SS0/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.184     2.006    DFF6/led_out[3]_0
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.048     2.054 r  DFF6/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.384    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.292     3.676 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.676    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.467ns (64.238%)  route 0.817ns (35.762%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.171     1.778    SS0/LED_activating_counter[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  SS0/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.307     2.130    DFF6/led_out[3]_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.175 r  DFF6/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.339     2.514    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.750 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.750    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.463ns (63.606%)  route 0.837ns (36.394%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.171     1.778    SS0/LED_activating_counter[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.823 f  SS0/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.184     2.006    DFF6/led_out[3]_0
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.051 r  DFF6/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.483     2.534    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.767 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.767    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.437ns (61.902%)  route 0.884ns (38.098%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.171     1.778    SS0/LED_activating_counter[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.823 f  SS0/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.317     2.140    DFF6/led_out[3]_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.185 r  DFF6/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.581    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.787 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.787    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.510ns (63.715%)  route 0.860ns (36.285%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    SS0/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.171     1.778    SS0/LED_activating_counter[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  SS0/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.307     2.130    DFF6/led_out[3]_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.175 r  DFF6/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.382     2.557    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.279     3.836 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.836    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF2/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.929ns  (logic 1.701ns (24.548%)  route 5.228ns (75.452%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.554     6.007    DB0/reset_IBUF
    SLICE_X58Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.131 r  DB0/q_i_3__0/O
                         net (fo=1, routed)           0.674     6.805    DB0/q_i_3__0_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.929 r  DB0/q_i_1__4/O
                         net (fo=1, routed)           0.000     6.929    DFF2/q_reg_4
    SLICE_X58Y26         FDCE                                         r  DFF2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    DFF2/clk_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  DFF2/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF6/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.915ns  (logic 1.701ns (24.597%)  route 5.214ns (75.403%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.250     5.703    DB0/reset_IBUF
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.827 r  DB0/q_i_4__0/O
                         net (fo=3, routed)           0.964     6.791    DB0/q_i_4__0_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.915 r  DB0/q_i_1/O
                         net (fo=1, routed)           0.000     6.915    DFF6/q_reg_4
    SLICE_X60Y27         FDCE                                         r  DFF6/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    DFF6/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  DFF6/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF3/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.683ns  (logic 1.701ns (25.451%)  route 4.982ns (74.549%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.250     5.703    DB0/reset_IBUF
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.827 r  DB0/q_i_4__0/O
                         net (fo=3, routed)           0.732     6.559    DB0/q_i_4__0_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.683 r  DB0/q_i_1__3/O
                         net (fo=1, routed)           0.000     6.683    DFF3/q_reg_2
    SLICE_X59Y27         FDCE                                         r  DFF3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    DFF3/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  DFF3/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF0/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.680ns  (logic 1.577ns (23.606%)  route 5.103ns (76.394%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.103     6.556    DB0/reset_IBUF
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.680 r  DB0/q_i_1__5/O
                         net (fo=1, routed)           0.000     6.680    DFF0/q_reg_2
    SLICE_X58Y26         FDCE                                         r  DFF0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    DFF0/clk_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  DFF0/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF5/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 1.701ns (26.694%)  route 4.671ns (73.306%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.250     5.703    DB0/reset_IBUF
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.827 r  DB0/q_i_4__0/O
                         net (fo=3, routed)           0.421     6.248    DB0/q_i_4__0_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.372 r  DB0/q_i_1__1/O
                         net (fo=1, routed)           0.000     6.372    DFF5/q_reg_1
    SLICE_X59Y26         FDCE                                         r  DFF5/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    DFF5/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  DFF5/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF4/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.308ns  (logic 1.701ns (26.961%)  route 4.608ns (73.039%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.310     5.763    DB0/reset_IBUF
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.887 r  DB0/q_i_4/O
                         net (fo=1, routed)           0.298     6.184    DB0/q_i_4_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.308 r  DB0/q_i_1__2/O
                         net (fo=1, routed)           0.000     6.308    DFF4/q_reg_5
    SLICE_X59Y27         FDCE                                         r  DFF4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    DFF4/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  DFF4/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.097ns  (logic 1.453ns (23.830%)  route 4.644ns (76.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.644     6.097    DFF0/reset_IBUF
    SLICE_X58Y26         FDCE                                         f  DFF0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    DFF0/clk_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  DFF0/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.097ns  (logic 1.453ns (23.830%)  route 4.644ns (76.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.644     6.097    DFF1/reset_IBUF
    SLICE_X58Y26         FDCE                                         f  DFF1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    DFF1/clk_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  DFF1/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF2/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.097ns  (logic 1.453ns (23.830%)  route 4.644ns (76.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.644     6.097    DFF2/reset_IBUF
    SLICE_X58Y26         FDCE                                         f  DFF2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    DFF2/clk_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  DFF2/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF5/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.092ns  (logic 1.453ns (23.847%)  route 4.640ns (76.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.640     6.092    DFF5/reset_IBUF
    SLICE_X59Y26         FDCE                                         f  DFF5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    DFF5/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  DFF5/q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_input[0]
                            (input port)
  Destination:            DB0/button_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.222ns (14.783%)  route 1.279ns (85.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  button_input[0] (IN)
                         net (fo=0)                   0.000     0.000    button_input[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  button_input_IBUF[0]_inst/O
                         net (fo=1, routed)           1.279     1.501    DB0/D[0]
    SLICE_X57Y25         FDRE                                         r  DB0/button_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.948    DB0/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  DB0/button_d1_reg[0]/C

Slack:                    inf
  Source:                 button_input[1]
                            (input port)
  Destination:            DB0/button_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.219ns (14.222%)  route 1.323ns (85.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_input[1] (IN)
                         net (fo=0)                   0.000     0.000    button_input[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_input_IBUF[1]_inst/O
                         net (fo=1, routed)           1.323     1.542    DB0/D[1]
    SLICE_X57Y25         FDRE                                         r  DB0/button_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.948    DB0/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  DB0/button_d1_reg[1]/C

Slack:                    inf
  Source:                 button_input[2]
                            (input port)
  Destination:            DB0/button_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.221ns (14.248%)  route 1.327ns (85.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  button_input[2] (IN)
                         net (fo=0)                   0.000     0.000    button_input[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  button_input_IBUF[2]_inst/O
                         net (fo=1, routed)           1.327     1.548    DB0/D[2]
    SLICE_X56Y25         FDRE                                         r  DB0/button_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.948    DB0/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  DB0/button_d1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DB0/counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.221ns (13.202%)  route 1.453ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.453     1.674    DB0/reset_IBUF
    SLICE_X61Y19         FDPE                                         f  DB0/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB0/clk_IBUF_BUFG
    SLICE_X61Y19         FDPE                                         r  DB0/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DB0/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.221ns (13.202%)  route 1.453ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.453     1.674    DB0/reset_IBUF
    SLICE_X61Y19         FDCE                                         f  DB0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB0/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  DB0/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DB0/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.221ns (13.202%)  route 1.453ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.453     1.674    DB0/reset_IBUF
    SLICE_X61Y19         FDCE                                         f  DB0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB0/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  DB0/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DB0/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.221ns (13.202%)  route 1.453ns (86.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.453     1.674    DB0/reset_IBUF
    SLICE_X61Y19         FDCE                                         f  DB0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    DB0/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  DB0/counter_reg[3]/C

Slack:                    inf
  Source:                 button_input[3]
                            (input port)
  Destination:            DB0/button_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.219ns (13.060%)  route 1.460ns (86.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button_input[3] (IN)
                         net (fo=0)                   0.000     0.000    button_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_input_IBUF[3]_inst/O
                         net (fo=1, routed)           1.460     1.679    DB0/D[3]
    SLICE_X58Y25         FDRE                                         r  DB0/button_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    DB0/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  DB0/button_d1_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SS0/refresh_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.221ns (13.120%)  route 1.463ns (86.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.463     1.684    SS0/reset_IBUF
    SLICE_X63Y19         FDCE                                         f  SS0/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.983    SS0/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  SS0/refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SS0/refresh_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.221ns (13.120%)  route 1.463ns (86.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.463     1.684    SS0/reset_IBUF
    SLICE_X63Y19         FDCE                                         f  SS0/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.983    SS0/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  SS0/refresh_counter_reg[1]/C





