Qflow static timing analysis logfile created on pon, 15 cze 2020, 18:48:38 CEST
Running vesta static timing analysis
vesta --long PPA_adder.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "PPA_adder"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Verilog netlist read:  Processed 88 lines.
Number of paths analyzed:  0

Top 0 maximum delay paths:
Computed maximum clock frequency (zero margin) = inf MHz
-----------------------------------------

Number of paths analyzed:  0

Top 0 minimum delay paths:
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  7

Top 7 maximum delay paths:
Path input pin sum_comp_2[0] to output pin result[5] delay 1761.4 ps
      0.0 ps    sum_comp_2[0]:              ->  NOR2X1_13/A
    106.0 ps             _15_:  NOR2X1_13/Y ->    INVX1_5/A
    187.7 ps      Carry_in_p0:    INVX1_5/Y ->  NAND2X1_7/A
    285.9 ps              _2_:  NAND2X1_7/Y ->  NAND2X1_8/B
    451.6 ps  Carry_in_g0_new:  NAND2X1_8/Y ->  NAND2X1_9/A
    582.8 ps             _22_:  NAND2X1_9/Y -> NAND2X1_10/B
    787.4 ps             S2_c: NAND2X1_10/Y -> NAND2X1_13/A
    932.6 ps             _26_: NAND2X1_13/Y -> NAND2X1_14/B
   1139.6 ps             S4_c: NAND2X1_14/Y ->  NAND2X1_1/A
   1284.9 ps             _30_:  NAND2X1_1/Y ->  NAND2X1_2/B
   1423.1 ps             S5_c:  NAND2X1_2/Y ->   AND2X2_7/A
   1593.8 ps             _14_:   AND2X2_7/Y ->  NOR2X1_12/B
   1654.5 ps             S5_s:  NOR2X1_12/Y ->    BUFX2_5/A
   1761.4 ps        result[5]:    BUFX2_5/Y -> result[5]

Path input pin sum_comp_2[0] to output pin result[4] delay 1505.73 ps
      0.0 ps    sum_comp_2[0]:              ->  NOR2X1_13/A
    106.0 ps             _15_:  NOR2X1_13/Y ->    INVX1_5/A
    187.7 ps      Carry_in_p0:    INVX1_5/Y ->  NAND2X1_7/A
    285.9 ps              _2_:  NAND2X1_7/Y ->  NAND2X1_8/B
    451.6 ps  Carry_in_g0_new:  NAND2X1_8/Y ->  NAND2X1_9/A
    582.8 ps             _22_:  NAND2X1_9/Y -> NAND2X1_10/B
    787.4 ps             S2_c: NAND2X1_10/Y -> NAND2X1_13/A
    932.6 ps             _26_: NAND2X1_13/Y -> NAND2X1_14/B
   1139.6 ps             S4_c: NAND2X1_14/Y ->   AND2X2_6/A
   1337.8 ps             _12_:   AND2X2_6/Y ->  NOR2X1_10/B
   1398.8 ps             S4_s:  NOR2X1_10/Y ->    BUFX2_4/A
   1505.7 ps        result[4]:    BUFX2_4/Y -> result[4]

Path input pin sum_comp_2[0] to output pin c_out delay 1487.68 ps
      0.0 ps    sum_comp_2[0]:              ->  NOR2X1_13/A
    106.0 ps             _15_:  NOR2X1_13/Y ->    INVX1_5/A
    187.7 ps      Carry_in_p0:    INVX1_5/Y ->  NAND2X1_7/A
    285.9 ps              _2_:  NAND2X1_7/Y ->  NAND2X1_8/B
    451.6 ps  Carry_in_g0_new:  NAND2X1_8/Y ->  NAND2X1_9/A
    582.8 ps             _22_:  NAND2X1_9/Y -> NAND2X1_10/B
    787.4 ps             S2_c: NAND2X1_10/Y -> NAND2X1_13/A
    932.6 ps             _26_: NAND2X1_13/Y -> NAND2X1_14/B
   1139.6 ps             S4_c: NAND2X1_14/Y ->  NAND2X1_3/A
   1284.9 ps             _32_:  NAND2X1_3/Y ->  NAND2X1_4/B
   1367.6 ps              _0_:  NAND2X1_4/Y ->    BUFX2_6/A
   1487.7 ps            c_out:    BUFX2_6/Y -> c_out

Path input pin sum_comp_2[0] to output pin result[3] delay 1409.08 ps
      0.0 ps    sum_comp_2[0]:              ->  NOR2X1_13/A
    106.0 ps             _15_:  NOR2X1_13/Y ->    INVX1_5/A
    187.7 ps      Carry_in_p0:    INVX1_5/Y ->  NAND2X1_7/A
    285.9 ps              _2_:  NAND2X1_7/Y ->  NAND2X1_8/B
    451.6 ps  Carry_in_g0_new:  NAND2X1_8/Y ->  NAND2X1_9/A
    582.8 ps             _22_:  NAND2X1_9/Y -> NAND2X1_10/B
    787.4 ps             S2_c: NAND2X1_10/Y -> NAND2X1_11/A
    932.6 ps             _24_: NAND2X1_11/Y -> NAND2X1_12/B
   1070.8 ps             S3_c: NAND2X1_12/Y ->   AND2X2_5/A
   1241.5 ps             _10_:   AND2X2_5/Y ->   NOR2X1_8/B
   1302.2 ps             S3_s:   NOR2X1_8/Y ->    BUFX2_3/A
   1409.1 ps        result[3]:    BUFX2_3/Y -> result[3]

Path input pin sum_comp_2[0] to output pin result[2] delay 1153.44 ps
      0.0 ps    sum_comp_2[0]:              ->  NOR2X1_13/A
    106.0 ps             _15_:  NOR2X1_13/Y ->    INVX1_5/A
    187.7 ps      Carry_in_p0:    INVX1_5/Y ->  NAND2X1_7/A
    285.9 ps              _2_:  NAND2X1_7/Y ->  NAND2X1_8/B
    451.6 ps  Carry_in_g0_new:  NAND2X1_8/Y ->  NAND2X1_9/A
    582.8 ps             _22_:  NAND2X1_9/Y -> NAND2X1_10/B
    787.4 ps             S2_c: NAND2X1_10/Y ->   AND2X2_4/A
    985.5 ps              _8_:   AND2X2_4/Y ->   NOR2X1_6/B
   1046.5 ps             S2_s:   NOR2X1_6/Y ->    BUFX2_2/A
   1153.4 ps        result[2]:    BUFX2_2/Y -> result[2]

Path input pin sum_comp_2[0] to output pin result[1] delay 803.6 ps
      0.0 ps    sum_comp_2[0]:             -> NOR2X1_13/A
    106.0 ps             _15_: NOR2X1_13/Y ->   INVX1_5/A
    187.7 ps      Carry_in_p0:   INVX1_5/Y -> NAND2X1_7/A
    285.9 ps              _2_: NAND2X1_7/Y -> NAND2X1_8/B
    451.6 ps  Carry_in_g0_new: NAND2X1_8/Y ->  AND2X2_3/A
    636.0 ps              _6_:  AND2X2_3/Y ->  NOR2X1_4/B
    696.7 ps             S1_s:  NOR2X1_4/Y ->   BUFX2_1/A
    803.6 ps        result[1]:   BUFX2_1/Y -> result[1]

Path input pin sum_comp_1[0] to output pin result[0] delay 607.871 ps
      0.0 ps  sum_comp_1[0]:             -> NOR2X1_13/B
     88.4 ps           _15_: NOR2X1_13/Y -> NOR2X1_14/A
    243.4 ps           S0_h: NOR2X1_14/Y ->  AND2X2_2/B
    439.4 ps            _4_:  AND2X2_2/Y ->  NOR2X1_2/B
    500.8 ps           S0_s:  NOR2X1_2/Y ->   BUFX2_7/A
    607.9 ps      result[0]:   BUFX2_7/Y -> result[0]

-----------------------------------------

Number of paths analyzed:  7

Top 7 minimum delay paths:
Path input pin c_in to output pin result[0] delay 263.688 ps
      0.0 ps       c_in:            -> NOR2X1_1/A
     81.3 ps        _3_: NOR2X1_1/Y -> NOR2X1_2/A
    156.0 ps       S0_s: NOR2X1_2/Y ->  BUFX2_7/A
    263.7 ps  result[0]:  BUFX2_7/Y -> result[0]

Path input pin c_in to output pin result[1] delay 454.548 ps
      0.0 ps             c_in:             -> NAND2X1_7/B
     57.3 ps              _2_: NAND2X1_7/Y -> NAND2X1_8/B
    172.3 ps  Carry_in_g0_new: NAND2X1_8/Y ->  NOR2X1_3/A
    269.1 ps              _5_:  NOR2X1_3/Y ->  NOR2X1_4/A
    346.4 ps             S1_s:  NOR2X1_4/Y ->   BUFX2_1/A
    454.5 ps        result[1]:   BUFX2_1/Y -> result[1]

Path input pin sum_comp_2[5] to output pin c_out delay 462.449 ps
      0.0 ps  sum_comp_2[5]:             -> AND2X2_13/A
    131.0 ps             g5: AND2X2_13/Y ->   INVX1_3/A
    199.2 ps           _33_:   INVX1_3/Y -> NAND2X1_6/A
    247.5 ps          g_5_4: NAND2X1_6/Y ->   INVX1_2/A
    310.7 ps           _31_:   INVX1_2/Y -> NAND2X1_4/A
    359.0 ps            _0_: NAND2X1_4/Y ->   BUFX2_6/A
    462.4 ps          c_out:   BUFX2_6/Y -> c_out

Path input pin sum_comp_1[4] to output pin result[4] delay 500.235 ps
      0.0 ps  sum_comp_1[4]:             -> NOR2X1_21/B
     88.4 ps           _19_: NOR2X1_21/Y -> NOR2X1_22/A
    219.6 ps           S4_h: NOR2X1_22/Y ->  NOR2X1_9/B
    314.5 ps           _11_:  NOR2X1_9/Y -> NOR2X1_10/A
    392.0 ps           S4_s: NOR2X1_10/Y ->   BUFX2_4/A
    500.2 ps      result[4]:   BUFX2_4/Y -> result[4]

Path input pin sum_comp_1[5] to output pin result[5] delay 500.235 ps
      0.0 ps  sum_comp_1[5]:             -> NOR2X1_23/B
     88.4 ps           _20_: NOR2X1_23/Y -> NOR2X1_24/A
    219.6 ps           S5_h: NOR2X1_24/Y -> NOR2X1_11/B
    314.5 ps           _13_: NOR2X1_11/Y -> NOR2X1_12/A
    392.0 ps           S5_s: NOR2X1_12/Y ->   BUFX2_5/A
    500.2 ps      result[5]:   BUFX2_5/Y -> result[5]

Path input pin sum_comp_1[3] to output pin result[3] delay 500.235 ps
      0.0 ps  sum_comp_1[3]:             -> NOR2X1_19/B
     88.4 ps           _18_: NOR2X1_19/Y -> NOR2X1_20/A
    219.6 ps           S3_h: NOR2X1_20/Y ->  NOR2X1_7/B
    314.5 ps            _9_:  NOR2X1_7/Y ->  NOR2X1_8/A
    392.0 ps           S3_s:  NOR2X1_8/Y ->   BUFX2_3/A
    500.2 ps      result[3]:   BUFX2_3/Y -> result[3]

Path input pin sum_comp_1[2] to output pin result[2] delay 500.235 ps
      0.0 ps  sum_comp_1[2]:             -> NOR2X1_17/B
     88.4 ps           _17_: NOR2X1_17/Y -> NOR2X1_18/A
    219.6 ps           S2_h: NOR2X1_18/Y ->  NOR2X1_5/B
    314.5 ps            _7_:  NOR2X1_5/Y ->  NOR2X1_6/A
    392.0 ps           S2_s:  NOR2X1_6/Y ->   BUFX2_2/A
    500.2 ps      result[2]:   BUFX2_2/Y -> result[2]

-----------------------------------------

