Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:41:12 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             774 |          207 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             219 |           58 |
| Yes          | No                    | No                     |             774 |          197 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                 Enable Signal                                                                 |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/urem_16ns_17ns_15_20_seq_1_U3/fn1_urem_16ns_17ns_15_20_seq_1_div_U/fn1_urem_16ns_17ns_15_20_seq_1_div_u_0/r_stage_reg_n_0_[0] |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_1580                                                                                                                 |                                                                                                                                                    |                4 |              8 |         2.00 |
|  ap_clk      |                                                                                                                                               | bd_0_i/hls_inst/inst/sdiv_17s_17ns_14_21_seq_1_U1/fn1_sdiv_17s_17ns_14_21_seq_1_div_U/fn1_sdiv_17s_17ns_14_21_seq_1_div_u_0/r_stage_reg_n_0_[0]    |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state45                                                                                                        |                                                                                                                                                    |                3 |             15 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_16ns_17ns_15_20_seq_1_U3/fn1_urem_16ns_17ns_15_20_seq_1_div_U/fn1_urem_16ns_17ns_15_20_seq_1_div_u_0/E[0]           |                                                                                                                                                    |                3 |             15 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state23                                                                                                        |                                                                                                                                                    |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state25                                                                                                        |                                                                                                                                                    |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/mul_mul_16s_16s_16_4_1_U10/fn1_mul_mul_16s_16s_16_4_1_DSP48_2_U/E[0]                                                     |                                                                                                                                                    |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_18s_64ns_16_22_seq_1_U7/fn1_sdiv_18s_64ns_16_22_seq_1_div_U/fn1_sdiv_18s_64ns_16_22_seq_1_div_u_0/E[0]              |                                                                                                                                                    |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_16ns_17ns_15_20_seq_1_U3/fn1_urem_16ns_17ns_15_20_seq_1_div_U/start0                                                |                                                                                                                                                    |                8 |             17 |         2.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/fn1_sdiv_17ns_9s_17_21_seq_1_div_u_0/r_stage_reg[17]_0[0] |                                                                                                                                                    |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_17s_17ns_14_21_seq_1_U1/fn1_sdiv_17s_17ns_14_21_seq_1_div_U/start0                                                  |                                                                                                                                                    |                6 |             18 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_17ns_9s_17_21_seq_1_U2/fn1_sdiv_17ns_9s_17_21_seq_1_div_U/start0                                                    |                                                                                                                                                    |                9 |             26 |         2.89 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state104                                                                                                       |                                                                                                                                                    |               14 |             64 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_64ns_18s_64_68_seq_1_U6/fn1_sdiv_64ns_18s_64_68_seq_1_div_U/fn1_sdiv_64ns_18s_64_68_seq_1_div_u_0/E[0]              |                                                                                                                                                    |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state34                                                                                                        |                                                                                                                                                    |               18 |             64 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_64ns_10ns_16_68_seq_1_U5/fn1_sdiv_64ns_10ns_16_68_seq_1_div_U/start0                                                |                                                                                                                                                    |               15 |             74 |         4.93 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state105                                                                                                       |                                                                                                                                                    |               21 |             81 |         3.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state36                                                                                                        |                                                                                                                                                    |               23 |             81 |         3.52 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_18s_64ns_16_22_seq_1_U7/fn1_sdiv_18s_64ns_16_22_seq_1_div_U/start0                                                  |                                                                                                                                                    |               19 |             83 |         4.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_64ns_18s_64_68_seq_1_U6/fn1_sdiv_64ns_18s_64_68_seq_1_div_U/start0                                                  |                                                                                                                                                    |               19 |             83 |         4.37 |
|  ap_clk      |                                                                                                                                               | ap_rst                                                                                                                                             |               53 |            203 |         3.83 |
|  ap_clk      |                                                                                                                                               |                                                                                                                                                    |              207 |            782 |         3.78 |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


