// Vita3K emulator project
// Copyright (C) 2026 Vita3K team
//
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; either version 2 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License along
// with this program; if not, write to the Free Software Foundation, Inc.,
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.

#include "cpu/common.h"
#include <cpu/impl/dynarmic_cpu.h>
#include <cpu/state.h>
#include <util/log.h>

#include <mem/ptr.h>

#include <dynarmic/frontend/A32/a32_ir_emitter.h>
#include <dynarmic/interface/A32/coprocessor.h>
#include <dynarmic/interface/exclusive_monitor.h>

// iOS JIT region pool, from Tsubomi by 125hz (https://github.com/125hz/Tsubomi).
// oaknut is dynarmic's arm64 assembler; its pool only exists on arm64 devices.
#if defined(VITA3K_PLATFORM_IOS) && defined(__aarch64__)
#include <oaknut/code_block.hpp>
#include <spdlog/spdlog.h>

#include <chrono>
#include <mach/mach.h>
#include <os/proc.h>
#include <sys/mman.h>
#endif

#include <algorithm>
#include <array>
#include <atomic>
#include <bit>
#include <memory>
#include <mutex>
#include <optional>
#include <string>
#include <utility>
#include <vector>

#if defined(VITA3K_PLATFORM_IOS) && defined(__aarch64__)
namespace {

std::atomic<std::size_t> ios_jit_regions_prepared{ 0 };

void log_ios_jit_region_pool_event(oaknut::JitRegionPoolEvent event, std::size_t size, std::size_t available) {
    switch (event) {
    case oaknut::JitRegionPoolEvent::Take:
        LOG_INFO("iOS JIT region pool take: size={} bytes available={}", size, available);
        break;
    case oaknut::JitRegionPoolEvent::Return:
        LOG_INFO("iOS JIT region pool return: size={} bytes available={}", size, available);
        break;
    case oaknut::JitRegionPoolEvent::Miss:
        LOG_INFO("iOS JIT region pool miss: size={} bytes available={}", size, available);
        break;
    case oaknut::JitRegionPoolEvent::Prewarm:
        // (one cache prepared by the one-by-one path; progress is counted there)
        ios_jit_regions_prepared++;
        break;
    case oaknut::JitRegionPoolEvent::SessionLost: {
        // After launch the JIT script is detached, so this means every prepared cache is in use (the game
        // has more threads alive than there are caches), not that StikDebug went away. Said once.
        static std::atomic_bool logged{ false };
        if (!logged.exchange(true)) {
            LOG_ERROR("No JIT code cache left for a new {} MiB cache: all prepared caches are in use (too many game threads at once)",
                size / (1024 * 1024));
            if (auto logger = spdlog::default_logger())
                logger->flush();
        }
        break;
    }
    }
}

} // namespace

struct IosCacheTier {
    std::size_t size;
    std::size_t count;
};

namespace {

// The app's own memory use (what iOS counts against its limit), in MiB
std::size_t ios_footprint_mib() {
    task_vm_info_data_t vm_info{};
    mach_msg_type_number_t count = TASK_VM_INFO_COUNT;
    if (task_info(mach_task_self(), TASK_VM_INFO, reinterpret_cast<task_info_t>(&vm_info), &count) != KERN_SUCCESS)
        return 0;
    return static_cast<std::size_t>(vm_info.phys_footprint / (1024 * 1024));
}

struct IosCacheCounts {
    std::size_t tiny;
    std::size_t small;
    std::size_t big;
};

// Chosen once, before any cache is prepared, from what iOS lets the app use. Measured before the
// prewarm: about 2 GiB on 4 GB devices (iPhone 11), 6 GiB on 8 GB devices
const IosCacheCounts &ios_cache_counts() {
    static const IosCacheCounts counts = [] {
        const std::size_t available_mib = os_proc_available_memory() / (1024 * 1024);
        IosCacheCounts chosen{ IOS_TINY_CODE_CACHE_COUNT, IOS_SMALL_CODE_CACHE_COUNT, IOS_BIG_CODE_CACHE_COUNT };
        const char *tier = "full";
        if (available_mib != 0 && available_mib < 1600) {
            // 3 GB devices: 40 x 4 + 14 x 16 + 1 x 64 = 448 MiB (55 threads)
            chosen = { 40, 14, 1 };
            tier = "very low memory";
        } else if (available_mib != 0 && available_mib < 2600) {
            // 4 GB devices: 48 x 4 + 18 x 16 + 2 x 64 = 608 MiB (68 threads; FIFA 15 keeps about 25 alive)
            chosen = { 48, 18, 2 };
            tier = "low memory";
        }
        LOG_INFO("iOS JIT: {} MiB of memory available before the code caches: {} pool ({} x {} MiB, {} x {} MiB, {} x {} MiB)", available_mib, tier,
            chosen.tiny, IOS_TINY_CODE_CACHE_SIZE / (1024 * 1024), chosen.small, IOS_SMALL_CODE_CACHE_SIZE / (1024 * 1024), chosen.big,
            IOS_BIG_CODE_CACHE_SIZE / (1024 * 1024));
        return chosen;
    }();
    return counts;
}

std::vector<IosCacheTier> ios_cache_tiers() {
    return {
        { IOS_TINY_CODE_CACHE_SIZE, ios_cache_counts().tiny },
        { IOS_SMALL_CODE_CACHE_SIZE, ios_cache_counts().small },
        { IOS_BIG_CODE_CACHE_SIZE, ios_cache_counts().big },
    };
}

} // namespace

std::size_t ios_tiny_code_cache_count() {
    return ios_cache_counts().tiny;
}

std::size_t ios_small_code_cache_count() {
    return ios_cache_counts().small;
}

std::size_t ios_big_code_cache_count() {
    return ios_cache_counts().big;
}

// Prepares every missing cache with a single request to the JIT script: one large RX mapping, one
// writable alias, then cut into the small and big caches for the pool. StikDebug pauses the app for
// each request (32 separate requests froze it for ~3.5 s at launch), and the pause grows with the
// size prepared. Returns false (and leaves the pool untouched) if the script refuses the large
// request, so the one-by-one path can take over.
static bool prewarm_ios_jit_pool_in_one_request() {
    using namespace oaknut::detail;
    if (!is_process_traced())
        return false;
    std::vector<std::pair<std::size_t, std::size_t>> missing; // size, count
    std::size_t total = 0;
    std::size_t have_all = 0;
    for (const auto &tier : ios_cache_tiers()) {
        const std::size_t have = matching_region_count(tier.size);
        have_all += std::min(have, tier.count);
        if (have < tier.count) {
            missing.emplace_back(tier.size, tier.count - have);
            total += (tier.count - have) * tier.size;
        }
    }
    if (missing.empty())
        return true;

    const auto started = std::chrono::steady_clock::now();
    void *mapping = mmap(nullptr, total, PROT_READ | PROT_EXEC, MAP_ANON | MAP_PRIVATE, -1, 0);
    if (mapping == MAP_FAILED)
        return false;
    auto *rx = static_cast<std::uint32_t *>(prepare_universal_jit_region(mapping, total));
    if (!rx) {
        munmap(mapping, total);
        LOG_WARN("iOS JIT: the script did not prepare a {} MiB region in one request, preparing caches one by one", total / (1024 * 1024));
        return false;
    }
    vm_prot_t current_protection = 0, maximum_protection = 0;
    vm_address_t writable = 0;
    if (vm_remap(mach_task_self(), &writable, total, 0, VM_FLAGS_ANYWHERE | VM_FLAGS_RANDOM_ADDR, mach_task_self(),
            reinterpret_cast<vm_address_t>(rx), false, &current_protection, &maximum_protection, VM_INHERIT_NONE)
            != KERN_SUCCESS
        || vm_protect(mach_task_self(), writable, total, false, VM_PROT_READ | VM_PROT_WRITE) != KERN_SUCCESS) {
        LOG_WARN("iOS JIT: could not map the batched region writable, preparing caches one by one");
        return false;
    }
    auto *rw = reinterpret_cast<std::uint32_t *>(writable);
    auto &pool = jit_region_pool();
    std::size_t offset_words = 0;
    std::size_t prepared = have_all;
    for (const auto &[size, count] : missing) {
        const std::size_t words = size / sizeof(std::uint32_t);
        for (std::size_t i = 0; i < count; i++) {
            {
                const std::lock_guard lock(pool.mutex);
                pool.regions.push_back(PreparedJitRegion{ rx + offset_words, rw + offset_words, size });
            }
            offset_words += words;
            ios_jit_regions_prepared = ++prepared;
        }
    }
    const auto ms = std::chrono::duration_cast<std::chrono::milliseconds>(std::chrono::steady_clock::now() - started).count();
    LOG_INFO("iOS JIT: prepared {} MiB of code caches in one request, {} ms", total / (1024 * 1024), ms);
    return true;
}

bool prewarm_ios_jit_code_cache_pool() {
    oaknut::set_jit_region_pool_log_callback(&log_ios_jit_region_pool_event);
    const std::size_t available_before = os_proc_available_memory() / (1024 * 1024);
    const std::size_t footprint_before = ios_footprint_mib();
    LOG_INFO("iOS JIT: preparing {} x {} MiB, {} x {} MiB and {} x {} MiB code caches", ios_tiny_code_cache_count(),
        IOS_TINY_CODE_CACHE_SIZE / (1024 * 1024), ios_small_code_cache_count(), IOS_SMALL_CODE_CACHE_SIZE / (1024 * 1024),
        ios_big_code_cache_count(), IOS_BIG_CODE_CACHE_SIZE / (1024 * 1024));
    prewarm_ios_jit_pool_in_one_request();
    // Anything still missing (or everything, if the batched request was refused) one cache at a time
    bool complete = true;
    for (const auto &tier : ios_cache_tiers()) {
        const std::size_t available = oaknut::prewarm_jit_region_pool(tier.size, tier.count);
        if (available < tier.count) {
            LOG_CRITICAL("iOS JIT: only {} of {} code caches of {} MiB are ready", available, tier.count, tier.size / (1024 * 1024));
            complete = false;
        }
    }
    LOG_INFO("iOS JIT: code caches {}", complete ? "ready" : "incomplete");
    // What the caches really cost: they count against the memory limit only if their pages are resident
    const std::size_t available_after = os_proc_available_memory() / (1024 * 1024);
    const std::size_t footprint_after = ios_footprint_mib();
    LOG_INFO("iOS JIT: memory available {} -> {} MiB, app footprint {} -> {} MiB", available_before, available_after, footprint_before, footprint_after);
    return complete;
}

std::size_t ios_jit_code_cache_pool_progress() {
    return ios_jit_regions_prepared;
}

std::size_t ios_jit_code_cache_pool_available(std::size_t cache_size) {
    return oaknut::detail::matching_region_count(cache_size);
}

// Whether a code cache of this size can be made now: from the prepared pool on iOS 26+, always
// before (oaknut maps it itself)
static bool ios_code_cache_available(std::size_t cache_size) {
    return !oaknut::detail::requires_universal_jit() || oaknut::detail::matching_region_count(cache_size) > 0;
}
#endif

// A coprocessor instruction nobody handles: dynarmic's ARM64 backend compiles a "coprocessor
// exception" as ASSERT_FALSE, which ended the whole app (FIFA 15 hit an STC). Compile a call that
// does nothing instead (reads give 0) and log the instruction once when it is compiled. The game
// may misbehave afterwards, but the app stays up and the log names the instruction.
static std::uint64_t ignored_coprocessor_access(void *, std::uint32_t, std::uint32_t) {
    return 0;
}

static Dynarmic::A32::Coprocessor::Callback ignored_coprocessor_callback(int coproc, const char *what) {
    static std::atomic<int> logged{ 0 };
    if (logged.fetch_add(1) < 32)
        LOG_WARN("Unhandled coprocessor instruction ({} on p{}): ignored", what, coproc);
    return Dynarmic::A32::Coprocessor::Callback{ &ignored_coprocessor_access, nullptr };
}

// Every coprocessor other than CP15 (the decoder sends VFP/NEON elsewhere)
class ArmDynarmicUnknownCoprocessor : public Dynarmic::A32::Coprocessor {
    int number;

public:
    using CoprocReg = Dynarmic::A32::CoprocReg;

    explicit ArmDynarmicUnknownCoprocessor(int number)
        : number(number) {}

    std::optional<Callback> CompileInternalOperation(bool, unsigned, CoprocReg, CoprocReg, CoprocReg, unsigned) override {
        return ignored_coprocessor_callback(number, "CDP");
    }
    CallbackOrAccessOneWord CompileSendOneWord(bool, unsigned, CoprocReg, CoprocReg, unsigned) override {
        return ignored_coprocessor_callback(number, "MCR");
    }
    CallbackOrAccessTwoWords CompileSendTwoWords(bool, unsigned, CoprocReg) override {
        return ignored_coprocessor_callback(number, "MCRR");
    }
    CallbackOrAccessOneWord CompileGetOneWord(bool, unsigned, CoprocReg, CoprocReg, unsigned) override {
        return ignored_coprocessor_callback(number, "MRC");
    }
    CallbackOrAccessTwoWords CompileGetTwoWords(bool, unsigned, CoprocReg) override {
        return ignored_coprocessor_callback(number, "MRRC");
    }
    std::optional<Callback> CompileLoadWords(bool, bool, CoprocReg, std::optional<std::uint8_t>) override {
        return ignored_coprocessor_callback(number, "LDC");
    }
    std::optional<Callback> CompileStoreWords(bool, bool, CoprocReg, std::optional<std::uint8_t>) override {
        return ignored_coprocessor_callback(number, "STC");
    }
};

class ArmDynarmicCP15 : public Dynarmic::A32::Coprocessor {
public:
    using CoprocReg = Dynarmic::A32::CoprocReg;

    uint32_t tpidruro = 0;
    uint32_t tpidrurw = 0;
    uint32_t sctlr = 0;
    uint32_t dacr = 0;

    std::optional<Callback> CompileInternalOperation(bool two, unsigned opc1, CoprocReg CRd,
        CoprocReg CRn, CoprocReg CRm,
        unsigned opc2) override {
        return ignored_coprocessor_callback(15, "CDP");
    }

    // MCR p15, 0, Rt, CRn, c0, opc2 for TPIDRURO (c13, 3), TPIDRURW (c13, 2), SCTLR (c1, 0) and DACR (c3, 0)
    CallbackOrAccessOneWord CompileSendOneWord(bool two, unsigned opc1, CoprocReg CRn,
        CoprocReg CRm, unsigned opc2) override {
        if (opc1 == 0 && CRm == CoprocReg::C0) {
            if (CRn == CoprocReg::C13 && opc2 == 3)
                return &tpidruro;
            if (!two && CRn == CoprocReg::C13 && opc2 == 2)
                return &tpidrurw;
            if (!two && CRn == CoprocReg::C1 && opc2 == 0)
                return &sctlr;
            if (!two && CRn == CoprocReg::C3 && opc2 == 0)
                return &dacr;
        }
        LOG_WARN("Unhandled CP15 MCR or MRC: two={} opc1={} CRn={} CRm={} opc2={}", two, opc1, static_cast<int>(CRn), static_cast<int>(CRm), opc2);
        return ignored_coprocessor_callback(15, "MCR/MRC");
    }

    CallbackOrAccessTwoWords CompileSendTwoWords(bool two, unsigned opc, CoprocReg CRm) override {
        return ignored_coprocessor_callback(15, "MCRR");
    }

    // MRC reads the same registers
    CallbackOrAccessOneWord CompileGetOneWord(bool two, unsigned opc1, CoprocReg CRn, CoprocReg CRm,
        unsigned opc2) override {
        return CompileSendOneWord(two, opc1, CRn, CRm, opc2);
    }

    CallbackOrAccessTwoWords CompileGetTwoWords(bool two, unsigned opc, CoprocReg CRm) override {
        return ignored_coprocessor_callback(15, "MRRC");
    }

    std::optional<Callback> CompileLoadWords(bool two, bool long_transfer, CoprocReg CRd,
        std::optional<std::uint8_t> option) override {
        return ignored_coprocessor_callback(15, "LDC");
    }

    std::optional<Callback> CompileStoreWords(bool two, bool long_transfer, CoprocReg CRd,
        std::optional<std::uint8_t> option) override {
        return ignored_coprocessor_callback(15, "STC");
    }
};

static constexpr bool LOG_INVALID_ACCESS = false;

class ArmDynarmicCallback : public Dynarmic::A32::UserCallbacks {
    CPUState *parent;
    DynarmicCPU *cpu;

public:
    explicit ArmDynarmicCallback(CPUState &parent, DynarmicCPU &cpu)
        : parent(&parent)
        , cpu(&cpu) {}

    std::optional<std::uint32_t> MemoryReadCode(Dynarmic::A32::VAddr addr) override {
        if (cpu->log_mem)
            LOG_TRACE("Instruction fetch at address 0x{:X}", addr);
        if (addr < KiB(4))
            return std::nullopt;
        return MemoryRead32(addr);
    }

    static void TraceInstruction(uint64_t self_, uint64_t address, uint64_t is_thumb) {
        ArmDynarmicCallback &self = *reinterpret_cast<ArmDynarmicCallback *>(self_);

        const bool valid = is_valid_addr(*self.parent->mem, static_cast<Address>(address));
        const std::string disassembly = valid ? disassemble(*self.parent, address) : "invalid address";
        LOG_TRACE("{} ({}): {} {}", log_hex(self_), self.parent->thread_id, log_hex(address), disassembly);
    }

    void PreCodeTranslationHook(bool is_thumb, Dynarmic::A32::VAddr pc, Dynarmic::A32::IREmitter &ir) override {
        if (cpu->log_code) {
            ir.CallHostFunction(&TraceInstruction, ir.Imm64(reinterpret_cast<uint64_t>(this)), ir.Imm64(pc), ir.Imm64(is_thumb));
        }
    }

    // Logs and returns true if guest code may not access addr
    bool invalid_access(const char *access, Dynarmic::A32::VAddr addr) {
        MemState &mem = *parent->mem;
        if (addr >= mem.host_page_size && is_valid_addr(mem, addr))
            return false;
        const uint32_t pc = cpu->get_pc();
        if (LOG_INVALID_ACCESS) {
            LOG_ERROR("Invalid {} at 0x{:x}\n{}", access, addr, cpu->save_context().description());
            if (pc < mem.host_page_size)
                LOG_CRITICAL("PC is 0x{:x}", pc);
            else
                LOG_ERROR("Executing: {}", disassemble(*parent, pc, nullptr));
        } else if (!mem.invalid_access_logged.test_and_set()) {
            LOG_ERROR("Invalid {} at 0x{:x} by thread {} (pc 0x{:x}). Set LOG_INVALID_ACCESS for full reports", access, addr, parent->thread_id, pc);
        } else {
            LOG_ERROR("Invalid {} at 0x{:x} by thread {} (pc 0x{:x})", access, addr, parent->thread_id, pc);
        }
        return true;
    }

    template <typename T>
    T MemoryRead(Dynarmic::A32::VAddr addr) {
        if (invalid_access("read", addr))
            return 0;
        const T ret = *Ptr<T>(addr).get(*parent->mem);
        if (cpu->log_mem) {
            LOG_TRACE("Read uint{}_t at address: 0x{:x}, val = 0x{:x}", sizeof(T) * 8, addr, ret);
        }
        return ret;
    }

    uint8_t MemoryRead8(Dynarmic::A32::VAddr addr) override {
        return MemoryRead<uint8_t>(addr);
    }

    uint16_t MemoryRead16(Dynarmic::A32::VAddr addr) override {
        return MemoryRead<uint16_t>(addr);
    }

    uint32_t MemoryRead32(Dynarmic::A32::VAddr addr) override {
        return MemoryRead<uint32_t>(addr);
    }

    uint64_t MemoryRead64(Dynarmic::A32::VAddr addr) override {
        return MemoryRead<uint64_t>(addr);
    }

    template <typename T>
    void MemoryWrite(Dynarmic::A32::VAddr addr, T value) {
        if (invalid_access("write", addr))
            return;
        *Ptr<T>(addr).get(*parent->mem) = value;
        if (cpu->log_mem) {
            LOG_TRACE("Write uint{}_t at addr: 0x{:x}, val = 0x{:x}", sizeof(T) * 8, addr, value);
        }
    }

    void MemoryWrite8(Dynarmic::A32::VAddr addr, uint8_t value) override {
        MemoryWrite<uint8_t>(addr, value);
    }

    void MemoryWrite16(Dynarmic::A32::VAddr addr, uint16_t value) override {
        MemoryWrite<uint16_t>(addr, value);
    }

    void MemoryWrite32(Dynarmic::A32::VAddr addr, uint32_t value) override {
        MemoryWrite<uint32_t>(addr, value);
    }

    void MemoryWrite64(Dynarmic::A32::VAddr addr, uint64_t value) override {
        MemoryWrite<uint64_t>(addr, value);
    }

    template <typename T>
    bool MemoryWriteExclusive(Dynarmic::A32::VAddr addr, T value, T expected) {
        if (invalid_access("exclusive write", addr))
            return false;
        const bool result = Ptr<T>(addr).atomic_compare_and_swap(*parent->mem, value, expected);
        if (cpu->log_mem) {
            LOG_TRACE("Write uint{}_t at addr: 0x{:x}, val = 0x{:x}, expected = 0x{:x}", sizeof(T) * 8, addr, value, expected);
        }
        return result;
    }

    bool MemoryWriteExclusive8(Dynarmic::A32::VAddr addr, uint8_t value, uint8_t expected) override {
        return MemoryWriteExclusive(addr, value, expected);
    }

    bool MemoryWriteExclusive16(Dynarmic::A32::VAddr addr, uint16_t value, uint16_t expected) override {
        return MemoryWriteExclusive(addr, value, expected);
    }

    bool MemoryWriteExclusive32(Dynarmic::A32::VAddr addr, uint32_t value, uint32_t expected) override {
        return MemoryWriteExclusive(addr, value, expected);
    }

    bool MemoryWriteExclusive64(Dynarmic::A32::VAddr addr, uint64_t value, uint64_t expected) override {
        return MemoryWriteExclusive(addr, value, expected);
    }

    void InterpreterFallback(Dynarmic::A32::VAddr addr, size_t num_insts) override {
        LOG_ERROR("Unimplemented instruction at address {}:\n{}", log_hex(addr), save_context(*parent).description());
    }

    void ExceptionRaised(uint32_t pc, Dynarmic::A32::Exception exception) override {
        switch (exception) {
        case Dynarmic::A32::Exception::Breakpoint:
            cpu->break_ = true;
            cpu->jit->HaltExecution();
            cpu->set_pc(cpu->is_thumb_mode() ? pc | 1 : pc);
            break;
        case Dynarmic::A32::Exception::NoExecuteFault:
            LOG_CRITICAL("PC is 0x{:x}, stopping thread {}\n{}", pc, parent->thread_id, cpu->save_context().description());
            [[fallthrough]];
        case Dynarmic::A32::Exception::WaitForInterrupt:
            cpu->halted = true;
            cpu->jit->HaltExecution();
            break;
        case Dynarmic::A32::Exception::PreloadDataWithIntentToWrite:
        case Dynarmic::A32::Exception::PreloadData:
        case Dynarmic::A32::Exception::PreloadInstruction:
        case Dynarmic::A32::Exception::SendEvent:
        case Dynarmic::A32::Exception::SendEventLocal:
        case Dynarmic::A32::Exception::WaitForEvent:
        case Dynarmic::A32::Exception::Yield:
            break;
        case Dynarmic::A32::Exception::UndefinedInstruction:
            LOG_WARN("Undefined instruction at address 0x{:X}, instruction 0x{:X} ({})", pc, MemoryReadCode(pc).value(), disassemble(*parent, pc, nullptr));
            InterpreterFallback(pc, 1);
            break;
        case Dynarmic::A32::Exception::UnpredictableInstruction:
            LOG_WARN("Unpredictable instruction at address 0x{:X}, instruction 0x{:X} ({})", pc, MemoryReadCode(pc).value(), disassemble(*parent, pc, nullptr));
            InterpreterFallback(pc, 1);
            break;
        case Dynarmic::A32::Exception::DecodeError:
            LOG_WARN("Decode error at address 0x{:X}, instruction 0x{:X} ({})", pc, MemoryReadCode(pc).value(), disassemble(*parent, pc, nullptr));
            InterpreterFallback(pc, 1);
            break;
        default:
            LOG_WARN("Unknown exception {} Raised at pc = 0x{:x}", static_cast<size_t>(exception), pc);
            LOG_TRACE("at address 0x{:X}, instruction 0x{:X} ({})", pc, MemoryReadCode(pc).value(), disassemble(*parent, pc, nullptr));
        }
    }

    void CallSVC(uint32_t) override {
        cpu->svc_called = true;
        cpu->jit->HaltExecution(Dynarmic::HaltReason::UserDefined8);
    }

    void AddTicks(uint64_t ticks) override {}

    uint64_t GetTicksRemaining() override {
        return 1ull << 60;
    }
};

static Dynarmic::ExclusiveMonitor shared_monitor(MAX_CORE_COUNT);

#if defined(VITA3K_PLATFORM_IOS)
static std::atomic_bool ios_fast_cpu{ false };
// Accurate CPU (per game): Dynarmic's IR optimisations (constant propagation, get/set elimination,
// miscellaneous IR passes) are left out; the control-flow ones (block linking, return stack buffer,
// fast dispatch) stay, so the cost is moderate. For games whose CPU-side math comes out wrong with
// them (Madden NFL 13's faces, a best guess: the body skins fine, the separately animated face melts).
static std::atomic_bool ios_accurate_cpu{ false };
void set_ios_accurate_cpu(bool enabled) {
    ios_accurate_cpu = enabled;
    LOG_INFO("Accurate CPU (no IR optimisations): {}", enabled ? "on" : "off");
}

void set_ios_fast_cpu(bool enabled) {
    ios_fast_cpu = enabled;
    LOG_INFO("Fast CPU (floating-point shortcuts): {}", enabled ? "on" : "off");
}
#endif

std::unique_ptr<Dynarmic::A32::Jit> DynarmicCPU::make_jit() {
    Dynarmic::A32::UserConfig config{};
    config.arch_version = Dynarmic::A32::ArchVersion::v7;
    config.callbacks = cb.get();
    if (parent->mem->use_page_table) {
        config.page_table = (log_mem || !cpu_opt) ? nullptr : reinterpret_cast<decltype(config.page_table)>(parent->mem->page_table.get());
        config.absolute_offset_page_table = true;
    } else if (!log_mem && cpu_opt) {
        config.fastmem_pointer = std::bit_cast<uintptr_t>(parent->mem->memory.get());
    }
    config.hook_hint_instructions = true;
    config.global_monitor = &shared_monitor;
    static const auto unknown_coprocessors = [] {
        std::array<std::shared_ptr<Dynarmic::A32::Coprocessor>, 15> coprocessors;
        for (int i = 0; i < 15; i++)
            coprocessors[i] = std::make_shared<ArmDynarmicUnknownCoprocessor>(i);
        return coprocessors;
    }();
    for (int i = 0; i < 15; i++)
        config.coprocessors[i] = unknown_coprocessors[i];
    config.coprocessors[15] = cp15;
    config.processor_id = core_id;
    config.optimizations = cpu_opt ? Dynarmic::all_safe_optimizations : Dynarmic::no_optimizations;
#if defined(VITA3K_PLATFORM_IOS)
    if (cpu_opt && ios_accurate_cpu)
        config.optimizations = Dynarmic::OptimizationFlag::BlockLinking | Dynarmic::OptimizationFlag::ReturnStackBuffer
            | Dynarmic::OptimizationFlag::FastDispatch;
    if (cpu_opt && ios_fast_cpu)
        config.optimizations |= Dynarmic::OptimizationFlag::Unsafe_InaccurateNaN | Dynarmic::OptimizationFlag::Unsafe_ReducedErrorFP
            | Dynarmic::OptimizationFlag::Unsafe_IgnoreStandardFPCRValue;
#endif
    config.enable_cycle_counting = false;
#if defined(VITA3K_PLATFORM_IOS)
    // From Tsubomi: Vita3K owns one Dynarmic JIT per guest thread. On iOS 26+ each cache also has a
    // same-sized writable vm_remap alias, so the 128 MiB default scales poorly. Threads start with a
    // tiny cache; one that fills it moves up a size (see promote_code_cache).
    if (code_cache_size == 0)
        code_cache_size = IOS_TINY_CODE_CACHE_SIZE;
#if defined(__aarch64__)
    // None of this size left in the prepared pool: the next size up rather than no thread at all
    if (code_cache_size == IOS_TINY_CODE_CACHE_SIZE && !ios_code_cache_available(IOS_TINY_CODE_CACHE_SIZE))
        code_cache_size = IOS_SMALL_CODE_CACHE_SIZE;
    if (code_cache_size == IOS_SMALL_CODE_CACHE_SIZE && !ios_code_cache_available(IOS_SMALL_CODE_CACHE_SIZE)
        && ios_code_cache_available(IOS_BIG_CODE_CACHE_SIZE))
        code_cache_size = IOS_BIG_CODE_CACHE_SIZE;
#endif
    config.code_cache_size = code_cache_size;
#endif

#if defined(VITA3K_PLATFORM_IOS) && defined(__aarch64__)
    // StikDebug services oaknut's BRK #0xf00d while the JIT constructor maps its cache. Serialize this
    // so simultaneous guest-thread creation cannot issue overlapping debugger requests.
    static std::mutex jit_creation_mutex;
    static uint64_t jit_creation_count = 0;
    const std::lock_guard lock(jit_creation_mutex);
    const uint64_t allocation_id = ++jit_creation_count;
    LOG_INFO("iOS Dynarmic JIT cache #{} allocating: core={} size={} MiB", allocation_id, core_id, config.code_cache_size / (1024 * 1024));
    auto jit = std::make_unique<Dynarmic::A32::Jit>(config);
    LOG_INFO("iOS Dynarmic JIT cache #{} ready", allocation_id);
    return jit;
#else
    return std::make_unique<Dynarmic::A32::Jit>(config);
#endif
}

DynarmicCPU::DynarmicCPU(CPUState *state, std::size_t processor_id, bool cpu_opt)
    : parent(state)
    , cb(std::make_unique<ArmDynarmicCallback>(*state, *this))
    , cp15(std::make_shared<ArmDynarmicCP15>())
    , core_id(processor_id)
    , cpu_opt(cpu_opt) {
    jit = make_jit();
}

DynarmicCPU::~DynarmicCPU() = default;

CPUStop DynarmicCPU::run() {
    halted = false;
    break_ = false;
    svc_called = false;
#if defined(VITA3K_PLATFORM_IOS)
    {
        // A stop asked for before this run is taken by this run
        const std::lock_guard lock(jit_swap_mutex);
        halt_pending = false;
    }
#endif
    // Run until the JIT stops for something other than a step or a cache invalidation
    Dynarmic::HaltReason reason;
    do {
        reason = jit->Run();
    } while (reason == Dynarmic::HaltReason::Step || reason == Dynarmic::HaltReason::CacheInvalidation);
    // The import's NID is the word after the SVC, and a halted run stopped at the return address
    const uint32_t nid = svc_called ? *Ptr<uint32_t>(get_pc() + 4).get(*parent->mem) : 0;
#if defined(VITA3K_PLATFORM_IOS) && defined(__aarch64__)
    if (code_cache_size < IOS_BIG_CODE_CACHE_SIZE && !promotion_logged && jit->CodeCacheFullClears() > 0)
        promote_code_cache();
#endif
    return { .kernel_call = svc_called, .nid = nid, .returned = halted };
}

#if defined(VITA3K_PLATFORM_IOS)
// This thread filled its code cache: carry on in the next size up, with the same registers. Done between
// two runs (the thread is in Vita3K's own code here, not in guest code), under the lock stop() takes.
void DynarmicCPU::promote_code_cache() {
#if defined(__aarch64__)
    std::size_t next_size = IOS_BIG_CODE_CACHE_SIZE;
    if (code_cache_size < IOS_SMALL_CODE_CACHE_SIZE && ios_code_cache_available(IOS_SMALL_CODE_CACHE_SIZE))
        next_size = IOS_SMALL_CODE_CACHE_SIZE;
    if (!ios_code_cache_available(next_size)) {
        if (!promotion_logged)
            LOG_WARN("A thread keeps filling its {} MiB JIT cache, and no bigger cache is left: it recompiles when it fills",
                code_cache_size / (1024 * 1024));
        promotion_logged = true;
        return;
    }
    const auto regs = jit->Regs();
    const auto ext_regs = jit->ExtRegs();
    const uint32_t cpsr = jit->Cpsr();
    const uint32_t fpscr = jit->Fpscr();
    const std::size_t old_size = code_cache_size;
    code_cache_size = next_size;
    std::unique_ptr<Dynarmic::A32::Jit> bigger;
    try {
        bigger = make_jit();
    } catch (const std::exception &e) {
        code_cache_size = old_size;
        LOG_WARN("Could not move a thread to a bigger JIT cache: {}", e.what());
        promotion_logged = true;
        return;
    }
    bigger->Regs() = regs;
    bigger->ExtRegs() = ext_regs;
    bigger->SetCpsr(cpsr);
    bigger->SetFpscr(fpscr);
    {
        const std::lock_guard lock(jit_swap_mutex);
        jit.swap(bigger);
        // A stop that reached the old JIT after it returned must still stop the next run
        if (halt_pending)
            jit->HaltExecution();
    }
    LOG_INFO("A thread filled its {} MiB JIT cache: it now has {} MiB (no more full-cache recompiles)", old_size / (1024 * 1024),
        code_cache_size / (1024 * 1024));
    // `bigger` now holds the old JIT; its cache goes back to the pool here
#endif
}
#endif

CPUStop DynarmicCPU::step() {
    svc_called = false;
    jit->Step();
    const uint32_t nid = svc_called ? *Ptr<uint32_t>(get_pc() + 4).get(*parent->mem) : 0;
    return { .kernel_call = svc_called, .nid = nid };
}

bool DynarmicCPU::hit_breakpoint() {
    return break_;
}

void DynarmicCPU::trigger_breakpoint() {
    break_ = true;
    stop();
}

void DynarmicCPU::set_log_code(bool log) {
    if (log_code == log)
        return;

    log_code = log;
    jit = make_jit();
}

void DynarmicCPU::set_log_mem(bool log) {
    if (log_mem == log)
        return;

    log_mem = log;
    jit = make_jit();
}

bool DynarmicCPU::get_log_mem() {
    return log_mem;
}

void DynarmicCPU::stop() {
#if defined(VITA3K_PLATFORM_IOS)
    const std::lock_guard lock(jit_swap_mutex);
    halt_pending = true;
#endif
    jit->HaltExecution();
}

uint32_t DynarmicCPU::get_reg(uint8_t idx) {
    return jit->Regs()[idx];
}

uint32_t DynarmicCPU::get_sp() {
    return jit->Regs()[13];
}

uint32_t DynarmicCPU::get_pc() {
    return jit->Regs()[15];
}

void DynarmicCPU::set_reg(uint8_t idx, uint32_t val) {
    jit->Regs()[idx] = val;
}

void DynarmicCPU::set_cpsr(uint32_t val) {
    jit->SetCpsr(val);
}

uint32_t DynarmicCPU::get_tpidruro() {
    return cp15->tpidruro;
}

void DynarmicCPU::set_tpidruro(uint32_t val) {
    cp15->tpidruro = val;
}

uint32_t DynarmicCPU::get_tpidrurw() {
    return cp15->tpidrurw;
}

void DynarmicCPU::set_tpidrurw(uint32_t val) {
    cp15->tpidrurw = val;
}

void DynarmicCPU::set_pc(uint32_t val) {
    if (val & 1) {
        set_cpsr(get_cpsr() | 0x20);
        val = val & 0xFFFFFFFE;
    } else {
        set_cpsr(get_cpsr() & 0xFFFFFFDF);
        val = val & 0xFFFFFFFC;
    }
    jit->Regs()[15] = val;
}

void DynarmicCPU::set_lr(uint32_t val) {
    jit->Regs()[14] = val;
}

void DynarmicCPU::set_sp(uint32_t val) {
    jit->Regs()[13] = val;
}

uint32_t DynarmicCPU::get_cpsr() {
    return jit->Cpsr();
}

uint32_t DynarmicCPU::get_fpscr() {
    return jit->Fpscr();
}

void DynarmicCPU::set_fpscr(uint32_t val) {
    jit->SetFpscr(val);
}

CPUContext DynarmicCPU::save_context() {
    CPUContext ctx;
    ctx.cpu_registers = jit->Regs();
    ctx.fpu_registers = std::bit_cast<std::array<float, 64>>(jit->ExtRegs());
    ctx.fpscr = jit->Fpscr();
    ctx.cpsr = jit->Cpsr();
    return ctx;
}

void DynarmicCPU::load_context(const CPUContext &ctx) {
    jit->Regs() = ctx.cpu_registers;
    jit->ExtRegs() = std::bit_cast<std::array<uint32_t, 64>>(ctx.fpu_registers);
    jit->SetCpsr(ctx.cpsr);
    jit->SetFpscr(ctx.fpscr);
}

uint32_t DynarmicCPU::get_lr() {
    return jit->Regs()[14];
}

float DynarmicCPU::get_float_reg(uint8_t idx) {
    return std::bit_cast<float>(jit->ExtRegs()[idx]);
}

void DynarmicCPU::set_float_reg(uint8_t idx, float val) {
    jit->ExtRegs()[idx] = std::bit_cast<uint32_t>(val);
}

bool DynarmicCPU::is_thumb_mode() {
    return jit->Cpsr() & 0x20;
}

std::size_t DynarmicCPU::processor_id() const {
    return core_id;
}

void DynarmicCPU::invalidate_jit_cache(Address start, size_t length) {
    jit->InvalidateCacheRange(start, length);
}

void DynarmicCPU::reset_for_reuse() {
#if defined(VITA3K_PLATFORM_IOS)
    const std::lock_guard lock(jit_swap_mutex);
    halt_pending = false;
#endif
    jit->ClearHalt(static_cast<Dynarmic::HaltReason>(0xFFFFFFFF));
    halted = false;
    break_ = false;
    svc_called = false;
}

void DynarmicCPU::clear_exclusive() {
    shared_monitor.ClearProcessor(core_id);
}
