// Seed: 1450468167
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_81 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60,
    id_61,
    id_62,
    id_63,
    id_64,
    id_65,
    id_66,
    id_67,
    id_68,
    id_69,
    id_70,
    id_71,
    id_72#(
        .id_73 (id_74),
        .id_75 (id_76),
        .id_77 ((1)),
        .id_78 (1),
        .id_79 (1),
        .id_80 (-1'b0),
        ._id_81(1'h0)
    ),
    id_82,
    id_83,
    id_84,
    id_85,
    id_86,
    id_87
);
  input wire id_78;
  output wire id_77;
  output wire id_76;
  input wire id_75;
  output wire id_74;
  inout wire id_73;
  output wire id_72;
  inout wire id_71;
  output wire id_70;
  output wire id_69;
  inout wire id_68;
  output wire id_67;
  inout wire id_66;
  output wire id_65;
  input wire id_64;
  input wire id_63;
  inout wire id_62;
  output wire id_61;
  input wire id_60;
  input wire id_59;
  output wire id_58;
  output wire id_57;
  inout wire id_56;
  input wire id_55;
  inout wire id_54;
  input wire id_53;
  output wire id_52;
  output wire id_51;
  output wire id_50;
  input wire id_49;
  inout wire id_48;
  input wire id_47;
  inout logic [7:0] id_46;
  input wire id_45;
  inout wire id_44;
  inout wire id_43;
  output wire id_42;
  input wire id_41;
  input wire id_40;
  output wire id_39;
  inout wire id_38;
  output wire id_37;
  output wire id_36;
  inout wire id_35;
  inout wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  input wire id_26;
  inout logic [7:0] id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  module_0 modCall_1 (
      id_86,
      id_32,
      id_68,
      id_56,
      id_48,
      id_21,
      id_49,
      id_85,
      id_43
  );
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [id_81 : 1 'b0] id_88;
  wire id_89;
  assign id_25[1] = id_32;
  assign id_46[1] = id_26;
  wire [(  1  ) : 1] id_90, id_91;
  wire id_92;
endmodule
