# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/reg_24b.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/reg_dec_24b.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/compteur_nbits.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/mef_cod_i2s_vsb.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/mux2.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/reg_dec_24b_fd.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/affhex_pmodssd_v3.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/calcul_param_3.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/mux4.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/sig_fct_3.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/sig_fct_sat_dure.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/new/M5_Compteur.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/new/M5_MEF.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/new/M8_memory.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/calcul_param_1.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/new/Additionneur_M6.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/new/Carre_24bits.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/new/Conv24to29bits.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/new/Conv29to8bits.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/new/Multipli_31over32.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/new/reg_29b.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/conditionne_btn_v7.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/strb_gen_v3.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_registre_24bits_droite_0/sim/design_1_registre_24bits_droite_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_registre_24bits_gauche_0/sim/design_1_registre_24bits_gauche_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_registre_decalage_24bits_0/sim/design_1_registre_decalage_24bits_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_compteur_7bits_0/sim/design_1_compteur_7bits_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_MEF_decodeur_i2s_0/sim/design_1_MEF_decodeur_i2s_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0_1/sim/design_1_mef_cod_i2s_vsb_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux2_0_0_1/sim/design_1_mux2_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0_1/sim/design_1_reg_dec_24b_fd_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_compteur_nbits_0_0_1/sim/design_1_compteur_nbits_0_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_M10_conversion_affichage_0/sim/design_1_M10_conversion_affichage_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_M7_parametre_3_0/sim/design_1_M7_parametre_3_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_Multiplexeur_choix_fonction_0/sim/design_1_Multiplexeur_choix_fonction_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_Multiplexeur_choix_parametre_0/sim/design_1_Multiplexeur_choix_parametre_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_M4_fonction3_0/sim/design_1_M4_fonction3_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_M2_fonction_distortion_dure1_0/sim/design_1_M2_fonction_distortion_dure1_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_M3_fonction_distorsion_dure2_0/sim/design_1_M3_fonction_distorsion_dure2_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_M5_parametre_1_0/sim/design_1_M5_parametre_1_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_M6_parametre_2_0/sim/design_1_M6_parametre_2_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_M8_commande_0/sim/design_1_M8_commande_0.vhd" \
"../../../../pb_logique_seq.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../pb_logique_seq.srcs/sim_1/imports/new/simul_module_sig_tb.vhd" \

# Do not sort compile order
nosort
