void si_init_uvd_internal_cg(struct radeon_device *rdev)
{
	bool hw_mode = true;
	if (hw_mode) {
		si_set_uvd_dcm(rdev, false);
	} else {
		unsigned int tmp = RREG32(UVD_CGC_CTRL);
		tmp &= ~DCM;
	}
}
