
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readlink_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401190 <.init>:
  401190:	stp	x29, x30, [sp, #-16]!
  401194:	mov	x29, sp
  401198:	bl	401530 <__fxstatat@plt+0x60>
  40119c:	ldp	x29, x30, [sp], #16
  4011a0:	ret

Disassembly of section .plt:

00000000004011b0 <mbrtowc@plt-0x20>:
  4011b0:	stp	x16, x30, [sp, #-16]!
  4011b4:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4011b8:	ldr	x17, [x16, #4088]
  4011bc:	add	x16, x16, #0xff8
  4011c0:	br	x17
  4011c4:	nop
  4011c8:	nop
  4011cc:	nop

00000000004011d0 <mbrtowc@plt>:
  4011d0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4011d4:	ldr	x17, [x16]
  4011d8:	add	x16, x16, #0x0
  4011dc:	br	x17

00000000004011e0 <memcpy@plt>:
  4011e0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4011e4:	ldr	x17, [x16, #8]
  4011e8:	add	x16, x16, #0x8
  4011ec:	br	x17

00000000004011f0 <memmove@plt>:
  4011f0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4011f4:	ldr	x17, [x16, #16]
  4011f8:	add	x16, x16, #0x10
  4011fc:	br	x17

0000000000401200 <_exit@plt>:
  401200:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401204:	ldr	x17, [x16, #24]
  401208:	add	x16, x16, #0x18
  40120c:	br	x17

0000000000401210 <getcwd@plt>:
  401210:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401214:	ldr	x17, [x16, #32]
  401218:	add	x16, x16, #0x20
  40121c:	br	x17

0000000000401220 <strlen@plt>:
  401220:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401224:	ldr	x17, [x16, #40]
  401228:	add	x16, x16, #0x28
  40122c:	br	x17

0000000000401230 <exit@plt>:
  401230:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401234:	ldr	x17, [x16, #48]
  401238:	add	x16, x16, #0x30
  40123c:	br	x17

0000000000401240 <error@plt>:
  401240:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401244:	ldr	x17, [x16, #56]
  401248:	add	x16, x16, #0x38
  40124c:	br	x17

0000000000401250 <readlink@plt>:
  401250:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401254:	ldr	x17, [x16, #64]
  401258:	add	x16, x16, #0x40
  40125c:	br	x17

0000000000401260 <__cxa_atexit@plt>:
  401260:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401264:	ldr	x17, [x16, #72]
  401268:	add	x16, x16, #0x48
  40126c:	br	x17

0000000000401270 <lseek@plt>:
  401270:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401274:	ldr	x17, [x16, #80]
  401278:	add	x16, x16, #0x50
  40127c:	br	x17

0000000000401280 <__fpending@plt>:
  401280:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401284:	ldr	x17, [x16, #88]
  401288:	add	x16, x16, #0x58
  40128c:	br	x17

0000000000401290 <fileno@plt>:
  401290:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401294:	ldr	x17, [x16, #96]
  401298:	add	x16, x16, #0x60
  40129c:	br	x17

00000000004012a0 <fclose@plt>:
  4012a0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4012a4:	ldr	x17, [x16, #104]
  4012a8:	add	x16, x16, #0x68
  4012ac:	br	x17

00000000004012b0 <nl_langinfo@plt>:
  4012b0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4012b4:	ldr	x17, [x16, #112]
  4012b8:	add	x16, x16, #0x70
  4012bc:	br	x17

00000000004012c0 <malloc@plt>:
  4012c0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4012c4:	ldr	x17, [x16, #120]
  4012c8:	add	x16, x16, #0x78
  4012cc:	br	x17

00000000004012d0 <strncmp@plt>:
  4012d0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4012d4:	ldr	x17, [x16, #128]
  4012d8:	add	x16, x16, #0x80
  4012dc:	br	x17

00000000004012e0 <bindtextdomain@plt>:
  4012e0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4012e4:	ldr	x17, [x16, #136]
  4012e8:	add	x16, x16, #0x88
  4012ec:	br	x17

00000000004012f0 <__libc_start_main@plt>:
  4012f0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4012f4:	ldr	x17, [x16, #144]
  4012f8:	add	x16, x16, #0x90
  4012fc:	br	x17

0000000000401300 <__printf_chk@plt>:
  401300:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401304:	ldr	x17, [x16, #152]
  401308:	add	x16, x16, #0x98
  40130c:	br	x17

0000000000401310 <memset@plt>:
  401310:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401314:	ldr	x17, [x16, #160]
  401318:	add	x16, x16, #0xa0
  40131c:	br	x17

0000000000401320 <calloc@plt>:
  401320:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401324:	ldr	x17, [x16, #168]
  401328:	add	x16, x16, #0xa8
  40132c:	br	x17

0000000000401330 <realloc@plt>:
  401330:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401334:	ldr	x17, [x16, #176]
  401338:	add	x16, x16, #0xb0
  40133c:	br	x17

0000000000401340 <strrchr@plt>:
  401340:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401344:	ldr	x17, [x16, #184]
  401348:	add	x16, x16, #0xb8
  40134c:	br	x17

0000000000401350 <__gmon_start__@plt>:
  401350:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401354:	ldr	x17, [x16, #192]
  401358:	add	x16, x16, #0xc0
  40135c:	br	x17

0000000000401360 <abort@plt>:
  401360:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401364:	ldr	x17, [x16, #200]
  401368:	add	x16, x16, #0xc8
  40136c:	br	x17

0000000000401370 <mbsinit@plt>:
  401370:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401374:	ldr	x17, [x16, #208]
  401378:	add	x16, x16, #0xd0
  40137c:	br	x17

0000000000401380 <__overflow@plt>:
  401380:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401384:	ldr	x17, [x16, #216]
  401388:	add	x16, x16, #0xd8
  40138c:	br	x17

0000000000401390 <memcmp@plt>:
  401390:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401394:	ldr	x17, [x16, #224]
  401398:	add	x16, x16, #0xe0
  40139c:	br	x17

00000000004013a0 <textdomain@plt>:
  4013a0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4013a4:	ldr	x17, [x16, #232]
  4013a8:	add	x16, x16, #0xe8
  4013ac:	br	x17

00000000004013b0 <getopt_long@plt>:
  4013b0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4013b4:	ldr	x17, [x16, #240]
  4013b8:	add	x16, x16, #0xf0
  4013bc:	br	x17

00000000004013c0 <__fprintf_chk@plt>:
  4013c0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4013c4:	ldr	x17, [x16, #248]
  4013c8:	add	x16, x16, #0xf8
  4013cc:	br	x17

00000000004013d0 <strcmp@plt>:
  4013d0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4013d4:	ldr	x17, [x16, #256]
  4013d8:	add	x16, x16, #0x100
  4013dc:	br	x17

00000000004013e0 <__ctype_b_loc@plt>:
  4013e0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4013e4:	ldr	x17, [x16, #264]
  4013e8:	add	x16, x16, #0x108
  4013ec:	br	x17

00000000004013f0 <fseeko@plt>:
  4013f0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4013f4:	ldr	x17, [x16, #272]
  4013f8:	add	x16, x16, #0x110
  4013fc:	br	x17

0000000000401400 <free@plt>:
  401400:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401404:	ldr	x17, [x16, #280]
  401408:	add	x16, x16, #0x118
  40140c:	br	x17

0000000000401410 <__ctype_get_mb_cur_max@plt>:
  401410:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401414:	ldr	x17, [x16, #288]
  401418:	add	x16, x16, #0x120
  40141c:	br	x17

0000000000401420 <strspn@plt>:
  401420:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401424:	ldr	x17, [x16, #296]
  401428:	add	x16, x16, #0x128
  40142c:	br	x17

0000000000401430 <fwrite@plt>:
  401430:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401434:	ldr	x17, [x16, #304]
  401438:	add	x16, x16, #0x130
  40143c:	br	x17

0000000000401440 <fflush@plt>:
  401440:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401444:	ldr	x17, [x16, #312]
  401448:	add	x16, x16, #0x138
  40144c:	br	x17

0000000000401450 <__lxstat@plt>:
  401450:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401454:	ldr	x17, [x16, #320]
  401458:	add	x16, x16, #0x140
  40145c:	br	x17

0000000000401460 <dcgettext@plt>:
  401460:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401464:	ldr	x17, [x16, #328]
  401468:	add	x16, x16, #0x148
  40146c:	br	x17

0000000000401470 <fputs_unlocked@plt>:
  401470:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401474:	ldr	x17, [x16, #336]
  401478:	add	x16, x16, #0x150
  40147c:	br	x17

0000000000401480 <__freading@plt>:
  401480:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401484:	ldr	x17, [x16, #344]
  401488:	add	x16, x16, #0x158
  40148c:	br	x17

0000000000401490 <iswprint@plt>:
  401490:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  401494:	ldr	x17, [x16, #352]
  401498:	add	x16, x16, #0x160
  40149c:	br	x17

00000000004014a0 <__errno_location@plt>:
  4014a0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4014a4:	ldr	x17, [x16, #360]
  4014a8:	add	x16, x16, #0x168
  4014ac:	br	x17

00000000004014b0 <__xstat@plt>:
  4014b0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4014b4:	ldr	x17, [x16, #368]
  4014b8:	add	x16, x16, #0x170
  4014bc:	br	x17

00000000004014c0 <setlocale@plt>:
  4014c0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4014c4:	ldr	x17, [x16, #376]
  4014c8:	add	x16, x16, #0x178
  4014cc:	br	x17

00000000004014d0 <__fxstatat@plt>:
  4014d0:	adrp	x16, 419000 <__fxstatat@plt+0x17b30>
  4014d4:	ldr	x17, [x16, #384]
  4014d8:	add	x16, x16, #0x180
  4014dc:	br	x17

Disassembly of section .text:

00000000004014e0 <.text>:
  4014e0:	mov	x29, #0x0                   	// #0
  4014e4:	mov	x30, #0x0                   	// #0
  4014e8:	mov	x5, x0
  4014ec:	ldr	x1, [sp]
  4014f0:	add	x2, sp, #0x8
  4014f4:	mov	x6, sp
  4014f8:	movz	x0, #0x0, lsl #48
  4014fc:	movk	x0, #0x0, lsl #32
  401500:	movk	x0, #0x40, lsl #16
  401504:	movk	x0, #0x19ac
  401508:	movz	x3, #0x0, lsl #48
  40150c:	movk	x3, #0x0, lsl #32
  401510:	movk	x3, #0x40, lsl #16
  401514:	movk	x3, #0x5ef0
  401518:	movz	x4, #0x0, lsl #48
  40151c:	movk	x4, #0x0, lsl #32
  401520:	movk	x4, #0x40, lsl #16
  401524:	movk	x4, #0x5f70
  401528:	bl	4012f0 <__libc_start_main@plt>
  40152c:	bl	401360 <abort@plt>
  401530:	adrp	x0, 418000 <__fxstatat@plt+0x16b30>
  401534:	ldr	x0, [x0, #4064]
  401538:	cbz	x0, 401540 <__fxstatat@plt+0x70>
  40153c:	b	401350 <__gmon_start__@plt>
  401540:	ret
  401544:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  401548:	add	x0, x0, #0x200
  40154c:	adrp	x1, 419000 <__fxstatat@plt+0x17b30>
  401550:	add	x1, x1, #0x200
  401554:	cmp	x0, x1
  401558:	b.eq	40158c <__fxstatat@plt+0xbc>  // b.none
  40155c:	stp	x29, x30, [sp, #-32]!
  401560:	mov	x29, sp
  401564:	adrp	x0, 405000 <__fxstatat@plt+0x3b30>
  401568:	ldr	x0, [x0, #4000]
  40156c:	str	x0, [sp, #24]
  401570:	mov	x1, x0
  401574:	cbz	x1, 401584 <__fxstatat@plt+0xb4>
  401578:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  40157c:	add	x0, x0, #0x200
  401580:	blr	x1
  401584:	ldp	x29, x30, [sp], #32
  401588:	ret
  40158c:	ret
  401590:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  401594:	add	x0, x0, #0x200
  401598:	adrp	x1, 419000 <__fxstatat@plt+0x17b30>
  40159c:	add	x1, x1, #0x200
  4015a0:	sub	x0, x0, x1
  4015a4:	lsr	x1, x0, #63
  4015a8:	add	x0, x1, x0, asr #3
  4015ac:	cmp	xzr, x0, asr #1
  4015b0:	b.eq	4015e8 <__fxstatat@plt+0x118>  // b.none
  4015b4:	stp	x29, x30, [sp, #-32]!
  4015b8:	mov	x29, sp
  4015bc:	asr	x1, x0, #1
  4015c0:	adrp	x0, 405000 <__fxstatat@plt+0x3b30>
  4015c4:	ldr	x0, [x0, #4008]
  4015c8:	str	x0, [sp, #24]
  4015cc:	mov	x2, x0
  4015d0:	cbz	x2, 4015e0 <__fxstatat@plt+0x110>
  4015d4:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  4015d8:	add	x0, x0, #0x200
  4015dc:	blr	x2
  4015e0:	ldp	x29, x30, [sp], #32
  4015e4:	ret
  4015e8:	ret
  4015ec:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  4015f0:	ldrb	w0, [x0, #552]
  4015f4:	cbnz	w0, 401618 <__fxstatat@plt+0x148>
  4015f8:	stp	x29, x30, [sp, #-16]!
  4015fc:	mov	x29, sp
  401600:	bl	401544 <__fxstatat@plt+0x74>
  401604:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  401608:	mov	w1, #0x1                   	// #1
  40160c:	strb	w1, [x0, #552]
  401610:	ldp	x29, x30, [sp], #16
  401614:	ret
  401618:	ret
  40161c:	stp	x29, x30, [sp, #-16]!
  401620:	mov	x29, sp
  401624:	bl	401590 <__fxstatat@plt+0xc0>
  401628:	ldp	x29, x30, [sp], #16
  40162c:	ret
  401630:	stp	x29, x30, [sp, #-160]!
  401634:	mov	x29, sp
  401638:	stp	x19, x20, [sp, #16]
  40163c:	str	x21, [sp, #32]
  401640:	mov	w19, w0
  401644:	cbz	w0, 401684 <__fxstatat@plt+0x1b4>
  401648:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  40164c:	ldr	x20, [x0, #520]
  401650:	mov	w2, #0x5                   	// #5
  401654:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401658:	add	x1, x1, #0x60
  40165c:	mov	x0, #0x0                   	// #0
  401660:	bl	401460 <dcgettext@plt>
  401664:	adrp	x1, 419000 <__fxstatat@plt+0x17b30>
  401668:	ldr	x3, [x1, #576]
  40166c:	mov	x2, x0
  401670:	mov	w1, #0x1                   	// #1
  401674:	mov	x0, x20
  401678:	bl	4013c0 <__fprintf_chk@plt>
  40167c:	mov	w0, w19
  401680:	bl	401230 <exit@plt>
  401684:	mov	w2, #0x5                   	// #5
  401688:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40168c:	add	x1, x1, #0x88
  401690:	mov	x0, #0x0                   	// #0
  401694:	bl	401460 <dcgettext@plt>
  401698:	adrp	x1, 419000 <__fxstatat@plt+0x17b30>
  40169c:	ldr	x2, [x1, #576]
  4016a0:	mov	x1, x0
  4016a4:	mov	w0, #0x1                   	// #1
  4016a8:	bl	401300 <__printf_chk@plt>
  4016ac:	mov	w2, #0x5                   	// #5
  4016b0:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4016b4:	add	x1, x1, #0xa8
  4016b8:	mov	x0, #0x0                   	// #0
  4016bc:	bl	401460 <dcgettext@plt>
  4016c0:	adrp	x20, 419000 <__fxstatat@plt+0x17b30>
  4016c4:	ldr	x1, [x20, #536]
  4016c8:	bl	401470 <fputs_unlocked@plt>
  4016cc:	mov	w2, #0x5                   	// #5
  4016d0:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4016d4:	add	x1, x1, #0xe0
  4016d8:	mov	x0, #0x0                   	// #0
  4016dc:	bl	401460 <dcgettext@plt>
  4016e0:	ldr	x1, [x20, #536]
  4016e4:	bl	401470 <fputs_unlocked@plt>
  4016e8:	mov	w2, #0x5                   	// #5
  4016ec:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4016f0:	add	x1, x1, #0x298
  4016f4:	mov	x0, #0x0                   	// #0
  4016f8:	bl	401460 <dcgettext@plt>
  4016fc:	ldr	x1, [x20, #536]
  401700:	bl	401470 <fputs_unlocked@plt>
  401704:	mov	w2, #0x5                   	// #5
  401708:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40170c:	add	x1, x1, #0x4a8
  401710:	mov	x0, #0x0                   	// #0
  401714:	bl	401460 <dcgettext@plt>
  401718:	ldr	x1, [x20, #536]
  40171c:	bl	401470 <fputs_unlocked@plt>
  401720:	mov	w2, #0x5                   	// #5
  401724:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401728:	add	x1, x1, #0x4d8
  40172c:	mov	x0, #0x0                   	// #0
  401730:	bl	401460 <dcgettext@plt>
  401734:	ldr	x1, [x20, #536]
  401738:	bl	401470 <fputs_unlocked@plt>
  40173c:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  401740:	add	x2, x2, #0x708
  401744:	ldr	x1, [x2]
  401748:	ldr	x0, [x2, #8]
  40174c:	str	x1, [sp, #48]
  401750:	str	x0, [sp, #56]
  401754:	ldp	x4, x5, [x2, #16]
  401758:	stp	x4, x5, [sp, #64]
  40175c:	ldp	x4, x5, [x2, #32]
  401760:	stp	x4, x5, [sp, #80]
  401764:	ldp	x4, x5, [x2, #48]
  401768:	stp	x4, x5, [sp, #96]
  40176c:	ldp	x4, x5, [x2, #64]
  401770:	stp	x4, x5, [sp, #112]
  401774:	ldp	x4, x5, [x2, #80]
  401778:	stp	x4, x5, [sp, #128]
  40177c:	ldp	x2, x3, [x2, #96]
  401780:	stp	x2, x3, [sp, #144]
  401784:	add	x20, sp, #0x30
  401788:	cbz	x1, 4017ac <__fxstatat@plt+0x2dc>
  40178c:	add	x20, sp, #0x30
  401790:	adrp	x21, 406000 <__fxstatat@plt+0x4b30>
  401794:	add	x21, x21, #0x40
  401798:	mov	x0, x21
  40179c:	bl	4013d0 <strcmp@plt>
  4017a0:	cbz	w0, 4017ac <__fxstatat@plt+0x2dc>
  4017a4:	ldr	x1, [x20, #16]!
  4017a8:	cbnz	x1, 401798 <__fxstatat@plt+0x2c8>
  4017ac:	ldr	x20, [x20, #8]
  4017b0:	cbz	x20, 401900 <__fxstatat@plt+0x430>
  4017b4:	mov	w2, #0x5                   	// #5
  4017b8:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4017bc:	add	x1, x1, #0x510
  4017c0:	mov	x0, #0x0                   	// #0
  4017c4:	bl	401460 <dcgettext@plt>
  4017c8:	adrp	x3, 406000 <__fxstatat@plt+0x4b30>
  4017cc:	add	x3, x3, #0x528
  4017d0:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4017d4:	add	x2, x2, #0x550
  4017d8:	mov	x1, x0
  4017dc:	mov	w0, #0x1                   	// #1
  4017e0:	bl	401300 <__printf_chk@plt>
  4017e4:	mov	x1, #0x0                   	// #0
  4017e8:	mov	w0, #0x5                   	// #5
  4017ec:	bl	4014c0 <setlocale@plt>
  4017f0:	cbz	x0, 401808 <__fxstatat@plt+0x338>
  4017f4:	mov	x2, #0x3                   	// #3
  4017f8:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4017fc:	add	x1, x1, #0x560
  401800:	bl	4012d0 <strncmp@plt>
  401804:	cbnz	w0, 401884 <__fxstatat@plt+0x3b4>
  401808:	mov	w2, #0x5                   	// #5
  40180c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401810:	add	x1, x1, #0x5b0
  401814:	mov	x0, #0x0                   	// #0
  401818:	bl	401460 <dcgettext@plt>
  40181c:	adrp	x21, 406000 <__fxstatat@plt+0x4b30>
  401820:	add	x21, x21, #0x40
  401824:	mov	x3, x21
  401828:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  40182c:	add	x2, x2, #0x528
  401830:	mov	x1, x0
  401834:	mov	w0, #0x1                   	// #1
  401838:	bl	401300 <__printf_chk@plt>
  40183c:	mov	w2, #0x5                   	// #5
  401840:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401844:	add	x1, x1, #0x5d0
  401848:	mov	x0, #0x0                   	// #0
  40184c:	bl	401460 <dcgettext@plt>
  401850:	mov	x1, x0
  401854:	adrp	x3, 406000 <__fxstatat@plt+0x4b30>
  401858:	add	x0, x3, #0x950
  40185c:	adrp	x3, 406000 <__fxstatat@plt+0x4b30>
  401860:	add	x3, x3, #0x50
  401864:	cmp	x20, x21
  401868:	csel	x3, x3, x0, eq  // eq = none
  40186c:	mov	x2, x20
  401870:	mov	w0, #0x1                   	// #1
  401874:	bl	401300 <__printf_chk@plt>
  401878:	b	40167c <__fxstatat@plt+0x1ac>
  40187c:	adrp	x20, 406000 <__fxstatat@plt+0x4b30>
  401880:	add	x20, x20, #0x40
  401884:	mov	w2, #0x5                   	// #5
  401888:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40188c:	add	x1, x1, #0x568
  401890:	mov	x0, #0x0                   	// #0
  401894:	bl	401460 <dcgettext@plt>
  401898:	adrp	x1, 419000 <__fxstatat@plt+0x17b30>
  40189c:	ldr	x1, [x1, #536]
  4018a0:	bl	401470 <fputs_unlocked@plt>
  4018a4:	b	401808 <__fxstatat@plt+0x338>
  4018a8:	mov	w2, #0x5                   	// #5
  4018ac:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4018b0:	add	x1, x1, #0x5b0
  4018b4:	mov	x0, #0x0                   	// #0
  4018b8:	bl	401460 <dcgettext@plt>
  4018bc:	adrp	x20, 406000 <__fxstatat@plt+0x4b30>
  4018c0:	add	x20, x20, #0x40
  4018c4:	mov	x3, x20
  4018c8:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4018cc:	add	x2, x2, #0x528
  4018d0:	mov	x1, x0
  4018d4:	mov	w0, #0x1                   	// #1
  4018d8:	bl	401300 <__printf_chk@plt>
  4018dc:	mov	w2, #0x5                   	// #5
  4018e0:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4018e4:	add	x1, x1, #0x5d0
  4018e8:	mov	x0, #0x0                   	// #0
  4018ec:	bl	401460 <dcgettext@plt>
  4018f0:	mov	x1, x0
  4018f4:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4018f8:	add	x3, x2, #0x50
  4018fc:	b	40186c <__fxstatat@plt+0x39c>
  401900:	mov	w2, #0x5                   	// #5
  401904:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401908:	add	x1, x1, #0x510
  40190c:	mov	x0, #0x0                   	// #0
  401910:	bl	401460 <dcgettext@plt>
  401914:	adrp	x3, 406000 <__fxstatat@plt+0x4b30>
  401918:	add	x3, x3, #0x528
  40191c:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  401920:	add	x2, x2, #0x550
  401924:	mov	x1, x0
  401928:	mov	w0, #0x1                   	// #1
  40192c:	bl	401300 <__printf_chk@plt>
  401930:	mov	x1, #0x0                   	// #0
  401934:	mov	w0, #0x5                   	// #5
  401938:	bl	4014c0 <setlocale@plt>
  40193c:	cbz	x0, 4018a8 <__fxstatat@plt+0x3d8>
  401940:	mov	x2, #0x3                   	// #3
  401944:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401948:	add	x1, x1, #0x560
  40194c:	bl	4012d0 <strncmp@plt>
  401950:	cbnz	w0, 40187c <__fxstatat@plt+0x3ac>
  401954:	mov	w2, #0x5                   	// #5
  401958:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40195c:	add	x1, x1, #0x5b0
  401960:	mov	x0, #0x0                   	// #0
  401964:	bl	401460 <dcgettext@plt>
  401968:	adrp	x20, 406000 <__fxstatat@plt+0x4b30>
  40196c:	add	x20, x20, #0x40
  401970:	mov	x3, x20
  401974:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  401978:	add	x2, x2, #0x528
  40197c:	mov	x1, x0
  401980:	mov	w0, #0x1                   	// #1
  401984:	bl	401300 <__printf_chk@plt>
  401988:	mov	w2, #0x5                   	// #5
  40198c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401990:	add	x1, x1, #0x5d0
  401994:	mov	x0, #0x0                   	// #0
  401998:	bl	401460 <dcgettext@plt>
  40199c:	mov	x1, x0
  4019a0:	adrp	x3, 406000 <__fxstatat@plt+0x4b30>
  4019a4:	add	x3, x3, #0x50
  4019a8:	b	40186c <__fxstatat@plt+0x39c>
  4019ac:	stp	x29, x30, [sp, #-112]!
  4019b0:	mov	x29, sp
  4019b4:	stp	x19, x20, [sp, #16]
  4019b8:	stp	x21, x22, [sp, #32]
  4019bc:	stp	x23, x24, [sp, #48]
  4019c0:	stp	x25, x26, [sp, #64]
  4019c4:	stp	x27, x28, [sp, #80]
  4019c8:	mov	w21, w0
  4019cc:	mov	x20, x1
  4019d0:	ldr	x0, [x1]
  4019d4:	bl	40354c <__fxstatat@plt+0x207c>
  4019d8:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4019dc:	add	x1, x1, #0x950
  4019e0:	mov	w0, #0x6                   	// #6
  4019e4:	bl	4014c0 <setlocale@plt>
  4019e8:	adrp	x19, 405000 <__fxstatat@plt+0x3b30>
  4019ec:	add	x19, x19, #0xfc8
  4019f0:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4019f4:	add	x1, x1, #0x608
  4019f8:	mov	x0, x19
  4019fc:	bl	4012e0 <bindtextdomain@plt>
  401a00:	mov	x0, x19
  401a04:	bl	4013a0 <textdomain@plt>
  401a08:	adrp	x0, 402000 <__fxstatat@plt+0xb30>
  401a0c:	add	x0, x0, #0x37c
  401a10:	bl	405f78 <__fxstatat@plt+0x4aa8>
  401a14:	mov	w24, #0x0                   	// #0
  401a18:	mov	w19, #0xffffffff            	// #-1
  401a1c:	adrp	x22, 406000 <__fxstatat@plt+0x4b30>
  401a20:	add	x22, x22, #0x708
  401a24:	add	x22, x22, #0x70
  401a28:	adrp	x23, 406000 <__fxstatat@plt+0x4b30>
  401a2c:	add	x23, x23, #0x630
  401a30:	mov	w26, #0x2                   	// #2
  401a34:	adrp	x25, 419000 <__fxstatat@plt+0x17b30>
  401a38:	add	x25, x25, #0x229
  401a3c:	b	401adc <__fxstatat@plt+0x60c>
  401a40:	cmp	w0, #0x65
  401a44:	b.eq	401b38 <__fxstatat@plt+0x668>  // b.none
  401a48:	b.le	401a5c <__fxstatat@plt+0x58c>
  401a4c:	cmp	w0, #0x66
  401a50:	b.ne	401b28 <__fxstatat@plt+0x658>  // b.any
  401a54:	mov	w19, #0x1                   	// #1
  401a58:	b	401adc <__fxstatat@plt+0x60c>
  401a5c:	cmn	w0, #0x3
  401a60:	b.ne	401a9c <__fxstatat@plt+0x5cc>  // b.any
  401a64:	mov	x5, #0x0                   	// #0
  401a68:	adrp	x4, 406000 <__fxstatat@plt+0x4b30>
  401a6c:	add	x4, x4, #0x620
  401a70:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  401a74:	ldr	x3, [x0, #408]
  401a78:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  401a7c:	add	x2, x2, #0x550
  401a80:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401a84:	add	x1, x1, #0x40
  401a88:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  401a8c:	ldr	x0, [x0, #536]
  401a90:	bl	405610 <__fxstatat@plt+0x4140>
  401a94:	mov	w0, #0x0                   	// #0
  401a98:	bl	401230 <exit@plt>
  401a9c:	cmn	w0, #0x2
  401aa0:	b.ne	401b28 <__fxstatat@plt+0x658>  // b.any
  401aa4:	mov	w0, #0x0                   	// #0
  401aa8:	bl	401630 <__fxstatat@plt+0x160>
  401aac:	cmp	w0, #0x6e
  401ab0:	b.ne	401ac0 <__fxstatat@plt+0x5f0>  // b.any
  401ab4:	mov	w0, #0x1                   	// #1
  401ab8:	strb	w0, [x25]
  401abc:	b	401adc <__fxstatat@plt+0x60c>
  401ac0:	cmp	w0, #0x71
  401ac4:	b.ne	401b28 <__fxstatat@plt+0x658>  // b.any
  401ac8:	strb	wzr, [x25, #1]
  401acc:	b	401adc <__fxstatat@plt+0x60c>
  401ad0:	cmp	w0, #0x7a
  401ad4:	b.ne	401b28 <__fxstatat@plt+0x658>  // b.any
  401ad8:	mov	w24, #0x1                   	// #1
  401adc:	mov	x4, #0x0                   	// #0
  401ae0:	mov	x3, x22
  401ae4:	mov	x2, x23
  401ae8:	mov	x1, x20
  401aec:	mov	w0, w21
  401af0:	bl	4013b0 <getopt_long@plt>
  401af4:	cmn	w0, #0x1
  401af8:	b.eq	401b40 <__fxstatat@plt+0x670>  // b.none
  401afc:	cmp	w0, #0x6d
  401b00:	b.eq	401b30 <__fxstatat@plt+0x660>  // b.none
  401b04:	b.le	401a40 <__fxstatat@plt+0x570>
  401b08:	cmp	w0, #0x73
  401b0c:	b.eq	401ac8 <__fxstatat@plt+0x5f8>  // b.none
  401b10:	b.le	401aac <__fxstatat@plt+0x5dc>
  401b14:	cmp	w0, #0x76
  401b18:	b.ne	401ad0 <__fxstatat@plt+0x600>  // b.any
  401b1c:	mov	w0, #0x1                   	// #1
  401b20:	strb	w0, [x25, #1]
  401b24:	b	401adc <__fxstatat@plt+0x60c>
  401b28:	mov	w0, #0x1                   	// #1
  401b2c:	bl	401630 <__fxstatat@plt+0x160>
  401b30:	mov	w19, w26
  401b34:	b	401adc <__fxstatat@plt+0x60c>
  401b38:	mov	w19, #0x0                   	// #0
  401b3c:	b	401adc <__fxstatat@plt+0x60c>
  401b40:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  401b44:	ldr	w0, [x0, #528]
  401b48:	cmp	w0, w21
  401b4c:	b.ge	401bb8 <__fxstatat@plt+0x6e8>  // b.tcont
  401b50:	sub	w1, w21, w0
  401b54:	cmp	w1, #0x1
  401b58:	b.le	401b80 <__fxstatat@plt+0x6b0>
  401b5c:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  401b60:	ldrb	w0, [x0, #553]
  401b64:	cbnz	w0, 401be4 <__fxstatat@plt+0x714>
  401b68:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  401b6c:	strb	wzr, [x0, #553]
  401b70:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  401b74:	ldr	w0, [x0, #528]
  401b78:	cmp	w21, w0
  401b7c:	b.le	401ce0 <__fxstatat@plt+0x810>
  401b80:	sxtb	w24, w24
  401b84:	mov	w27, #0xa                   	// #10
  401b88:	cmp	w24, #0x0
  401b8c:	csel	w1, wzr, w27, ne  // ne = any
  401b90:	str	w1, [sp, #108]
  401b94:	csel	w27, w27, wzr, eq  // eq = none
  401b98:	mov	w26, #0x0                   	// #0
  401b9c:	adrp	x25, 419000 <__fxstatat@plt+0x17b30>
  401ba0:	add	x25, x25, #0x229
  401ba4:	adrp	x28, 406000 <__fxstatat@plt+0x4b30>
  401ba8:	add	x28, x28, #0x680
  401bac:	adrp	x23, 419000 <__fxstatat@plt+0x17b30>
  401bb0:	add	x23, x23, #0x210
  401bb4:	b	401c48 <__fxstatat@plt+0x778>
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401bc0:	add	x1, x1, #0x640
  401bc4:	mov	x0, #0x0                   	// #0
  401bc8:	bl	401460 <dcgettext@plt>
  401bcc:	mov	x2, x0
  401bd0:	mov	w1, #0x0                   	// #0
  401bd4:	mov	w0, #0x0                   	// #0
  401bd8:	bl	401240 <error@plt>
  401bdc:	mov	w0, #0x1                   	// #1
  401be0:	bl	401630 <__fxstatat@plt+0x160>
  401be4:	mov	w2, #0x5                   	// #5
  401be8:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401bec:	add	x1, x1, #0x650
  401bf0:	mov	x0, #0x0                   	// #0
  401bf4:	bl	401460 <dcgettext@plt>
  401bf8:	mov	x2, x0
  401bfc:	mov	w1, #0x0                   	// #0
  401c00:	mov	w0, #0x0                   	// #0
  401c04:	bl	401240 <error@plt>
  401c08:	b	401b68 <__fxstatat@plt+0x698>
  401c0c:	mov	x1, #0x3f                  	// #63
  401c10:	mov	x0, x24
  401c14:	bl	401d04 <__fxstatat@plt+0x834>
  401c18:	mov	x22, x0
  401c1c:	b	401c64 <__fxstatat@plt+0x794>
  401c20:	add	x2, x1, #0x1
  401c24:	str	x2, [x0, #40]
  401c28:	strb	w27, [x1]
  401c2c:	mov	x0, x22
  401c30:	bl	401400 <free@plt>
  401c34:	ldr	w0, [x23]
  401c38:	add	w0, w0, #0x1
  401c3c:	str	w0, [x23]
  401c40:	cmp	w0, w21
  401c44:	b.ge	401ce4 <__fxstatat@plt+0x814>  // b.tcont
  401c48:	ldr	x24, [x20, w0, sxtw #3]
  401c4c:	cmn	w19, #0x1
  401c50:	b.eq	401c0c <__fxstatat@plt+0x73c>  // b.none
  401c54:	mov	w1, w19
  401c58:	mov	x0, x24
  401c5c:	bl	401dd8 <__fxstatat@plt+0x908>
  401c60:	mov	x22, x0
  401c64:	cbz	x22, 401ca4 <__fxstatat@plt+0x7d4>
  401c68:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  401c6c:	ldr	x1, [x0, #536]
  401c70:	mov	x0, x22
  401c74:	bl	401470 <fputs_unlocked@plt>
  401c78:	ldrb	w0, [x25]
  401c7c:	cbnz	w0, 401c2c <__fxstatat@plt+0x75c>
  401c80:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  401c84:	ldr	x0, [x0, #536]
  401c88:	ldr	x1, [x0, #40]
  401c8c:	ldr	x2, [x0, #48]
  401c90:	cmp	x2, x1
  401c94:	b.hi	401c20 <__fxstatat@plt+0x750>  // b.pmore
  401c98:	ldr	w1, [sp, #108]
  401c9c:	bl	401380 <__overflow@plt>
  401ca0:	b	401c2c <__fxstatat@plt+0x75c>
  401ca4:	ldrb	w0, [x25, #1]
  401ca8:	mov	w26, #0x1                   	// #1
  401cac:	cbz	w0, 401c34 <__fxstatat@plt+0x764>
  401cb0:	bl	4014a0 <__errno_location@plt>
  401cb4:	ldr	w22, [x0]
  401cb8:	mov	x2, x24
  401cbc:	mov	w1, #0x3                   	// #3
  401cc0:	mov	w0, #0x0                   	// #0
  401cc4:	bl	404e64 <__fxstatat@plt+0x3994>
  401cc8:	mov	x3, x0
  401ccc:	mov	x2, x28
  401cd0:	mov	w1, w22
  401cd4:	mov	w0, #0x0                   	// #0
  401cd8:	bl	401240 <error@plt>
  401cdc:	b	401c34 <__fxstatat@plt+0x764>
  401ce0:	mov	w26, #0x0                   	// #0
  401ce4:	mov	w0, w26
  401ce8:	ldp	x19, x20, [sp, #16]
  401cec:	ldp	x21, x22, [sp, #32]
  401cf0:	ldp	x23, x24, [sp, #48]
  401cf4:	ldp	x25, x26, [sp, #64]
  401cf8:	ldp	x27, x28, [sp, #80]
  401cfc:	ldp	x29, x30, [sp], #112
  401d00:	ret
  401d04:	stp	x29, x30, [sp, #-64]!
  401d08:	mov	x29, sp
  401d0c:	stp	x19, x20, [sp, #16]
  401d10:	stp	x21, x22, [sp, #32]
  401d14:	stp	x23, x24, [sp, #48]
  401d18:	mov	x22, x0
  401d1c:	cmp	x1, #0x401
  401d20:	mov	x19, #0x401                 	// #1025
  401d24:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  401d28:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  401d2c:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
  401d30:	b	401d7c <__fxstatat@plt+0x8ac>
  401d34:	bl	4014a0 <__errno_location@plt>
  401d38:	ldr	w0, [x0]
  401d3c:	cmp	w0, #0x22
  401d40:	b.eq	401da4 <__fxstatat@plt+0x8d4>  // b.none
  401d44:	mov	x0, x20
  401d48:	bl	401400 <free@plt>
  401d4c:	mov	x20, #0x0                   	// #0
  401d50:	b	401d58 <__fxstatat@plt+0x888>
  401d54:	strb	wzr, [x20, x21]
  401d58:	mov	x0, x20
  401d5c:	ldp	x19, x20, [sp, #16]
  401d60:	ldp	x21, x22, [sp, #32]
  401d64:	ldp	x23, x24, [sp, #48]
  401d68:	ldp	x29, x30, [sp], #64
  401d6c:	ret
  401d70:	cmp	x19, x24
  401d74:	b.hi	401dc4 <__fxstatat@plt+0x8f4>  // b.pmore
  401d78:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  401d7c:	mov	x0, x19
  401d80:	bl	4012c0 <malloc@plt>
  401d84:	mov	x20, x0
  401d88:	cbz	x0, 401d58 <__fxstatat@plt+0x888>
  401d8c:	mov	x2, x19
  401d90:	mov	x1, x0
  401d94:	mov	x0, x22
  401d98:	bl	401250 <readlink@plt>
  401d9c:	mov	x21, x0
  401da0:	tbnz	x0, #63, 401d34 <__fxstatat@plt+0x864>
  401da4:	cmp	x19, x21
  401da8:	b.hi	401d54 <__fxstatat@plt+0x884>  // b.pmore
  401dac:	mov	x0, x20
  401db0:	bl	401400 <free@plt>
  401db4:	cmp	x19, x23
  401db8:	b.hi	401d70 <__fxstatat@plt+0x8a0>  // b.pmore
  401dbc:	lsl	x19, x19, #1
  401dc0:	b	401d7c <__fxstatat@plt+0x8ac>
  401dc4:	bl	4014a0 <__errno_location@plt>
  401dc8:	mov	w1, #0xc                   	// #12
  401dcc:	str	w1, [x0]
  401dd0:	mov	x20, #0x0                   	// #0
  401dd4:	b	401d58 <__fxstatat@plt+0x888>
  401dd8:	stp	x29, x30, [sp, #-272]!
  401ddc:	mov	x29, sp
  401de0:	stp	x23, x24, [sp, #48]
  401de4:	stp	x25, x26, [sp, #64]
  401de8:	stp	x27, x28, [sp, #80]
  401dec:	mov	x27, x0
  401df0:	and	w26, w1, #0x3
  401df4:	sub	w0, w26, #0x1
  401df8:	tst	w0, w26
  401dfc:	b.ne	401e7c <__fxstatat@plt+0x9ac>  // b.any
  401e00:	mov	w25, w1
  401e04:	cbz	x27, 401e90 <__fxstatat@plt+0x9c0>
  401e08:	ldrb	w0, [x27]
  401e0c:	cbz	w0, 401ea4 <__fxstatat@plt+0x9d4>
  401e10:	stp	x21, x22, [sp, #32]
  401e14:	cmp	w0, #0x2f
  401e18:	b.eq	401ed4 <__fxstatat@plt+0xa04>  // b.none
  401e1c:	bl	4059e4 <__fxstatat@plt+0x4514>
  401e20:	mov	x23, x0
  401e24:	cbz	x0, 402354 <__fxstatat@plt+0xe84>
  401e28:	bl	401220 <strlen@plt>
  401e2c:	mov	x21, x0
  401e30:	cmp	x0, #0xfff
  401e34:	b.le	401eb8 <__fxstatat@plt+0x9e8>
  401e38:	add	x21, x23, x0
  401e3c:	mov	x24, x21
  401e40:	ldrb	w0, [x27]
  401e44:	cbz	w0, 40228c <__fxstatat@plt+0xdbc>
  401e48:	stp	x19, x20, [sp, #16]
  401e4c:	and	w25, w25, #0x4
  401e50:	mov	x19, x27
  401e54:	mov	x28, #0x0                   	// #0
  401e58:	str	xzr, [sp, #112]
  401e5c:	str	xzr, [sp, #104]
  401e60:	adrp	x0, 403000 <__fxstatat@plt+0x1b30>
  401e64:	add	x0, x0, #0x520
  401e68:	str	x0, [sp, #120]
  401e6c:	adrp	x0, 403000 <__fxstatat@plt+0x1b30>
  401e70:	add	x0, x0, #0x4c8
  401e74:	str	x0, [sp, #128]
  401e78:	b	40200c <__fxstatat@plt+0xb3c>
  401e7c:	bl	4014a0 <__errno_location@plt>
  401e80:	mov	w1, #0x16                  	// #22
  401e84:	str	w1, [x0]
  401e88:	mov	x23, #0x0                   	// #0
  401e8c:	b	40233c <__fxstatat@plt+0xe6c>
  401e90:	bl	4014a0 <__errno_location@plt>
  401e94:	mov	w1, #0x16                  	// #22
  401e98:	str	w1, [x0]
  401e9c:	mov	x23, x27
  401ea0:	b	40233c <__fxstatat@plt+0xe6c>
  401ea4:	bl	4014a0 <__errno_location@plt>
  401ea8:	mov	w1, #0x2                   	// #2
  401eac:	str	w1, [x0]
  401eb0:	mov	x23, #0x0                   	// #0
  401eb4:	b	40233c <__fxstatat@plt+0xe6c>
  401eb8:	mov	x1, #0x1000                	// #4096
  401ebc:	mov	x0, x23
  401ec0:	bl	405790 <__fxstatat@plt+0x42c0>
  401ec4:	mov	x23, x0
  401ec8:	add	x21, x0, x21
  401ecc:	add	x24, x0, #0x1, lsl #12
  401ed0:	b	401e40 <__fxstatat@plt+0x970>
  401ed4:	mov	x0, #0x1000                	// #4096
  401ed8:	bl	405714 <__fxstatat@plt+0x4244>
  401edc:	mov	x23, x0
  401ee0:	add	x24, x0, #0x1, lsl #12
  401ee4:	mov	x21, x0
  401ee8:	mov	w0, #0x2f                  	// #47
  401eec:	strb	w0, [x21], #1
  401ef0:	ldrb	w0, [x27]
  401ef4:	cbnz	w0, 401e48 <__fxstatat@plt+0x978>
  401ef8:	mov	x28, #0x0                   	// #0
  401efc:	str	xzr, [sp, #104]
  401f00:	b	4022b8 <__fxstatat@plt+0xde8>
  401f04:	ldrb	w0, [x19, #1]
  401f08:	cmp	w0, #0x2e
  401f0c:	b.ne	402074 <__fxstatat@plt+0xba4>  // b.any
  401f10:	add	x0, x23, #0x1
  401f14:	mov	x19, x20
  401f18:	cmp	x21, x0
  401f1c:	b.ls	402004 <__fxstatat@plt+0xb34>  // b.plast
  401f20:	sub	x21, x21, #0x1
  401f24:	cmp	x21, x23
  401f28:	b.ls	402004 <__fxstatat@plt+0xb34>  // b.plast
  401f2c:	ldurb	w0, [x21, #-1]
  401f30:	cmp	w0, #0x2f
  401f34:	b.ne	401f40 <__fxstatat@plt+0xa70>  // b.any
  401f38:	mov	x19, x20
  401f3c:	b	402004 <__fxstatat@plt+0xb34>
  401f40:	sub	x21, x21, #0x1
  401f44:	cmp	x21, x23
  401f48:	b.ne	401f2c <__fxstatat@plt+0xa5c>  // b.any
  401f4c:	mov	x19, x20
  401f50:	mov	x21, x23
  401f54:	b	402004 <__fxstatat@plt+0xb34>
  401f58:	cbz	w25, 401fa8 <__fxstatat@plt+0xad8>
  401f5c:	add	x2, sp, #0x90
  401f60:	mov	x1, x23
  401f64:	mov	w0, #0x0                   	// #0
  401f68:	bl	4014b0 <__xstat@plt>
  401f6c:	cmp	w0, #0x0
  401f70:	cset	w0, ne  // ne = any
  401f74:	cbz	w0, 401fe8 <__fxstatat@plt+0xb18>
  401f78:	bl	4014a0 <__errno_location@plt>
  401f7c:	ldr	w19, [x0]
  401f80:	cbz	w26, 40230c <__fxstatat@plt+0xe3c>
  401f84:	cmp	w26, #0x1
  401f88:	b.eq	401fc4 <__fxstatat@plt+0xaf4>  // b.none
  401f8c:	str	wzr, [sp, #160]
  401f90:	ldrb	w0, [x20]
  401f94:	cmp	w0, #0x0
  401f98:	ccmp	w26, #0x2, #0x4, ne  // ne = any
  401f9c:	b.eq	402000 <__fxstatat@plt+0xb30>  // b.none
  401fa0:	mov	w19, #0x14                  	// #20
  401fa4:	b	40230c <__fxstatat@plt+0xe3c>
  401fa8:	add	x2, sp, #0x90
  401fac:	mov	x1, x23
  401fb0:	mov	w0, #0x0                   	// #0
  401fb4:	bl	401450 <__lxstat@plt>
  401fb8:	cmp	w0, #0x0
  401fbc:	cset	w0, ne  // ne = any
  401fc0:	b	401f74 <__fxstatat@plt+0xaa4>
  401fc4:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401fc8:	add	x1, x1, #0x8e0
  401fcc:	mov	x0, x20
  401fd0:	bl	401420 <strspn@plt>
  401fd4:	ldrb	w0, [x20, x0]
  401fd8:	cmp	w0, #0x0
  401fdc:	ccmp	w19, #0x2, #0x0, eq  // eq = none
  401fe0:	b.eq	402114 <__fxstatat@plt+0xc44>  // b.none
  401fe4:	b	40230c <__fxstatat@plt+0xe3c>
  401fe8:	ldr	w0, [sp, #160]
  401fec:	and	w0, w0, #0xf000
  401ff0:	cmp	w0, #0xa, lsl #12
  401ff4:	b.eq	4020f0 <__fxstatat@plt+0xc20>  // b.none
  401ff8:	cmp	w0, #0x4, lsl #12
  401ffc:	b.ne	401f90 <__fxstatat@plt+0xac0>  // b.any
  402000:	mov	x19, x20
  402004:	ldrb	w0, [x19]
  402008:	cbz	w0, 402300 <__fxstatat@plt+0xe30>
  40200c:	ldrb	w1, [x19]
  402010:	cmp	w1, #0x2f
  402014:	b.ne	402024 <__fxstatat@plt+0xb54>  // b.any
  402018:	ldrb	w1, [x19, #1]!
  40201c:	cmp	w1, #0x2f
  402020:	b.eq	402018 <__fxstatat@plt+0xb48>  // b.none
  402024:	ldrb	w0, [x19]
  402028:	cmp	w0, #0x2f
  40202c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402030:	b.eq	402298 <__fxstatat@plt+0xdc8>  // b.none
  402034:	mov	x20, x19
  402038:	ldrb	w0, [x20, #1]!
  40203c:	cmp	w0, #0x2f
  402040:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402044:	b.ne	402038 <__fxstatat@plt+0xb68>  // b.any
  402048:	cmp	x20, x19
  40204c:	b.eq	4022f8 <__fxstatat@plt+0xe28>  // b.none
  402050:	sub	x22, x20, x19
  402054:	cmp	w1, #0x2e
  402058:	cset	w0, eq  // eq = none
  40205c:	cmp	w0, #0x0
  402060:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  402064:	b.eq	402284 <__fxstatat@plt+0xdb4>  // b.none
  402068:	cmp	w0, #0x0
  40206c:	ccmp	x22, #0x2, #0x0, ne  // ne = any
  402070:	b.eq	401f04 <__fxstatat@plt+0xa34>  // b.none
  402074:	ldurb	w0, [x21, #-1]
  402078:	cmp	w0, #0x2f
  40207c:	b.eq	402088 <__fxstatat@plt+0xbb8>  // b.none
  402080:	mov	w0, #0x2f                  	// #47
  402084:	strb	w0, [x21], #1
  402088:	add	x0, x21, x22
  40208c:	cmp	x24, x0
  402090:	b.hi	4020c4 <__fxstatat@plt+0xbf4>  // b.pmore
  402094:	sub	x21, x21, x23
  402098:	sub	x0, x24, x23
  40209c:	add	x1, x22, x0
  4020a0:	add	x24, x0, #0x1, lsl #12
  4020a4:	cmp	x22, #0x1, lsl #12
  4020a8:	csinc	x24, x24, x1, lt  // lt = tstop
  4020ac:	mov	x1, x24
  4020b0:	mov	x0, x23
  4020b4:	bl	405790 <__fxstatat@plt+0x42c0>
  4020b8:	mov	x23, x0
  4020bc:	add	x24, x0, x24
  4020c0:	add	x21, x0, x21
  4020c4:	mov	x2, x22
  4020c8:	mov	x1, x19
  4020cc:	mov	x0, x21
  4020d0:	bl	4011e0 <memcpy@plt>
  4020d4:	add	x21, x0, x22
  4020d8:	strb	wzr, [x0, x22]
  4020dc:	cmp	w25, #0x0
  4020e0:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  4020e4:	b.ne	401f58 <__fxstatat@plt+0xa88>  // b.any
  4020e8:	str	wzr, [sp, #160]
  4020ec:	b	402000 <__fxstatat@plt+0xb30>
  4020f0:	cbz	x28, 40211c <__fxstatat@plt+0xc4c>
  4020f4:	add	x2, sp, #0x90
  4020f8:	mov	x1, x27
  4020fc:	mov	x0, x28
  402100:	bl	4024e0 <__fxstatat@plt+0x1010>
  402104:	and	w0, w0, #0xff
  402108:	cbz	w0, 402144 <__fxstatat@plt+0xc74>
  40210c:	cmp	w26, #0x2
  402110:	b.ne	402308 <__fxstatat@plt+0xe38>  // b.any
  402114:	mov	x19, x20
  402118:	b	402004 <__fxstatat@plt+0xb34>
  40211c:	ldr	x4, [sp, #120]
  402120:	ldr	x3, [sp, #128]
  402124:	adrp	x2, 403000 <__fxstatat@plt+0x1b30>
  402128:	add	x2, x2, #0x42c
  40212c:	mov	x1, #0x0                   	// #0
  402130:	mov	x0, #0x7                   	// #7
  402134:	bl	402dac <__fxstatat@plt+0x18dc>
  402138:	mov	x28, x0
  40213c:	cbnz	x0, 4020f4 <__fxstatat@plt+0xc24>
  402140:	bl	4059a0 <__fxstatat@plt+0x44d0>
  402144:	add	x2, sp, #0x90
  402148:	mov	x1, x27
  40214c:	mov	x0, x28
  402150:	bl	402460 <__fxstatat@plt+0xf90>
  402154:	ldr	x1, [sp, #192]
  402158:	mov	x0, x23
  40215c:	bl	401d04 <__fxstatat@plt+0x834>
  402160:	mov	x19, x0
  402164:	cbz	x0, 4021ec <__fxstatat@plt+0xd1c>
  402168:	bl	401220 <strlen@plt>
  40216c:	mov	x22, x0
  402170:	mov	x0, x20
  402174:	bl	401220 <strlen@plt>
  402178:	mov	x27, x0
  40217c:	ldr	x0, [sp, #112]
  402180:	cbz	x0, 402210 <__fxstatat@plt+0xd40>
  402184:	add	x0, x22, x27
  402188:	add	x0, x0, #0x1
  40218c:	str	x0, [sp, #136]
  402190:	ldr	x1, [sp, #112]
  402194:	cmp	x0, x1
  402198:	b.hi	402234 <__fxstatat@plt+0xd64>  // b.pmore
  40219c:	add	x2, x27, #0x1
  4021a0:	mov	x1, x20
  4021a4:	ldr	x20, [sp, #104]
  4021a8:	add	x0, x20, x22
  4021ac:	bl	4011f0 <memmove@plt>
  4021b0:	mov	x2, x22
  4021b4:	mov	x1, x19
  4021b8:	mov	x0, x20
  4021bc:	bl	4011e0 <memcpy@plt>
  4021c0:	mov	x27, x0
  4021c4:	ldrb	w0, [x19]
  4021c8:	cmp	w0, #0x2f
  4021cc:	b.eq	402250 <__fxstatat@plt+0xd80>  // b.none
  4021d0:	add	x0, x23, #0x1
  4021d4:	cmp	x21, x0
  4021d8:	b.hi	40225c <__fxstatat@plt+0xd8c>  // b.pmore
  4021dc:	mov	x0, x19
  4021e0:	bl	401400 <free@plt>
  4021e4:	mov	x20, x27
  4021e8:	b	402000 <__fxstatat@plt+0xb30>
  4021ec:	cmp	w26, #0x2
  4021f0:	b.ne	402204 <__fxstatat@plt+0xd34>  // b.any
  4021f4:	bl	4014a0 <__errno_location@plt>
  4021f8:	ldr	w0, [x0]
  4021fc:	cmp	w0, #0xc
  402200:	b.ne	402114 <__fxstatat@plt+0xc44>  // b.any
  402204:	bl	4014a0 <__errno_location@plt>
  402208:	ldr	w19, [x0]
  40220c:	b	40230c <__fxstatat@plt+0xe3c>
  402210:	add	x0, x22, x27
  402214:	add	x1, x0, #0x1
  402218:	cmp	x1, #0x1, lsl #12
  40221c:	mov	x0, #0x1000                	// #4096
  402220:	csel	x0, x1, x0, cs  // cs = hs, nlast
  402224:	str	x0, [sp, #112]
  402228:	bl	405714 <__fxstatat@plt+0x4244>
  40222c:	str	x0, [sp, #104]
  402230:	b	40219c <__fxstatat@plt+0xccc>
  402234:	mov	x1, x0
  402238:	ldr	x0, [sp, #104]
  40223c:	bl	405790 <__fxstatat@plt+0x42c0>
  402240:	str	x0, [sp, #104]
  402244:	ldr	x0, [sp, #136]
  402248:	str	x0, [sp, #112]
  40224c:	b	40219c <__fxstatat@plt+0xccc>
  402250:	mov	x21, x23
  402254:	strb	w0, [x21], #1
  402258:	b	4021dc <__fxstatat@plt+0xd0c>
  40225c:	sub	x21, x21, #0x1
  402260:	cmp	x23, x21
  402264:	b.cs	4021dc <__fxstatat@plt+0xd0c>  // b.hs, b.nlast
  402268:	ldurb	w0, [x21, #-1]
  40226c:	cmp	w0, #0x2f
  402270:	b.eq	4021dc <__fxstatat@plt+0xd0c>  // b.none
  402274:	sub	x21, x21, #0x1
  402278:	cmp	x23, x21
  40227c:	b.ne	402268 <__fxstatat@plt+0xd98>  // b.any
  402280:	b	4021dc <__fxstatat@plt+0xd0c>
  402284:	mov	x19, x20
  402288:	b	402004 <__fxstatat@plt+0xb34>
  40228c:	mov	x28, #0x0                   	// #0
  402290:	str	xzr, [sp, #104]
  402294:	b	40229c <__fxstatat@plt+0xdcc>
  402298:	ldp	x19, x20, [sp, #16]
  40229c:	add	x0, x23, #0x1
  4022a0:	cmp	x21, x0
  4022a4:	b.ls	4022b8 <__fxstatat@plt+0xde8>  // b.plast
  4022a8:	ldurb	w0, [x21, #-1]
  4022ac:	cmp	w0, #0x2f
  4022b0:	cset	x0, eq  // eq = none
  4022b4:	sub	x21, x21, x0
  4022b8:	mov	x0, x21
  4022bc:	strb	wzr, [x0], #1
  4022c0:	cmp	x24, x0
  4022c4:	b.eq	4022dc <__fxstatat@plt+0xe0c>  // b.none
  4022c8:	sub	x1, x21, x23
  4022cc:	add	x1, x1, #0x1
  4022d0:	mov	x0, x23
  4022d4:	bl	405790 <__fxstatat@plt+0x42c0>
  4022d8:	mov	x23, x0
  4022dc:	ldr	x0, [sp, #104]
  4022e0:	bl	401400 <free@plt>
  4022e4:	cbz	x28, 40235c <__fxstatat@plt+0xe8c>
  4022e8:	mov	x0, x28
  4022ec:	bl	402f38 <__fxstatat@plt+0x1a68>
  4022f0:	ldp	x21, x22, [sp, #32]
  4022f4:	b	40233c <__fxstatat@plt+0xe6c>
  4022f8:	ldp	x19, x20, [sp, #16]
  4022fc:	b	40229c <__fxstatat@plt+0xdcc>
  402300:	ldp	x19, x20, [sp, #16]
  402304:	b	40229c <__fxstatat@plt+0xdcc>
  402308:	mov	w19, #0x28                  	// #40
  40230c:	ldr	x0, [sp, #104]
  402310:	bl	401400 <free@plt>
  402314:	mov	x0, x23
  402318:	bl	401400 <free@plt>
  40231c:	cbz	x28, 402328 <__fxstatat@plt+0xe58>
  402320:	mov	x0, x28
  402324:	bl	402f38 <__fxstatat@plt+0x1a68>
  402328:	bl	4014a0 <__errno_location@plt>
  40232c:	str	w19, [x0]
  402330:	mov	x23, #0x0                   	// #0
  402334:	ldp	x19, x20, [sp, #16]
  402338:	ldp	x21, x22, [sp, #32]
  40233c:	mov	x0, x23
  402340:	ldp	x23, x24, [sp, #48]
  402344:	ldp	x25, x26, [sp, #64]
  402348:	ldp	x27, x28, [sp, #80]
  40234c:	ldp	x29, x30, [sp], #272
  402350:	ret
  402354:	ldp	x21, x22, [sp, #32]
  402358:	b	40233c <__fxstatat@plt+0xe6c>
  40235c:	ldp	x21, x22, [sp, #32]
  402360:	b	40233c <__fxstatat@plt+0xe6c>
  402364:	adrp	x1, 419000 <__fxstatat@plt+0x17b30>
  402368:	str	x0, [x1, #560]
  40236c:	ret
  402370:	adrp	x1, 419000 <__fxstatat@plt+0x17b30>
  402374:	strb	w0, [x1, #568]
  402378:	ret
  40237c:	stp	x29, x30, [sp, #-48]!
  402380:	mov	x29, sp
  402384:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  402388:	ldr	x0, [x0, #536]
  40238c:	bl	405a9c <__fxstatat@plt+0x45cc>
  402390:	cbz	w0, 4023b0 <__fxstatat@plt+0xee0>
  402394:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  402398:	ldrb	w0, [x0, #568]
  40239c:	cbz	w0, 4023c8 <__fxstatat@plt+0xef8>
  4023a0:	bl	4014a0 <__errno_location@plt>
  4023a4:	ldr	w0, [x0]
  4023a8:	cmp	w0, #0x20
  4023ac:	b.ne	4023c8 <__fxstatat@plt+0xef8>  // b.any
  4023b0:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  4023b4:	ldr	x0, [x0, #520]
  4023b8:	bl	405a9c <__fxstatat@plt+0x45cc>
  4023bc:	cbnz	w0, 40244c <__fxstatat@plt+0xf7c>
  4023c0:	ldp	x29, x30, [sp], #48
  4023c4:	ret
  4023c8:	stp	x19, x20, [sp, #16]
  4023cc:	str	x21, [sp, #32]
  4023d0:	mov	w2, #0x5                   	// #5
  4023d4:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4023d8:	add	x1, x1, #0x8e8
  4023dc:	mov	x0, #0x0                   	// #0
  4023e0:	bl	401460 <dcgettext@plt>
  4023e4:	mov	x19, x0
  4023e8:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  4023ec:	ldr	x20, [x0, #560]
  4023f0:	cbz	x20, 40242c <__fxstatat@plt+0xf5c>
  4023f4:	bl	4014a0 <__errno_location@plt>
  4023f8:	ldr	w21, [x0]
  4023fc:	mov	x0, x20
  402400:	bl	404e34 <__fxstatat@plt+0x3964>
  402404:	mov	x4, x19
  402408:	mov	x3, x0
  40240c:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  402410:	add	x2, x2, #0x8f8
  402414:	mov	w1, w21
  402418:	mov	w0, #0x0                   	// #0
  40241c:	bl	401240 <error@plt>
  402420:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  402424:	ldr	w0, [x0, #416]
  402428:	bl	401200 <_exit@plt>
  40242c:	bl	4014a0 <__errno_location@plt>
  402430:	mov	x3, x19
  402434:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  402438:	add	x2, x2, #0x680
  40243c:	ldr	w1, [x0]
  402440:	mov	w0, #0x0                   	// #0
  402444:	bl	401240 <error@plt>
  402448:	b	402420 <__fxstatat@plt+0xf50>
  40244c:	stp	x19, x20, [sp, #16]
  402450:	str	x21, [sp, #32]
  402454:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  402458:	ldr	w0, [x0, #416]
  40245c:	bl	401200 <_exit@plt>
  402460:	cbz	x0, 4024dc <__fxstatat@plt+0x100c>
  402464:	stp	x29, x30, [sp, #-48]!
  402468:	mov	x29, sp
  40246c:	stp	x19, x20, [sp, #16]
  402470:	stp	x21, x22, [sp, #32]
  402474:	mov	x20, x0
  402478:	mov	x22, x1
  40247c:	mov	x21, x2
  402480:	mov	x0, #0x18                  	// #24
  402484:	bl	405714 <__fxstatat@plt+0x4244>
  402488:	mov	x19, x0
  40248c:	mov	x0, x22
  402490:	bl	405974 <__fxstatat@plt+0x44a4>
  402494:	str	x0, [x19]
  402498:	ldr	x0, [x21, #8]
  40249c:	str	x0, [x19, #8]
  4024a0:	ldr	x0, [x21]
  4024a4:	str	x0, [x19, #16]
  4024a8:	mov	x1, x19
  4024ac:	mov	x0, x20
  4024b0:	bl	4032e4 <__fxstatat@plt+0x1e14>
  4024b4:	cbz	x0, 4024d8 <__fxstatat@plt+0x1008>
  4024b8:	cmp	x19, x0
  4024bc:	b.eq	4024c8 <__fxstatat@plt+0xff8>  // b.none
  4024c0:	mov	x0, x19
  4024c4:	bl	403520 <__fxstatat@plt+0x2050>
  4024c8:	ldp	x19, x20, [sp, #16]
  4024cc:	ldp	x21, x22, [sp, #32]
  4024d0:	ldp	x29, x30, [sp], #48
  4024d4:	ret
  4024d8:	bl	4059a0 <__fxstatat@plt+0x44d0>
  4024dc:	ret
  4024e0:	cbz	x0, 402518 <__fxstatat@plt+0x1048>
  4024e4:	stp	x29, x30, [sp, #-48]!
  4024e8:	mov	x29, sp
  4024ec:	str	x1, [sp, #24]
  4024f0:	ldr	x1, [x2, #8]
  4024f4:	str	x1, [sp, #32]
  4024f8:	ldr	x1, [x2]
  4024fc:	str	x1, [sp, #40]
  402500:	add	x1, sp, #0x18
  402504:	bl	402b24 <__fxstatat@plt+0x1654>
  402508:	cmp	x0, #0x0
  40250c:	cset	w0, ne  // ne = any
  402510:	ldp	x29, x30, [sp], #48
  402514:	ret
  402518:	mov	w0, #0x0                   	// #0
  40251c:	ret
  402520:	ror	x2, x0, #3
  402524:	udiv	x0, x2, x1
  402528:	msub	x0, x0, x1, x2
  40252c:	ret
  402530:	cmp	x1, x0
  402534:	cset	w0, eq  // eq = none
  402538:	ret
  40253c:	mov	x1, x0
  402540:	ldr	x2, [x0, #40]
  402544:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  402548:	add	x0, x0, #0x970
  40254c:	cmp	x2, x0
  402550:	b.eq	4025f0 <__fxstatat@plt+0x1120>  // b.none
  402554:	ldr	s0, [x2, #8]
  402558:	mov	w0, #0xcccd                	// #52429
  40255c:	movk	w0, #0x3dcc, lsl #16
  402560:	fmov	s1, w0
  402564:	fcmpe	s0, s1
  402568:	b.le	4025cc <__fxstatat@plt+0x10fc>
  40256c:	mov	w0, #0x6666                	// #26214
  402570:	movk	w0, #0x3f66, lsl #16
  402574:	fmov	s1, w0
  402578:	fcmpe	s0, s1
  40257c:	b.pl	4025cc <__fxstatat@plt+0x10fc>  // b.nfrst
  402580:	mov	w0, #0xcccd                	// #52429
  402584:	movk	w0, #0x3f8c, lsl #16
  402588:	fmov	s1, w0
  40258c:	ldr	s2, [x2, #12]
  402590:	fcmpe	s2, s1
  402594:	b.le	4025cc <__fxstatat@plt+0x10fc>
  402598:	ldr	s1, [x2]
  40259c:	fcmpe	s1, #0.0
  4025a0:	b.lt	4025cc <__fxstatat@plt+0x10fc>  // b.tstop
  4025a4:	mov	w0, #0xcccd                	// #52429
  4025a8:	movk	w0, #0x3dcc, lsl #16
  4025ac:	fmov	s2, w0
  4025b0:	fadd	s1, s1, s2
  4025b4:	ldr	s2, [x2, #4]
  4025b8:	fcmpe	s1, s2
  4025bc:	b.pl	4025cc <__fxstatat@plt+0x10fc>  // b.nfrst
  4025c0:	fmov	s3, #1.000000000000000000e+00
  4025c4:	fcmpe	s2, s3
  4025c8:	b.ls	4025e0 <__fxstatat@plt+0x1110>  // b.plast
  4025cc:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  4025d0:	add	x0, x0, #0x970
  4025d4:	str	x0, [x1, #40]
  4025d8:	mov	w0, #0x0                   	// #0
  4025dc:	ret
  4025e0:	mov	w0, #0x1                   	// #1
  4025e4:	fcmpe	s0, s1
  4025e8:	b.le	4025cc <__fxstatat@plt+0x10fc>
  4025ec:	b	4025dc <__fxstatat@plt+0x110c>
  4025f0:	mov	w0, #0x1                   	// #1
  4025f4:	b	4025dc <__fxstatat@plt+0x110c>
  4025f8:	ldrb	w2, [x1, #16]
  4025fc:	cbnz	w2, 402624 <__fxstatat@plt+0x1154>
  402600:	ucvtf	s0, x0
  402604:	ldr	s1, [x1, #8]
  402608:	fdiv	s0, s0, s1
  40260c:	mov	w0, #0x5f800000            	// #1602224128
  402610:	fmov	s1, w0
  402614:	mov	x0, #0x0                   	// #0
  402618:	fcmpe	s0, s1
  40261c:	b.ge	4026cc <__fxstatat@plt+0x11fc>  // b.tcont
  402620:	fcvtzu	x0, s0
  402624:	cmp	x0, #0xa
  402628:	mov	x1, #0xa                   	// #10
  40262c:	csel	x0, x0, x1, cs  // cs = hs, nlast
  402630:	orr	x0, x0, #0x1
  402634:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  402638:	movk	x5, #0xaaab
  40263c:	cmn	x0, #0x1
  402640:	b.ne	402668 <__fxstatat@plt+0x1198>  // b.any
  402644:	mov	x0, #0x0                   	// #0
  402648:	b	4026cc <__fxstatat@plt+0x11fc>
  40264c:	mov	x1, #0x3                   	// #3
  402650:	udiv	x2, x0, x1
  402654:	msub	x1, x2, x1, x0
  402658:	cbnz	x1, 4026b4 <__fxstatat@plt+0x11e4>
  40265c:	add	x0, x0, #0x2
  402660:	cmn	x0, #0x1
  402664:	b.eq	4026d0 <__fxstatat@plt+0x1200>  // b.none
  402668:	cmp	x0, #0x9
  40266c:	b.ls	40264c <__fxstatat@plt+0x117c>  // b.plast
  402670:	umulh	x1, x0, x5
  402674:	and	x2, x1, #0xfffffffffffffffe
  402678:	add	x1, x2, x1, lsr #1
  40267c:	cmp	x0, x1
  402680:	b.eq	40265c <__fxstatat@plt+0x118c>  // b.none
  402684:	mov	x3, #0x10                  	// #16
  402688:	mov	x2, #0x9                   	// #9
  40268c:	mov	x1, #0x3                   	// #3
  402690:	add	x2, x2, x3
  402694:	add	x1, x1, #0x2
  402698:	cmp	x2, x0
  40269c:	b.cs	402650 <__fxstatat@plt+0x1180>  // b.hs, b.nlast
  4026a0:	add	x3, x3, #0x8
  4026a4:	udiv	x4, x0, x1
  4026a8:	msub	x4, x4, x1, x0
  4026ac:	cbnz	x4, 402690 <__fxstatat@plt+0x11c0>
  4026b0:	b	40265c <__fxstatat@plt+0x118c>
  4026b4:	cmp	xzr, x0, lsr #61
  4026b8:	cset	x1, ne  // ne = any
  4026bc:	tst	x0, #0x1000000000000000
  4026c0:	csinc	w1, w1, wzr, eq  // eq = none
  4026c4:	cmp	w1, #0x0
  4026c8:	csel	x0, x0, xzr, eq  // eq = none
  4026cc:	ret
  4026d0:	mov	x0, #0x0                   	// #0
  4026d4:	b	4026cc <__fxstatat@plt+0x11fc>
  4026d8:	stp	x29, x30, [sp, #-32]!
  4026dc:	mov	x29, sp
  4026e0:	str	x19, [sp, #16]
  4026e4:	mov	x19, x0
  4026e8:	mov	x0, x1
  4026ec:	ldr	x2, [x19, #48]
  4026f0:	ldr	x1, [x19, #16]
  4026f4:	blr	x2
  4026f8:	ldr	x1, [x19, #16]
  4026fc:	cmp	x1, x0
  402700:	b.ls	402718 <__fxstatat@plt+0x1248>  // b.plast
  402704:	ldr	x1, [x19]
  402708:	add	x0, x1, x0, lsl #4
  40270c:	ldr	x19, [sp, #16]
  402710:	ldp	x29, x30, [sp], #32
  402714:	ret
  402718:	bl	401360 <abort@plt>
  40271c:	stp	x29, x30, [sp, #-80]!
  402720:	mov	x29, sp
  402724:	stp	x21, x22, [sp, #32]
  402728:	stp	x23, x24, [sp, #48]
  40272c:	mov	x21, x0
  402730:	ldr	x22, [x1]
  402734:	ldr	x0, [x1, #8]
  402738:	cmp	x22, x0
  40273c:	b.cs	402870 <__fxstatat@plt+0x13a0>  // b.hs, b.nlast
  402740:	stp	x19, x20, [sp, #16]
  402744:	str	x25, [sp, #64]
  402748:	mov	x23, x1
  40274c:	and	w24, w2, #0xff
  402750:	mov	x25, #0x10                  	// #16
  402754:	b	402810 <__fxstatat@plt+0x1340>
  402758:	str	x20, [x0]
  40275c:	ldr	x0, [x21, #24]
  402760:	add	x0, x0, #0x1
  402764:	str	x0, [x21, #24]
  402768:	str	xzr, [x2]
  40276c:	ldr	x0, [x21, #72]
  402770:	str	x0, [x2, #8]
  402774:	str	x2, [x21, #72]
  402778:	cbz	x19, 4027ac <__fxstatat@plt+0x12dc>
  40277c:	ldr	x20, [x19]
  402780:	mov	x1, x20
  402784:	mov	x0, x21
  402788:	bl	4026d8 <__fxstatat@plt+0x1208>
  40278c:	mov	x2, x19
  402790:	ldr	x19, [x19, #8]
  402794:	ldr	x1, [x0]
  402798:	cbz	x1, 402758 <__fxstatat@plt+0x1288>
  40279c:	ldr	x1, [x0, #8]
  4027a0:	str	x1, [x2, #8]
  4027a4:	str	x2, [x0, #8]
  4027a8:	b	402778 <__fxstatat@plt+0x12a8>
  4027ac:	ldr	x20, [x22]
  4027b0:	str	xzr, [x22, #8]
  4027b4:	cbnz	w24, 402800 <__fxstatat@plt+0x1330>
  4027b8:	mov	x1, x20
  4027bc:	mov	x0, x21
  4027c0:	bl	4026d8 <__fxstatat@plt+0x1208>
  4027c4:	mov	x19, x0
  4027c8:	ldr	x0, [x0]
  4027cc:	cbz	x0, 40283c <__fxstatat@plt+0x136c>
  4027d0:	ldr	x0, [x21, #72]
  4027d4:	cbz	x0, 402824 <__fxstatat@plt+0x1354>
  4027d8:	ldr	x1, [x0, #8]
  4027dc:	str	x1, [x21, #72]
  4027e0:	str	x20, [x0]
  4027e4:	ldr	x1, [x19, #8]
  4027e8:	str	x1, [x0, #8]
  4027ec:	str	x0, [x19, #8]
  4027f0:	str	xzr, [x22]
  4027f4:	ldr	x0, [x23, #24]
  4027f8:	sub	x0, x0, #0x1
  4027fc:	str	x0, [x23, #24]
  402800:	add	x22, x22, #0x10
  402804:	ldr	x0, [x23, #8]
  402808:	cmp	x0, x22
  40280c:	b.ls	402850 <__fxstatat@plt+0x1380>  // b.plast
  402810:	ldr	x0, [x22]
  402814:	cbz	x0, 402800 <__fxstatat@plt+0x1330>
  402818:	ldr	x19, [x22, #8]
  40281c:	cbnz	x19, 40277c <__fxstatat@plt+0x12ac>
  402820:	b	4027ac <__fxstatat@plt+0x12dc>
  402824:	mov	x0, x25
  402828:	bl	4012c0 <malloc@plt>
  40282c:	cbnz	x0, 4027e0 <__fxstatat@plt+0x1310>
  402830:	ldp	x19, x20, [sp, #16]
  402834:	ldr	x25, [sp, #64]
  402838:	b	40285c <__fxstatat@plt+0x138c>
  40283c:	str	x20, [x19]
  402840:	ldr	x0, [x21, #24]
  402844:	add	x0, x0, #0x1
  402848:	str	x0, [x21, #24]
  40284c:	b	4027f0 <__fxstatat@plt+0x1320>
  402850:	mov	w24, #0x1                   	// #1
  402854:	ldp	x19, x20, [sp, #16]
  402858:	ldr	x25, [sp, #64]
  40285c:	mov	w0, w24
  402860:	ldp	x21, x22, [sp, #32]
  402864:	ldp	x23, x24, [sp, #48]
  402868:	ldp	x29, x30, [sp], #80
  40286c:	ret
  402870:	mov	w24, #0x1                   	// #1
  402874:	b	40285c <__fxstatat@plt+0x138c>
  402878:	stp	x29, x30, [sp, #-64]!
  40287c:	mov	x29, sp
  402880:	stp	x19, x20, [sp, #16]
  402884:	stp	x21, x22, [sp, #32]
  402888:	str	x23, [sp, #48]
  40288c:	mov	x21, x0
  402890:	mov	x20, x1
  402894:	mov	x22, x2
  402898:	and	w23, w3, #0xff
  40289c:	bl	4026d8 <__fxstatat@plt+0x1208>
  4028a0:	mov	x19, x0
  4028a4:	str	x0, [x22]
  4028a8:	ldr	x0, [x0]
  4028ac:	cbz	x0, 402948 <__fxstatat@plt+0x1478>
  4028b0:	cmp	x0, x20
  4028b4:	b.eq	402908 <__fxstatat@plt+0x1438>  // b.none
  4028b8:	ldr	x2, [x21, #56]
  4028bc:	mov	x1, x0
  4028c0:	mov	x0, x20
  4028c4:	blr	x2
  4028c8:	and	w0, w0, #0xff
  4028cc:	cbnz	w0, 402908 <__fxstatat@plt+0x1438>
  4028d0:	ldr	x0, [x19, #8]
  4028d4:	cbz	x0, 402948 <__fxstatat@plt+0x1478>
  4028d8:	ldr	x1, [x0]
  4028dc:	cmp	x1, x20
  4028e0:	b.eq	40293c <__fxstatat@plt+0x146c>  // b.none
  4028e4:	ldr	x2, [x21, #56]
  4028e8:	mov	x0, x20
  4028ec:	blr	x2
  4028f0:	and	w0, w0, #0xff
  4028f4:	cbnz	w0, 40293c <__fxstatat@plt+0x146c>
  4028f8:	ldr	x19, [x19, #8]
  4028fc:	ldr	x0, [x19, #8]
  402900:	cbnz	x0, 4028d8 <__fxstatat@plt+0x1408>
  402904:	b	402948 <__fxstatat@plt+0x1478>
  402908:	ldr	x0, [x19]
  40290c:	cbz	w23, 402948 <__fxstatat@plt+0x1478>
  402910:	ldr	x1, [x19, #8]
  402914:	cbz	x1, 402934 <__fxstatat@plt+0x1464>
  402918:	ldp	x2, x3, [x1]
  40291c:	stp	x2, x3, [x19]
  402920:	str	xzr, [x1]
  402924:	ldr	x2, [x21, #72]
  402928:	str	x2, [x1, #8]
  40292c:	str	x1, [x21, #72]
  402930:	b	402948 <__fxstatat@plt+0x1478>
  402934:	str	xzr, [x19]
  402938:	b	402948 <__fxstatat@plt+0x1478>
  40293c:	ldr	x1, [x19, #8]
  402940:	ldr	x0, [x1]
  402944:	cbnz	w23, 40295c <__fxstatat@plt+0x148c>
  402948:	ldp	x19, x20, [sp, #16]
  40294c:	ldp	x21, x22, [sp, #32]
  402950:	ldr	x23, [sp, #48]
  402954:	ldp	x29, x30, [sp], #64
  402958:	ret
  40295c:	ldr	x2, [x1, #8]
  402960:	str	x2, [x19, #8]
  402964:	str	xzr, [x1]
  402968:	ldr	x2, [x21, #72]
  40296c:	str	x2, [x1, #8]
  402970:	str	x1, [x21, #72]
  402974:	b	402948 <__fxstatat@plt+0x1478>
  402978:	ldr	x0, [x0, #16]
  40297c:	ret
  402980:	ldr	x0, [x0, #24]
  402984:	ret
  402988:	ldr	x0, [x0, #32]
  40298c:	ret
  402990:	ldr	x3, [x0]
  402994:	ldr	x4, [x0, #8]
  402998:	cmp	x3, x4
  40299c:	b.cs	4029e4 <__fxstatat@plt+0x1514>  // b.hs, b.nlast
  4029a0:	mov	x0, #0x0                   	// #0
  4029a4:	b	4029c0 <__fxstatat@plt+0x14f0>
  4029a8:	mov	x2, #0x1                   	// #1
  4029ac:	cmp	x0, x2
  4029b0:	csel	x0, x0, x2, cs  // cs = hs, nlast
  4029b4:	add	x3, x3, #0x10
  4029b8:	cmp	x3, x4
  4029bc:	b.cs	4029e8 <__fxstatat@plt+0x1518>  // b.hs, b.nlast
  4029c0:	ldr	x1, [x3]
  4029c4:	cbz	x1, 4029b4 <__fxstatat@plt+0x14e4>
  4029c8:	ldr	x1, [x3, #8]
  4029cc:	cbz	x1, 4029a8 <__fxstatat@plt+0x14d8>
  4029d0:	mov	x2, #0x1                   	// #1
  4029d4:	add	x2, x2, #0x1
  4029d8:	ldr	x1, [x1, #8]
  4029dc:	cbnz	x1, 4029d4 <__fxstatat@plt+0x1504>
  4029e0:	b	4029ac <__fxstatat@plt+0x14dc>
  4029e4:	mov	x0, #0x0                   	// #0
  4029e8:	ret
  4029ec:	mov	x6, x0
  4029f0:	ldr	x3, [x0]
  4029f4:	ldr	x4, [x0, #8]
  4029f8:	cmp	x3, x4
  4029fc:	b.cs	402a40 <__fxstatat@plt+0x1570>  // b.hs, b.nlast
  402a00:	mov	x2, #0x0                   	// #0
  402a04:	mov	x5, #0x0                   	// #0
  402a08:	b	402a18 <__fxstatat@plt+0x1548>
  402a0c:	add	x3, x3, #0x10
  402a10:	cmp	x3, x4
  402a14:	b.cs	402a48 <__fxstatat@plt+0x1578>  // b.hs, b.nlast
  402a18:	ldr	x1, [x3]
  402a1c:	cbz	x1, 402a0c <__fxstatat@plt+0x153c>
  402a20:	add	x5, x5, #0x1
  402a24:	add	x2, x2, #0x1
  402a28:	ldr	x1, [x3, #8]
  402a2c:	cbz	x1, 402a0c <__fxstatat@plt+0x153c>
  402a30:	add	x2, x2, #0x1
  402a34:	ldr	x1, [x1, #8]
  402a38:	cbnz	x1, 402a30 <__fxstatat@plt+0x1560>
  402a3c:	b	402a0c <__fxstatat@plt+0x153c>
  402a40:	mov	x2, #0x0                   	// #0
  402a44:	mov	x5, #0x0                   	// #0
  402a48:	ldr	x1, [x6, #24]
  402a4c:	mov	w0, #0x0                   	// #0
  402a50:	cmp	x1, x5
  402a54:	b.eq	402a5c <__fxstatat@plt+0x158c>  // b.none
  402a58:	ret
  402a5c:	ldr	x0, [x6, #32]
  402a60:	cmp	x0, x2
  402a64:	cset	w0, eq  // eq = none
  402a68:	b	402a58 <__fxstatat@plt+0x1588>
  402a6c:	stp	x29, x30, [sp, #-64]!
  402a70:	mov	x29, sp
  402a74:	stp	x19, x20, [sp, #16]
  402a78:	stp	x21, x22, [sp, #32]
  402a7c:	str	x23, [sp, #48]
  402a80:	mov	x20, x0
  402a84:	mov	x19, x1
  402a88:	ldr	x21, [x0, #16]
  402a8c:	ldr	x23, [x0, #24]
  402a90:	bl	402990 <__fxstatat@plt+0x14c0>
  402a94:	mov	x22, x0
  402a98:	ldr	x3, [x20, #32]
  402a9c:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  402aa0:	add	x2, x2, #0x900
  402aa4:	mov	w1, #0x1                   	// #1
  402aa8:	mov	x0, x19
  402aac:	bl	4013c0 <__fprintf_chk@plt>
  402ab0:	mov	x3, x21
  402ab4:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  402ab8:	add	x2, x2, #0x918
  402abc:	mov	w1, #0x1                   	// #1
  402ac0:	mov	x0, x19
  402ac4:	bl	4013c0 <__fprintf_chk@plt>
  402ac8:	ucvtf	d1, x23
  402acc:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  402ad0:	fmov	d0, x0
  402ad4:	fmul	d1, d1, d0
  402ad8:	ucvtf	d0, x21
  402adc:	fdiv	d0, d1, d0
  402ae0:	mov	x3, x23
  402ae4:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  402ae8:	add	x2, x2, #0x930
  402aec:	mov	w1, #0x1                   	// #1
  402af0:	mov	x0, x19
  402af4:	bl	4013c0 <__fprintf_chk@plt>
  402af8:	mov	x3, x22
  402afc:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  402b00:	add	x2, x2, #0x958
  402b04:	mov	w1, #0x1                   	// #1
  402b08:	mov	x0, x19
  402b0c:	bl	4013c0 <__fprintf_chk@plt>
  402b10:	ldp	x19, x20, [sp, #16]
  402b14:	ldp	x21, x22, [sp, #32]
  402b18:	ldr	x23, [sp, #48]
  402b1c:	ldp	x29, x30, [sp], #64
  402b20:	ret
  402b24:	stp	x29, x30, [sp, #-48]!
  402b28:	mov	x29, sp
  402b2c:	stp	x19, x20, [sp, #16]
  402b30:	str	x21, [sp, #32]
  402b34:	mov	x21, x0
  402b38:	mov	x20, x1
  402b3c:	bl	4026d8 <__fxstatat@plt+0x1208>
  402b40:	mov	x19, x0
  402b44:	ldr	x0, [x0]
  402b48:	cbz	x0, 402b90 <__fxstatat@plt+0x16c0>
  402b4c:	ldr	x1, [x19]
  402b50:	cmp	x1, x20
  402b54:	b.eq	402b78 <__fxstatat@plt+0x16a8>  // b.none
  402b58:	ldr	x2, [x21, #56]
  402b5c:	mov	x0, x20
  402b60:	blr	x2
  402b64:	and	w0, w0, #0xff
  402b68:	cbnz	w0, 402b78 <__fxstatat@plt+0x16a8>
  402b6c:	ldr	x19, [x19, #8]
  402b70:	cbnz	x19, 402b4c <__fxstatat@plt+0x167c>
  402b74:	b	402b7c <__fxstatat@plt+0x16ac>
  402b78:	ldr	x19, [x19]
  402b7c:	mov	x0, x19
  402b80:	ldp	x19, x20, [sp, #16]
  402b84:	ldr	x21, [sp, #32]
  402b88:	ldp	x29, x30, [sp], #48
  402b8c:	ret
  402b90:	mov	x19, x0
  402b94:	b	402b7c <__fxstatat@plt+0x16ac>
  402b98:	ldr	x1, [x0, #32]
  402b9c:	cbz	x1, 402bd0 <__fxstatat@plt+0x1700>
  402ba0:	ldr	x1, [x0]
  402ba4:	ldr	x2, [x0, #8]
  402ba8:	cmp	x1, x2
  402bac:	b.cs	402bc4 <__fxstatat@plt+0x16f4>  // b.hs, b.nlast
  402bb0:	ldr	x0, [x1]
  402bb4:	cbnz	x0, 402bd4 <__fxstatat@plt+0x1704>
  402bb8:	add	x1, x1, #0x10
  402bbc:	cmp	x1, x2
  402bc0:	b.cc	402bb0 <__fxstatat@plt+0x16e0>  // b.lo, b.ul, b.last
  402bc4:	stp	x29, x30, [sp, #-16]!
  402bc8:	mov	x29, sp
  402bcc:	bl	401360 <abort@plt>
  402bd0:	mov	x0, #0x0                   	// #0
  402bd4:	ret
  402bd8:	stp	x29, x30, [sp, #-32]!
  402bdc:	mov	x29, sp
  402be0:	stp	x19, x20, [sp, #16]
  402be4:	mov	x20, x0
  402be8:	mov	x19, x1
  402bec:	bl	4026d8 <__fxstatat@plt+0x1208>
  402bf0:	mov	x3, x0
  402bf4:	mov	x2, x0
  402bf8:	b	402c0c <__fxstatat@plt+0x173c>
  402bfc:	ldr	x0, [x1]
  402c00:	b	402c40 <__fxstatat@plt+0x1770>
  402c04:	ldr	x2, [x2, #8]
  402c08:	cbz	x2, 402c20 <__fxstatat@plt+0x1750>
  402c0c:	ldr	x4, [x2]
  402c10:	cmp	x4, x19
  402c14:	b.ne	402c04 <__fxstatat@plt+0x1734>  // b.any
  402c18:	ldr	x1, [x2, #8]
  402c1c:	cbnz	x1, 402bfc <__fxstatat@plt+0x172c>
  402c20:	ldr	x1, [x20, #8]
  402c24:	add	x3, x3, #0x10
  402c28:	cmp	x1, x3
  402c2c:	b.ls	402c3c <__fxstatat@plt+0x176c>  // b.plast
  402c30:	ldr	x0, [x3]
  402c34:	cbz	x0, 402c24 <__fxstatat@plt+0x1754>
  402c38:	b	402c40 <__fxstatat@plt+0x1770>
  402c3c:	mov	x0, #0x0                   	// #0
  402c40:	ldp	x19, x20, [sp, #16]
  402c44:	ldp	x29, x30, [sp], #32
  402c48:	ret
  402c4c:	mov	x6, x0
  402c50:	ldr	x5, [x0]
  402c54:	ldr	x0, [x0, #8]
  402c58:	cmp	x5, x0
  402c5c:	b.cs	402cb0 <__fxstatat@plt+0x17e0>  // b.hs, b.nlast
  402c60:	mov	x0, #0x0                   	// #0
  402c64:	sub	x4, x1, #0x8
  402c68:	b	402c7c <__fxstatat@plt+0x17ac>
  402c6c:	add	x5, x5, #0x10
  402c70:	ldr	x1, [x6, #8]
  402c74:	cmp	x1, x5
  402c78:	b.ls	402cac <__fxstatat@plt+0x17dc>  // b.plast
  402c7c:	ldr	x1, [x5]
  402c80:	cbz	x1, 402c6c <__fxstatat@plt+0x179c>
  402c84:	cmp	x2, x0
  402c88:	b.ls	402cac <__fxstatat@plt+0x17dc>  // b.plast
  402c8c:	mov	x1, x5
  402c90:	add	x0, x0, #0x1
  402c94:	ldr	x3, [x1]
  402c98:	str	x3, [x4, x0, lsl #3]
  402c9c:	ldr	x1, [x1, #8]
  402ca0:	cbz	x1, 402c6c <__fxstatat@plt+0x179c>
  402ca4:	cmp	x2, x0
  402ca8:	b.ne	402c90 <__fxstatat@plt+0x17c0>  // b.any
  402cac:	ret
  402cb0:	mov	x0, #0x0                   	// #0
  402cb4:	b	402cac <__fxstatat@plt+0x17dc>
  402cb8:	stp	x29, x30, [sp, #-64]!
  402cbc:	mov	x29, sp
  402cc0:	stp	x19, x20, [sp, #16]
  402cc4:	stp	x23, x24, [sp, #48]
  402cc8:	mov	x24, x0
  402ccc:	ldr	x23, [x0]
  402cd0:	ldr	x0, [x0, #8]
  402cd4:	cmp	x23, x0
  402cd8:	b.cs	402d38 <__fxstatat@plt+0x1868>  // b.hs, b.nlast
  402cdc:	stp	x21, x22, [sp, #32]
  402ce0:	mov	x21, x1
  402ce4:	mov	x22, x2
  402ce8:	mov	x20, #0x0                   	// #0
  402cec:	b	402d00 <__fxstatat@plt+0x1830>
  402cf0:	add	x23, x23, #0x10
  402cf4:	ldr	x0, [x24, #8]
  402cf8:	cmp	x0, x23
  402cfc:	b.ls	402d30 <__fxstatat@plt+0x1860>  // b.plast
  402d00:	ldr	x0, [x23]
  402d04:	cbz	x0, 402cf0 <__fxstatat@plt+0x1820>
  402d08:	mov	x19, x23
  402d0c:	mov	x1, x22
  402d10:	ldr	x0, [x19]
  402d14:	blr	x21
  402d18:	and	w0, w0, #0xff
  402d1c:	cbz	w0, 402d40 <__fxstatat@plt+0x1870>
  402d20:	add	x20, x20, #0x1
  402d24:	ldr	x19, [x19, #8]
  402d28:	cbnz	x19, 402d0c <__fxstatat@plt+0x183c>
  402d2c:	b	402cf0 <__fxstatat@plt+0x1820>
  402d30:	ldp	x21, x22, [sp, #32]
  402d34:	b	402d44 <__fxstatat@plt+0x1874>
  402d38:	mov	x20, #0x0                   	// #0
  402d3c:	b	402d44 <__fxstatat@plt+0x1874>
  402d40:	ldp	x21, x22, [sp, #32]
  402d44:	mov	x0, x20
  402d48:	ldp	x19, x20, [sp, #16]
  402d4c:	ldp	x23, x24, [sp, #48]
  402d50:	ldp	x29, x30, [sp], #64
  402d54:	ret
  402d58:	mov	x4, x0
  402d5c:	ldrb	w2, [x0]
  402d60:	cbz	w2, 402d88 <__fxstatat@plt+0x18b8>
  402d64:	mov	x0, #0x0                   	// #0
  402d68:	lsl	x3, x0, #5
  402d6c:	sub	x0, x3, x0
  402d70:	add	x2, x0, w2, uxtb
  402d74:	udiv	x0, x2, x1
  402d78:	msub	x0, x0, x1, x2
  402d7c:	ldrb	w2, [x4, #1]!
  402d80:	cbnz	w2, 402d68 <__fxstatat@plt+0x1898>
  402d84:	ret
  402d88:	mov	x0, #0x0                   	// #0
  402d8c:	b	402d84 <__fxstatat@plt+0x18b4>
  402d90:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  402d94:	add	x1, x1, #0x970
  402d98:	ldp	x2, x3, [x1]
  402d9c:	stp	x2, x3, [x0]
  402da0:	ldr	w1, [x1, #16]
  402da4:	str	w1, [x0, #16]
  402da8:	ret
  402dac:	stp	x29, x30, [sp, #-64]!
  402db0:	mov	x29, sp
  402db4:	stp	x19, x20, [sp, #16]
  402db8:	stp	x21, x22, [sp, #32]
  402dbc:	stp	x23, x24, [sp, #48]
  402dc0:	mov	x24, x0
  402dc4:	mov	x20, x1
  402dc8:	mov	x23, x4
  402dcc:	adrp	x1, 402000 <__fxstatat@plt+0xb30>
  402dd0:	add	x1, x1, #0x520
  402dd4:	cmp	x2, #0x0
  402dd8:	csel	x22, x1, x2, eq  // eq = none
  402ddc:	adrp	x1, 402000 <__fxstatat@plt+0xb30>
  402de0:	add	x1, x1, #0x530
  402de4:	cmp	x3, #0x0
  402de8:	csel	x21, x1, x3, eq  // eq = none
  402dec:	mov	x0, #0x50                  	// #80
  402df0:	bl	4012c0 <malloc@plt>
  402df4:	mov	x19, x0
  402df8:	cbz	x0, 402e68 <__fxstatat@plt+0x1998>
  402dfc:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  402e00:	add	x0, x0, #0x970
  402e04:	cmp	x20, #0x0
  402e08:	csel	x20, x0, x20, eq  // eq = none
  402e0c:	str	x20, [x19, #40]
  402e10:	mov	x0, x19
  402e14:	bl	40253c <__fxstatat@plt+0x106c>
  402e18:	and	w0, w0, #0xff
  402e1c:	cbz	w0, 402e80 <__fxstatat@plt+0x19b0>
  402e20:	mov	x1, x20
  402e24:	mov	x0, x24
  402e28:	bl	4025f8 <__fxstatat@plt+0x1128>
  402e2c:	mov	x20, x0
  402e30:	str	x0, [x19, #16]
  402e34:	cbz	x0, 402e80 <__fxstatat@plt+0x19b0>
  402e38:	mov	x1, #0x10                  	// #16
  402e3c:	bl	401320 <calloc@plt>
  402e40:	str	x0, [x19]
  402e44:	cbz	x0, 402e80 <__fxstatat@plt+0x19b0>
  402e48:	add	x20, x0, x20, lsl #4
  402e4c:	str	x20, [x19, #8]
  402e50:	str	xzr, [x19, #24]
  402e54:	str	xzr, [x19, #32]
  402e58:	str	x22, [x19, #48]
  402e5c:	str	x21, [x19, #56]
  402e60:	str	x23, [x19, #64]
  402e64:	str	xzr, [x19, #72]
  402e68:	mov	x0, x19
  402e6c:	ldp	x19, x20, [sp, #16]
  402e70:	ldp	x21, x22, [sp, #32]
  402e74:	ldp	x23, x24, [sp, #48]
  402e78:	ldp	x29, x30, [sp], #64
  402e7c:	ret
  402e80:	mov	x0, x19
  402e84:	bl	401400 <free@plt>
  402e88:	mov	x19, #0x0                   	// #0
  402e8c:	b	402e68 <__fxstatat@plt+0x1998>
  402e90:	stp	x29, x30, [sp, #-48]!
  402e94:	mov	x29, sp
  402e98:	stp	x19, x20, [sp, #16]
  402e9c:	str	x21, [sp, #32]
  402ea0:	mov	x20, x0
  402ea4:	ldr	x21, [x0]
  402ea8:	ldr	x0, [x0, #8]
  402eac:	cmp	x21, x0
  402eb0:	b.cc	402f24 <__fxstatat@plt+0x1a54>  // b.lo, b.ul, b.last
  402eb4:	str	xzr, [x20, #24]
  402eb8:	str	xzr, [x20, #32]
  402ebc:	ldp	x19, x20, [sp, #16]
  402ec0:	ldr	x21, [sp, #32]
  402ec4:	ldp	x29, x30, [sp], #48
  402ec8:	ret
  402ecc:	str	xzr, [x19]
  402ed0:	ldr	x0, [x19, #8]
  402ed4:	ldr	x1, [x20, #72]
  402ed8:	str	x1, [x19, #8]
  402edc:	str	x19, [x20, #72]
  402ee0:	cbz	x0, 402efc <__fxstatat@plt+0x1a2c>
  402ee4:	mov	x19, x0
  402ee8:	ldr	x1, [x20, #64]
  402eec:	cbz	x1, 402ecc <__fxstatat@plt+0x19fc>
  402ef0:	ldr	x0, [x19]
  402ef4:	blr	x1
  402ef8:	b	402ecc <__fxstatat@plt+0x19fc>
  402efc:	ldr	x1, [x20, #64]
  402f00:	cbz	x1, 402f0c <__fxstatat@plt+0x1a3c>
  402f04:	ldr	x0, [x21]
  402f08:	blr	x1
  402f0c:	str	xzr, [x21]
  402f10:	str	xzr, [x21, #8]
  402f14:	add	x21, x21, #0x10
  402f18:	ldr	x0, [x20, #8]
  402f1c:	cmp	x0, x21
  402f20:	b.ls	402eb4 <__fxstatat@plt+0x19e4>  // b.plast
  402f24:	ldr	x0, [x21]
  402f28:	cbz	x0, 402f14 <__fxstatat@plt+0x1a44>
  402f2c:	ldr	x19, [x21, #8]
  402f30:	cbnz	x19, 402ee8 <__fxstatat@plt+0x1a18>
  402f34:	b	402efc <__fxstatat@plt+0x1a2c>
  402f38:	stp	x29, x30, [sp, #-48]!
  402f3c:	mov	x29, sp
  402f40:	stp	x19, x20, [sp, #16]
  402f44:	str	x21, [sp, #32]
  402f48:	mov	x21, x0
  402f4c:	ldr	x0, [x0, #64]
  402f50:	cbz	x0, 402fa4 <__fxstatat@plt+0x1ad4>
  402f54:	ldr	x0, [x21, #32]
  402f58:	cbz	x0, 402fa4 <__fxstatat@plt+0x1ad4>
  402f5c:	ldr	x20, [x21]
  402f60:	ldr	x0, [x21, #8]
  402f64:	cmp	x20, x0
  402f68:	b.cc	402f80 <__fxstatat@plt+0x1ab0>  // b.lo, b.ul, b.last
  402f6c:	b	402fb4 <__fxstatat@plt+0x1ae4>
  402f70:	add	x20, x20, #0x10
  402f74:	ldr	x0, [x21, #8]
  402f78:	cmp	x0, x20
  402f7c:	b.ls	402fa4 <__fxstatat@plt+0x1ad4>  // b.plast
  402f80:	ldr	x0, [x20]
  402f84:	cbz	x0, 402f70 <__fxstatat@plt+0x1aa0>
  402f88:	mov	x19, x20
  402f8c:	ldr	x1, [x21, #64]
  402f90:	ldr	x0, [x19]
  402f94:	blr	x1
  402f98:	ldr	x19, [x19, #8]
  402f9c:	cbnz	x19, 402f8c <__fxstatat@plt+0x1abc>
  402fa0:	b	402f70 <__fxstatat@plt+0x1aa0>
  402fa4:	ldr	x20, [x21]
  402fa8:	ldr	x0, [x21, #8]
  402fac:	cmp	x20, x0
  402fb0:	b.cc	402ffc <__fxstatat@plt+0x1b2c>  // b.lo, b.ul, b.last
  402fb4:	ldr	x19, [x21, #72]
  402fb8:	cbz	x19, 402fcc <__fxstatat@plt+0x1afc>
  402fbc:	mov	x0, x19
  402fc0:	ldr	x19, [x19, #8]
  402fc4:	bl	401400 <free@plt>
  402fc8:	cbnz	x19, 402fbc <__fxstatat@plt+0x1aec>
  402fcc:	ldr	x0, [x21]
  402fd0:	bl	401400 <free@plt>
  402fd4:	mov	x0, x21
  402fd8:	bl	401400 <free@plt>
  402fdc:	ldp	x19, x20, [sp, #16]
  402fe0:	ldr	x21, [sp, #32]
  402fe4:	ldp	x29, x30, [sp], #48
  402fe8:	ret
  402fec:	add	x20, x20, #0x10
  402ff0:	ldr	x0, [x21, #8]
  402ff4:	cmp	x0, x20
  402ff8:	b.ls	402fb4 <__fxstatat@plt+0x1ae4>  // b.plast
  402ffc:	ldr	x19, [x20, #8]
  403000:	cbz	x19, 402fec <__fxstatat@plt+0x1b1c>
  403004:	mov	x0, x19
  403008:	ldr	x19, [x19, #8]
  40300c:	bl	401400 <free@plt>
  403010:	cbnz	x19, 403004 <__fxstatat@plt+0x1b34>
  403014:	b	402fec <__fxstatat@plt+0x1b1c>
  403018:	stp	x29, x30, [sp, #-128]!
  40301c:	mov	x29, sp
  403020:	stp	x19, x20, [sp, #16]
  403024:	str	x21, [sp, #32]
  403028:	mov	x19, x0
  40302c:	mov	x0, x1
  403030:	ldr	x21, [x19, #40]
  403034:	mov	x1, x21
  403038:	bl	4025f8 <__fxstatat@plt+0x1128>
  40303c:	cbz	x0, 403130 <__fxstatat@plt+0x1c60>
  403040:	mov	x20, x0
  403044:	ldr	x0, [x19, #16]
  403048:	cmp	x0, x20
  40304c:	b.eq	403148 <__fxstatat@plt+0x1c78>  // b.none
  403050:	mov	x1, #0x10                  	// #16
  403054:	mov	x0, x20
  403058:	bl	401320 <calloc@plt>
  40305c:	str	x0, [sp, #48]
  403060:	cbz	x0, 403150 <__fxstatat@plt+0x1c80>
  403064:	str	x20, [sp, #64]
  403068:	add	x20, x0, x20, lsl #4
  40306c:	str	x20, [sp, #56]
  403070:	str	xzr, [sp, #72]
  403074:	str	xzr, [sp, #80]
  403078:	str	x21, [sp, #88]
  40307c:	ldr	x0, [x19, #48]
  403080:	str	x0, [sp, #96]
  403084:	ldr	x0, [x19, #56]
  403088:	str	x0, [sp, #104]
  40308c:	ldr	x0, [x19, #64]
  403090:	str	x0, [sp, #112]
  403094:	ldr	x0, [x19, #72]
  403098:	str	x0, [sp, #120]
  40309c:	mov	w2, #0x0                   	// #0
  4030a0:	mov	x1, x19
  4030a4:	add	x0, sp, #0x30
  4030a8:	bl	40271c <__fxstatat@plt+0x124c>
  4030ac:	ands	w20, w0, #0xff
  4030b0:	b.ne	4030f8 <__fxstatat@plt+0x1c28>  // b.any
  4030b4:	ldr	x0, [sp, #120]
  4030b8:	str	x0, [x19, #72]
  4030bc:	mov	w2, #0x1                   	// #1
  4030c0:	add	x1, sp, #0x30
  4030c4:	mov	x0, x19
  4030c8:	bl	40271c <__fxstatat@plt+0x124c>
  4030cc:	and	w0, w0, #0xff
  4030d0:	cbz	w0, 40312c <__fxstatat@plt+0x1c5c>
  4030d4:	mov	w2, #0x0                   	// #0
  4030d8:	add	x1, sp, #0x30
  4030dc:	mov	x0, x19
  4030e0:	bl	40271c <__fxstatat@plt+0x124c>
  4030e4:	and	w0, w0, #0xff
  4030e8:	cbz	w0, 40312c <__fxstatat@plt+0x1c5c>
  4030ec:	ldr	x0, [sp, #48]
  4030f0:	bl	401400 <free@plt>
  4030f4:	b	403134 <__fxstatat@plt+0x1c64>
  4030f8:	ldr	x0, [x19]
  4030fc:	bl	401400 <free@plt>
  403100:	ldr	x0, [sp, #48]
  403104:	str	x0, [x19]
  403108:	ldr	x0, [sp, #56]
  40310c:	str	x0, [x19, #8]
  403110:	ldr	x0, [sp, #64]
  403114:	str	x0, [x19, #16]
  403118:	ldr	x0, [sp, #72]
  40311c:	str	x0, [x19, #24]
  403120:	ldr	x0, [sp, #120]
  403124:	str	x0, [x19, #72]
  403128:	b	403134 <__fxstatat@plt+0x1c64>
  40312c:	bl	401360 <abort@plt>
  403130:	mov	w20, #0x0                   	// #0
  403134:	mov	w0, w20
  403138:	ldp	x19, x20, [sp, #16]
  40313c:	ldr	x21, [sp, #32]
  403140:	ldp	x29, x30, [sp], #128
  403144:	ret
  403148:	mov	w20, #0x1                   	// #1
  40314c:	b	403134 <__fxstatat@plt+0x1c64>
  403150:	mov	w20, #0x0                   	// #0
  403154:	b	403134 <__fxstatat@plt+0x1c64>
  403158:	stp	x29, x30, [sp, #-64]!
  40315c:	mov	x29, sp
  403160:	stp	x19, x20, [sp, #16]
  403164:	str	x21, [sp, #32]
  403168:	cbz	x1, 4031a8 <__fxstatat@plt+0x1cd8>
  40316c:	mov	x19, x0
  403170:	mov	x20, x1
  403174:	mov	x21, x2
  403178:	mov	w3, #0x0                   	// #0
  40317c:	add	x2, sp, #0x38
  403180:	bl	402878 <__fxstatat@plt+0x13a8>
  403184:	mov	x1, x0
  403188:	cbz	x0, 4031ac <__fxstatat@plt+0x1cdc>
  40318c:	mov	w0, #0x0                   	// #0
  403190:	cbz	x21, 403198 <__fxstatat@plt+0x1cc8>
  403194:	str	x1, [x21]
  403198:	ldp	x19, x20, [sp, #16]
  40319c:	ldr	x21, [sp, #32]
  4031a0:	ldp	x29, x30, [sp], #64
  4031a4:	ret
  4031a8:	bl	401360 <abort@plt>
  4031ac:	ldr	x0, [x19, #24]
  4031b0:	ucvtf	s1, x0
  4031b4:	ldr	x1, [x19, #40]
  4031b8:	ldr	x0, [x19, #16]
  4031bc:	ucvtf	s0, x0
  4031c0:	ldr	s2, [x1, #8]
  4031c4:	fmul	s0, s0, s2
  4031c8:	fcmpe	s1, s0
  4031cc:	b.gt	403214 <__fxstatat@plt+0x1d44>
  4031d0:	ldr	x0, [sp, #56]
  4031d4:	ldr	x1, [x0]
  4031d8:	cbz	x1, 4032c0 <__fxstatat@plt+0x1df0>
  4031dc:	ldr	x1, [x19, #72]
  4031e0:	cbz	x1, 4032a8 <__fxstatat@plt+0x1dd8>
  4031e4:	ldr	x0, [x1, #8]
  4031e8:	str	x0, [x19, #72]
  4031ec:	str	x20, [x1]
  4031f0:	ldr	x0, [sp, #56]
  4031f4:	ldr	x2, [x0, #8]
  4031f8:	str	x2, [x1, #8]
  4031fc:	str	x1, [x0, #8]
  403200:	ldr	x0, [x19, #32]
  403204:	add	x0, x0, #0x1
  403208:	str	x0, [x19, #32]
  40320c:	mov	w0, #0x1                   	// #1
  403210:	b	403198 <__fxstatat@plt+0x1cc8>
  403214:	mov	x0, x19
  403218:	bl	40253c <__fxstatat@plt+0x106c>
  40321c:	ldr	x1, [x19, #40]
  403220:	ldr	s2, [x1, #8]
  403224:	ldr	x0, [x19, #16]
  403228:	ucvtf	s0, x0
  40322c:	ldr	x0, [x19, #24]
  403230:	ucvtf	s1, x0
  403234:	fmul	s3, s2, s0
  403238:	fcmpe	s1, s3
  40323c:	b.le	4031d0 <__fxstatat@plt+0x1d00>
  403240:	ldrb	w0, [x1, #16]
  403244:	cbz	w0, 403298 <__fxstatat@plt+0x1dc8>
  403248:	ldr	s1, [x1, #12]
  40324c:	fmul	s0, s0, s1
  403250:	mov	w0, #0x5f800000            	// #1602224128
  403254:	fmov	s1, w0
  403258:	mov	w0, #0xffffffff            	// #-1
  40325c:	fcmpe	s0, s1
  403260:	b.ge	403198 <__fxstatat@plt+0x1cc8>  // b.tcont
  403264:	fcvtzu	x1, s0
  403268:	mov	x0, x19
  40326c:	bl	403018 <__fxstatat@plt+0x1b48>
  403270:	and	w1, w0, #0xff
  403274:	mov	w0, #0xffffffff            	// #-1
  403278:	cbz	w1, 403198 <__fxstatat@plt+0x1cc8>
  40327c:	mov	w3, #0x0                   	// #0
  403280:	add	x2, sp, #0x38
  403284:	mov	x1, x20
  403288:	mov	x0, x19
  40328c:	bl	402878 <__fxstatat@plt+0x13a8>
  403290:	cbz	x0, 4031d0 <__fxstatat@plt+0x1d00>
  403294:	bl	401360 <abort@plt>
  403298:	ldr	s1, [x1, #12]
  40329c:	fmul	s0, s0, s1
  4032a0:	fmul	s0, s0, s2
  4032a4:	b	403250 <__fxstatat@plt+0x1d80>
  4032a8:	mov	x0, #0x10                  	// #16
  4032ac:	bl	4012c0 <malloc@plt>
  4032b0:	mov	x1, x0
  4032b4:	mov	w0, #0xffffffff            	// #-1
  4032b8:	cbz	x1, 403198 <__fxstatat@plt+0x1cc8>
  4032bc:	b	4031ec <__fxstatat@plt+0x1d1c>
  4032c0:	str	x20, [x0]
  4032c4:	ldr	x0, [x19, #32]
  4032c8:	add	x0, x0, #0x1
  4032cc:	str	x0, [x19, #32]
  4032d0:	ldr	x0, [x19, #24]
  4032d4:	add	x0, x0, #0x1
  4032d8:	str	x0, [x19, #24]
  4032dc:	mov	w0, #0x1                   	// #1
  4032e0:	b	403198 <__fxstatat@plt+0x1cc8>
  4032e4:	stp	x29, x30, [sp, #-48]!
  4032e8:	mov	x29, sp
  4032ec:	str	x19, [sp, #16]
  4032f0:	mov	x19, x1
  4032f4:	add	x2, sp, #0x28
  4032f8:	bl	403158 <__fxstatat@plt+0x1c88>
  4032fc:	cmn	w0, #0x1
  403300:	b.eq	40331c <__fxstatat@plt+0x1e4c>  // b.none
  403304:	cmp	w0, #0x0
  403308:	ldr	x0, [sp, #40]
  40330c:	csel	x0, x0, x19, eq  // eq = none
  403310:	ldr	x19, [sp, #16]
  403314:	ldp	x29, x30, [sp], #48
  403318:	ret
  40331c:	mov	x0, #0x0                   	// #0
  403320:	b	403310 <__fxstatat@plt+0x1e40>
  403324:	stp	x29, x30, [sp, #-64]!
  403328:	mov	x29, sp
  40332c:	stp	x19, x20, [sp, #16]
  403330:	mov	x19, x0
  403334:	mov	w3, #0x1                   	// #1
  403338:	add	x2, sp, #0x38
  40333c:	bl	402878 <__fxstatat@plt+0x13a8>
  403340:	mov	x20, x0
  403344:	cbz	x0, 403360 <__fxstatat@plt+0x1e90>
  403348:	ldr	x0, [x19, #32]
  40334c:	sub	x0, x0, #0x1
  403350:	str	x0, [x19, #32]
  403354:	ldr	x0, [sp, #56]
  403358:	ldr	x0, [x0]
  40335c:	cbz	x0, 403370 <__fxstatat@plt+0x1ea0>
  403360:	mov	x0, x20
  403364:	ldp	x19, x20, [sp, #16]
  403368:	ldp	x29, x30, [sp], #64
  40336c:	ret
  403370:	ldr	x0, [x19, #24]
  403374:	sub	x0, x0, #0x1
  403378:	str	x0, [x19, #24]
  40337c:	ucvtf	s0, x0
  403380:	ldr	x1, [x19, #40]
  403384:	ldr	x0, [x19, #16]
  403388:	ucvtf	s1, x0
  40338c:	ldr	s2, [x1]
  403390:	fmul	s1, s1, s2
  403394:	fcmpe	s0, s1
  403398:	b.pl	403360 <__fxstatat@plt+0x1e90>  // b.nfrst
  40339c:	mov	x0, x19
  4033a0:	bl	40253c <__fxstatat@plt+0x106c>
  4033a4:	ldr	x1, [x19, #40]
  4033a8:	ldr	x0, [x19, #16]
  4033ac:	ucvtf	s0, x0
  4033b0:	ldr	x0, [x19, #24]
  4033b4:	ucvtf	s2, x0
  4033b8:	ldr	s1, [x1]
  4033bc:	fmul	s1, s0, s1
  4033c0:	fcmpe	s2, s1
  4033c4:	b.pl	403360 <__fxstatat@plt+0x1e90>  // b.nfrst
  4033c8:	ldrb	w0, [x1, #16]
  4033cc:	cbz	w0, 403414 <__fxstatat@plt+0x1f44>
  4033d0:	ldr	s1, [x1, #4]
  4033d4:	fmul	s0, s0, s1
  4033d8:	fcvtzu	x1, s0
  4033dc:	mov	x0, x19
  4033e0:	bl	403018 <__fxstatat@plt+0x1b48>
  4033e4:	and	w0, w0, #0xff
  4033e8:	cbnz	w0, 403360 <__fxstatat@plt+0x1e90>
  4033ec:	str	x21, [sp, #32]
  4033f0:	ldr	x21, [x19, #72]
  4033f4:	cbz	x21, 403408 <__fxstatat@plt+0x1f38>
  4033f8:	mov	x0, x21
  4033fc:	ldr	x21, [x21, #8]
  403400:	bl	401400 <free@plt>
  403404:	cbnz	x21, 4033f8 <__fxstatat@plt+0x1f28>
  403408:	str	xzr, [x19, #72]
  40340c:	ldr	x21, [sp, #32]
  403410:	b	403360 <__fxstatat@plt+0x1e90>
  403414:	ldr	s1, [x1, #4]
  403418:	fmul	s0, s0, s1
  40341c:	ldr	s1, [x1, #8]
  403420:	fmul	s0, s0, s1
  403424:	fcvtzu	x1, s0
  403428:	b	4033dc <__fxstatat@plt+0x1f0c>
  40342c:	stp	x29, x30, [sp, #-32]!
  403430:	mov	x29, sp
  403434:	stp	x19, x20, [sp, #16]
  403438:	mov	x20, x0
  40343c:	mov	x19, x1
  403440:	ldr	x0, [x0]
  403444:	bl	405cec <__fxstatat@plt+0x481c>
  403448:	ldr	x1, [x20, #8]
  40344c:	eor	x0, x0, x1
  403450:	udiv	x1, x0, x19
  403454:	msub	x0, x1, x19, x0
  403458:	ldp	x19, x20, [sp, #16]
  40345c:	ldp	x29, x30, [sp], #32
  403460:	ret
  403464:	ldr	x0, [x0, #8]
  403468:	udiv	x2, x0, x1
  40346c:	msub	x0, x2, x1, x0
  403470:	ret
  403474:	ldr	x3, [x0, #8]
  403478:	ldr	x2, [x1, #8]
  40347c:	cmp	x3, x2
  403480:	b.eq	403490 <__fxstatat@plt+0x1fc0>  // b.none
  403484:	mov	w2, #0x0                   	// #0
  403488:	and	w0, w2, #0x1
  40348c:	ret
  403490:	ldr	x4, [x0, #16]
  403494:	ldr	x3, [x1, #16]
  403498:	mov	w2, #0x0                   	// #0
  40349c:	cmp	x4, x3
  4034a0:	b.ne	403488 <__fxstatat@plt+0x1fb8>  // b.any
  4034a4:	stp	x29, x30, [sp, #-16]!
  4034a8:	mov	x29, sp
  4034ac:	ldr	x1, [x1]
  4034b0:	ldr	x0, [x0]
  4034b4:	bl	405188 <__fxstatat@plt+0x3cb8>
  4034b8:	and	w2, w0, #0xff
  4034bc:	and	w0, w2, #0x1
  4034c0:	ldp	x29, x30, [sp], #16
  4034c4:	ret
  4034c8:	mov	x2, x0
  4034cc:	ldr	x3, [x0, #8]
  4034d0:	ldr	x0, [x1, #8]
  4034d4:	cmp	x3, x0
  4034d8:	b.eq	4034e4 <__fxstatat@plt+0x2014>  // b.none
  4034dc:	mov	w0, #0x0                   	// #0
  4034e0:	ret
  4034e4:	ldr	x4, [x2, #16]
  4034e8:	ldr	x3, [x1, #16]
  4034ec:	mov	w0, #0x0                   	// #0
  4034f0:	cmp	x4, x3
  4034f4:	b.eq	4034fc <__fxstatat@plt+0x202c>  // b.none
  4034f8:	ret
  4034fc:	stp	x29, x30, [sp, #-16]!
  403500:	mov	x29, sp
  403504:	ldr	x1, [x1]
  403508:	ldr	x0, [x2]
  40350c:	bl	4013d0 <strcmp@plt>
  403510:	cmp	w0, #0x0
  403514:	cset	w0, eq  // eq = none
  403518:	ldp	x29, x30, [sp], #16
  40351c:	ret
  403520:	stp	x29, x30, [sp, #-32]!
  403524:	mov	x29, sp
  403528:	str	x19, [sp, #16]
  40352c:	mov	x19, x0
  403530:	ldr	x0, [x0]
  403534:	bl	401400 <free@plt>
  403538:	mov	x0, x19
  40353c:	bl	401400 <free@plt>
  403540:	ldr	x19, [sp, #16]
  403544:	ldp	x29, x30, [sp], #32
  403548:	ret
  40354c:	stp	x29, x30, [sp, #-48]!
  403550:	mov	x29, sp
  403554:	cbz	x0, 4035cc <__fxstatat@plt+0x20fc>
  403558:	stp	x19, x20, [sp, #16]
  40355c:	mov	x19, x0
  403560:	mov	w1, #0x2f                  	// #47
  403564:	bl	401340 <strrchr@plt>
  403568:	mov	x20, x0
  40356c:	cbz	x0, 403600 <__fxstatat@plt+0x2130>
  403570:	str	x21, [sp, #32]
  403574:	add	x21, x0, #0x1
  403578:	sub	x0, x21, x19
  40357c:	cmp	x0, #0x6
  403580:	b.le	4035f4 <__fxstatat@plt+0x2124>
  403584:	mov	x2, #0x7                   	// #7
  403588:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40358c:	add	x1, x1, #0x9c0
  403590:	sub	x0, x20, #0x6
  403594:	bl	4012d0 <strncmp@plt>
  403598:	cbnz	w0, 4035fc <__fxstatat@plt+0x212c>
  40359c:	mov	x2, #0x3                   	// #3
  4035a0:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4035a4:	add	x1, x1, #0x9c8
  4035a8:	mov	x0, x21
  4035ac:	bl	4012d0 <strncmp@plt>
  4035b0:	mov	x19, x21
  4035b4:	cbnz	w0, 40361c <__fxstatat@plt+0x214c>
  4035b8:	add	x19, x20, #0x4
  4035bc:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  4035c0:	str	x19, [x0, #544]
  4035c4:	ldr	x21, [sp, #32]
  4035c8:	b	403600 <__fxstatat@plt+0x2130>
  4035cc:	stp	x19, x20, [sp, #16]
  4035d0:	str	x21, [sp, #32]
  4035d4:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  4035d8:	ldr	x3, [x0, #520]
  4035dc:	mov	x2, #0x37                  	// #55
  4035e0:	mov	x1, #0x1                   	// #1
  4035e4:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  4035e8:	add	x0, x0, #0x988
  4035ec:	bl	401430 <fwrite@plt>
  4035f0:	bl	401360 <abort@plt>
  4035f4:	ldr	x21, [sp, #32]
  4035f8:	b	403600 <__fxstatat@plt+0x2130>
  4035fc:	ldr	x21, [sp, #32]
  403600:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  403604:	str	x19, [x0, #576]
  403608:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  40360c:	str	x19, [x0, #512]
  403610:	ldp	x19, x20, [sp, #16]
  403614:	ldp	x29, x30, [sp], #48
  403618:	ret
  40361c:	ldr	x21, [sp, #32]
  403620:	b	403600 <__fxstatat@plt+0x2130>
  403624:	stp	xzr, xzr, [x8]
  403628:	stp	xzr, xzr, [x8, #16]
  40362c:	stp	xzr, xzr, [x8, #32]
  403630:	str	xzr, [x8, #48]
  403634:	cmp	w0, #0xa
  403638:	b.eq	403644 <__fxstatat@plt+0x2174>  // b.none
  40363c:	str	w0, [x8]
  403640:	ret
  403644:	stp	x29, x30, [sp, #-16]!
  403648:	mov	x29, sp
  40364c:	bl	401360 <abort@plt>
  403650:	stp	x29, x30, [sp, #-48]!
  403654:	mov	x29, sp
  403658:	stp	x19, x20, [sp, #16]
  40365c:	str	x21, [sp, #32]
  403660:	mov	x20, x0
  403664:	mov	w21, w1
  403668:	mov	w2, #0x5                   	// #5
  40366c:	mov	x1, x0
  403670:	mov	x0, #0x0                   	// #0
  403674:	bl	401460 <dcgettext@plt>
  403678:	mov	x19, x0
  40367c:	cmp	x20, x0
  403680:	b.eq	403698 <__fxstatat@plt+0x21c8>  // b.none
  403684:	mov	x0, x19
  403688:	ldp	x19, x20, [sp, #16]
  40368c:	ldr	x21, [sp, #32]
  403690:	ldp	x29, x30, [sp], #48
  403694:	ret
  403698:	bl	405d1c <__fxstatat@plt+0x484c>
  40369c:	ldrb	w1, [x0]
  4036a0:	and	w1, w1, #0xffffffdf
  4036a4:	cmp	w1, #0x55
  4036a8:	b.ne	403728 <__fxstatat@plt+0x2258>  // b.any
  4036ac:	ldrb	w1, [x0, #1]
  4036b0:	and	w1, w1, #0xffffffdf
  4036b4:	cmp	w1, #0x54
  4036b8:	b.ne	4036ec <__fxstatat@plt+0x221c>  // b.any
  4036bc:	ldrb	w1, [x0, #2]
  4036c0:	and	w1, w1, #0xffffffdf
  4036c4:	cmp	w1, #0x46
  4036c8:	b.ne	4036ec <__fxstatat@plt+0x221c>  // b.any
  4036cc:	ldrb	w1, [x0, #3]
  4036d0:	cmp	w1, #0x2d
  4036d4:	b.ne	4036ec <__fxstatat@plt+0x221c>  // b.any
  4036d8:	ldrb	w1, [x0, #4]
  4036dc:	cmp	w1, #0x38
  4036e0:	b.ne	4036ec <__fxstatat@plt+0x221c>  // b.any
  4036e4:	ldrb	w0, [x0, #5]
  4036e8:	cbz	w0, 403708 <__fxstatat@plt+0x2238>
  4036ec:	adrp	x19, 406000 <__fxstatat@plt+0x4b30>
  4036f0:	add	x0, x19, #0x9f8
  4036f4:	adrp	x19, 406000 <__fxstatat@plt+0x4b30>
  4036f8:	add	x19, x19, #0x9d0
  4036fc:	cmp	w21, #0x9
  403700:	csel	x19, x19, x0, eq  // eq = none
  403704:	b	403684 <__fxstatat@plt+0x21b4>
  403708:	ldrb	w1, [x19]
  40370c:	adrp	x19, 406000 <__fxstatat@plt+0x4b30>
  403710:	add	x0, x19, #0x9d8
  403714:	adrp	x19, 406000 <__fxstatat@plt+0x4b30>
  403718:	add	x19, x19, #0x9f0
  40371c:	cmp	w1, #0x60
  403720:	csel	x19, x19, x0, eq  // eq = none
  403724:	b	403684 <__fxstatat@plt+0x21b4>
  403728:	cmp	w1, #0x47
  40372c:	b.ne	4036ec <__fxstatat@plt+0x221c>  // b.any
  403730:	ldrb	w1, [x0, #1]
  403734:	and	w1, w1, #0xffffffdf
  403738:	cmp	w1, #0x42
  40373c:	b.ne	4036ec <__fxstatat@plt+0x221c>  // b.any
  403740:	ldrb	w1, [x0, #2]
  403744:	cmp	w1, #0x31
  403748:	b.ne	4036ec <__fxstatat@plt+0x221c>  // b.any
  40374c:	ldrb	w1, [x0, #3]
  403750:	cmp	w1, #0x38
  403754:	b.ne	4036ec <__fxstatat@plt+0x221c>  // b.any
  403758:	ldrb	w1, [x0, #4]
  40375c:	cmp	w1, #0x30
  403760:	b.ne	4036ec <__fxstatat@plt+0x221c>  // b.any
  403764:	ldrb	w1, [x0, #5]
  403768:	cmp	w1, #0x33
  40376c:	b.ne	4036ec <__fxstatat@plt+0x221c>  // b.any
  403770:	ldrb	w1, [x0, #6]
  403774:	cmp	w1, #0x30
  403778:	b.ne	4036ec <__fxstatat@plt+0x221c>  // b.any
  40377c:	ldrb	w0, [x0, #7]
  403780:	cbnz	w0, 4036ec <__fxstatat@plt+0x221c>
  403784:	ldrb	w1, [x19]
  403788:	adrp	x19, 406000 <__fxstatat@plt+0x4b30>
  40378c:	add	x0, x19, #0x9e0
  403790:	adrp	x19, 406000 <__fxstatat@plt+0x4b30>
  403794:	add	x19, x19, #0x9e8
  403798:	cmp	w1, #0x60
  40379c:	csel	x19, x19, x0, eq  // eq = none
  4037a0:	b	403684 <__fxstatat@plt+0x21b4>
  4037a4:	sub	sp, sp, #0xf0
  4037a8:	stp	x29, x30, [sp, #16]
  4037ac:	add	x29, sp, #0x10
  4037b0:	stp	x19, x20, [sp, #32]
  4037b4:	stp	x21, x22, [sp, #48]
  4037b8:	stp	x23, x24, [sp, #64]
  4037bc:	stp	x25, x26, [sp, #80]
  4037c0:	stp	x27, x28, [sp, #96]
  4037c4:	mov	x28, x0
  4037c8:	mov	x26, x1
  4037cc:	str	x2, [sp, #136]
  4037d0:	mov	x24, x3
  4037d4:	mov	w25, w4
  4037d8:	mov	w19, w5
  4037dc:	str	w5, [sp, #184]
  4037e0:	str	x6, [sp, #152]
  4037e4:	str	x7, [sp, #200]
  4037e8:	bl	401410 <__ctype_get_mb_cur_max@plt>
  4037ec:	str	x0, [sp, #168]
  4037f0:	mov	x0, x19
  4037f4:	ubfx	x0, x0, #1, #1
  4037f8:	str	x0, [sp, #112]
  4037fc:	mov	w0, #0x1                   	// #1
  403800:	str	w0, [sp, #128]
  403804:	str	wzr, [sp, #180]
  403808:	str	wzr, [sp, #124]
  40380c:	str	wzr, [sp, #132]
  403810:	str	xzr, [sp, #144]
  403814:	str	xzr, [sp, #160]
  403818:	str	xzr, [sp, #192]
  40381c:	mov	w23, w25
  403820:	mov	x25, x24
  403824:	cmp	w23, #0x4
  403828:	b.eq	403998 <__fxstatat@plt+0x24c8>  // b.none
  40382c:	b.ls	40387c <__fxstatat@plt+0x23ac>  // b.plast
  403830:	cmp	w23, #0x7
  403834:	b.eq	403a08 <__fxstatat@plt+0x2538>  // b.none
  403838:	b.ls	4038c8 <__fxstatat@plt+0x23f8>  // b.plast
  40383c:	sub	w0, w23, #0x8
  403840:	cmp	w0, #0x2
  403844:	b.hi	4039f8 <__fxstatat@plt+0x2528>  // b.pmore
  403848:	cmp	w23, #0xa
  40384c:	b.ne	40393c <__fxstatat@plt+0x246c>  // b.any
  403850:	mov	x27, #0x0                   	// #0
  403854:	ldr	w0, [sp, #112]
  403858:	cbz	w0, 403968 <__fxstatat@plt+0x2498>
  40385c:	ldr	x0, [sp, #240]
  403860:	bl	401220 <strlen@plt>
  403864:	str	x0, [sp, #144]
  403868:	ldr	x0, [sp, #240]
  40386c:	str	x0, [sp, #160]
  403870:	mov	w0, #0x1                   	// #1
  403874:	str	w0, [sp, #132]
  403878:	b	403900 <__fxstatat@plt+0x2430>
  40387c:	cmp	w23, #0x2
  403880:	b.eq	4039d4 <__fxstatat@plt+0x2504>  // b.none
  403884:	b.ls	403894 <__fxstatat@plt+0x23c4>  // b.plast
  403888:	mov	w0, #0x1                   	// #1
  40388c:	str	w0, [sp, #132]
  403890:	b	4038a0 <__fxstatat@plt+0x23d0>
  403894:	cbz	w23, 4039fc <__fxstatat@plt+0x252c>
  403898:	cmp	w23, #0x1
  40389c:	b.ne	4039f8 <__fxstatat@plt+0x2528>  // b.any
  4038a0:	mov	w0, #0x1                   	// #1
  4038a4:	str	w0, [sp, #112]
  4038a8:	mov	x0, #0x1                   	// #1
  4038ac:	str	x0, [sp, #144]
  4038b0:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  4038b4:	add	x0, x0, #0x9f8
  4038b8:	str	x0, [sp, #160]
  4038bc:	mov	x27, #0x0                   	// #0
  4038c0:	mov	w23, #0x2                   	// #2
  4038c4:	b	403900 <__fxstatat@plt+0x2430>
  4038c8:	cmp	w23, #0x5
  4038cc:	b.eq	403908 <__fxstatat@plt+0x2438>  // b.none
  4038d0:	cmp	w23, #0x6
  4038d4:	b.ne	4039f8 <__fxstatat@plt+0x2528>  // b.any
  4038d8:	mov	w0, #0x1                   	// #1
  4038dc:	str	w0, [sp, #112]
  4038e0:	str	w0, [sp, #132]
  4038e4:	mov	x0, #0x1                   	// #1
  4038e8:	str	x0, [sp, #144]
  4038ec:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  4038f0:	add	x0, x0, #0x9d0
  4038f4:	str	x0, [sp, #160]
  4038f8:	mov	x27, #0x0                   	// #0
  4038fc:	mov	w23, #0x5                   	// #5
  403900:	mov	x24, #0x0                   	// #0
  403904:	b	4043f4 <__fxstatat@plt+0x2f24>
  403908:	ldr	w0, [sp, #112]
  40390c:	cbnz	w0, 403a1c <__fxstatat@plt+0x254c>
  403910:	cbz	x26, 403a40 <__fxstatat@plt+0x2570>
  403914:	mov	w0, #0x22                  	// #34
  403918:	strb	w0, [x28]
  40391c:	mov	w0, #0x1                   	// #1
  403920:	str	w0, [sp, #132]
  403924:	mov	x27, #0x1                   	// #1
  403928:	str	x27, [sp, #144]
  40392c:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  403930:	add	x0, x0, #0x9d0
  403934:	str	x0, [sp, #160]
  403938:	b	403900 <__fxstatat@plt+0x2430>
  40393c:	mov	w1, w23
  403940:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  403944:	add	x0, x0, #0xa00
  403948:	bl	403650 <__fxstatat@plt+0x2180>
  40394c:	str	x0, [sp, #200]
  403950:	mov	w1, w23
  403954:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  403958:	add	x0, x0, #0x9f8
  40395c:	bl	403650 <__fxstatat@plt+0x2180>
  403960:	str	x0, [sp, #240]
  403964:	b	403850 <__fxstatat@plt+0x2380>
  403968:	ldr	x1, [sp, #200]
  40396c:	ldrb	w0, [x1]
  403970:	cbnz	w0, 403988 <__fxstatat@plt+0x24b8>
  403974:	mov	x27, #0x0                   	// #0
  403978:	b	40385c <__fxstatat@plt+0x238c>
  40397c:	add	x27, x27, #0x1
  403980:	ldrb	w0, [x1, x27]
  403984:	cbz	w0, 40385c <__fxstatat@plt+0x238c>
  403988:	cmp	x26, x27
  40398c:	b.ls	40397c <__fxstatat@plt+0x24ac>  // b.plast
  403990:	strb	w0, [x28, x27]
  403994:	b	40397c <__fxstatat@plt+0x24ac>
  403998:	ldr	w0, [sp, #112]
  40399c:	cbnz	w0, 4038a0 <__fxstatat@plt+0x23d0>
  4039a0:	mov	w0, #0x1                   	// #1
  4039a4:	str	w0, [sp, #132]
  4039a8:	cbz	x26, 403a60 <__fxstatat@plt+0x2590>
  4039ac:	mov	w0, #0x27                  	// #39
  4039b0:	strb	w0, [x28]
  4039b4:	str	wzr, [sp, #112]
  4039b8:	mov	x27, #0x1                   	// #1
  4039bc:	str	x27, [sp, #144]
  4039c0:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  4039c4:	add	x0, x0, #0x9f8
  4039c8:	str	x0, [sp, #160]
  4039cc:	mov	w23, #0x2                   	// #2
  4039d0:	b	403900 <__fxstatat@plt+0x2430>
  4039d4:	ldr	w0, [sp, #112]
  4039d8:	cbz	w0, 4039a8 <__fxstatat@plt+0x24d8>
  4039dc:	mov	x0, #0x1                   	// #1
  4039e0:	str	x0, [sp, #144]
  4039e4:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  4039e8:	add	x0, x0, #0x9f8
  4039ec:	str	x0, [sp, #160]
  4039f0:	mov	x27, #0x0                   	// #0
  4039f4:	b	403900 <__fxstatat@plt+0x2430>
  4039f8:	bl	401360 <abort@plt>
  4039fc:	str	wzr, [sp, #112]
  403a00:	mov	x27, #0x0                   	// #0
  403a04:	b	403900 <__fxstatat@plt+0x2430>
  403a08:	str	wzr, [sp, #112]
  403a0c:	mov	w0, #0x1                   	// #1
  403a10:	str	w0, [sp, #132]
  403a14:	mov	x27, #0x0                   	// #0
  403a18:	b	403900 <__fxstatat@plt+0x2430>
  403a1c:	ldr	w0, [sp, #112]
  403a20:	str	w0, [sp, #132]
  403a24:	mov	x0, #0x1                   	// #1
  403a28:	str	x0, [sp, #144]
  403a2c:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  403a30:	add	x0, x0, #0x9d0
  403a34:	str	x0, [sp, #160]
  403a38:	mov	x27, #0x0                   	// #0
  403a3c:	b	403900 <__fxstatat@plt+0x2430>
  403a40:	mov	w0, #0x1                   	// #1
  403a44:	str	w0, [sp, #132]
  403a48:	mov	x27, #0x1                   	// #1
  403a4c:	str	x27, [sp, #144]
  403a50:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  403a54:	add	x0, x0, #0x9d0
  403a58:	str	x0, [sp, #160]
  403a5c:	b	403900 <__fxstatat@plt+0x2430>
  403a60:	str	wzr, [sp, #112]
  403a64:	mov	x27, #0x1                   	// #1
  403a68:	str	x27, [sp, #144]
  403a6c:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  403a70:	add	x0, x0, #0x9f8
  403a74:	str	x0, [sp, #160]
  403a78:	mov	w23, #0x2                   	// #2
  403a7c:	b	403900 <__fxstatat@plt+0x2430>
  403a80:	ldr	x0, [sp, #144]
  403a84:	add	x20, x24, x0
  403a88:	cmp	x0, #0x1
  403a8c:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  403a90:	b.ne	403aa0 <__fxstatat@plt+0x25d0>  // b.any
  403a94:	ldr	x0, [sp, #136]
  403a98:	bl	401220 <strlen@plt>
  403a9c:	mov	x25, x0
  403aa0:	cmp	x20, x25
  403aa4:	b.hi	4046d0 <__fxstatat@plt+0x3200>  // b.pmore
  403aa8:	ldr	x0, [sp, #136]
  403aac:	add	x20, x0, x24
  403ab0:	ldr	x2, [sp, #144]
  403ab4:	ldr	x1, [sp, #160]
  403ab8:	mov	x0, x20
  403abc:	bl	401390 <memcmp@plt>
  403ac0:	cbnz	w0, 4046d0 <__fxstatat@plt+0x3200>
  403ac4:	ldr	w0, [sp, #112]
  403ac8:	cbnz	w0, 403af0 <__fxstatat@plt+0x2620>
  403acc:	ldrb	w20, [x20]
  403ad0:	cmp	w20, #0x7e
  403ad4:	b.hi	403fbc <__fxstatat@plt+0x2aec>  // b.pmore
  403ad8:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  403adc:	add	x0, x0, #0xa78
  403ae0:	ldrh	w0, [x0, w20, uxtw #1]
  403ae4:	adr	x1, 403af0 <__fxstatat@plt+0x2620>
  403ae8:	add	x0, x1, w0, sxth #2
  403aec:	br	x0
  403af0:	mov	x24, x25
  403af4:	mov	w25, w23
  403af8:	b	404658 <__fxstatat@plt+0x3188>
  403afc:	ldr	w0, [sp, #132]
  403b00:	cbnz	w0, 403b1c <__fxstatat@plt+0x264c>
  403b04:	ldr	x0, [sp, #184]
  403b08:	tbnz	w0, #0, 4043f0 <__fxstatat@plt+0x2f20>
  403b0c:	ldr	w0, [sp, #132]
  403b10:	mov	w22, w0
  403b14:	mov	w19, w0
  403b18:	b	404330 <__fxstatat@plt+0x2e60>
  403b1c:	ldr	w0, [sp, #112]
  403b20:	cbnz	w0, 40460c <__fxstatat@plt+0x313c>
  403b24:	mov	w22, w0
  403b28:	cmp	w23, #0x2
  403b2c:	cset	w1, eq  // eq = none
  403b30:	ldr	w0, [sp, #124]
  403b34:	eor	w0, w0, #0x1
  403b38:	ands	w0, w1, w0
  403b3c:	b.eq	403ba0 <__fxstatat@plt+0x26d0>  // b.none
  403b40:	cmp	x26, x27
  403b44:	b.ls	403b50 <__fxstatat@plt+0x2680>  // b.plast
  403b48:	mov	w1, #0x27                  	// #39
  403b4c:	strb	w1, [x28, x27]
  403b50:	add	x1, x27, #0x1
  403b54:	cmp	x26, x1
  403b58:	b.ls	403b64 <__fxstatat@plt+0x2694>  // b.plast
  403b5c:	mov	w2, #0x24                  	// #36
  403b60:	strb	w2, [x28, x1]
  403b64:	add	x1, x27, #0x2
  403b68:	cmp	x26, x1
  403b6c:	b.ls	403b78 <__fxstatat@plt+0x26a8>  // b.plast
  403b70:	mov	w2, #0x27                  	// #39
  403b74:	strb	w2, [x28, x1]
  403b78:	add	x1, x27, #0x3
  403b7c:	cmp	x26, x1
  403b80:	b.ls	4046bc <__fxstatat@plt+0x31ec>  // b.plast
  403b84:	mov	w2, #0x5c                  	// #92
  403b88:	strb	w2, [x28, x1]
  403b8c:	add	x27, x27, #0x4
  403b90:	str	w0, [sp, #124]
  403b94:	mov	w19, #0x0                   	// #0
  403b98:	mov	w20, #0x30                  	// #48
  403b9c:	b	404358 <__fxstatat@plt+0x2e88>
  403ba0:	cmp	x26, x27
  403ba4:	b.hi	403bc4 <__fxstatat@plt+0x26f4>  // b.pmore
  403ba8:	add	x2, x27, #0x1
  403bac:	cbnz	w21, 403bd4 <__fxstatat@plt+0x2704>
  403bb0:	mov	w0, w19
  403bb4:	mov	w19, w21
  403bb8:	mov	x27, x2
  403bbc:	mov	w20, #0x30                  	// #48
  403bc0:	b	404330 <__fxstatat@plt+0x2e60>
  403bc4:	mov	w1, #0x5c                  	// #92
  403bc8:	strb	w1, [x28, x27]
  403bcc:	add	x2, x27, #0x1
  403bd0:	cbz	w21, 403c10 <__fxstatat@plt+0x2740>
  403bd4:	add	x1, x24, #0x1
  403bd8:	cmp	x1, x25
  403bdc:	b.cs	403bf8 <__fxstatat@plt+0x2728>  // b.hs, b.nlast
  403be0:	ldr	x3, [sp, #136]
  403be4:	ldrb	w1, [x3, x1]
  403be8:	sub	w1, w1, #0x30
  403bec:	and	w1, w1, #0xff
  403bf0:	cmp	w1, #0x9
  403bf4:	b.ls	403c24 <__fxstatat@plt+0x2754>  // b.plast
  403bf8:	mov	w1, w0
  403bfc:	mov	w0, w19
  403c00:	mov	w19, w1
  403c04:	mov	x27, x2
  403c08:	mov	w20, #0x30                  	// #48
  403c0c:	b	404340 <__fxstatat@plt+0x2e70>
  403c10:	mov	w0, w19
  403c14:	mov	w19, w21
  403c18:	mov	x27, x2
  403c1c:	mov	w20, #0x30                  	// #48
  403c20:	b	404358 <__fxstatat@plt+0x2e88>
  403c24:	cmp	x26, x2
  403c28:	b.ls	403c34 <__fxstatat@plt+0x2764>  // b.plast
  403c2c:	mov	w1, #0x30                  	// #48
  403c30:	strb	w1, [x28, x2]
  403c34:	add	x1, x27, #0x2
  403c38:	cmp	x26, x1
  403c3c:	b.ls	403c48 <__fxstatat@plt+0x2778>  // b.plast
  403c40:	mov	w2, #0x30                  	// #48
  403c44:	strb	w2, [x28, x1]
  403c48:	add	x2, x27, #0x3
  403c4c:	b	403bf8 <__fxstatat@plt+0x2728>
  403c50:	mov	w22, #0x0                   	// #0
  403c54:	cmp	w23, #0x2
  403c58:	b.eq	403c74 <__fxstatat@plt+0x27a4>  // b.none
  403c5c:	cmp	w23, #0x5
  403c60:	b.eq	403c88 <__fxstatat@plt+0x27b8>  // b.none
  403c64:	mov	w19, #0x0                   	// #0
  403c68:	mov	w0, #0x0                   	// #0
  403c6c:	mov	w20, #0x3f                  	// #63
  403c70:	b	404330 <__fxstatat@plt+0x2e60>
  403c74:	ldr	w0, [sp, #112]
  403c78:	cbnz	w0, 404618 <__fxstatat@plt+0x3148>
  403c7c:	mov	w19, w0
  403c80:	mov	w20, #0x3f                  	// #63
  403c84:	b	403fa4 <__fxstatat@plt+0x2ad4>
  403c88:	ldr	x0, [sp, #184]
  403c8c:	tbz	w0, #2, 404458 <__fxstatat@plt+0x2f88>
  403c90:	add	x4, x24, #0x2
  403c94:	cmp	x4, x25
  403c98:	b.cs	404468 <__fxstatat@plt+0x2f98>  // b.hs, b.nlast
  403c9c:	ldr	x0, [sp, #136]
  403ca0:	add	x0, x0, x24
  403ca4:	ldrb	w20, [x0, #1]
  403ca8:	cmp	w20, #0x3f
  403cac:	b.eq	403cc0 <__fxstatat@plt+0x27f0>  // b.none
  403cb0:	mov	w19, #0x0                   	// #0
  403cb4:	mov	w0, #0x0                   	// #0
  403cb8:	mov	w20, #0x3f                  	// #63
  403cbc:	b	404330 <__fxstatat@plt+0x2e60>
  403cc0:	ldr	x0, [sp, #136]
  403cc4:	ldrb	w3, [x0, x4]
  403cc8:	cmp	w3, #0x3e
  403ccc:	b.hi	404478 <__fxstatat@plt+0x2fa8>  // b.pmore
  403cd0:	mov	x1, #0x1                   	// #1
  403cd4:	lsl	x1, x1, x3
  403cd8:	mov	w19, #0x0                   	// #0
  403cdc:	mov	w0, #0x0                   	// #0
  403ce0:	mov	x2, #0xa38200000000        	// #179778741075968
  403ce4:	movk	x2, #0x7000, lsl #48
  403ce8:	tst	x1, x2
  403cec:	b.eq	404330 <__fxstatat@plt+0x2e60>  // b.none
  403cf0:	ldr	w0, [sp, #112]
  403cf4:	cbnz	w0, 4046b0 <__fxstatat@plt+0x31e0>
  403cf8:	cmp	x26, x27
  403cfc:	b.ls	403d08 <__fxstatat@plt+0x2838>  // b.plast
  403d00:	mov	w0, #0x3f                  	// #63
  403d04:	strb	w0, [x28, x27]
  403d08:	add	x0, x27, #0x1
  403d0c:	cmp	x26, x0
  403d10:	b.ls	403d1c <__fxstatat@plt+0x284c>  // b.plast
  403d14:	mov	w1, #0x22                  	// #34
  403d18:	strb	w1, [x28, x0]
  403d1c:	add	x0, x27, #0x2
  403d20:	cmp	x26, x0
  403d24:	b.ls	403d30 <__fxstatat@plt+0x2860>  // b.plast
  403d28:	mov	w1, #0x22                  	// #34
  403d2c:	strb	w1, [x28, x0]
  403d30:	add	x0, x27, #0x3
  403d34:	cmp	x26, x0
  403d38:	b.ls	403d44 <__fxstatat@plt+0x2874>  // b.plast
  403d3c:	mov	w1, #0x3f                  	// #63
  403d40:	strb	w1, [x28, x0]
  403d44:	add	x27, x27, #0x4
  403d48:	ldr	w0, [sp, #112]
  403d4c:	mov	w19, w0
  403d50:	mov	w20, w3
  403d54:	mov	x24, x4
  403d58:	b	404330 <__fxstatat@plt+0x2e60>
  403d5c:	mov	w22, #0x0                   	// #0
  403d60:	mov	w20, #0x8                   	// #8
  403d64:	mov	w0, #0x62                  	// #98
  403d68:	b	403d98 <__fxstatat@plt+0x28c8>
  403d6c:	mov	w22, #0x0                   	// #0
  403d70:	mov	w20, #0xc                   	// #12
  403d74:	mov	w0, #0x66                  	// #102
  403d78:	b	403d98 <__fxstatat@plt+0x28c8>
  403d7c:	mov	w22, #0x0                   	// #0
  403d80:	mov	w20, #0xd                   	// #13
  403d84:	mov	w0, #0x72                  	// #114
  403d88:	ldr	w1, [sp, #112]
  403d8c:	cmp	w1, #0x0
  403d90:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  403d94:	b.eq	403e70 <__fxstatat@plt+0x29a0>  // b.none
  403d98:	ldr	w1, [sp, #132]
  403d9c:	cbnz	w1, 4044ac <__fxstatat@plt+0x2fdc>
  403da0:	mov	w19, w1
  403da4:	mov	w0, w1
  403da8:	b	404330 <__fxstatat@plt+0x2e60>
  403dac:	mov	w22, #0x0                   	// #0
  403db0:	mov	w20, #0x9                   	// #9
  403db4:	mov	w0, #0x74                  	// #116
  403db8:	b	403d88 <__fxstatat@plt+0x28b8>
  403dbc:	mov	w22, #0x0                   	// #0
  403dc0:	mov	w20, #0xb                   	// #11
  403dc4:	mov	w0, #0x76                  	// #118
  403dc8:	b	403d98 <__fxstatat@plt+0x28c8>
  403dcc:	mov	w22, #0x0                   	// #0
  403dd0:	cmp	w23, #0x2
  403dd4:	b.eq	403e00 <__fxstatat@plt+0x2930>  // b.none
  403dd8:	ldr	w0, [sp, #132]
  403ddc:	cmp	w0, #0x0
  403de0:	ldr	w0, [sp, #112]
  403de4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403de8:	ldr	w0, [sp, #176]
  403dec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403df0:	b.ne	4044c4 <__fxstatat@plt+0x2ff4>  // b.any
  403df4:	mov	w20, #0x5c                  	// #92
  403df8:	mov	w0, w20
  403dfc:	b	403d98 <__fxstatat@plt+0x28c8>
  403e00:	ldr	w0, [sp, #112]
  403e04:	cbnz	w0, 404624 <__fxstatat@plt+0x3154>
  403e08:	mov	w19, w0
  403e0c:	mov	w20, #0x5c                  	// #92
  403e10:	eor	w0, w0, #0x1
  403e14:	ldr	w1, [sp, #124]
  403e18:	and	w0, w1, w0
  403e1c:	tst	w0, #0xff
  403e20:	b.eq	4043d0 <__fxstatat@plt+0x2f00>  // b.none
  403e24:	cmp	x26, x27
  403e28:	b.ls	403e34 <__fxstatat@plt+0x2964>  // b.plast
  403e2c:	mov	w0, #0x27                  	// #39
  403e30:	strb	w0, [x28, x27]
  403e34:	add	x0, x27, #0x1
  403e38:	cmp	x26, x0
  403e3c:	b.ls	403e48 <__fxstatat@plt+0x2978>  // b.plast
  403e40:	mov	w1, #0x27                  	// #39
  403e44:	strb	w1, [x28, x0]
  403e48:	add	x27, x27, #0x2
  403e4c:	str	wzr, [sp, #124]
  403e50:	b	4043d0 <__fxstatat@plt+0x2f00>
  403e54:	mov	w0, #0x6e                  	// #110
  403e58:	b	403d88 <__fxstatat@plt+0x28b8>
  403e5c:	mov	w0, #0x6e                  	// #110
  403e60:	b	403d88 <__fxstatat@plt+0x28b8>
  403e64:	mov	w22, #0x0                   	// #0
  403e68:	mov	w0, #0x6e                  	// #110
  403e6c:	b	403d88 <__fxstatat@plt+0x28b8>
  403e70:	mov	x24, x25
  403e74:	mov	w25, #0x2                   	// #2
  403e78:	b	404644 <__fxstatat@plt+0x3174>
  403e7c:	mov	w0, #0x61                  	// #97
  403e80:	b	403d98 <__fxstatat@plt+0x28c8>
  403e84:	mov	w0, #0x61                  	// #97
  403e88:	b	403d98 <__fxstatat@plt+0x28c8>
  403e8c:	mov	w22, #0x0                   	// #0
  403e90:	cmp	x25, #0x1
  403e94:	cset	w0, ne  // ne = any
  403e98:	cmn	x25, #0x1
  403e9c:	b.eq	403eb4 <__fxstatat@plt+0x29e4>  // b.none
  403ea0:	cbnz	w0, 404484 <__fxstatat@plt+0x2fb4>
  403ea4:	cbz	x24, 403edc <__fxstatat@plt+0x2a0c>
  403ea8:	mov	w19, #0x0                   	// #0
  403eac:	mov	w0, #0x0                   	// #0
  403eb0:	b	404330 <__fxstatat@plt+0x2e60>
  403eb4:	ldr	x0, [sp, #136]
  403eb8:	ldrb	w0, [x0, #1]
  403ebc:	cmp	w0, #0x0
  403ec0:	cset	w0, ne  // ne = any
  403ec4:	b	403ea0 <__fxstatat@plt+0x29d0>
  403ec8:	mov	w22, #0x0                   	// #0
  403ecc:	b	403ea4 <__fxstatat@plt+0x29d4>
  403ed0:	mov	w22, #0x0                   	// #0
  403ed4:	b	403edc <__fxstatat@plt+0x2a0c>
  403ed8:	mov	w19, w22
  403edc:	cmp	w23, #0x2
  403ee0:	cset	w0, eq  // eq = none
  403ee4:	ldr	w1, [sp, #112]
  403ee8:	ands	w0, w1, w0
  403eec:	b.eq	404330 <__fxstatat@plt+0x2e60>  // b.none
  403ef0:	mov	x24, x25
  403ef4:	mov	w25, #0x2                   	// #2
  403ef8:	b	404644 <__fxstatat@plt+0x3174>
  403efc:	ldr	w19, [sp, #112]
  403f00:	b	403edc <__fxstatat@plt+0x2a0c>
  403f04:	mov	w22, #0x0                   	// #0
  403f08:	mov	w19, #0x0                   	// #0
  403f0c:	b	403edc <__fxstatat@plt+0x2a0c>
  403f10:	mov	w22, #0x0                   	// #0
  403f14:	cmp	w23, #0x2
  403f18:	b.eq	403f2c <__fxstatat@plt+0x2a5c>  // b.none
  403f1c:	str	w19, [sp, #180]
  403f20:	mov	w0, #0x0                   	// #0
  403f24:	mov	w20, #0x27                  	// #39
  403f28:	b	404330 <__fxstatat@plt+0x2e60>
  403f2c:	ldr	w0, [sp, #112]
  403f30:	cbnz	w0, 404630 <__fxstatat@plt+0x3160>
  403f34:	cmp	x26, #0x0
  403f38:	mov	x0, #0x0                   	// #0
  403f3c:	ldr	x1, [sp, #192]
  403f40:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403f44:	b.eq	403f74 <__fxstatat@plt+0x2aa4>  // b.none
  403f48:	cmp	x26, x27
  403f4c:	b.ls	403f58 <__fxstatat@plt+0x2a88>  // b.plast
  403f50:	mov	w0, #0x27                  	// #39
  403f54:	strb	w0, [x28, x27]
  403f58:	add	x0, x27, #0x1
  403f5c:	cmp	x26, x0
  403f60:	b.ls	403fac <__fxstatat@plt+0x2adc>  // b.plast
  403f64:	mov	w1, #0x5c                  	// #92
  403f68:	strb	w1, [x28, x0]
  403f6c:	mov	x0, x26
  403f70:	ldr	x26, [sp, #192]
  403f74:	add	x1, x27, #0x2
  403f78:	cmp	x1, x0
  403f7c:	b.cs	403f88 <__fxstatat@plt+0x2ab8>  // b.hs, b.nlast
  403f80:	mov	w2, #0x27                  	// #39
  403f84:	strb	w2, [x28, x1]
  403f88:	add	x27, x27, #0x3
  403f8c:	str	w19, [sp, #180]
  403f90:	ldr	w1, [sp, #112]
  403f94:	str	w1, [sp, #124]
  403f98:	str	x26, [sp, #192]
  403f9c:	mov	x26, x0
  403fa0:	mov	w20, #0x27                  	// #39
  403fa4:	mov	w0, #0x0                   	// #0
  403fa8:	b	404358 <__fxstatat@plt+0x2e88>
  403fac:	mov	x0, x26
  403fb0:	ldr	x26, [sp, #192]
  403fb4:	b	403f74 <__fxstatat@plt+0x2aa4>
  403fb8:	mov	w22, #0x0                   	// #0
  403fbc:	ldr	x0, [sp, #168]
  403fc0:	cmp	x0, #0x1
  403fc4:	b.ne	404000 <__fxstatat@plt+0x2b30>  // b.any
  403fc8:	bl	4013e0 <__ctype_b_loc@plt>
  403fcc:	and	x1, x20, #0xff
  403fd0:	ldr	x0, [x0]
  403fd4:	ldrh	w19, [x0, x1, lsl #1]
  403fd8:	ubfx	x19, x19, #14, #1
  403fdc:	ldr	x0, [sp, #168]
  403fe0:	mov	x2, x0
  403fe4:	eor	w0, w19, #0x1
  403fe8:	ldr	w1, [sp, #132]
  403fec:	and	w0, w1, w0
  403ff0:	ands	w0, w0, #0xff
  403ff4:	b.eq	404330 <__fxstatat@plt+0x2e60>  // b.none
  403ff8:	mov	w19, #0x0                   	// #0
  403ffc:	b	4041ac <__fxstatat@plt+0x2cdc>
  404000:	str	xzr, [sp, #232]
  404004:	cmn	x25, #0x1
  404008:	b.eq	40402c <__fxstatat@plt+0x2b5c>  // b.none
  40400c:	mov	x0, #0x0                   	// #0
  404010:	str	w21, [sp, #176]
  404014:	str	w20, [sp, #208]
  404018:	str	w22, [sp, #212]
  40401c:	mov	x22, x0
  404020:	str	x27, [sp, #216]
  404024:	ldr	w27, [sp, #112]
  404028:	b	4040fc <__fxstatat@plt+0x2c2c>
  40402c:	ldr	x0, [sp, #136]
  404030:	bl	401220 <strlen@plt>
  404034:	mov	x25, x0
  404038:	b	40400c <__fxstatat@plt+0x2b3c>
  40403c:	ldr	w20, [sp, #208]
  404040:	mov	x2, x22
  404044:	mov	x0, x21
  404048:	ldr	w21, [sp, #176]
  40404c:	ldr	w22, [sp, #212]
  404050:	ldr	x27, [sp, #216]
  404054:	mov	w19, #0x0                   	// #0
  404058:	cmp	x0, x25
  40405c:	b.cs	4041a4 <__fxstatat@plt+0x2cd4>  // b.hs, b.nlast
  404060:	mov	x1, x2
  404064:	ldr	x2, [sp, #136]
  404068:	ldrb	w0, [x2, x0]
  40406c:	cbz	w0, 40408c <__fxstatat@plt+0x2bbc>
  404070:	add	x1, x1, #0x1
  404074:	add	x0, x24, x1
  404078:	cmp	x25, x0
  40407c:	b.hi	404068 <__fxstatat@plt+0x2b98>  // b.pmore
  404080:	mov	x2, x1
  404084:	mov	w19, #0x0                   	// #0
  404088:	b	4041a4 <__fxstatat@plt+0x2cd4>
  40408c:	mov	x2, x1
  404090:	mov	w19, #0x0                   	// #0
  404094:	b	4041a4 <__fxstatat@plt+0x2cd4>
  404098:	add	x1, x1, #0x1
  40409c:	cmp	x1, x21
  4040a0:	b.eq	4040dc <__fxstatat@plt+0x2c0c>  // b.none
  4040a4:	ldrb	w0, [x1]
  4040a8:	sub	w0, w0, #0x5b
  4040ac:	and	w0, w0, #0xff
  4040b0:	cmp	w0, #0x21
  4040b4:	b.hi	404098 <__fxstatat@plt+0x2bc8>  // b.pmore
  4040b8:	mov	x2, #0x1                   	// #1
  4040bc:	lsl	x0, x2, x0
  4040c0:	mov	x2, #0x2b                  	// #43
  4040c4:	movk	x2, #0x2, lsl #32
  4040c8:	tst	x0, x2
  4040cc:	b.eq	404098 <__fxstatat@plt+0x2bc8>  // b.none
  4040d0:	mov	x24, x25
  4040d4:	mov	w25, #0x2                   	// #2
  4040d8:	b	404644 <__fxstatat@plt+0x3174>
  4040dc:	ldr	w0, [sp, #228]
  4040e0:	bl	401490 <iswprint@plt>
  4040e4:	cmp	w0, #0x0
  4040e8:	csel	w19, w19, wzr, ne  // ne = any
  4040ec:	add	x22, x22, x20
  4040f0:	add	x0, sp, #0xe8
  4040f4:	bl	401370 <mbsinit@plt>
  4040f8:	cbnz	w0, 40415c <__fxstatat@plt+0x2c8c>
  4040fc:	add	x21, x24, x22
  404100:	add	x3, sp, #0xe8
  404104:	sub	x2, x25, x21
  404108:	ldr	x0, [sp, #136]
  40410c:	add	x1, x0, x21
  404110:	add	x0, sp, #0xe4
  404114:	bl	405a28 <__fxstatat@plt+0x4558>
  404118:	mov	x20, x0
  40411c:	cbz	x0, 404190 <__fxstatat@plt+0x2cc0>
  404120:	cmn	x0, #0x1
  404124:	b.eq	404174 <__fxstatat@plt+0x2ca4>  // b.none
  404128:	cmn	x0, #0x2
  40412c:	b.eq	40403c <__fxstatat@plt+0x2b6c>  // b.none
  404130:	cmp	w27, #0x0
  404134:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  404138:	b.ne	4040dc <__fxstatat@plt+0x2c0c>  // b.any
  40413c:	cmp	x0, #0x1
  404140:	b.ls	4040dc <__fxstatat@plt+0x2c0c>  // b.plast
  404144:	add	x1, x21, #0x1
  404148:	ldr	x0, [sp, #136]
  40414c:	add	x1, x0, x1
  404150:	add	x0, x0, x20
  404154:	add	x21, x0, x21
  404158:	b	4040a4 <__fxstatat@plt+0x2bd4>
  40415c:	ldr	w21, [sp, #176]
  404160:	ldr	w20, [sp, #208]
  404164:	mov	x2, x22
  404168:	ldr	w22, [sp, #212]
  40416c:	ldr	x27, [sp, #216]
  404170:	b	4041a4 <__fxstatat@plt+0x2cd4>
  404174:	ldr	w21, [sp, #176]
  404178:	ldr	w20, [sp, #208]
  40417c:	mov	x2, x22
  404180:	ldr	w22, [sp, #212]
  404184:	ldr	x27, [sp, #216]
  404188:	mov	w19, #0x0                   	// #0
  40418c:	b	4041a4 <__fxstatat@plt+0x2cd4>
  404190:	ldr	w21, [sp, #176]
  404194:	ldr	w20, [sp, #208]
  404198:	mov	x2, x22
  40419c:	ldr	w22, [sp, #212]
  4041a0:	ldr	x27, [sp, #216]
  4041a4:	cmp	x2, #0x1
  4041a8:	b.ls	403fe4 <__fxstatat@plt+0x2b14>  // b.plast
  4041ac:	add	x5, x24, x2
  4041b0:	mov	w0, #0x0                   	// #0
  4041b4:	eor	w1, w19, #0x1
  4041b8:	ldr	w2, [sp, #132]
  4041bc:	and	w1, w2, w1
  4041c0:	and	w1, w1, #0xff
  4041c4:	mov	w3, w1
  4041c8:	mov	w6, #0x5c                  	// #92
  4041cc:	mov	w7, #0x24                  	// #36
  4041d0:	ldr	w9, [sp, #112]
  4041d4:	ldr	w4, [sp, #124]
  4041d8:	ldr	x8, [sp, #136]
  4041dc:	b	404258 <__fxstatat@plt+0x2d88>
  4041e0:	cbz	w22, 4041f4 <__fxstatat@plt+0x2d24>
  4041e4:	cmp	x26, x27
  4041e8:	b.ls	4041f0 <__fxstatat@plt+0x2d20>  // b.plast
  4041ec:	strb	w6, [x28, x27]
  4041f0:	add	x27, x27, #0x1
  4041f4:	add	x2, x24, #0x1
  4041f8:	cmp	x2, x5
  4041fc:	b.cs	404310 <__fxstatat@plt+0x2e40>  // b.hs, b.nlast
  404200:	eor	w22, w0, #0x1
  404204:	and	w22, w4, w22
  404208:	ands	w22, w22, #0xff
  40420c:	b.eq	404324 <__fxstatat@plt+0x2e54>  // b.none
  404210:	cmp	x26, x27
  404214:	b.ls	404220 <__fxstatat@plt+0x2d50>  // b.plast
  404218:	mov	w4, #0x27                  	// #39
  40421c:	strb	w4, [x28, x27]
  404220:	add	x4, x27, #0x1
  404224:	cmp	x26, x4
  404228:	b.ls	404234 <__fxstatat@plt+0x2d64>  // b.plast
  40422c:	mov	w10, #0x27                  	// #39
  404230:	strb	w10, [x28, x4]
  404234:	add	x27, x27, #0x2
  404238:	mov	w22, w3
  40423c:	mov	x24, x2
  404240:	mov	w4, w3
  404244:	cmp	x26, x27
  404248:	b.ls	404250 <__fxstatat@plt+0x2d80>  // b.plast
  40424c:	strb	w20, [x28, x27]
  404250:	add	x27, x27, #0x1
  404254:	ldrb	w20, [x8, x24]
  404258:	cbz	w1, 4041e0 <__fxstatat@plt+0x2d10>
  40425c:	cbnz	w9, 4045ec <__fxstatat@plt+0x311c>
  404260:	cmp	w23, #0x2
  404264:	cset	w0, eq  // eq = none
  404268:	eor	w2, w4, #0x1
  40426c:	ands	w0, w0, w2
  404270:	b.eq	4042b0 <__fxstatat@plt+0x2de0>  // b.none
  404274:	cmp	x26, x27
  404278:	b.ls	404284 <__fxstatat@plt+0x2db4>  // b.plast
  40427c:	mov	w2, #0x27                  	// #39
  404280:	strb	w2, [x28, x27]
  404284:	add	x2, x27, #0x1
  404288:	cmp	x26, x2
  40428c:	b.ls	404294 <__fxstatat@plt+0x2dc4>  // b.plast
  404290:	strb	w7, [x28, x2]
  404294:	add	x2, x27, #0x2
  404298:	cmp	x26, x2
  40429c:	b.ls	4042a8 <__fxstatat@plt+0x2dd8>  // b.plast
  4042a0:	mov	w4, #0x27                  	// #39
  4042a4:	strb	w4, [x28, x2]
  4042a8:	add	x27, x27, #0x3
  4042ac:	mov	w4, w0
  4042b0:	cmp	x26, x27
  4042b4:	b.ls	4042bc <__fxstatat@plt+0x2dec>  // b.plast
  4042b8:	strb	w6, [x28, x27]
  4042bc:	add	x0, x27, #0x1
  4042c0:	cmp	x26, x0
  4042c4:	b.ls	4042d4 <__fxstatat@plt+0x2e04>  // b.plast
  4042c8:	lsr	w2, w20, #6
  4042cc:	add	w2, w2, #0x30
  4042d0:	strb	w2, [x28, x0]
  4042d4:	add	x0, x27, #0x2
  4042d8:	cmp	x26, x0
  4042dc:	b.ls	4042ec <__fxstatat@plt+0x2e1c>  // b.plast
  4042e0:	ubfx	x2, x20, #3, #3
  4042e4:	add	w2, w2, #0x30
  4042e8:	strb	w2, [x28, x0]
  4042ec:	add	x27, x27, #0x3
  4042f0:	and	w20, w20, #0x7
  4042f4:	add	w20, w20, #0x30
  4042f8:	add	x2, x24, #0x1
  4042fc:	cmp	x5, x2
  404300:	b.ls	404318 <__fxstatat@plt+0x2e48>  // b.plast
  404304:	mov	w0, w3
  404308:	mov	x24, x2
  40430c:	b	404244 <__fxstatat@plt+0x2d74>
  404310:	str	w4, [sp, #124]
  404314:	b	403e10 <__fxstatat@plt+0x2940>
  404318:	str	w4, [sp, #124]
  40431c:	mov	w0, w1
  404320:	b	403e10 <__fxstatat@plt+0x2940>
  404324:	mov	x24, x2
  404328:	b	404244 <__fxstatat@plt+0x2d74>
  40432c:	mov	w0, w22
  404330:	cmp	w21, #0x0
  404334:	ldr	w1, [sp, #112]
  404338:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  40433c:	b.eq	404358 <__fxstatat@plt+0x2e88>  // b.none
  404340:	ldr	x2, [sp, #152]
  404344:	cbz	x2, 404358 <__fxstatat@plt+0x2e88>
  404348:	ubfx	x1, x20, #5, #8
  40434c:	ldr	w1, [x2, x1, lsl #2]
  404350:	lsr	w1, w1, w20
  404354:	tbnz	w1, #0, 40435c <__fxstatat@plt+0x2e8c>
  404358:	cbz	w22, 403e10 <__fxstatat@plt+0x2940>
  40435c:	ldr	w0, [sp, #112]
  404360:	cbnz	w0, 40463c <__fxstatat@plt+0x316c>
  404364:	cmp	w23, #0x2
  404368:	cset	w0, eq  // eq = none
  40436c:	ldr	w1, [sp, #124]
  404370:	eor	w1, w1, #0x1
  404374:	ands	w0, w0, w1
  404378:	b.eq	4043bc <__fxstatat@plt+0x2eec>  // b.none
  40437c:	cmp	x26, x27
  404380:	b.ls	40438c <__fxstatat@plt+0x2ebc>  // b.plast
  404384:	mov	w1, #0x27                  	// #39
  404388:	strb	w1, [x28, x27]
  40438c:	add	x1, x27, #0x1
  404390:	cmp	x26, x1
  404394:	b.ls	4043a0 <__fxstatat@plt+0x2ed0>  // b.plast
  404398:	mov	w2, #0x24                  	// #36
  40439c:	strb	w2, [x28, x1]
  4043a0:	add	x1, x27, #0x2
  4043a4:	cmp	x26, x1
  4043a8:	b.ls	4043b4 <__fxstatat@plt+0x2ee4>  // b.plast
  4043ac:	mov	w2, #0x27                  	// #39
  4043b0:	strb	w2, [x28, x1]
  4043b4:	add	x27, x27, #0x3
  4043b8:	str	w0, [sp, #124]
  4043bc:	cmp	x26, x27
  4043c0:	b.ls	4043cc <__fxstatat@plt+0x2efc>  // b.plast
  4043c4:	mov	w0, #0x5c                  	// #92
  4043c8:	strb	w0, [x28, x27]
  4043cc:	add	x27, x27, #0x1
  4043d0:	cmp	x27, x26
  4043d4:	b.cs	4043dc <__fxstatat@plt+0x2f0c>  // b.hs, b.nlast
  4043d8:	strb	w20, [x28, x27]
  4043dc:	add	x27, x27, #0x1
  4043e0:	cmp	w19, #0x0
  4043e4:	ldr	w0, [sp, #128]
  4043e8:	csel	w0, w0, w19, ne  // ne = any
  4043ec:	str	w0, [sp, #128]
  4043f0:	add	x24, x24, #0x1
  4043f4:	cmp	x25, x24
  4043f8:	cset	w19, ne  // ne = any
  4043fc:	cmn	x25, #0x1
  404400:	b.eq	4044d4 <__fxstatat@plt+0x3004>  // b.none
  404404:	cbz	w19, 4044e8 <__fxstatat@plt+0x3018>
  404408:	cmp	w23, #0x2
  40440c:	cset	w21, ne  // ne = any
  404410:	ldr	w0, [sp, #132]
  404414:	and	w21, w0, w21
  404418:	ldr	x0, [sp, #144]
  40441c:	cmp	x0, #0x0
  404420:	cset	w0, ne  // ne = any
  404424:	str	w0, [sp, #176]
  404428:	csel	w22, w21, wzr, ne  // ne = any
  40442c:	cbnz	w22, 403a80 <__fxstatat@plt+0x25b0>
  404430:	ldr	x0, [sp, #136]
  404434:	ldrb	w20, [x0, x24]
  404438:	cmp	w20, #0x7e
  40443c:	b.hi	403fbc <__fxstatat@plt+0x2aec>  // b.pmore
  404440:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  404444:	add	x0, x0, #0xb78
  404448:	ldrh	w0, [x0, w20, uxtw #1]
  40444c:	adr	x1, 404458 <__fxstatat@plt+0x2f88>
  404450:	add	x0, x1, w0, sxth #2
  404454:	br	x0
  404458:	mov	w19, #0x0                   	// #0
  40445c:	mov	w0, #0x0                   	// #0
  404460:	mov	w20, #0x3f                  	// #63
  404464:	b	404330 <__fxstatat@plt+0x2e60>
  404468:	mov	w19, #0x0                   	// #0
  40446c:	mov	w0, #0x0                   	// #0
  404470:	mov	w20, #0x3f                  	// #63
  404474:	b	404330 <__fxstatat@plt+0x2e60>
  404478:	mov	w19, #0x0                   	// #0
  40447c:	mov	w0, #0x0                   	// #0
  404480:	b	404330 <__fxstatat@plt+0x2e60>
  404484:	mov	w19, #0x0                   	// #0
  404488:	mov	w0, #0x0                   	// #0
  40448c:	b	404330 <__fxstatat@plt+0x2e60>
  404490:	mov	w19, w22
  404494:	ldr	w0, [sp, #112]
  404498:	b	404330 <__fxstatat@plt+0x2e60>
  40449c:	mov	w19, w22
  4044a0:	mov	w22, #0x0                   	// #0
  4044a4:	mov	w0, #0x0                   	// #0
  4044a8:	b	404330 <__fxstatat@plt+0x2e60>
  4044ac:	mov	w20, w0
  4044b0:	mov	w19, #0x0                   	// #0
  4044b4:	b	40435c <__fxstatat@plt+0x2e8c>
  4044b8:	mov	w19, #0x0                   	// #0
  4044bc:	mov	w20, #0x61                  	// #97
  4044c0:	b	40435c <__fxstatat@plt+0x2e8c>
  4044c4:	mov	w19, #0x0                   	// #0
  4044c8:	mov	w0, #0x0                   	// #0
  4044cc:	mov	w20, #0x5c                  	// #92
  4044d0:	b	403e10 <__fxstatat@plt+0x2940>
  4044d4:	ldr	x0, [sp, #136]
  4044d8:	ldrb	w0, [x0, x24]
  4044dc:	cmp	w0, #0x0
  4044e0:	cset	w19, ne  // ne = any
  4044e4:	b	404404 <__fxstatat@plt+0x2f34>
  4044e8:	cmp	w23, #0x2
  4044ec:	cset	w1, eq  // eq = none
  4044f0:	cmp	w1, #0x0
  4044f4:	ldr	w0, [sp, #112]
  4044f8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4044fc:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  404500:	b.eq	404600 <__fxstatat@plt+0x3130>  // b.none
  404504:	eor	w0, w0, #0x1
  404508:	and	w0, w0, #0xff
  40450c:	cmp	w1, #0x0
  404510:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404514:	cset	w1, ne  // ne = any
  404518:	ldr	w2, [sp, #180]
  40451c:	ands	w1, w2, w1
  404520:	b.eq	404594 <__fxstatat@plt+0x30c4>  // b.none
  404524:	ldr	w0, [sp, #128]
  404528:	cbnz	w0, 40455c <__fxstatat@plt+0x308c>
  40452c:	cmp	x26, #0x0
  404530:	cset	w0, eq  // eq = none
  404534:	ldr	x2, [sp, #192]
  404538:	cmp	x2, #0x0
  40453c:	csel	w0, w0, wzr, ne  // ne = any
  404540:	str	w0, [sp, #180]
  404544:	mov	w23, #0x2                   	// #2
  404548:	cbz	w0, 404590 <__fxstatat@plt+0x30c0>
  40454c:	ldr	w0, [sp, #128]
  404550:	str	w0, [sp, #112]
  404554:	ldr	x26, [sp, #192]
  404558:	b	403824 <__fxstatat@plt+0x2354>
  40455c:	ldr	x0, [sp, #240]
  404560:	str	x0, [sp]
  404564:	ldr	x7, [sp, #200]
  404568:	ldr	x6, [sp, #152]
  40456c:	ldr	w5, [sp, #184]
  404570:	mov	w4, #0x5                   	// #5
  404574:	mov	x3, x25
  404578:	ldr	x2, [sp, #136]
  40457c:	ldr	x1, [sp, #192]
  404580:	mov	x0, x28
  404584:	bl	4037a4 <__fxstatat@plt+0x22d4>
  404588:	mov	x27, x0
  40458c:	b	40468c <__fxstatat@plt+0x31bc>
  404590:	mov	w0, w1
  404594:	ldr	x1, [sp, #160]
  404598:	cmp	x1, #0x0
  40459c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4045a0:	b.eq	4045dc <__fxstatat@plt+0x310c>  // b.none
  4045a4:	mov	x0, x1
  4045a8:	ldrb	w2, [x1]
  4045ac:	cbz	w2, 4045dc <__fxstatat@plt+0x310c>
  4045b0:	mov	x1, x27
  4045b4:	sub	x0, x0, x27
  4045b8:	b	4045c8 <__fxstatat@plt+0x30f8>
  4045bc:	add	x1, x1, #0x1
  4045c0:	ldrb	w2, [x0, x1]
  4045c4:	cbz	w2, 4045d8 <__fxstatat@plt+0x3108>
  4045c8:	cmp	x26, x1
  4045cc:	b.ls	4045bc <__fxstatat@plt+0x30ec>  // b.plast
  4045d0:	strb	w2, [x28, x1]
  4045d4:	b	4045bc <__fxstatat@plt+0x30ec>
  4045d8:	mov	x27, x1
  4045dc:	cmp	x26, x27
  4045e0:	b.ls	40468c <__fxstatat@plt+0x31bc>  // b.plast
  4045e4:	strb	wzr, [x28, x27]
  4045e8:	b	40468c <__fxstatat@plt+0x31bc>
  4045ec:	mov	x24, x25
  4045f0:	mov	w25, w23
  4045f4:	ldr	w0, [sp, #112]
  4045f8:	str	w0, [sp, #132]
  4045fc:	b	404644 <__fxstatat@plt+0x3174>
  404600:	mov	x24, x25
  404604:	mov	w25, #0x2                   	// #2
  404608:	b	404644 <__fxstatat@plt+0x3174>
  40460c:	mov	x24, x25
  404610:	mov	w25, w23
  404614:	b	404644 <__fxstatat@plt+0x3174>
  404618:	mov	x24, x25
  40461c:	mov	w25, w23
  404620:	b	404644 <__fxstatat@plt+0x3174>
  404624:	mov	x24, x25
  404628:	mov	w25, w23
  40462c:	b	404644 <__fxstatat@plt+0x3174>
  404630:	mov	x24, x25
  404634:	mov	w25, w23
  404638:	b	404644 <__fxstatat@plt+0x3174>
  40463c:	mov	x24, x25
  404640:	mov	w25, w23
  404644:	ldr	w0, [sp, #132]
  404648:	cmp	w0, #0x0
  40464c:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  404650:	mov	w0, #0x4                   	// #4
  404654:	csel	w25, w25, w0, ne  // ne = any
  404658:	ldr	x0, [sp, #240]
  40465c:	str	x0, [sp]
  404660:	ldr	x7, [sp, #200]
  404664:	mov	x6, #0x0                   	// #0
  404668:	ldr	w0, [sp, #184]
  40466c:	and	w5, w0, #0xfffffffd
  404670:	mov	w4, w25
  404674:	mov	x3, x24
  404678:	ldr	x2, [sp, #136]
  40467c:	mov	x1, x26
  404680:	mov	x0, x28
  404684:	bl	4037a4 <__fxstatat@plt+0x22d4>
  404688:	mov	x27, x0
  40468c:	mov	x0, x27
  404690:	ldp	x19, x20, [sp, #32]
  404694:	ldp	x21, x22, [sp, #48]
  404698:	ldp	x23, x24, [sp, #64]
  40469c:	ldp	x25, x26, [sp, #80]
  4046a0:	ldp	x27, x28, [sp, #96]
  4046a4:	ldp	x29, x30, [sp, #16]
  4046a8:	add	sp, sp, #0xf0
  4046ac:	ret
  4046b0:	mov	x24, x25
  4046b4:	mov	w25, w23
  4046b8:	b	404658 <__fxstatat@plt+0x3188>
  4046bc:	add	x27, x27, #0x4
  4046c0:	str	w0, [sp, #124]
  4046c4:	mov	w19, #0x0                   	// #0
  4046c8:	mov	w20, #0x30                  	// #48
  4046cc:	b	404330 <__fxstatat@plt+0x2e60>
  4046d0:	ldr	x0, [sp, #136]
  4046d4:	ldrb	w20, [x0, x24]
  4046d8:	cmp	w20, #0x7e
  4046dc:	b.hi	403fb8 <__fxstatat@plt+0x2ae8>  // b.pmore
  4046e0:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  4046e4:	add	x0, x0, #0xc78
  4046e8:	ldrh	w0, [x0, w20, uxtw #1]
  4046ec:	adr	x1, 4046f8 <__fxstatat@plt+0x3228>
  4046f0:	add	x0, x1, w0, sxth #2
  4046f4:	br	x0
  4046f8:	sub	sp, sp, #0x80
  4046fc:	stp	x29, x30, [sp, #16]
  404700:	add	x29, sp, #0x10
  404704:	stp	x19, x20, [sp, #32]
  404708:	stp	x21, x22, [sp, #48]
  40470c:	stp	x23, x24, [sp, #64]
  404710:	stp	x25, x26, [sp, #80]
  404714:	stp	x27, x28, [sp, #96]
  404718:	mov	w19, w0
  40471c:	str	x1, [sp, #112]
  404720:	str	x2, [sp, #120]
  404724:	mov	x20, x3
  404728:	bl	4014a0 <__errno_location@plt>
  40472c:	mov	x23, x0
  404730:	ldr	w28, [x0]
  404734:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  404738:	ldr	x21, [x0, #424]
  40473c:	tbnz	w19, #31, 404880 <__fxstatat@plt+0x33b0>
  404740:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  404744:	ldr	w0, [x0, #432]
  404748:	cmp	w0, w19
  40474c:	b.gt	4047b0 <__fxstatat@plt+0x32e0>
  404750:	mov	w0, #0x7fffffff            	// #2147483647
  404754:	cmp	w19, w0
  404758:	b.eq	404884 <__fxstatat@plt+0x33b4>  // b.none
  40475c:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  404760:	add	x0, x0, #0x1a8
  404764:	add	x0, x0, #0x10
  404768:	cmp	x21, x0
  40476c:	b.eq	404888 <__fxstatat@plt+0x33b8>  // b.none
  404770:	add	w24, w19, #0x1
  404774:	sbfiz	x1, x24, #4, #32
  404778:	mov	x0, x21
  40477c:	bl	405790 <__fxstatat@plt+0x42c0>
  404780:	mov	x21, x0
  404784:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  404788:	str	x21, [x0, #424]
  40478c:	adrp	x22, 419000 <__fxstatat@plt+0x17b30>
  404790:	add	x22, x22, #0x1a8
  404794:	ldr	w0, [x22, #8]
  404798:	sub	w2, w24, w0
  40479c:	sbfiz	x2, x2, #4, #32
  4047a0:	mov	w1, #0x0                   	// #0
  4047a4:	add	x0, x21, w0, sxtw #4
  4047a8:	bl	401310 <memset@plt>
  4047ac:	str	w24, [x22, #8]
  4047b0:	sbfiz	x19, x19, #4, #32
  4047b4:	add	x27, x21, x19
  4047b8:	ldr	x25, [x21, x19]
  4047bc:	ldr	x22, [x27, #8]
  4047c0:	ldr	w24, [x20, #4]
  4047c4:	orr	w24, w24, #0x1
  4047c8:	add	x26, x20, #0x8
  4047cc:	ldr	x0, [x20, #48]
  4047d0:	str	x0, [sp]
  4047d4:	ldr	x7, [x20, #40]
  4047d8:	mov	x6, x26
  4047dc:	mov	w5, w24
  4047e0:	ldr	w4, [x20]
  4047e4:	ldr	x3, [sp, #120]
  4047e8:	ldr	x2, [sp, #112]
  4047ec:	mov	x1, x25
  4047f0:	mov	x0, x22
  4047f4:	bl	4037a4 <__fxstatat@plt+0x22d4>
  4047f8:	cmp	x25, x0
  4047fc:	b.hi	404858 <__fxstatat@plt+0x3388>  // b.pmore
  404800:	add	x25, x0, #0x1
  404804:	str	x25, [x21, x19]
  404808:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  40480c:	add	x0, x0, #0x248
  404810:	cmp	x22, x0
  404814:	b.eq	404820 <__fxstatat@plt+0x3350>  // b.none
  404818:	mov	x0, x22
  40481c:	bl	401400 <free@plt>
  404820:	mov	x0, x25
  404824:	bl	405714 <__fxstatat@plt+0x4244>
  404828:	mov	x22, x0
  40482c:	str	x0, [x27, #8]
  404830:	ldr	x1, [x20, #48]
  404834:	str	x1, [sp]
  404838:	ldr	x7, [x20, #40]
  40483c:	mov	x6, x26
  404840:	mov	w5, w24
  404844:	ldr	w4, [x20]
  404848:	ldr	x3, [sp, #120]
  40484c:	ldr	x2, [sp, #112]
  404850:	mov	x1, x25
  404854:	bl	4037a4 <__fxstatat@plt+0x22d4>
  404858:	str	w28, [x23]
  40485c:	mov	x0, x22
  404860:	ldp	x19, x20, [sp, #32]
  404864:	ldp	x21, x22, [sp, #48]
  404868:	ldp	x23, x24, [sp, #64]
  40486c:	ldp	x25, x26, [sp, #80]
  404870:	ldp	x27, x28, [sp, #96]
  404874:	ldp	x29, x30, [sp, #16]
  404878:	add	sp, sp, #0x80
  40487c:	ret
  404880:	bl	401360 <abort@plt>
  404884:	bl	4059a0 <__fxstatat@plt+0x44d0>
  404888:	add	w24, w19, #0x1
  40488c:	sbfiz	x1, x24, #4, #32
  404890:	mov	x0, #0x0                   	// #0
  404894:	bl	405790 <__fxstatat@plt+0x42c0>
  404898:	mov	x21, x0
  40489c:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  4048a0:	add	x1, x0, #0x1a8
  4048a4:	str	x21, [x0, #424]
  4048a8:	ldp	x0, x1, [x1, #16]
  4048ac:	stp	x0, x1, [x21]
  4048b0:	b	40478c <__fxstatat@plt+0x32bc>
  4048b4:	stp	x29, x30, [sp, #-48]!
  4048b8:	mov	x29, sp
  4048bc:	stp	x19, x20, [sp, #16]
  4048c0:	str	x21, [sp, #32]
  4048c4:	mov	x20, x0
  4048c8:	bl	4014a0 <__errno_location@plt>
  4048cc:	mov	x19, x0
  4048d0:	ldr	w21, [x0]
  4048d4:	adrp	x2, 419000 <__fxstatat@plt+0x17b30>
  4048d8:	add	x2, x2, #0x248
  4048dc:	add	x2, x2, #0x100
  4048e0:	cmp	x20, #0x0
  4048e4:	mov	x1, #0x38                  	// #56
  4048e8:	csel	x0, x2, x20, eq  // eq = none
  4048ec:	bl	405940 <__fxstatat@plt+0x4470>
  4048f0:	str	w21, [x19]
  4048f4:	ldp	x19, x20, [sp, #16]
  4048f8:	ldr	x21, [sp, #32]
  4048fc:	ldp	x29, x30, [sp], #48
  404900:	ret
  404904:	adrp	x1, 419000 <__fxstatat@plt+0x17b30>
  404908:	add	x1, x1, #0x248
  40490c:	add	x1, x1, #0x100
  404910:	cmp	x0, #0x0
  404914:	csel	x0, x1, x0, eq  // eq = none
  404918:	ldr	w0, [x0]
  40491c:	ret
  404920:	adrp	x2, 419000 <__fxstatat@plt+0x17b30>
  404924:	add	x2, x2, #0x248
  404928:	add	x2, x2, #0x100
  40492c:	cmp	x0, #0x0
  404930:	csel	x0, x2, x0, eq  // eq = none
  404934:	str	w1, [x0]
  404938:	ret
  40493c:	adrp	x3, 419000 <__fxstatat@plt+0x17b30>
  404940:	add	x3, x3, #0x248
  404944:	add	x3, x3, #0x100
  404948:	cmp	x0, #0x0
  40494c:	csel	x0, x3, x0, eq  // eq = none
  404950:	add	x0, x0, #0x8
  404954:	ubfx	x4, x1, #5, #3
  404958:	and	w1, w1, #0x1f
  40495c:	ldr	w5, [x0, x4, lsl #2]
  404960:	lsr	w3, w5, w1
  404964:	eor	w2, w3, w2
  404968:	and	w2, w2, #0x1
  40496c:	lsl	w2, w2, w1
  404970:	eor	w2, w2, w5
  404974:	str	w2, [x0, x4, lsl #2]
  404978:	and	w0, w3, #0x1
  40497c:	ret
  404980:	mov	x2, x0
  404984:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  404988:	add	x0, x0, #0x248
  40498c:	add	x0, x0, #0x100
  404990:	cmp	x2, #0x0
  404994:	csel	x2, x0, x2, eq  // eq = none
  404998:	ldr	w0, [x2, #4]
  40499c:	str	w1, [x2, #4]
  4049a0:	ret
  4049a4:	adrp	x3, 419000 <__fxstatat@plt+0x17b30>
  4049a8:	add	x3, x3, #0x248
  4049ac:	add	x3, x3, #0x100
  4049b0:	cmp	x0, #0x0
  4049b4:	csel	x0, x3, x0, eq  // eq = none
  4049b8:	mov	w3, #0xa                   	// #10
  4049bc:	str	w3, [x0]
  4049c0:	cmp	x1, #0x0
  4049c4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4049c8:	b.eq	4049d8 <__fxstatat@plt+0x3508>  // b.none
  4049cc:	str	x1, [x0, #40]
  4049d0:	str	x2, [x0, #48]
  4049d4:	ret
  4049d8:	stp	x29, x30, [sp, #-16]!
  4049dc:	mov	x29, sp
  4049e0:	bl	401360 <abort@plt>
  4049e4:	sub	sp, sp, #0x60
  4049e8:	stp	x29, x30, [sp, #16]
  4049ec:	add	x29, sp, #0x10
  4049f0:	stp	x19, x20, [sp, #32]
  4049f4:	stp	x21, x22, [sp, #48]
  4049f8:	stp	x23, x24, [sp, #64]
  4049fc:	str	x25, [sp, #80]
  404a00:	mov	x21, x0
  404a04:	mov	x22, x1
  404a08:	mov	x23, x2
  404a0c:	mov	x24, x3
  404a10:	mov	x19, x4
  404a14:	adrp	x4, 419000 <__fxstatat@plt+0x17b30>
  404a18:	add	x4, x4, #0x248
  404a1c:	add	x4, x4, #0x100
  404a20:	cmp	x19, #0x0
  404a24:	csel	x19, x4, x19, eq  // eq = none
  404a28:	bl	4014a0 <__errno_location@plt>
  404a2c:	mov	x20, x0
  404a30:	ldr	w25, [x0]
  404a34:	ldr	x7, [x19, #40]
  404a38:	ldr	w5, [x19, #4]
  404a3c:	ldr	w4, [x19]
  404a40:	ldr	x0, [x19, #48]
  404a44:	str	x0, [sp]
  404a48:	add	x6, x19, #0x8
  404a4c:	mov	x3, x24
  404a50:	mov	x2, x23
  404a54:	mov	x1, x22
  404a58:	mov	x0, x21
  404a5c:	bl	4037a4 <__fxstatat@plt+0x22d4>
  404a60:	str	w25, [x20]
  404a64:	ldp	x19, x20, [sp, #32]
  404a68:	ldp	x21, x22, [sp, #48]
  404a6c:	ldp	x23, x24, [sp, #64]
  404a70:	ldr	x25, [sp, #80]
  404a74:	ldp	x29, x30, [sp, #16]
  404a78:	add	sp, sp, #0x60
  404a7c:	ret
  404a80:	sub	sp, sp, #0x80
  404a84:	stp	x29, x30, [sp, #16]
  404a88:	add	x29, sp, #0x10
  404a8c:	stp	x19, x20, [sp, #32]
  404a90:	stp	x21, x22, [sp, #48]
  404a94:	stp	x23, x24, [sp, #64]
  404a98:	stp	x25, x26, [sp, #80]
  404a9c:	stp	x27, x28, [sp, #96]
  404aa0:	mov	x22, x0
  404aa4:	mov	x23, x1
  404aa8:	mov	x20, x2
  404aac:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  404ab0:	add	x0, x0, #0x248
  404ab4:	add	x0, x0, #0x100
  404ab8:	cmp	x3, #0x0
  404abc:	csel	x19, x0, x3, eq  // eq = none
  404ac0:	bl	4014a0 <__errno_location@plt>
  404ac4:	mov	x21, x0
  404ac8:	ldr	w28, [x0]
  404acc:	cmp	x20, #0x0
  404ad0:	cset	w24, eq  // eq = none
  404ad4:	ldr	w0, [x19, #4]
  404ad8:	orr	w24, w24, w0
  404adc:	add	x27, x19, #0x8
  404ae0:	ldr	x7, [x19, #40]
  404ae4:	ldr	w4, [x19]
  404ae8:	ldr	x0, [x19, #48]
  404aec:	str	x0, [sp]
  404af0:	mov	x6, x27
  404af4:	mov	w5, w24
  404af8:	mov	x3, x23
  404afc:	mov	x2, x22
  404b00:	mov	x1, #0x0                   	// #0
  404b04:	mov	x0, #0x0                   	// #0
  404b08:	bl	4037a4 <__fxstatat@plt+0x22d4>
  404b0c:	mov	x25, x0
  404b10:	add	x26, x0, #0x1
  404b14:	mov	x0, x26
  404b18:	bl	405714 <__fxstatat@plt+0x4244>
  404b1c:	str	x0, [sp, #120]
  404b20:	ldr	x7, [x19, #40]
  404b24:	ldr	w4, [x19]
  404b28:	ldr	x1, [x19, #48]
  404b2c:	str	x1, [sp]
  404b30:	mov	x6, x27
  404b34:	mov	w5, w24
  404b38:	mov	x3, x23
  404b3c:	mov	x2, x22
  404b40:	mov	x1, x26
  404b44:	bl	4037a4 <__fxstatat@plt+0x22d4>
  404b48:	str	w28, [x21]
  404b4c:	cbz	x20, 404b54 <__fxstatat@plt+0x3684>
  404b50:	str	x25, [x20]
  404b54:	ldr	x0, [sp, #120]
  404b58:	ldp	x19, x20, [sp, #32]
  404b5c:	ldp	x21, x22, [sp, #48]
  404b60:	ldp	x23, x24, [sp, #64]
  404b64:	ldp	x25, x26, [sp, #80]
  404b68:	ldp	x27, x28, [sp, #96]
  404b6c:	ldp	x29, x30, [sp, #16]
  404b70:	add	sp, sp, #0x80
  404b74:	ret
  404b78:	stp	x29, x30, [sp, #-16]!
  404b7c:	mov	x29, sp
  404b80:	mov	x3, x2
  404b84:	mov	x2, #0x0                   	// #0
  404b88:	bl	404a80 <__fxstatat@plt+0x35b0>
  404b8c:	ldp	x29, x30, [sp], #16
  404b90:	ret
  404b94:	stp	x29, x30, [sp, #-48]!
  404b98:	mov	x29, sp
  404b9c:	stp	x19, x20, [sp, #16]
  404ba0:	str	x21, [sp, #32]
  404ba4:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  404ba8:	add	x1, x0, #0x1a8
  404bac:	ldr	x21, [x0, #424]
  404bb0:	ldr	w20, [x1, #8]
  404bb4:	cmp	w20, #0x1
  404bb8:	b.le	404bdc <__fxstatat@plt+0x370c>
  404bbc:	add	x19, x21, #0x18
  404bc0:	sub	w20, w20, #0x2
  404bc4:	add	x0, x21, #0x28
  404bc8:	add	x20, x0, x20, lsl #4
  404bcc:	ldr	x0, [x19], #16
  404bd0:	bl	401400 <free@plt>
  404bd4:	cmp	x19, x20
  404bd8:	b.ne	404bcc <__fxstatat@plt+0x36fc>  // b.any
  404bdc:	ldr	x0, [x21, #8]
  404be0:	adrp	x1, 419000 <__fxstatat@plt+0x17b30>
  404be4:	add	x1, x1, #0x248
  404be8:	cmp	x0, x1
  404bec:	b.eq	404c10 <__fxstatat@plt+0x3740>  // b.none
  404bf0:	bl	401400 <free@plt>
  404bf4:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  404bf8:	add	x0, x0, #0x1a8
  404bfc:	mov	x1, #0x100                 	// #256
  404c00:	str	x1, [x0, #16]
  404c04:	adrp	x1, 419000 <__fxstatat@plt+0x17b30>
  404c08:	add	x1, x1, #0x248
  404c0c:	str	x1, [x0, #24]
  404c10:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  404c14:	add	x0, x0, #0x1a8
  404c18:	add	x0, x0, #0x10
  404c1c:	cmp	x21, x0
  404c20:	b.eq	404c3c <__fxstatat@plt+0x376c>  // b.none
  404c24:	mov	x0, x21
  404c28:	bl	401400 <free@plt>
  404c2c:	adrp	x1, 419000 <__fxstatat@plt+0x17b30>
  404c30:	add	x0, x1, #0x1a8
  404c34:	add	x0, x0, #0x10
  404c38:	str	x0, [x1, #424]
  404c3c:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  404c40:	mov	w1, #0x1                   	// #1
  404c44:	str	w1, [x0, #432]
  404c48:	ldp	x19, x20, [sp, #16]
  404c4c:	ldr	x21, [sp, #32]
  404c50:	ldp	x29, x30, [sp], #48
  404c54:	ret
  404c58:	stp	x29, x30, [sp, #-16]!
  404c5c:	mov	x29, sp
  404c60:	adrp	x3, 419000 <__fxstatat@plt+0x17b30>
  404c64:	add	x3, x3, #0x248
  404c68:	add	x3, x3, #0x100
  404c6c:	mov	x2, #0xffffffffffffffff    	// #-1
  404c70:	bl	4046f8 <__fxstatat@plt+0x3228>
  404c74:	ldp	x29, x30, [sp], #16
  404c78:	ret
  404c7c:	stp	x29, x30, [sp, #-16]!
  404c80:	mov	x29, sp
  404c84:	adrp	x3, 419000 <__fxstatat@plt+0x17b30>
  404c88:	add	x3, x3, #0x248
  404c8c:	add	x3, x3, #0x100
  404c90:	bl	4046f8 <__fxstatat@plt+0x3228>
  404c94:	ldp	x29, x30, [sp], #16
  404c98:	ret
  404c9c:	stp	x29, x30, [sp, #-16]!
  404ca0:	mov	x29, sp
  404ca4:	mov	x1, x0
  404ca8:	mov	w0, #0x0                   	// #0
  404cac:	bl	404c58 <__fxstatat@plt+0x3788>
  404cb0:	ldp	x29, x30, [sp], #16
  404cb4:	ret
  404cb8:	stp	x29, x30, [sp, #-16]!
  404cbc:	mov	x29, sp
  404cc0:	mov	x2, x1
  404cc4:	mov	x1, x0
  404cc8:	mov	w0, #0x0                   	// #0
  404ccc:	bl	404c7c <__fxstatat@plt+0x37ac>
  404cd0:	ldp	x29, x30, [sp], #16
  404cd4:	ret
  404cd8:	stp	x29, x30, [sp, #-96]!
  404cdc:	mov	x29, sp
  404ce0:	stp	x19, x20, [sp, #16]
  404ce4:	mov	w19, w0
  404ce8:	mov	w0, w1
  404cec:	mov	x20, x2
  404cf0:	add	x8, sp, #0x28
  404cf4:	bl	403624 <__fxstatat@plt+0x2154>
  404cf8:	add	x3, sp, #0x28
  404cfc:	mov	x2, #0xffffffffffffffff    	// #-1
  404d00:	mov	x1, x20
  404d04:	mov	w0, w19
  404d08:	bl	4046f8 <__fxstatat@plt+0x3228>
  404d0c:	ldp	x19, x20, [sp, #16]
  404d10:	ldp	x29, x30, [sp], #96
  404d14:	ret
  404d18:	stp	x29, x30, [sp, #-112]!
  404d1c:	mov	x29, sp
  404d20:	stp	x19, x20, [sp, #16]
  404d24:	str	x21, [sp, #32]
  404d28:	mov	w19, w0
  404d2c:	mov	w0, w1
  404d30:	mov	x20, x2
  404d34:	mov	x21, x3
  404d38:	add	x8, sp, #0x38
  404d3c:	bl	403624 <__fxstatat@plt+0x2154>
  404d40:	add	x3, sp, #0x38
  404d44:	mov	x2, x21
  404d48:	mov	x1, x20
  404d4c:	mov	w0, w19
  404d50:	bl	4046f8 <__fxstatat@plt+0x3228>
  404d54:	ldp	x19, x20, [sp, #16]
  404d58:	ldr	x21, [sp, #32]
  404d5c:	ldp	x29, x30, [sp], #112
  404d60:	ret
  404d64:	stp	x29, x30, [sp, #-16]!
  404d68:	mov	x29, sp
  404d6c:	mov	x2, x1
  404d70:	mov	w1, w0
  404d74:	mov	w0, #0x0                   	// #0
  404d78:	bl	404cd8 <__fxstatat@plt+0x3808>
  404d7c:	ldp	x29, x30, [sp], #16
  404d80:	ret
  404d84:	stp	x29, x30, [sp, #-16]!
  404d88:	mov	x29, sp
  404d8c:	mov	x3, x2
  404d90:	mov	x2, x1
  404d94:	mov	w1, w0
  404d98:	mov	w0, #0x0                   	// #0
  404d9c:	bl	404d18 <__fxstatat@plt+0x3848>
  404da0:	ldp	x29, x30, [sp], #16
  404da4:	ret
  404da8:	stp	x29, x30, [sp, #-96]!
  404dac:	mov	x29, sp
  404db0:	stp	x19, x20, [sp, #16]
  404db4:	mov	x19, x0
  404db8:	mov	x20, x1
  404dbc:	and	w1, w2, #0xff
  404dc0:	adrp	x2, 419000 <__fxstatat@plt+0x17b30>
  404dc4:	add	x2, x2, #0x248
  404dc8:	add	x0, x2, #0x100
  404dcc:	ldp	x2, x3, [x2, #256]
  404dd0:	stp	x2, x3, [sp, #40]
  404dd4:	ldp	x2, x3, [x0, #16]
  404dd8:	stp	x2, x3, [sp, #56]
  404ddc:	ldp	x2, x3, [x0, #32]
  404de0:	stp	x2, x3, [sp, #72]
  404de4:	ldr	x0, [x0, #48]
  404de8:	str	x0, [sp, #88]
  404dec:	mov	w2, #0x1                   	// #1
  404df0:	add	x0, sp, #0x28
  404df4:	bl	40493c <__fxstatat@plt+0x346c>
  404df8:	add	x3, sp, #0x28
  404dfc:	mov	x2, x20
  404e00:	mov	x1, x19
  404e04:	mov	w0, #0x0                   	// #0
  404e08:	bl	4046f8 <__fxstatat@plt+0x3228>
  404e0c:	ldp	x19, x20, [sp, #16]
  404e10:	ldp	x29, x30, [sp], #96
  404e14:	ret
  404e18:	stp	x29, x30, [sp, #-16]!
  404e1c:	mov	x29, sp
  404e20:	mov	w2, w1
  404e24:	mov	x1, #0xffffffffffffffff    	// #-1
  404e28:	bl	404da8 <__fxstatat@plt+0x38d8>
  404e2c:	ldp	x29, x30, [sp], #16
  404e30:	ret
  404e34:	stp	x29, x30, [sp, #-16]!
  404e38:	mov	x29, sp
  404e3c:	mov	w1, #0x3a                  	// #58
  404e40:	bl	404e18 <__fxstatat@plt+0x3948>
  404e44:	ldp	x29, x30, [sp], #16
  404e48:	ret
  404e4c:	stp	x29, x30, [sp, #-16]!
  404e50:	mov	x29, sp
  404e54:	mov	w2, #0x3a                  	// #58
  404e58:	bl	404da8 <__fxstatat@plt+0x38d8>
  404e5c:	ldp	x29, x30, [sp], #16
  404e60:	ret
  404e64:	stp	x29, x30, [sp, #-160]!
  404e68:	mov	x29, sp
  404e6c:	stp	x19, x20, [sp, #16]
  404e70:	mov	w19, w0
  404e74:	mov	w0, w1
  404e78:	mov	x20, x2
  404e7c:	add	x8, sp, #0x20
  404e80:	bl	403624 <__fxstatat@plt+0x2154>
  404e84:	ldp	x0, x1, [sp, #32]
  404e88:	stp	x0, x1, [sp, #104]
  404e8c:	ldp	x0, x1, [sp, #48]
  404e90:	stp	x0, x1, [sp, #120]
  404e94:	ldp	x0, x1, [sp, #64]
  404e98:	stp	x0, x1, [sp, #136]
  404e9c:	ldr	x0, [sp, #80]
  404ea0:	str	x0, [sp, #152]
  404ea4:	mov	w2, #0x1                   	// #1
  404ea8:	mov	w1, #0x3a                  	// #58
  404eac:	add	x0, sp, #0x68
  404eb0:	bl	40493c <__fxstatat@plt+0x346c>
  404eb4:	add	x3, sp, #0x68
  404eb8:	mov	x2, #0xffffffffffffffff    	// #-1
  404ebc:	mov	x1, x20
  404ec0:	mov	w0, w19
  404ec4:	bl	4046f8 <__fxstatat@plt+0x3228>
  404ec8:	ldp	x19, x20, [sp, #16]
  404ecc:	ldp	x29, x30, [sp], #160
  404ed0:	ret
  404ed4:	stp	x29, x30, [sp, #-112]!
  404ed8:	mov	x29, sp
  404edc:	stp	x19, x20, [sp, #16]
  404ee0:	str	x21, [sp, #32]
  404ee4:	mov	w19, w0
  404ee8:	mov	x20, x3
  404eec:	mov	x21, x4
  404ef0:	adrp	x5, 419000 <__fxstatat@plt+0x17b30>
  404ef4:	add	x5, x5, #0x248
  404ef8:	add	x0, x5, #0x100
  404efc:	ldp	x4, x5, [x5, #256]
  404f00:	stp	x4, x5, [sp, #56]
  404f04:	ldp	x4, x5, [x0, #16]
  404f08:	stp	x4, x5, [sp, #72]
  404f0c:	ldp	x4, x5, [x0, #32]
  404f10:	stp	x4, x5, [sp, #88]
  404f14:	ldr	x0, [x0, #48]
  404f18:	str	x0, [sp, #104]
  404f1c:	add	x0, sp, #0x38
  404f20:	bl	4049a4 <__fxstatat@plt+0x34d4>
  404f24:	add	x3, sp, #0x38
  404f28:	mov	x2, x21
  404f2c:	mov	x1, x20
  404f30:	mov	w0, w19
  404f34:	bl	4046f8 <__fxstatat@plt+0x3228>
  404f38:	ldp	x19, x20, [sp, #16]
  404f3c:	ldr	x21, [sp, #32]
  404f40:	ldp	x29, x30, [sp], #112
  404f44:	ret
  404f48:	stp	x29, x30, [sp, #-16]!
  404f4c:	mov	x29, sp
  404f50:	mov	x4, #0xffffffffffffffff    	// #-1
  404f54:	bl	404ed4 <__fxstatat@plt+0x3a04>
  404f58:	ldp	x29, x30, [sp], #16
  404f5c:	ret
  404f60:	stp	x29, x30, [sp, #-16]!
  404f64:	mov	x29, sp
  404f68:	mov	x3, x2
  404f6c:	mov	x2, x1
  404f70:	mov	x1, x0
  404f74:	mov	w0, #0x0                   	// #0
  404f78:	bl	404f48 <__fxstatat@plt+0x3a78>
  404f7c:	ldp	x29, x30, [sp], #16
  404f80:	ret
  404f84:	stp	x29, x30, [sp, #-16]!
  404f88:	mov	x29, sp
  404f8c:	mov	x4, x3
  404f90:	mov	x3, x2
  404f94:	mov	x2, x1
  404f98:	mov	x1, x0
  404f9c:	mov	w0, #0x0                   	// #0
  404fa0:	bl	404ed4 <__fxstatat@plt+0x3a04>
  404fa4:	ldp	x29, x30, [sp], #16
  404fa8:	ret
  404fac:	stp	x29, x30, [sp, #-16]!
  404fb0:	mov	x29, sp
  404fb4:	adrp	x3, 419000 <__fxstatat@plt+0x17b30>
  404fb8:	add	x3, x3, #0x1a8
  404fbc:	add	x3, x3, #0x20
  404fc0:	bl	4046f8 <__fxstatat@plt+0x3228>
  404fc4:	ldp	x29, x30, [sp], #16
  404fc8:	ret
  404fcc:	stp	x29, x30, [sp, #-16]!
  404fd0:	mov	x29, sp
  404fd4:	mov	x2, x1
  404fd8:	mov	x1, x0
  404fdc:	mov	w0, #0x0                   	// #0
  404fe0:	bl	404fac <__fxstatat@plt+0x3adc>
  404fe4:	ldp	x29, x30, [sp], #16
  404fe8:	ret
  404fec:	stp	x29, x30, [sp, #-16]!
  404ff0:	mov	x29, sp
  404ff4:	mov	x2, #0xffffffffffffffff    	// #-1
  404ff8:	bl	404fac <__fxstatat@plt+0x3adc>
  404ffc:	ldp	x29, x30, [sp], #16
  405000:	ret
  405004:	stp	x29, x30, [sp, #-16]!
  405008:	mov	x29, sp
  40500c:	mov	x1, x0
  405010:	mov	w0, #0x0                   	// #0
  405014:	bl	404fec <__fxstatat@plt+0x3b1c>
  405018:	ldp	x29, x30, [sp], #16
  40501c:	ret
  405020:	stp	x29, x30, [sp, #-336]!
  405024:	mov	x29, sp
  405028:	stp	x19, x20, [sp, #16]
  40502c:	stp	x21, x22, [sp, #32]
  405030:	stp	x23, x24, [sp, #48]
  405034:	str	x25, [sp, #64]
  405038:	mov	w25, w0
  40503c:	mov	x22, x1
  405040:	mov	w24, w2
  405044:	mov	x21, x3
  405048:	mov	x0, x1
  40504c:	bl	405bec <__fxstatat@plt+0x471c>
  405050:	mov	x19, x0
  405054:	mov	x0, x21
  405058:	bl	405bec <__fxstatat@plt+0x471c>
  40505c:	mov	x20, x0
  405060:	mov	x0, x19
  405064:	bl	405c48 <__fxstatat@plt+0x4778>
  405068:	mov	x23, x0
  40506c:	mov	x0, x20
  405070:	bl	405c48 <__fxstatat@plt+0x4778>
  405074:	cmp	x23, x0
  405078:	b.eq	40509c <__fxstatat@plt+0x3bcc>  // b.none
  40507c:	mov	w19, #0x0                   	// #0
  405080:	mov	w0, w19
  405084:	ldp	x19, x20, [sp, #16]
  405088:	ldp	x21, x22, [sp, #32]
  40508c:	ldp	x23, x24, [sp, #48]
  405090:	ldr	x25, [sp, #64]
  405094:	ldp	x29, x30, [sp], #336
  405098:	ret
  40509c:	mov	x2, x0
  4050a0:	mov	x1, x20
  4050a4:	mov	x0, x19
  4050a8:	bl	401390 <memcmp@plt>
  4050ac:	mov	w19, w0
  4050b0:	cbz	w0, 405110 <__fxstatat@plt+0x3c40>
  4050b4:	mov	w19, #0x0                   	// #0
  4050b8:	b	405080 <__fxstatat@plt+0x3bb0>
  4050bc:	bl	4014a0 <__errno_location@plt>
  4050c0:	mov	x3, x20
  4050c4:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4050c8:	add	x2, x2, #0x680
  4050cc:	ldr	w1, [x0]
  4050d0:	mov	w0, #0x1                   	// #1
  4050d4:	bl	401240 <error@plt>
  4050d8:	b	405138 <__fxstatat@plt+0x3c68>
  4050dc:	bl	4014a0 <__errno_location@plt>
  4050e0:	mov	x3, x20
  4050e4:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4050e8:	add	x2, x2, #0x680
  4050ec:	ldr	w1, [x0]
  4050f0:	mov	w0, #0x1                   	// #1
  4050f4:	bl	401240 <error@plt>
  4050f8:	b	405168 <__fxstatat@plt+0x3c98>
  4050fc:	ldr	x1, [sp, #80]
  405100:	ldr	x0, [sp, #208]
  405104:	cmp	x1, x0
  405108:	cset	w19, eq  // eq = none
  40510c:	b	405178 <__fxstatat@plt+0x3ca8>
  405110:	mov	x0, x22
  405114:	bl	405b18 <__fxstatat@plt+0x4648>
  405118:	mov	x20, x0
  40511c:	mov	w4, #0x100                 	// #256
  405120:	add	x3, sp, #0x50
  405124:	mov	x2, x0
  405128:	mov	w1, w25
  40512c:	mov	w0, #0x0                   	// #0
  405130:	bl	4014d0 <__fxstatat@plt>
  405134:	cbnz	w0, 4050bc <__fxstatat@plt+0x3bec>
  405138:	mov	x0, x20
  40513c:	bl	401400 <free@plt>
  405140:	mov	x0, x21
  405144:	bl	405b18 <__fxstatat@plt+0x4648>
  405148:	mov	x20, x0
  40514c:	mov	w4, #0x100                 	// #256
  405150:	add	x3, sp, #0xd0
  405154:	mov	x2, x0
  405158:	mov	w1, w24
  40515c:	mov	w0, #0x0                   	// #0
  405160:	bl	4014d0 <__fxstatat@plt>
  405164:	cbnz	w0, 4050dc <__fxstatat@plt+0x3c0c>
  405168:	ldr	x1, [sp, #88]
  40516c:	ldr	x0, [sp, #216]
  405170:	cmp	x1, x0
  405174:	b.eq	4050fc <__fxstatat@plt+0x3c2c>  // b.none
  405178:	and	w19, w19, #0x1
  40517c:	mov	x0, x20
  405180:	bl	401400 <free@plt>
  405184:	b	405080 <__fxstatat@plt+0x3bb0>
  405188:	stp	x29, x30, [sp, #-16]!
  40518c:	mov	x29, sp
  405190:	mov	x3, x1
  405194:	mov	w2, #0xffffff9c            	// #-100
  405198:	mov	x1, x0
  40519c:	mov	w0, w2
  4051a0:	bl	405020 <__fxstatat@plt+0x3b50>
  4051a4:	ldp	x29, x30, [sp], #16
  4051a8:	ret
  4051ac:	sub	sp, sp, #0x50
  4051b0:	stp	x29, x30, [sp, #32]
  4051b4:	add	x29, sp, #0x20
  4051b8:	stp	x19, x20, [sp, #48]
  4051bc:	str	x21, [sp, #64]
  4051c0:	mov	x21, x0
  4051c4:	mov	x20, x4
  4051c8:	mov	x19, x5
  4051cc:	cbz	x1, 405290 <__fxstatat@plt+0x3dc0>
  4051d0:	mov	x5, x3
  4051d4:	mov	x4, x2
  4051d8:	mov	x3, x1
  4051dc:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4051e0:	add	x2, x2, #0xdf8
  4051e4:	mov	w1, #0x1                   	// #1
  4051e8:	bl	4013c0 <__fprintf_chk@plt>
  4051ec:	mov	w2, #0x5                   	// #5
  4051f0:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4051f4:	add	x1, x1, #0xe10
  4051f8:	mov	x0, #0x0                   	// #0
  4051fc:	bl	401460 <dcgettext@plt>
  405200:	mov	w4, #0x7e3                 	// #2019
  405204:	mov	x3, x0
  405208:	adrp	x2, 407000 <__fxstatat@plt+0x5b30>
  40520c:	add	x2, x2, #0x108
  405210:	mov	w1, #0x1                   	// #1
  405214:	mov	x0, x21
  405218:	bl	4013c0 <__fprintf_chk@plt>
  40521c:	mov	w2, #0x5                   	// #5
  405220:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405224:	add	x1, x1, #0xe18
  405228:	mov	x0, #0x0                   	// #0
  40522c:	bl	401460 <dcgettext@plt>
  405230:	mov	x1, x21
  405234:	bl	401470 <fputs_unlocked@plt>
  405238:	cmp	x19, #0x5
  40523c:	b.eq	405424 <__fxstatat@plt+0x3f54>  // b.none
  405240:	b.hi	4052f4 <__fxstatat@plt+0x3e24>  // b.pmore
  405244:	cmp	x19, #0x2
  405248:	b.eq	4053c0 <__fxstatat@plt+0x3ef0>  // b.none
  40524c:	b.ls	4052ac <__fxstatat@plt+0x3ddc>  // b.plast
  405250:	cmp	x19, #0x3
  405254:	b.eq	4053f0 <__fxstatat@plt+0x3f20>  // b.none
  405258:	mov	w2, #0x5                   	// #5
  40525c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405260:	add	x1, x1, #0xf30
  405264:	mov	x0, #0x0                   	// #0
  405268:	bl	401460 <dcgettext@plt>
  40526c:	ldr	x6, [x20, #24]
  405270:	ldr	x5, [x20, #16]
  405274:	ldr	x4, [x20, #8]
  405278:	ldr	x3, [x20]
  40527c:	mov	x2, x0
  405280:	mov	w1, #0x1                   	// #1
  405284:	mov	x0, x21
  405288:	bl	4013c0 <__fprintf_chk@plt>
  40528c:	b	4052e0 <__fxstatat@plt+0x3e10>
  405290:	mov	x4, x3
  405294:	mov	x3, x2
  405298:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  40529c:	add	x2, x2, #0xe08
  4052a0:	mov	w1, #0x1                   	// #1
  4052a4:	bl	4013c0 <__fprintf_chk@plt>
  4052a8:	b	4051ec <__fxstatat@plt+0x3d1c>
  4052ac:	cbz	x19, 4052e0 <__fxstatat@plt+0x3e10>
  4052b0:	cmp	x19, #0x1
  4052b4:	b.ne	4054f8 <__fxstatat@plt+0x4028>  // b.any
  4052b8:	mov	w2, #0x5                   	// #5
  4052bc:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4052c0:	add	x1, x1, #0xee8
  4052c4:	mov	x0, #0x0                   	// #0
  4052c8:	bl	401460 <dcgettext@plt>
  4052cc:	ldr	x3, [x20]
  4052d0:	mov	x2, x0
  4052d4:	mov	w1, #0x1                   	// #1
  4052d8:	mov	x0, x21
  4052dc:	bl	4013c0 <__fprintf_chk@plt>
  4052e0:	ldp	x19, x20, [sp, #48]
  4052e4:	ldr	x21, [sp, #64]
  4052e8:	ldp	x29, x30, [sp, #32]
  4052ec:	add	sp, sp, #0x50
  4052f0:	ret
  4052f4:	cmp	x19, #0x8
  4052f8:	b.eq	4054a4 <__fxstatat@plt+0x3fd4>  // b.none
  4052fc:	b.ls	405364 <__fxstatat@plt+0x3e94>  // b.plast
  405300:	cmp	x19, #0x9
  405304:	b.ne	4054f8 <__fxstatat@plt+0x4028>  // b.any
  405308:	mov	w2, #0x5                   	// #5
  40530c:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  405310:	add	x1, x1, #0x0
  405314:	mov	x0, #0x0                   	// #0
  405318:	bl	401460 <dcgettext@plt>
  40531c:	ldr	x1, [x20, #64]
  405320:	str	x1, [sp, #24]
  405324:	ldr	x1, [x20, #56]
  405328:	str	x1, [sp, #16]
  40532c:	ldr	x1, [x20, #48]
  405330:	str	x1, [sp, #8]
  405334:	ldr	x1, [x20, #40]
  405338:	str	x1, [sp]
  40533c:	ldr	x7, [x20, #32]
  405340:	ldr	x6, [x20, #24]
  405344:	ldr	x5, [x20, #16]
  405348:	ldr	x4, [x20, #8]
  40534c:	ldr	x3, [x20]
  405350:	mov	x2, x0
  405354:	mov	w1, #0x1                   	// #1
  405358:	mov	x0, x21
  40535c:	bl	4013c0 <__fprintf_chk@plt>
  405360:	b	4052e0 <__fxstatat@plt+0x3e10>
  405364:	cmp	x19, #0x6
  405368:	b.eq	405460 <__fxstatat@plt+0x3f90>  // b.none
  40536c:	cmp	x19, #0x7
  405370:	b.ne	4054f8 <__fxstatat@plt+0x4028>  // b.any
  405374:	mov	w2, #0x5                   	// #5
  405378:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40537c:	add	x1, x1, #0xfa0
  405380:	mov	x0, #0x0                   	// #0
  405384:	bl	401460 <dcgettext@plt>
  405388:	ldr	x1, [x20, #48]
  40538c:	str	x1, [sp, #8]
  405390:	ldr	x1, [x20, #40]
  405394:	str	x1, [sp]
  405398:	ldr	x7, [x20, #32]
  40539c:	ldr	x6, [x20, #24]
  4053a0:	ldr	x5, [x20, #16]
  4053a4:	ldr	x4, [x20, #8]
  4053a8:	ldr	x3, [x20]
  4053ac:	mov	x2, x0
  4053b0:	mov	w1, #0x1                   	// #1
  4053b4:	mov	x0, x21
  4053b8:	bl	4013c0 <__fprintf_chk@plt>
  4053bc:	b	4052e0 <__fxstatat@plt+0x3e10>
  4053c0:	mov	w2, #0x5                   	// #5
  4053c4:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4053c8:	add	x1, x1, #0xef8
  4053cc:	mov	x0, #0x0                   	// #0
  4053d0:	bl	401460 <dcgettext@plt>
  4053d4:	ldr	x4, [x20, #8]
  4053d8:	ldr	x3, [x20]
  4053dc:	mov	x2, x0
  4053e0:	mov	w1, #0x1                   	// #1
  4053e4:	mov	x0, x21
  4053e8:	bl	4013c0 <__fprintf_chk@plt>
  4053ec:	b	4052e0 <__fxstatat@plt+0x3e10>
  4053f0:	mov	w2, #0x5                   	// #5
  4053f4:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4053f8:	add	x1, x1, #0xf10
  4053fc:	mov	x0, #0x0                   	// #0
  405400:	bl	401460 <dcgettext@plt>
  405404:	ldr	x5, [x20, #16]
  405408:	ldr	x4, [x20, #8]
  40540c:	ldr	x3, [x20]
  405410:	mov	x2, x0
  405414:	mov	w1, #0x1                   	// #1
  405418:	mov	x0, x21
  40541c:	bl	4013c0 <__fprintf_chk@plt>
  405420:	b	4052e0 <__fxstatat@plt+0x3e10>
  405424:	mov	w2, #0x5                   	// #5
  405428:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40542c:	add	x1, x1, #0xf50
  405430:	mov	x0, #0x0                   	// #0
  405434:	bl	401460 <dcgettext@plt>
  405438:	ldr	x7, [x20, #32]
  40543c:	ldr	x6, [x20, #24]
  405440:	ldr	x5, [x20, #16]
  405444:	ldr	x4, [x20, #8]
  405448:	ldr	x3, [x20]
  40544c:	mov	x2, x0
  405450:	mov	w1, #0x1                   	// #1
  405454:	mov	x0, x21
  405458:	bl	4013c0 <__fprintf_chk@plt>
  40545c:	b	4052e0 <__fxstatat@plt+0x3e10>
  405460:	mov	w2, #0x5                   	// #5
  405464:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405468:	add	x1, x1, #0xf78
  40546c:	mov	x0, #0x0                   	// #0
  405470:	bl	401460 <dcgettext@plt>
  405474:	ldr	x1, [x20, #40]
  405478:	str	x1, [sp]
  40547c:	ldr	x7, [x20, #32]
  405480:	ldr	x6, [x20, #24]
  405484:	ldr	x5, [x20, #16]
  405488:	ldr	x4, [x20, #8]
  40548c:	ldr	x3, [x20]
  405490:	mov	x2, x0
  405494:	mov	w1, #0x1                   	// #1
  405498:	mov	x0, x21
  40549c:	bl	4013c0 <__fprintf_chk@plt>
  4054a0:	b	4052e0 <__fxstatat@plt+0x3e10>
  4054a4:	mov	w2, #0x5                   	// #5
  4054a8:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4054ac:	add	x1, x1, #0xfd0
  4054b0:	mov	x0, #0x0                   	// #0
  4054b4:	bl	401460 <dcgettext@plt>
  4054b8:	ldr	x1, [x20, #56]
  4054bc:	str	x1, [sp, #16]
  4054c0:	ldr	x1, [x20, #48]
  4054c4:	str	x1, [sp, #8]
  4054c8:	ldr	x1, [x20, #40]
  4054cc:	str	x1, [sp]
  4054d0:	ldr	x7, [x20, #32]
  4054d4:	ldr	x6, [x20, #24]
  4054d8:	ldr	x5, [x20, #16]
  4054dc:	ldr	x4, [x20, #8]
  4054e0:	ldr	x3, [x20]
  4054e4:	mov	x2, x0
  4054e8:	mov	w1, #0x1                   	// #1
  4054ec:	mov	x0, x21
  4054f0:	bl	4013c0 <__fprintf_chk@plt>
  4054f4:	b	4052e0 <__fxstatat@plt+0x3e10>
  4054f8:	mov	w2, #0x5                   	// #5
  4054fc:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  405500:	add	x1, x1, #0x38
  405504:	mov	x0, #0x0                   	// #0
  405508:	bl	401460 <dcgettext@plt>
  40550c:	ldr	x1, [x20, #64]
  405510:	str	x1, [sp, #24]
  405514:	ldr	x1, [x20, #56]
  405518:	str	x1, [sp, #16]
  40551c:	ldr	x1, [x20, #48]
  405520:	str	x1, [sp, #8]
  405524:	ldr	x1, [x20, #40]
  405528:	str	x1, [sp]
  40552c:	ldr	x7, [x20, #32]
  405530:	ldr	x6, [x20, #24]
  405534:	ldr	x5, [x20, #16]
  405538:	ldr	x4, [x20, #8]
  40553c:	ldr	x3, [x20]
  405540:	mov	x2, x0
  405544:	mov	w1, #0x1                   	// #1
  405548:	mov	x0, x21
  40554c:	bl	4013c0 <__fprintf_chk@plt>
  405550:	b	4052e0 <__fxstatat@plt+0x3e10>
  405554:	stp	x29, x30, [sp, #-16]!
  405558:	mov	x29, sp
  40555c:	ldr	x5, [x4]
  405560:	cbz	x5, 405580 <__fxstatat@plt+0x40b0>
  405564:	mov	x5, #0x0                   	// #0
  405568:	add	x5, x5, #0x1
  40556c:	ldr	x6, [x4, x5, lsl #3]
  405570:	cbnz	x6, 405568 <__fxstatat@plt+0x4098>
  405574:	bl	4051ac <__fxstatat@plt+0x3cdc>
  405578:	ldp	x29, x30, [sp], #16
  40557c:	ret
  405580:	mov	x5, #0x0                   	// #0
  405584:	b	405574 <__fxstatat@plt+0x40a4>
  405588:	stp	x29, x30, [sp, #-96]!
  40558c:	mov	x29, sp
  405590:	ldr	x7, [x4]
  405594:	ldr	w8, [x4, #24]
  405598:	ldr	x11, [x4, #8]
  40559c:	add	x4, sp, #0x10
  4055a0:	mov	x5, #0x0                   	// #0
  4055a4:	b	4055e0 <__fxstatat@plt+0x4110>
  4055a8:	add	w9, w8, #0x8
  4055ac:	cmp	w9, #0x0
  4055b0:	b.le	4055f4 <__fxstatat@plt+0x4124>
  4055b4:	add	x10, x7, #0xf
  4055b8:	mov	w8, w9
  4055bc:	mov	x6, x7
  4055c0:	and	x7, x10, #0xfffffffffffffff8
  4055c4:	ldr	x6, [x6]
  4055c8:	str	x6, [x4]
  4055cc:	cbz	x6, 405600 <__fxstatat@plt+0x4130>
  4055d0:	add	x5, x5, #0x1
  4055d4:	add	x4, x4, #0x8
  4055d8:	cmp	x5, #0xa
  4055dc:	b.eq	405600 <__fxstatat@plt+0x4130>  // b.none
  4055e0:	tbnz	w8, #31, 4055a8 <__fxstatat@plt+0x40d8>
  4055e4:	add	x9, x7, #0xf
  4055e8:	mov	x6, x7
  4055ec:	and	x7, x9, #0xfffffffffffffff8
  4055f0:	b	4055c4 <__fxstatat@plt+0x40f4>
  4055f4:	add	x6, x11, w8, sxtw
  4055f8:	mov	w8, w9
  4055fc:	b	4055c4 <__fxstatat@plt+0x40f4>
  405600:	add	x4, sp, #0x10
  405604:	bl	4051ac <__fxstatat@plt+0x3cdc>
  405608:	ldp	x29, x30, [sp], #96
  40560c:	ret
  405610:	stp	x29, x30, [sp, #-240]!
  405614:	mov	x29, sp
  405618:	str	x4, [sp, #208]
  40561c:	str	x5, [sp, #216]
  405620:	str	x6, [sp, #224]
  405624:	str	x7, [sp, #232]
  405628:	str	q0, [sp, #80]
  40562c:	str	q1, [sp, #96]
  405630:	str	q2, [sp, #112]
  405634:	str	q3, [sp, #128]
  405638:	str	q4, [sp, #144]
  40563c:	str	q5, [sp, #160]
  405640:	str	q6, [sp, #176]
  405644:	str	q7, [sp, #192]
  405648:	add	x4, sp, #0xf0
  40564c:	str	x4, [sp, #48]
  405650:	str	x4, [sp, #56]
  405654:	add	x4, sp, #0xd0
  405658:	str	x4, [sp, #64]
  40565c:	mov	w4, #0xffffffe0            	// #-32
  405660:	str	w4, [sp, #72]
  405664:	mov	w4, #0xffffff80            	// #-128
  405668:	str	w4, [sp, #76]
  40566c:	ldp	x4, x5, [sp, #48]
  405670:	stp	x4, x5, [sp, #16]
  405674:	ldp	x4, x5, [sp, #64]
  405678:	stp	x4, x5, [sp, #32]
  40567c:	add	x4, sp, #0x10
  405680:	bl	405588 <__fxstatat@plt+0x40b8>
  405684:	ldp	x29, x30, [sp], #240
  405688:	ret
  40568c:	stp	x29, x30, [sp, #-16]!
  405690:	mov	x29, sp
  405694:	mov	w2, #0x5                   	// #5
  405698:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  40569c:	add	x1, x1, #0x78
  4056a0:	mov	x0, #0x0                   	// #0
  4056a4:	bl	401460 <dcgettext@plt>
  4056a8:	adrp	x2, 407000 <__fxstatat@plt+0x5b30>
  4056ac:	add	x2, x2, #0x90
  4056b0:	mov	x1, x0
  4056b4:	mov	w0, #0x1                   	// #1
  4056b8:	bl	401300 <__printf_chk@plt>
  4056bc:	mov	w2, #0x5                   	// #5
  4056c0:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  4056c4:	add	x1, x1, #0xa8
  4056c8:	mov	x0, #0x0                   	// #0
  4056cc:	bl	401460 <dcgettext@plt>
  4056d0:	adrp	x3, 406000 <__fxstatat@plt+0x4b30>
  4056d4:	add	x3, x3, #0x528
  4056d8:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4056dc:	add	x2, x2, #0x550
  4056e0:	mov	x1, x0
  4056e4:	mov	w0, #0x1                   	// #1
  4056e8:	bl	401300 <__printf_chk@plt>
  4056ec:	mov	w2, #0x5                   	// #5
  4056f0:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  4056f4:	add	x1, x1, #0xc0
  4056f8:	mov	x0, #0x0                   	// #0
  4056fc:	bl	401460 <dcgettext@plt>
  405700:	adrp	x1, 419000 <__fxstatat@plt+0x17b30>
  405704:	ldr	x1, [x1, #536]
  405708:	bl	401470 <fputs_unlocked@plt>
  40570c:	ldp	x29, x30, [sp], #16
  405710:	ret
  405714:	stp	x29, x30, [sp, #-32]!
  405718:	mov	x29, sp
  40571c:	str	x19, [sp, #16]
  405720:	mov	x19, x0
  405724:	bl	4012c0 <malloc@plt>
  405728:	cmp	x0, #0x0
  40572c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405730:	b.ne	405740 <__fxstatat@plt+0x4270>  // b.any
  405734:	ldr	x19, [sp, #16]
  405738:	ldp	x29, x30, [sp], #32
  40573c:	ret
  405740:	bl	4059a0 <__fxstatat@plt+0x44d0>
  405744:	stp	x29, x30, [sp, #-16]!
  405748:	mov	x29, sp
  40574c:	mul	x3, x0, x1
  405750:	umulh	x2, x0, x1
  405754:	cmp	x2, #0x0
  405758:	cset	x2, ne  // ne = any
  40575c:	cmp	x3, #0x0
  405760:	csinc	x2, x2, xzr, ge  // ge = tcont
  405764:	cbnz	w2, 405778 <__fxstatat@plt+0x42a8>
  405768:	mul	x0, x0, x1
  40576c:	bl	405714 <__fxstatat@plt+0x4244>
  405770:	ldp	x29, x30, [sp], #16
  405774:	ret
  405778:	bl	4059a0 <__fxstatat@plt+0x44d0>
  40577c:	stp	x29, x30, [sp, #-16]!
  405780:	mov	x29, sp
  405784:	bl	405714 <__fxstatat@plt+0x4244>
  405788:	ldp	x29, x30, [sp], #16
  40578c:	ret
  405790:	stp	x29, x30, [sp, #-32]!
  405794:	mov	x29, sp
  405798:	cmp	x1, #0x0
  40579c:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4057a0:	b.ne	4057c8 <__fxstatat@plt+0x42f8>  // b.any
  4057a4:	str	x19, [sp, #16]
  4057a8:	mov	x19, x1
  4057ac:	bl	401330 <realloc@plt>
  4057b0:	cmp	x0, #0x0
  4057b4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4057b8:	b.ne	4057d4 <__fxstatat@plt+0x4304>  // b.any
  4057bc:	ldr	x19, [sp, #16]
  4057c0:	ldp	x29, x30, [sp], #32
  4057c4:	ret
  4057c8:	bl	401400 <free@plt>
  4057cc:	mov	x0, #0x0                   	// #0
  4057d0:	b	4057c0 <__fxstatat@plt+0x42f0>
  4057d4:	bl	4059a0 <__fxstatat@plt+0x44d0>
  4057d8:	stp	x29, x30, [sp, #-16]!
  4057dc:	mov	x29, sp
  4057e0:	mul	x4, x1, x2
  4057e4:	umulh	x3, x1, x2
  4057e8:	cmp	x3, #0x0
  4057ec:	cset	x3, ne  // ne = any
  4057f0:	cmp	x4, #0x0
  4057f4:	csinc	x3, x3, xzr, ge  // ge = tcont
  4057f8:	cbnz	w3, 40580c <__fxstatat@plt+0x433c>
  4057fc:	mul	x1, x1, x2
  405800:	bl	405790 <__fxstatat@plt+0x42c0>
  405804:	ldp	x29, x30, [sp], #16
  405808:	ret
  40580c:	bl	4059a0 <__fxstatat@plt+0x44d0>
  405810:	stp	x29, x30, [sp, #-16]!
  405814:	mov	x29, sp
  405818:	ldr	x3, [x1]
  40581c:	cbz	x0, 405850 <__fxstatat@plt+0x4380>
  405820:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  405824:	movk	x4, #0x5554
  405828:	udiv	x4, x4, x2
  40582c:	cmp	x4, x3
  405830:	b.ls	405884 <__fxstatat@plt+0x43b4>  // b.plast
  405834:	add	x4, x3, #0x1
  405838:	add	x3, x4, x3, lsr #1
  40583c:	str	x3, [x1]
  405840:	mul	x1, x3, x2
  405844:	bl	405790 <__fxstatat@plt+0x42c0>
  405848:	ldp	x29, x30, [sp], #16
  40584c:	ret
  405850:	cbnz	x3, 405864 <__fxstatat@plt+0x4394>
  405854:	mov	x3, #0x80                  	// #128
  405858:	udiv	x3, x3, x2
  40585c:	cmp	x2, #0x80
  405860:	cinc	x3, x3, hi  // hi = pmore
  405864:	mul	x5, x3, x2
  405868:	umulh	x4, x3, x2
  40586c:	cmp	x4, #0x0
  405870:	cset	x4, ne  // ne = any
  405874:	cmp	x5, #0x0
  405878:	csinc	x4, x4, xzr, ge  // ge = tcont
  40587c:	cbz	w4, 40583c <__fxstatat@plt+0x436c>
  405880:	bl	4059a0 <__fxstatat@plt+0x44d0>
  405884:	bl	4059a0 <__fxstatat@plt+0x44d0>
  405888:	stp	x29, x30, [sp, #-16]!
  40588c:	mov	x29, sp
  405890:	mov	x2, x1
  405894:	ldr	x1, [x1]
  405898:	cbz	x0, 4058c4 <__fxstatat@plt+0x43f4>
  40589c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  4058a0:	movk	x3, #0x5553
  4058a4:	cmp	x1, x3
  4058a8:	b.hi	4058d0 <__fxstatat@plt+0x4400>  // b.pmore
  4058ac:	add	x3, x1, #0x1
  4058b0:	add	x1, x3, x1, lsr #1
  4058b4:	str	x1, [x2]
  4058b8:	bl	405790 <__fxstatat@plt+0x42c0>
  4058bc:	ldp	x29, x30, [sp], #16
  4058c0:	ret
  4058c4:	cbz	x1, 4058d4 <__fxstatat@plt+0x4404>
  4058c8:	tbz	x1, #63, 4058b4 <__fxstatat@plt+0x43e4>
  4058cc:	bl	4059a0 <__fxstatat@plt+0x44d0>
  4058d0:	bl	4059a0 <__fxstatat@plt+0x44d0>
  4058d4:	mov	x1, #0x80                  	// #128
  4058d8:	b	4058b4 <__fxstatat@plt+0x43e4>
  4058dc:	stp	x29, x30, [sp, #-32]!
  4058e0:	mov	x29, sp
  4058e4:	str	x19, [sp, #16]
  4058e8:	mov	x19, x0
  4058ec:	bl	405714 <__fxstatat@plt+0x4244>
  4058f0:	mov	x2, x19
  4058f4:	mov	w1, #0x0                   	// #0
  4058f8:	bl	401310 <memset@plt>
  4058fc:	ldr	x19, [sp, #16]
  405900:	ldp	x29, x30, [sp], #32
  405904:	ret
  405908:	stp	x29, x30, [sp, #-16]!
  40590c:	mov	x29, sp
  405910:	mul	x3, x0, x1
  405914:	umulh	x2, x0, x1
  405918:	cmp	x2, #0x0
  40591c:	cset	x2, ne  // ne = any
  405920:	cmp	x3, #0x0
  405924:	csinc	x2, x2, xzr, ge  // ge = tcont
  405928:	cbnz	w2, 40593c <__fxstatat@plt+0x446c>
  40592c:	bl	401320 <calloc@plt>
  405930:	cbz	x0, 40593c <__fxstatat@plt+0x446c>
  405934:	ldp	x29, x30, [sp], #16
  405938:	ret
  40593c:	bl	4059a0 <__fxstatat@plt+0x44d0>
  405940:	stp	x29, x30, [sp, #-32]!
  405944:	mov	x29, sp
  405948:	stp	x19, x20, [sp, #16]
  40594c:	mov	x20, x0
  405950:	mov	x19, x1
  405954:	mov	x0, x1
  405958:	bl	405714 <__fxstatat@plt+0x4244>
  40595c:	mov	x2, x19
  405960:	mov	x1, x20
  405964:	bl	4011e0 <memcpy@plt>
  405968:	ldp	x19, x20, [sp, #16]
  40596c:	ldp	x29, x30, [sp], #32
  405970:	ret
  405974:	stp	x29, x30, [sp, #-32]!
  405978:	mov	x29, sp
  40597c:	str	x19, [sp, #16]
  405980:	mov	x19, x0
  405984:	bl	401220 <strlen@plt>
  405988:	add	x1, x0, #0x1
  40598c:	mov	x0, x19
  405990:	bl	405940 <__fxstatat@plt+0x4470>
  405994:	ldr	x19, [sp, #16]
  405998:	ldp	x29, x30, [sp], #32
  40599c:	ret
  4059a0:	stp	x29, x30, [sp, #-32]!
  4059a4:	mov	x29, sp
  4059a8:	str	x19, [sp, #16]
  4059ac:	adrp	x0, 419000 <__fxstatat@plt+0x17b30>
  4059b0:	ldr	w19, [x0, #416]
  4059b4:	mov	w2, #0x5                   	// #5
  4059b8:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  4059bc:	add	x1, x1, #0x138
  4059c0:	mov	x0, #0x0                   	// #0
  4059c4:	bl	401460 <dcgettext@plt>
  4059c8:	mov	x3, x0
  4059cc:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4059d0:	add	x2, x2, #0x680
  4059d4:	mov	w1, #0x0                   	// #0
  4059d8:	mov	w0, w19
  4059dc:	bl	401240 <error@plt>
  4059e0:	bl	401360 <abort@plt>
  4059e4:	stp	x29, x30, [sp, #-32]!
  4059e8:	mov	x29, sp
  4059ec:	str	x19, [sp, #16]
  4059f0:	mov	x1, #0x0                   	// #0
  4059f4:	mov	x0, #0x0                   	// #0
  4059f8:	bl	401210 <getcwd@plt>
  4059fc:	mov	x19, x0
  405a00:	cbz	x0, 405a14 <__fxstatat@plt+0x4544>
  405a04:	mov	x0, x19
  405a08:	ldr	x19, [sp, #16]
  405a0c:	ldp	x29, x30, [sp], #32
  405a10:	ret
  405a14:	bl	4014a0 <__errno_location@plt>
  405a18:	ldr	w0, [x0]
  405a1c:	cmp	w0, #0xc
  405a20:	b.ne	405a04 <__fxstatat@plt+0x4534>  // b.any
  405a24:	bl	4059a0 <__fxstatat@plt+0x44d0>
  405a28:	stp	x29, x30, [sp, #-64]!
  405a2c:	mov	x29, sp
  405a30:	stp	x19, x20, [sp, #16]
  405a34:	stp	x21, x22, [sp, #32]
  405a38:	mov	x19, x0
  405a3c:	mov	x22, x1
  405a40:	mov	x21, x2
  405a44:	cmp	x0, #0x0
  405a48:	add	x0, sp, #0x3c
  405a4c:	csel	x19, x0, x19, eq  // eq = none
  405a50:	mov	x0, x19
  405a54:	bl	4011d0 <mbrtowc@plt>
  405a58:	mov	x20, x0
  405a5c:	cmp	x21, #0x0
  405a60:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  405a64:	b.hi	405a7c <__fxstatat@plt+0x45ac>  // b.pmore
  405a68:	mov	x0, x20
  405a6c:	ldp	x19, x20, [sp, #16]
  405a70:	ldp	x21, x22, [sp, #32]
  405a74:	ldp	x29, x30, [sp], #64
  405a78:	ret
  405a7c:	mov	w0, #0x0                   	// #0
  405a80:	bl	405c88 <__fxstatat@plt+0x47b8>
  405a84:	and	w0, w0, #0xff
  405a88:	cbnz	w0, 405a68 <__fxstatat@plt+0x4598>
  405a8c:	ldrb	w0, [x22]
  405a90:	str	w0, [x19]
  405a94:	mov	x20, #0x1                   	// #1
  405a98:	b	405a68 <__fxstatat@plt+0x4598>
  405a9c:	stp	x29, x30, [sp, #-48]!
  405aa0:	mov	x29, sp
  405aa4:	stp	x19, x20, [sp, #16]
  405aa8:	str	x21, [sp, #32]
  405aac:	mov	x19, x0
  405ab0:	bl	401280 <__fpending@plt>
  405ab4:	mov	x21, x0
  405ab8:	ldr	w20, [x19]
  405abc:	and	w20, w20, #0x20
  405ac0:	mov	x0, x19
  405ac4:	bl	405d58 <__fxstatat@plt+0x4888>
  405ac8:	cbnz	w20, 405af4 <__fxstatat@plt+0x4624>
  405acc:	cbz	w0, 405ae4 <__fxstatat@plt+0x4614>
  405ad0:	cbnz	x21, 405b08 <__fxstatat@plt+0x4638>
  405ad4:	bl	4014a0 <__errno_location@plt>
  405ad8:	ldr	w0, [x0]
  405adc:	cmp	w0, #0x9
  405ae0:	csetm	w0, ne  // ne = any
  405ae4:	ldp	x19, x20, [sp, #16]
  405ae8:	ldr	x21, [sp, #32]
  405aec:	ldp	x29, x30, [sp], #48
  405af0:	ret
  405af4:	cbnz	w0, 405b10 <__fxstatat@plt+0x4640>
  405af8:	bl	4014a0 <__errno_location@plt>
  405afc:	str	wzr, [x0]
  405b00:	mov	w0, #0xffffffff            	// #-1
  405b04:	b	405ae4 <__fxstatat@plt+0x4614>
  405b08:	mov	w0, #0xffffffff            	// #-1
  405b0c:	b	405ae4 <__fxstatat@plt+0x4614>
  405b10:	mov	w0, #0xffffffff            	// #-1
  405b14:	b	405ae4 <__fxstatat@plt+0x4614>
  405b18:	stp	x29, x30, [sp, #-16]!
  405b1c:	mov	x29, sp
  405b20:	bl	405b84 <__fxstatat@plt+0x46b4>
  405b24:	cbz	x0, 405b30 <__fxstatat@plt+0x4660>
  405b28:	ldp	x29, x30, [sp], #16
  405b2c:	ret
  405b30:	bl	4059a0 <__fxstatat@plt+0x44d0>
  405b34:	stp	x29, x30, [sp, #-32]!
  405b38:	mov	x29, sp
  405b3c:	stp	x19, x20, [sp, #16]
  405b40:	mov	x19, x0
  405b44:	ldrb	w1, [x0]
  405b48:	cmp	w1, #0x2f
  405b4c:	cset	x20, eq  // eq = none
  405b50:	bl	405bec <__fxstatat@plt+0x471c>
  405b54:	sub	x0, x0, x19
  405b58:	cmp	x0, x20
  405b5c:	b.ls	405b78 <__fxstatat@plt+0x46a8>  // b.plast
  405b60:	sub	x1, x0, #0x1
  405b64:	ldrb	w2, [x19, x1]
  405b68:	cmp	w2, #0x2f
  405b6c:	b.ne	405b78 <__fxstatat@plt+0x46a8>  // b.any
  405b70:	mov	x0, x1
  405b74:	b	405b58 <__fxstatat@plt+0x4688>
  405b78:	ldp	x19, x20, [sp, #16]
  405b7c:	ldp	x29, x30, [sp], #32
  405b80:	ret
  405b84:	stp	x29, x30, [sp, #-48]!
  405b88:	mov	x29, sp
  405b8c:	stp	x19, x20, [sp, #16]
  405b90:	str	x21, [sp, #32]
  405b94:	mov	x21, x0
  405b98:	bl	405b34 <__fxstatat@plt+0x4664>
  405b9c:	mov	x19, x0
  405ba0:	cmp	x0, #0x0
  405ba4:	add	x0, x0, #0x1
  405ba8:	cinc	x0, x0, eq  // eq = none
  405bac:	bl	4012c0 <malloc@plt>
  405bb0:	mov	x20, x0
  405bb4:	cbz	x0, 405bd8 <__fxstatat@plt+0x4708>
  405bb8:	mov	x2, x19
  405bbc:	mov	x1, x21
  405bc0:	bl	4011e0 <memcpy@plt>
  405bc4:	cbnz	x19, 405bd4 <__fxstatat@plt+0x4704>
  405bc8:	mov	w0, #0x2e                  	// #46
  405bcc:	strb	w0, [x20]
  405bd0:	mov	x19, #0x1                   	// #1
  405bd4:	strb	wzr, [x20, x19]
  405bd8:	mov	x0, x20
  405bdc:	ldp	x19, x20, [sp, #16]
  405be0:	ldr	x21, [sp, #32]
  405be4:	ldp	x29, x30, [sp], #48
  405be8:	ret
  405bec:	ldrb	w1, [x0]
  405bf0:	cmp	w1, #0x2f
  405bf4:	b.ne	405c04 <__fxstatat@plt+0x4734>  // b.any
  405bf8:	ldrb	w1, [x0, #1]!
  405bfc:	cmp	w1, #0x2f
  405c00:	b.eq	405bf8 <__fxstatat@plt+0x4728>  // b.none
  405c04:	ldrb	w2, [x0]
  405c08:	cbz	w2, 405c44 <__fxstatat@plt+0x4774>
  405c0c:	mov	x3, x0
  405c10:	mov	w1, #0x0                   	// #0
  405c14:	mov	w5, #0x1                   	// #1
  405c18:	mov	w4, #0x0                   	// #0
  405c1c:	b	405c34 <__fxstatat@plt+0x4764>
  405c20:	cmp	w1, #0x0
  405c24:	csel	x0, x0, x3, eq  // eq = none
  405c28:	csel	w1, w1, w4, eq  // eq = none
  405c2c:	ldrb	w2, [x3, #1]!
  405c30:	cbz	w2, 405c44 <__fxstatat@plt+0x4774>
  405c34:	cmp	w2, #0x2f
  405c38:	b.ne	405c20 <__fxstatat@plt+0x4750>  // b.any
  405c3c:	mov	w1, w5
  405c40:	b	405c2c <__fxstatat@plt+0x475c>
  405c44:	ret
  405c48:	stp	x29, x30, [sp, #-32]!
  405c4c:	mov	x29, sp
  405c50:	str	x19, [sp, #16]
  405c54:	mov	x19, x0
  405c58:	bl	401220 <strlen@plt>
  405c5c:	cmp	x0, #0x1
  405c60:	b.ls	405c74 <__fxstatat@plt+0x47a4>  // b.plast
  405c64:	sub	x1, x0, #0x1
  405c68:	ldrb	w2, [x19, x1]
  405c6c:	cmp	w2, #0x2f
  405c70:	b.eq	405c80 <__fxstatat@plt+0x47b0>  // b.none
  405c74:	ldr	x19, [sp, #16]
  405c78:	ldp	x29, x30, [sp], #32
  405c7c:	ret
  405c80:	mov	x0, x1
  405c84:	b	405c5c <__fxstatat@plt+0x478c>
  405c88:	stp	x29, x30, [sp, #-32]!
  405c8c:	mov	x29, sp
  405c90:	mov	x1, #0x0                   	// #0
  405c94:	bl	4014c0 <setlocale@plt>
  405c98:	mov	w1, #0x1                   	// #1
  405c9c:	cbz	x0, 405cd8 <__fxstatat@plt+0x4808>
  405ca0:	str	x19, [sp, #16]
  405ca4:	mov	x19, x0
  405ca8:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  405cac:	add	x1, x1, #0x150
  405cb0:	bl	4013d0 <strcmp@plt>
  405cb4:	mov	w1, #0x0                   	// #0
  405cb8:	cbz	w0, 405ce4 <__fxstatat@plt+0x4814>
  405cbc:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  405cc0:	add	x1, x1, #0x158
  405cc4:	mov	x0, x19
  405cc8:	bl	4013d0 <strcmp@plt>
  405ccc:	cmp	w0, #0x0
  405cd0:	cset	w1, ne  // ne = any
  405cd4:	ldr	x19, [sp, #16]
  405cd8:	mov	w0, w1
  405cdc:	ldp	x29, x30, [sp], #32
  405ce0:	ret
  405ce4:	ldr	x19, [sp, #16]
  405ce8:	b	405cd8 <__fxstatat@plt+0x4808>
  405cec:	ldrb	w3, [x0]
  405cf0:	cbz	w3, 405d14 <__fxstatat@plt+0x4844>
  405cf4:	mov	x2, #0x0                   	// #0
  405cf8:	ror	x2, x2, #55
  405cfc:	add	x2, x2, w3, uxtb
  405d00:	ldrb	w3, [x0, #1]!
  405d04:	cbnz	w3, 405cf8 <__fxstatat@plt+0x4828>
  405d08:	udiv	x0, x2, x1
  405d0c:	msub	x0, x0, x1, x2
  405d10:	ret
  405d14:	mov	x2, #0x0                   	// #0
  405d18:	b	405d08 <__fxstatat@plt+0x4838>
  405d1c:	stp	x29, x30, [sp, #-16]!
  405d20:	mov	x29, sp
  405d24:	mov	w0, #0xe                   	// #14
  405d28:	bl	4012b0 <nl_langinfo@plt>
  405d2c:	cbz	x0, 405d4c <__fxstatat@plt+0x487c>
  405d30:	ldrb	w2, [x0]
  405d34:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  405d38:	add	x1, x1, #0x160
  405d3c:	cmp	w2, #0x0
  405d40:	csel	x0, x1, x0, eq  // eq = none
  405d44:	ldp	x29, x30, [sp], #16
  405d48:	ret
  405d4c:	adrp	x0, 407000 <__fxstatat@plt+0x5b30>
  405d50:	add	x0, x0, #0x160
  405d54:	b	405d44 <__fxstatat@plt+0x4874>
  405d58:	stp	x29, x30, [sp, #-48]!
  405d5c:	mov	x29, sp
  405d60:	stp	x19, x20, [sp, #16]
  405d64:	mov	x19, x0
  405d68:	bl	401290 <fileno@plt>
  405d6c:	tbnz	w0, #31, 405dc8 <__fxstatat@plt+0x48f8>
  405d70:	mov	x0, x19
  405d74:	bl	401480 <__freading@plt>
  405d78:	cbz	w0, 405d98 <__fxstatat@plt+0x48c8>
  405d7c:	mov	x0, x19
  405d80:	bl	401290 <fileno@plt>
  405d84:	mov	w2, #0x1                   	// #1
  405d88:	mov	x1, #0x0                   	// #0
  405d8c:	bl	401270 <lseek@plt>
  405d90:	cmn	x0, #0x1
  405d94:	b.eq	405de4 <__fxstatat@plt+0x4914>  // b.none
  405d98:	mov	x0, x19
  405d9c:	bl	405df8 <__fxstatat@plt+0x4928>
  405da0:	cbz	w0, 405de4 <__fxstatat@plt+0x4914>
  405da4:	str	x21, [sp, #32]
  405da8:	bl	4014a0 <__errno_location@plt>
  405dac:	mov	x20, x0
  405db0:	ldr	w21, [x0]
  405db4:	mov	x0, x19
  405db8:	bl	4012a0 <fclose@plt>
  405dbc:	cbnz	w21, 405dd4 <__fxstatat@plt+0x4904>
  405dc0:	ldr	x21, [sp, #32]
  405dc4:	b	405dec <__fxstatat@plt+0x491c>
  405dc8:	mov	x0, x19
  405dcc:	bl	4012a0 <fclose@plt>
  405dd0:	b	405dec <__fxstatat@plt+0x491c>
  405dd4:	str	w21, [x20]
  405dd8:	mov	w0, #0xffffffff            	// #-1
  405ddc:	ldr	x21, [sp, #32]
  405de0:	b	405dec <__fxstatat@plt+0x491c>
  405de4:	mov	x0, x19
  405de8:	bl	4012a0 <fclose@plt>
  405dec:	ldp	x19, x20, [sp, #16]
  405df0:	ldp	x29, x30, [sp], #48
  405df4:	ret
  405df8:	stp	x29, x30, [sp, #-32]!
  405dfc:	mov	x29, sp
  405e00:	str	x19, [sp, #16]
  405e04:	mov	x19, x0
  405e08:	cbz	x0, 405e14 <__fxstatat@plt+0x4944>
  405e0c:	bl	401480 <__freading@plt>
  405e10:	cbnz	w0, 405e28 <__fxstatat@plt+0x4958>
  405e14:	mov	x0, x19
  405e18:	bl	401440 <fflush@plt>
  405e1c:	ldr	x19, [sp, #16]
  405e20:	ldp	x29, x30, [sp], #32
  405e24:	ret
  405e28:	ldr	w0, [x19]
  405e2c:	tbnz	w0, #8, 405e3c <__fxstatat@plt+0x496c>
  405e30:	mov	x0, x19
  405e34:	bl	401440 <fflush@plt>
  405e38:	b	405e1c <__fxstatat@plt+0x494c>
  405e3c:	mov	w2, #0x1                   	// #1
  405e40:	mov	x1, #0x0                   	// #0
  405e44:	mov	x0, x19
  405e48:	bl	405e50 <__fxstatat@plt+0x4980>
  405e4c:	b	405e30 <__fxstatat@plt+0x4960>
  405e50:	stp	x29, x30, [sp, #-48]!
  405e54:	mov	x29, sp
  405e58:	stp	x19, x20, [sp, #16]
  405e5c:	str	x21, [sp, #32]
  405e60:	mov	x19, x0
  405e64:	mov	x20, x1
  405e68:	mov	w21, w2
  405e6c:	ldr	x1, [x0, #16]
  405e70:	ldr	x0, [x0, #8]
  405e74:	cmp	x1, x0
  405e78:	b.eq	405e9c <__fxstatat@plt+0x49cc>  // b.none
  405e7c:	mov	w2, w21
  405e80:	mov	x1, x20
  405e84:	mov	x0, x19
  405e88:	bl	4013f0 <fseeko@plt>
  405e8c:	ldp	x19, x20, [sp, #16]
  405e90:	ldr	x21, [sp, #32]
  405e94:	ldp	x29, x30, [sp], #48
  405e98:	ret
  405e9c:	ldr	x1, [x19, #40]
  405ea0:	ldr	x0, [x19, #32]
  405ea4:	cmp	x1, x0
  405ea8:	b.ne	405e7c <__fxstatat@plt+0x49ac>  // b.any
  405eac:	ldr	x0, [x19, #72]
  405eb0:	cbnz	x0, 405e7c <__fxstatat@plt+0x49ac>
  405eb4:	mov	x0, x19
  405eb8:	bl	401290 <fileno@plt>
  405ebc:	mov	w2, w21
  405ec0:	mov	x1, x20
  405ec4:	bl	401270 <lseek@plt>
  405ec8:	cmn	x0, #0x1
  405ecc:	b.eq	405ee8 <__fxstatat@plt+0x4a18>  // b.none
  405ed0:	ldr	w1, [x19]
  405ed4:	and	w1, w1, #0xffffffef
  405ed8:	str	w1, [x19]
  405edc:	str	x0, [x19, #144]
  405ee0:	mov	w0, #0x0                   	// #0
  405ee4:	b	405e8c <__fxstatat@plt+0x49bc>
  405ee8:	mov	w0, #0xffffffff            	// #-1
  405eec:	b	405e8c <__fxstatat@plt+0x49bc>
  405ef0:	stp	x29, x30, [sp, #-64]!
  405ef4:	mov	x29, sp
  405ef8:	stp	x19, x20, [sp, #16]
  405efc:	adrp	x20, 418000 <__fxstatat@plt+0x16b30>
  405f00:	add	x20, x20, #0xdf0
  405f04:	stp	x21, x22, [sp, #32]
  405f08:	adrp	x21, 418000 <__fxstatat@plt+0x16b30>
  405f0c:	add	x21, x21, #0xde8
  405f10:	sub	x20, x20, x21
  405f14:	mov	w22, w0
  405f18:	stp	x23, x24, [sp, #48]
  405f1c:	mov	x23, x1
  405f20:	mov	x24, x2
  405f24:	bl	401190 <mbrtowc@plt-0x40>
  405f28:	cmp	xzr, x20, asr #3
  405f2c:	b.eq	405f58 <__fxstatat@plt+0x4a88>  // b.none
  405f30:	asr	x20, x20, #3
  405f34:	mov	x19, #0x0                   	// #0
  405f38:	ldr	x3, [x21, x19, lsl #3]
  405f3c:	mov	x2, x24
  405f40:	add	x19, x19, #0x1
  405f44:	mov	x1, x23
  405f48:	mov	w0, w22
  405f4c:	blr	x3
  405f50:	cmp	x20, x19
  405f54:	b.ne	405f38 <__fxstatat@plt+0x4a68>  // b.any
  405f58:	ldp	x19, x20, [sp, #16]
  405f5c:	ldp	x21, x22, [sp, #32]
  405f60:	ldp	x23, x24, [sp, #48]
  405f64:	ldp	x29, x30, [sp], #64
  405f68:	ret
  405f6c:	nop
  405f70:	ret
  405f74:	nop
  405f78:	adrp	x2, 419000 <__fxstatat@plt+0x17b30>
  405f7c:	mov	x1, #0x0                   	// #0
  405f80:	ldr	x2, [x2, #400]
  405f84:	b	401260 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405f88 <.fini>:
  405f88:	stp	x29, x30, [sp, #-16]!
  405f8c:	mov	x29, sp
  405f90:	ldp	x29, x30, [sp], #16
  405f94:	ret
