 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type local_skew
        -show_paths
        -nosplit
        -significant_digits 4
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:47 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

=================================================
==== Local Skew Reporting for Corner ff_125c ====
=================================================

======================================== Summary Table for Corner ff_125c ========================================
Clock /                               Attrs     Sinks    Global       Max    Local Skew   Max Setup    Max Hold
Skew Group                                                 Skew   Latency    Pair Count  Local Skew  Local Skew
------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_125c
CLOCK                                   M,D        28    0.0244    0.1738            73      0.0212      0.0035
 CLOCKB                                   G         2    0.0000    0.0000             1      0.0000      0.0000
CLOCKCE                                   *         4    0.0002    0.1529            --          --          --
------------------------------------------------------------------------------------------------------------------
All Clocks                                         32    0.0244    0.1738                    0.0212      0.0035


  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=============================================== Details Table for Corner ff_125c ===============================================
Clock /                                Launch Sink    Capture Sink      Launch     Capture        Late       Early       Local
Skew Group                             Name           Name             Latency     Latency      Offset      Offset        Skew
--------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_125c
CLOCK
                                   L   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.1738 r    0.1526 r        --        --    0.0212
                                   L   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.1737 r    0.1526 r        --        --    0.0211
                                   L   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.1737 r    0.1526 r        --        --    0.0211
                                   L   UFSM/MEM_IDATA_reg[0]/CLK USRAM/genblk1[2].UMEM/CE    0.1737 r    0.1526 r        --        --    0.0211
                                   L   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[2].UMEM/CE    0.1737 r    0.1526 r        --        --    0.0211
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.1494 r    0.1529 r        --        --   -0.0035
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.1494 r    0.1529 r        --        --   -0.0035
                                   S   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[1].UMEM/CE    0.1496 r    0.1529 r        --        --   -0.0033
                                   S   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[3].UMEM/CE    0.1496 r    0.1529 r        --        --   -0.0033
                                   S   UFSM/MEM_IDATA_reg[5]/CLK USRAM/genblk1[1].UMEM/CE    0.1496 r    0.1529 r        --        --   -0.0032
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.1494 r    0.1529 r        --        --    0.0035
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.1494 r    0.1529 r        --        --    0.0035
                               (H) L   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[1].UMEM/CE    0.1496 r    0.1529 r        --        --    0.0033
                               (H) L   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[3].UMEM/CE    0.1496 r    0.1529 r        --        --    0.0033
                               (H) L   UFSM/MEM_IDATA_reg[5]/CLK USRAM/genblk1[3].UMEM/CE    0.1496 r    0.1529 r        --        --    0.0032
                               (H) S   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.1738 r    0.1526 r        --        --   -0.0212
                               (H) S   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.1737 r    0.1526 r        --        --   -0.0211
                               (H) S   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[2].UMEM/CE    0.1737 r    0.1526 r        --        --   -0.0211
                               (H) S   UFSM/MEM_IDATA_reg[0]/CLK USRAM/genblk1[2].UMEM/CE    0.1737 r    0.1526 r        --        --   -0.0211
                               (H) S   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.1737 r    0.1526 r        --        --   -0.0211
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                                   S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000


=========================================
==== Path Reports for Corner ff_125c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0212
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8470    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.1894    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4228    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.0429    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.5593    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.6368    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8022    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.7774    0.0170    0.0131    0.1474 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0170    0.0022    0.1496 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7850    0.0161    0.0124    0.1620 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0161    0.0001    0.1621 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.9241    0.0148    0.0111    0.1732 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0148    0.0006    0.1738 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1738

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5840    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.2948    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8411    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.0720    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.1741    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      9.9991    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7671    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.2770    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5708    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0154    0.0021    0.1526 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1526

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1738
  total capture clock latency                                                            0.1526
  total clock skew                                                                       0.0212

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0211
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8470    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.1894    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4228    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.0429    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.5593    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.6368    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8022    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.7774    0.0170    0.0131    0.1474 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0170    0.0022    0.1496 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7850    0.0161    0.0124    0.1620 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0161    0.0001    0.1621 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.9241    0.0148    0.0111    0.1732 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0148    0.0005    0.1737 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1737

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5840    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.2948    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8411    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.0720    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.1741    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      9.9991    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7671    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.2770    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5708    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0154    0.0021    0.1526 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1526

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1737
  total capture clock latency                                                            0.1526
  total clock skew                                                                       0.0211

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0211
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8470    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.1894    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4228    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.0429    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.5593    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.6368    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8022    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.7774    0.0170    0.0131    0.1474 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0170    0.0022    0.1496 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7850    0.0161    0.0124    0.1620 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0161    0.0001    0.1621 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.9241    0.0148    0.0111    0.1732 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0148    0.0005    0.1737 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1737

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5840    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.2948    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8411    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.0720    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.1741    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      9.9991    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7671    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.2770    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5708    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0154    0.0021    0.1526 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1526

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1737
  total capture clock latency                                                            0.1526
  total clock skew                                                                       0.0211

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[0]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0211
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8470    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.1894    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4228    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.0429    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.5593    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.6368    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8022    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.7774    0.0170    0.0131    0.1474 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0170    0.0022    0.1496 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7850    0.0161    0.0124    0.1620 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0161    0.0001    0.1621 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.9241    0.0148    0.0111    0.1732 r
  UFSM/MEM_IDATA_reg[0]/CLK (SDFFASX1_HVT)                           0.0148    0.0005    0.1737 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1737

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5840    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.2948    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8411    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.0720    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.1741    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      9.9991    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7671    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.2770    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5708    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0154    0.0021    0.1526 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1526

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1737
  total capture clock latency                                                            0.1526
  total clock skew                                                                       0.0211

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0211
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8470    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.1894    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4228    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.0429    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.5593    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.6368    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8022    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.7774    0.0170    0.0131    0.1474 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0170    0.0022    0.1496 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.7850    0.0161    0.0124    0.1620 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0161    0.0001    0.1621 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.9241    0.0148    0.0111    0.1732 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0148    0.0005    0.1737 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1737

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5840    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.2948    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8411    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.0720    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.1741    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      9.9991    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7671    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.2770    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5708    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0154    0.0021    0.1526 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1526

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1737
  total capture clock latency                                                            0.1526
  total clock skew                                                                       0.0211

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0035
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8470    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.1894    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4228    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.0429    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.5593    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.6368    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8022    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.7774    0.0170    0.0131    0.1474 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0170    0.0020    0.1494 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1494

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5840    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.2948    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8411    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.0720    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.1741    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      9.9991    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7671    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.2770    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5708    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0155    0.0023    0.1529 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1529

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1494
  total capture clock latency                                                            0.1529
  total clock skew                                                                      -0.0035

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0035
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8470    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.1894    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4228    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.0429    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.5593    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.6368    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8022    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.7774    0.0170    0.0131    0.1474 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0170    0.0020    0.1494 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1494

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5840    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.2948    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8411    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.0720    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.1741    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      9.9991    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7671    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.2770    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5708    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0155    0.0023    0.1529 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1529

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1494
  total capture clock latency                                                            0.1529
  total clock skew                                                                      -0.0035

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0033
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8470    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.1894    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4228    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.0429    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.5593    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.6368    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8022    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.7774    0.0170    0.0131    0.1474 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0170    0.0022    0.1496 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1496

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5840    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.2948    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8411    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.0720    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.1741    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      9.9991    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7671    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.2770    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5708    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0155    0.0023    0.1529 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1529

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1496
  total capture clock latency                                                            0.1529
  total clock skew                                                                      -0.0033

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0033
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8470    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.1894    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4228    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.0429    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.5593    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.6368    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8022    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.7774    0.0170    0.0131    0.1474 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0170    0.0022    0.1496 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1496

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5840    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.2948    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8411    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.0720    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.1741    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      9.9991    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7671    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.2770    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5708    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0155    0.0023    0.1529 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1529

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1496
  total capture clock latency                                                            0.1529
  total clock skew                                                                      -0.0033

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[5]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0032
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1578    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8470    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.1894    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4228    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.0429    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.5593    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.6368    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8022    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.7774    0.0170    0.0131    0.1474 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                           0.0170    0.0022    0.1496 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1496

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5840    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.2948    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8411    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.0720    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.1741    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      9.9991    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7671    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.2770    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.5708    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0155    0.0023    0.1529 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1529

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1496
  total capture clock latency                                                            0.1529
  total clock skew                                                                      -0.0032

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0035
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3916    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7258    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5643    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3458    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9006    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9397    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1435    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.3878    0.0170    0.0131    0.1474 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0170    0.0020    0.1494 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1494

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.6922    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7584    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6996    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.7690    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8328    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.6961    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6256    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.9740    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.5373    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0155    0.0023    0.1529 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1529

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1494
  total capture clock latency                                                            0.1529
  total clock skew                                                                       0.0035

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0035
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3916    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7258    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5643    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3458    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9006    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9397    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1435    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.3878    0.0170    0.0131    0.1474 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0170    0.0020    0.1494 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1494

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.6922    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7584    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6996    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.7690    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8328    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.6961    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6256    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.9740    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.5373    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0155    0.0023    0.1529 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1529

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1494
  total capture clock latency                                                            0.1529
  total clock skew                                                                       0.0035

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0033
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3916    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7258    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5643    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3458    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9006    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9397    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1435    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.3878    0.0170    0.0131    0.1474 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0170    0.0022    0.1496 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1496

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.6922    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7584    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6996    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.7690    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8328    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.6961    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6256    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.9740    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.5373    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0155    0.0023    0.1529 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1529

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1496
  total capture clock latency                                                            0.1529
  total clock skew                                                                       0.0033

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0033
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3916    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7258    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5643    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3458    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9006    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9397    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1435    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.3878    0.0170    0.0131    0.1474 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0170    0.0022    0.1496 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1496

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.6922    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7584    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6996    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.7690    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8328    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.6961    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6256    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.9740    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.5373    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0155    0.0023    0.1529 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1529

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1496
  total capture clock latency                                                            0.1529
  total clock skew                                                                       0.0033

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[5]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0032
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3916    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7258    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5643    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3458    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9006    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9397    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1435    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.3878    0.0170    0.0131    0.1474 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                           0.0170    0.0022    0.1496 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1496

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.6922    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7584    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6996    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.7690    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8328    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.6961    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6256    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.9740    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.5373    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0155    0.0023    0.1529 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1529

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1496
  total capture clock latency                                                            0.1529
  total clock skew                                                                       0.0032

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0212
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3916    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7258    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5643    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3458    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9006    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9397    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1435    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.3878    0.0170    0.0131    0.1474 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0170    0.0022    0.1496 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1263    0.0161    0.0124    0.1620 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0161    0.0001    0.1621 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.4645    0.0148    0.0111    0.1732 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0148    0.0006    0.1738 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1738

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.6922    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7584    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6996    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.7690    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8328    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.6961    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6256    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.9740    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.5373    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0154    0.0021    0.1526 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1526

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1738
  total capture clock latency                                                            0.1526
  total clock skew                                                                      -0.0212

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0211
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3916    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7258    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5643    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3458    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9006    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9397    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1435    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.3878    0.0170    0.0131    0.1474 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0170    0.0022    0.1496 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1263    0.0161    0.0124    0.1620 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0161    0.0001    0.1621 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.4645    0.0148    0.0111    0.1732 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0148    0.0005    0.1737 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1737

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.6922    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7584    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6996    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.7690    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8328    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.6961    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6256    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.9740    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.5373    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0154    0.0021    0.1526 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1526

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1737
  total capture clock latency                                                            0.1526
  total clock skew                                                                      -0.0211

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0211
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3916    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7258    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5643    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3458    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9006    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9397    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1435    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.3878    0.0170    0.0131    0.1474 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0170    0.0022    0.1496 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1263    0.0161    0.0124    0.1620 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0161    0.0001    0.1621 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.4645    0.0148    0.0111    0.1732 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0148    0.0005    0.1737 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1737

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.6922    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7584    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6996    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.7690    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8328    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.6961    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6256    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.9740    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.5373    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0154    0.0021    0.1526 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1526

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1737
  total capture clock latency                                                            0.1526
  total clock skew                                                                      -0.0211

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[0]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0211
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3916    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7258    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5643    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3458    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9006    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9397    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1435    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.3878    0.0170    0.0131    0.1474 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0170    0.0022    0.1496 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1263    0.0161    0.0124    0.1620 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0161    0.0001    0.1621 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.4645    0.0148    0.0111    0.1732 r
  UFSM/MEM_IDATA_reg[0]/CLK (SDFFASX1_HVT)                           0.0148    0.0005    0.1737 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1737

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.6922    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7584    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6996    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.7690    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8328    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.6961    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6256    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.9740    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.5373    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0154    0.0021    0.1526 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1526

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1737
  total capture clock latency                                                            0.1526
  total clock skew                                                                      -0.0211

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0211
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2728    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3916    0.0202    0.0162    0.0260 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0202    0.0010    0.0270 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7258    0.0239    0.0187    0.0457 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0239    0.0009    0.0466 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5643    0.0381    0.0287    0.0753 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0381    0.0011    0.0764 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3458    0.0259    0.0144    0.0908 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0259    0.0008    0.0916 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9006    0.0206    0.0145    0.1061 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0206    0.0017    0.1078 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9397    0.0155    0.0099    0.1177 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0155    0.0017    0.1194 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1435    0.0165    0.0132    0.1326 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0165    0.0017    0.1343 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.3878    0.0170    0.0131    0.1474 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0170    0.0022    0.1496 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1263    0.0161    0.0124    0.1620 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0161    0.0001    0.1621 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.4645    0.0148    0.0111    0.1732 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0148    0.0005    0.1737 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1737

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.6922    0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0316    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7584    0.0263    0.0344    0.0344 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0263    0.0005    0.0349 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.6996    0.0447    0.0334    0.0683 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0447    0.0008    0.0691 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.7690    0.0294    0.0154    0.0845 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0294    0.0005    0.0850 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8328    0.0188    0.0115    0.0965 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0188    0.0002    0.0967 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.6961    0.0140    0.0090    0.1057 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0140    0.0008    0.1065 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6256    0.0131    0.0103    0.1168 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0131    0.0005    0.1173 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.9740    0.0136    0.0111    0.1284 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0136    0.0004    0.1288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.5373    0.0145    0.0118    0.1406 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0145    0.0002    0.1408 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0150    0.0097    0.1505 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0154    0.0021    0.1526 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1526

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1737
  total capture clock latency                                                            0.1526
  total clock skew                                                                      -0.0211

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0993    0.0122    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0122    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7916    0.0122    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0122    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0993    0.0122    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0122    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7916    0.0122    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0122    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7916    0.0122    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0122    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0993    0.0122    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0122    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_125c
Scenario                : func.ff_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7916    0.0122    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0122    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0993    0.0122    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0122    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

=================================================
==== Local Skew Reporting for Corner ff_n40c ====
=================================================

======================================== Summary Table for Corner ff_n40c ========================================
Clock /                               Attrs     Sinks    Global       Max    Local Skew   Max Setup    Max Hold
Skew Group                                                 Skew   Latency    Pair Count  Local Skew  Local Skew
------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_n40c
CLOCK                                   M,D        28    0.0220    0.1571            73      0.0219      0.0003
 CLOCKB                                   G         2    0.0000    0.0000             1      0.0000      0.0000
CLOCKCE                                   *         4    0.0002    0.1354            --          --          --
------------------------------------------------------------------------------------------------------------------
All Clocks                                         32    0.0220    0.1571                    0.0219      0.0003


  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=============================================== Details Table for Corner ff_n40c ===============================================
Clock /                                Launch Sink    Capture Sink      Launch     Capture        Late       Early       Local
Skew Group                             Name           Name             Latency     Latency      Offset      Offset        Skew
--------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_n40c
CLOCK
                                   L   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.1571 r    0.1352 r        --        --    0.0219
                                   L   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.1570 r    0.1352 r        --        --    0.0218
                                   L   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[0].UMEM/CE    0.1570 r    0.1352 r        --        --    0.0218
                                   L   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.1570 r    0.1352 r        --        --    0.0218
                                   L   UFSM/MEM_IDATA_reg[0]/CLK USRAM/genblk1[2].UMEM/CE    0.1570 r    0.1352 r        --        --    0.0218
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.1351 r    0.1354 r        --        --   -0.0003
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.1351 r    0.1354 r        --        --   -0.0003
                                   S   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[1].UMEM/CE    0.1353 r    0.1354 r        --        --   -0.0001
                                   S   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[3].UMEM/CE    0.1353 r    0.1354 r        --        --   -0.0001
                                   S   UFSM/MEM_IDATA_reg[5]/CLK USRAM/genblk1[1].UMEM/CE    0.1353 r    0.1354 r        --        --   -0.0001
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.1351 r    0.1354 r        --        --    0.0003
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.1351 r    0.1354 r        --        --    0.0003
                               (H) L   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[1].UMEM/CE    0.1353 r    0.1354 r        --        --    0.0001
                               (H) L   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[3].UMEM/CE    0.1353 r    0.1354 r        --        --    0.0001
                               (H) L   UFSM/MEM_IDATA_reg[5]/CLK USRAM/genblk1[3].UMEM/CE    0.1353 r    0.1354 r        --        --    0.0001
                               (H) S   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.1571 r    0.1352 r        --        --   -0.0219
                               (H) S   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.1570 r    0.1352 r        --        --   -0.0218
                               (H) S   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.1570 r    0.1352 r        --        --   -0.0218
                               (H) S   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[0].UMEM/CE    0.1570 r    0.1352 r        --        --   -0.0218
                               (H) S   UFSM/MEM_IDATA_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.1570 r    0.1352 r        --        --   -0.0218
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                                   S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000


=========================================
==== Path Reports for Corner ff_n40c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0219
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8701    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.2200    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4698    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1418    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.6153    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.7357    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8583    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.0322    0.0142    0.0124    0.1331 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0142    0.0022    0.1353 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.8410    0.0130    0.0104    0.1457 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0130    0.0001    0.1458 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.1223    0.0124    0.0106    0.1564 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0124    0.0006    0.1571 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1571

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5954    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3205    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8578    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1236    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.2104    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.0507    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7839    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3285    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.6564    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0132    0.0021    0.1352 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1352

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1571
  total capture clock latency                                                            0.1352
  total clock skew                                                                       0.0219

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0218
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8701    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.2200    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4698    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1418    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.6153    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.7357    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8583    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.0322    0.0142    0.0124    0.1331 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0142    0.0022    0.1353 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.8410    0.0130    0.0104    0.1457 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0130    0.0001    0.1458 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.1223    0.0124    0.0106    0.1564 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0124    0.0006    0.1570 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1570

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5954    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3205    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8578    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1236    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.2104    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.0507    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7839    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3285    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.6564    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0132    0.0021    0.1352 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1352

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1570
  total capture clock latency                                                            0.1352
  total clock skew                                                                       0.0218

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0218
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8701    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.2200    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4698    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1418    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.6153    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.7357    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8583    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.0322    0.0142    0.0124    0.1331 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0142    0.0022    0.1353 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.8410    0.0130    0.0104    0.1457 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0130    0.0001    0.1458 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.1223    0.0124    0.0106    0.1564 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0124    0.0005    0.1570 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1570

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5954    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3205    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8578    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1236    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.2104    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.0507    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7839    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3285    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.6564    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0132    0.0021    0.1352 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1352

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1570
  total capture clock latency                                                            0.1352
  total clock skew                                                                       0.0218

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0218
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8701    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.2200    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4698    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1418    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.6153    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.7357    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8583    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.0322    0.0142    0.0124    0.1331 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0142    0.0022    0.1353 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.8410    0.0130    0.0104    0.1457 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0130    0.0001    0.1458 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.1223    0.0124    0.0106    0.1564 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0124    0.0005    0.1570 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1570

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5954    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3205    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8578    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1236    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.2104    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.0507    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7839    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3285    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.6564    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0132    0.0021    0.1352 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1352

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1570
  total capture clock latency                                                            0.1352
  total clock skew                                                                       0.0218

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[0]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0218
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8701    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.2200    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4698    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1418    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.6153    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.7357    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8583    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.0322    0.0142    0.0124    0.1331 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0142    0.0022    0.1353 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.8410    0.0130    0.0104    0.1457 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0130    0.0001    0.1458 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.1223    0.0124    0.0106    0.1564 r
  UFSM/MEM_IDATA_reg[0]/CLK (SDFFASX1_HVT)                           0.0124    0.0005    0.1570 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1570

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5954    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3205    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8578    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1236    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.2104    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.0507    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7839    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3285    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.6564    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0132    0.0021    0.1352 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1352

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1570
  total capture clock latency                                                            0.1352
  total clock skew                                                                       0.0218

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0003
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8701    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.2200    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4698    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1418    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.6153    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.7357    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8583    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.0322    0.0142    0.0124    0.1331 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0142    0.0020    0.1351 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1351

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5954    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3205    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8578    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1236    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.2104    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.0507    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7839    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3285    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.6564    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0133    0.0023    0.1354 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1354

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1351
  total capture clock latency                                                            0.1354
  total clock skew                                                                      -0.0003

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0003
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8701    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.2200    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4698    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1418    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.6153    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.7357    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8583    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.0322    0.0142    0.0124    0.1331 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0142    0.0020    0.1351 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1351

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5954    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3205    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8578    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1236    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.2104    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.0507    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7839    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3285    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.6564    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0133    0.0023    0.1354 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1354

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1351
  total capture clock latency                                                            0.1354
  total clock skew                                                                      -0.0003

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0001
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8701    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.2200    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4698    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1418    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.6153    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.7357    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8583    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.0322    0.0142    0.0124    0.1331 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0142    0.0022    0.1353 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1353

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5954    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3205    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8578    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1236    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.2104    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.0507    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7839    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3285    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.6564    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0133    0.0023    0.1354 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1354

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1353
  total capture clock latency                                                            0.1354
  total clock skew                                                                      -0.0001

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0001
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8701    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.2200    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4698    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1418    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.6153    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.7357    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8583    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.0322    0.0142    0.0124    0.1331 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0142    0.0022    0.1353 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1353

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5954    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3205    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8578    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1236    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.2104    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.0507    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7839    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3285    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.6564    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0133    0.0023    0.1354 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1354

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1353
  total capture clock latency                                                            0.1354
  total clock skew                                                                      -0.0001

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[5]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0001
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     35.1986    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.8701    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.2200    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.4698    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.1418    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.6153    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.7357    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.8583    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.0322    0.0142    0.0124    0.1331 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                           0.0142    0.0022    0.1353 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1353

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.5954    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.3205    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.8578    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1236    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.2104    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.0507    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.7839    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3285    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.6564    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0133    0.0023    0.1354 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1354

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1353
  total capture clock latency                                                            0.1354
  total clock skew                                                                      -0.0001

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0003
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3997    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7515    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5810    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3974    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9369    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9913    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1799    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.5712    0.0142    0.0124    0.1331 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0142    0.0020    0.1351 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1351

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.7013    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7890    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7466    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.8680    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8888    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.7951    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6726    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.0729    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.7386    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0133    0.0023    0.1354 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1354

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1351
  total capture clock latency                                                            0.1354
  total clock skew                                                                       0.0003

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0003
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3997    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7515    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5810    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3974    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9369    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9913    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1799    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.5712    0.0142    0.0124    0.1331 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0142    0.0020    0.1351 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1351

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.7013    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7890    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7466    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.8680    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8888    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.7951    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6726    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.0729    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.7386    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0133    0.0023    0.1354 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1354

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1351
  total capture clock latency                                                            0.1354
  total clock skew                                                                       0.0003

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0001
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3997    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7515    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5810    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3974    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9369    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9913    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1799    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.5712    0.0142    0.0124    0.1331 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0142    0.0022    0.1353 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1353

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.7013    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7890    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7466    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.8680    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8888    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.7951    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6726    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.0729    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.7386    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0133    0.0023    0.1354 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1354

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1353
  total capture clock latency                                                            0.1354
  total clock skew                                                                       0.0001

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0001
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3997    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7515    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5810    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3974    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9369    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9913    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1799    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.5712    0.0142    0.0124    0.1331 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0142    0.0022    0.1353 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1353

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.7013    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7890    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7466    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.8680    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8888    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.7951    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6726    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.0729    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.7386    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0133    0.0023    0.1354 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1354

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1353
  total capture clock latency                                                            0.1354
  total clock skew                                                                       0.0001

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[5]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0001
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3997    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7515    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5810    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3974    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9369    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9913    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1799    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.5712    0.0142    0.0124    0.1331 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                           0.0142    0.0022    0.1353 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1353

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.7013    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7890    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7466    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.8680    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8888    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.7951    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6726    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.0729    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.7386    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0133    0.0023    0.1354 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1354

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1353
  total capture clock latency                                                            0.1354
  total clock skew                                                                       0.0001

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0219
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3997    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7515    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5810    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3974    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9369    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9913    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1799    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.5712    0.0142    0.0124    0.1331 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0142    0.0022    0.1353 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1626    0.0130    0.0104    0.1457 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0130    0.0001    0.1458 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.6941    0.0124    0.0106    0.1564 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0124    0.0006    0.1571 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1571

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.7013    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7890    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7466    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.8680    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8888    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.7951    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6726    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.0729    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.7386    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0132    0.0021    0.1352 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1352

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1571
  total capture clock latency                                                            0.1352
  total clock skew                                                                      -0.0219

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0218
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3997    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7515    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5810    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3974    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9369    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9913    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1799    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.5712    0.0142    0.0124    0.1331 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0142    0.0022    0.1353 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1626    0.0130    0.0104    0.1457 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0130    0.0001    0.1458 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.6941    0.0124    0.0106    0.1564 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0124    0.0006    0.1570 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1570

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.7013    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7890    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7466    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.8680    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8888    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.7951    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6726    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.0729    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.7386    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0132    0.0021    0.1352 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1352

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1570
  total capture clock latency                                                            0.1352
  total clock skew                                                                      -0.0218

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0218
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3997    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7515    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5810    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3974    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9369    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9913    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1799    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.5712    0.0142    0.0124    0.1331 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0142    0.0022    0.1353 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1626    0.0130    0.0104    0.1457 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0130    0.0001    0.1458 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.6941    0.0124    0.0106    0.1564 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0124    0.0005    0.1570 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1570

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.7013    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7890    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7466    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.8680    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8888    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.7951    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6726    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.0729    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.7386    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0132    0.0021    0.1352 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1352

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1570
  total capture clock latency                                                            0.1352
  total clock skew                                                                      -0.0218

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0218
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3997    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7515    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5810    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3974    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9369    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9913    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1799    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.5712    0.0142    0.0124    0.1331 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0142    0.0022    0.1353 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1626    0.0130    0.0104    0.1457 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0130    0.0001    0.1458 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.6941    0.0124    0.0106    0.1564 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0124    0.0005    0.1570 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1570

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.7013    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7890    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7466    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.8680    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8888    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.7951    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6726    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.0729    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.7386    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0132    0.0021    0.1352 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1352

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1570
  total capture clock latency                                                            0.1352
  total clock skew                                                                      -0.0218

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0218
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     34.2958    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0150    0.0099    0.0099 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.3997    0.0172    0.0140    0.0239 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0172    0.0010    0.0249 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.7515    0.0207    0.0176    0.0424 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0207    0.0009    0.0433 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.5810    0.0310    0.0240    0.0673 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0310    0.0011    0.0684 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.3974    0.0209    0.0140    0.0824 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0209    0.0008    0.0832 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.9369    0.0162    0.0117    0.0950 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0162    0.0017    0.0967 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.9913    0.0124    0.0095    0.1061 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0124    0.0017    0.1079 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.1799    0.0132    0.0111    0.1190 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0132    0.0017    0.1207 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.5712    0.0142    0.0124    0.1331 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0142    0.0022    0.1353 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      4.1626    0.0130    0.0104    0.1457 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0130    0.0001    0.1458 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.6941    0.0124    0.0106    0.1564 r
  UFSM/MEM_IDATA_reg[0]/CLK (SDFFASX1_HVT)                           0.0124    0.0005    0.1570 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1570

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.7013    0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0277    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.7890    0.0226    0.0302    0.0302 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0226    0.0005    0.0307 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.7466    0.0364    0.0279    0.0586 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.0364    0.0008    0.0594 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.8680    0.0236    0.0150    0.0744 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0236    0.0006    0.0749 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8888    0.0144    0.0090    0.0839 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0144    0.0002    0.0842 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.7951    0.0111    0.0086    0.0928 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0111    0.0008    0.0936 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.6726    0.0104    0.0086    0.1022 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0104    0.0005    0.1027 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.0729    0.0115    0.0106    0.1133 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0115    0.0004    0.1137 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.7386    0.0119    0.0101    0.1238 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0119    0.0002    0.1240 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.9404    0.0128    0.0092    0.1331 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0132    0.0021    0.1352 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.1352

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.1570
  total capture clock latency                                                            0.1352
  total clock skew                                                                      -0.0218

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.1239    0.0093    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0093    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.8204    0.0093    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0093    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.1239    0.0093    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0093    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.8204    0.0093    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0093    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.8204    0.0093    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0093    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.1239    0.0093    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0093    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ff_n40c
Scenario                : func.ff_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.8204    0.0093    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0093    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.1239    0.0093    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0093    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

=================================================
==== Local Skew Reporting for Corner ss_125c ====
=================================================

======================================== Summary Table for Corner ss_125c ========================================
Clock /                               Attrs     Sinks    Global       Max    Local Skew   Max Setup    Max Hold
Skew Group                                                 Skew   Latency    Pair Count  Local Skew  Local Skew
------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_125c
CLOCK                                   M,D        28    0.0727    0.5050            73      0.0084      0.0646
 CLOCKB                                   G         2    0.0000    0.0000             1      0.0000      0.0000
CLOCKCE                                   *         4    0.0003    0.4968            --          --          --
------------------------------------------------------------------------------------------------------------------
All Clocks                                         32    0.0727    0.5050                    0.0084      0.0646


  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=============================================== Details Table for Corner ss_125c ===============================================
Clock /                                Launch Sink    Capture Sink      Launch     Capture        Late       Early       Local
Skew Group                             Name           Name             Latency     Latency      Offset      Offset        Skew
--------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_125c
CLOCK
                                   L   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.5049 r    0.4965 r        --        --    0.0084
                                   L   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.5049 r    0.4965 r        --        --    0.0084
                                   L   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.5049 r    0.4965 r        --        --    0.0084
                                   L   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[0].UMEM/CE    0.5049 r    0.4965 r        --        --    0.0084
                                   L   UFSM/MEM_IDATA_reg[0]/CLK USRAM/genblk1[2].UMEM/CE    0.5049 r    0.4965 r        --        --    0.0084
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.4322 r    0.4968 r        --        --   -0.0646
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.4322 r    0.4968 r        --        --   -0.0646
                                   S   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[1].UMEM/CE    0.4324 r    0.4968 r        --        --   -0.0644
                                   S   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[3].UMEM/CE    0.4324 r    0.4968 r        --        --   -0.0644
                                   S   UFSM/MEM_IDATA_reg[5]/CLK USRAM/genblk1[1].UMEM/CE    0.4324 r    0.4968 r        --        --   -0.0644
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.4322 r    0.4968 r        --        --    0.0646
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.4322 r    0.4968 r        --        --    0.0646
                               (H) L   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[3].UMEM/CE    0.4324 r    0.4968 r        --        --    0.0644
                               (H) L   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[1].UMEM/CE    0.4324 r    0.4968 r        --        --    0.0644
                               (H) L   UFSM/MEM_IDATA_reg[5]/CLK USRAM/genblk1[1].UMEM/CE    0.4324 r    0.4968 r        --        --    0.0644
                               (H) S   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.5049 r    0.4965 r        --        --   -0.0084
                               (H) S   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.5049 r    0.4965 r        --        --   -0.0084
                               (H) S   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[2].UMEM/CE    0.5049 r    0.4965 r        --        --   -0.0084
                               (H) S   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[0].UMEM/CE    0.5049 r    0.4965 r        --        --   -0.0084
                               (H) S   UFSM/MEM_IDATA_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.5049 r    0.4965 r        --        --   -0.0084
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                                   S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000


=========================================
==== Path Reports for Corner ss_125c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0084
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.2064    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5164    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6709    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6776    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7555    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.9274    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9939    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.5586    0.0397    0.0409    0.4302 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0397    0.0022    0.4324 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.6168    0.0330    0.0364    0.4688 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0330    0.0001    0.4689 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.3789    0.0325    0.0355    0.5043 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0325    0.0006    0.5049 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5049

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.0094    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2348    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3510    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1763    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9686    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2862    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.2128    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3711    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.6222    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0322    0.0023    0.4965 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4965

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5049
  total capture clock latency                                                            0.4965
  total clock skew                                                                       0.0084

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0084
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.2064    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5164    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6709    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6776    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7555    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.9274    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9939    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.5586    0.0397    0.0409    0.4302 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0397    0.0022    0.4324 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.6168    0.0330    0.0364    0.4688 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0330    0.0001    0.4689 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.3789    0.0325    0.0355    0.5043 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0325    0.0006    0.5049 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5049

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.0094    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2348    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3510    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1763    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9686    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2862    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.2128    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3711    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.6222    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0322    0.0023    0.4965 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4965

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5049
  total capture clock latency                                                            0.4965
  total clock skew                                                                       0.0084

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0084
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.2064    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5164    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6709    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6776    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7555    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.9274    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9939    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.5586    0.0397    0.0409    0.4302 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0397    0.0022    0.4324 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.6168    0.0330    0.0364    0.4688 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0330    0.0001    0.4689 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.3789    0.0325    0.0355    0.5043 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0325    0.0005    0.5049 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5049

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.0094    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2348    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3510    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1763    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9686    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2862    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.2128    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3711    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.6222    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0322    0.0023    0.4965 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4965

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5049
  total capture clock latency                                                            0.4965
  total clock skew                                                                       0.0084

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : 0.0084
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.2064    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5164    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6709    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6776    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7555    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.9274    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9939    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.5586    0.0397    0.0409    0.4302 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0397    0.0022    0.4324 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.6168    0.0330    0.0364    0.4688 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0330    0.0001    0.4689 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.3789    0.0325    0.0355    0.5043 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0325    0.0005    0.5049 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5049

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.0094    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2348    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3510    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1763    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9686    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2862    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.2128    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3711    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.6222    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0322    0.0023    0.4965 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4965

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5049
  total capture clock latency                                                            0.4965
  total clock skew                                                                       0.0084

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[0]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : 0.0084
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.2064    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5164    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6709    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6776    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7555    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.9274    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9939    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.5586    0.0397    0.0409    0.4302 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0397    0.0022    0.4324 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.6168    0.0330    0.0364    0.4688 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0330    0.0001    0.4689 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.3789    0.0325    0.0355    0.5043 r
  UFSM/MEM_IDATA_reg[0]/CLK (SDFFASX1_HVT)                           0.0325    0.0005    0.5049 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5049

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.0094    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2348    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3510    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1763    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9686    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2862    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.2128    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3711    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.6222    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0322    0.0023    0.4965 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4965

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5049
  total capture clock latency                                                            0.4965
  total clock skew                                                                       0.0084

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0646
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.2064    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5164    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6709    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6776    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7555    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.9274    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9939    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.5586    0.0397    0.0409    0.4302 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0397    0.0020    0.4322 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4322

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.0094    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2348    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3510    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1763    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9686    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2862    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.2128    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3711    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.6222    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0324    0.0026    0.4968 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4968

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4322
  total capture clock latency                                                            0.4968
  total clock skew                                                                      -0.0646

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0646
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.2064    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5164    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6709    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6776    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7555    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.9274    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9939    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.5586    0.0397    0.0409    0.4302 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0397    0.0020    0.4322 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4322

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.0094    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2348    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3510    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1763    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9686    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2862    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.2128    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3711    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.6222    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0324    0.0026    0.4968 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4968

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4322
  total capture clock latency                                                            0.4968
  total clock skew                                                                      -0.0646

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0644
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.2064    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5164    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6709    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6776    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7555    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.9274    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9939    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.5586    0.0397    0.0409    0.4302 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0397    0.0022    0.4324 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4324

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.0094    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2348    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3510    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1763    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9686    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2862    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.2128    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3711    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.6222    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0324    0.0026    0.4968 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4968

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4324
  total capture clock latency                                                            0.4968
  total clock skew                                                                      -0.0644

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0644
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.2064    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5164    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6709    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6776    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7555    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.9274    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9939    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.5586    0.0397    0.0409    0.4302 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0397    0.0022    0.4324 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4324

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.0094    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2348    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3510    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1763    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9686    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2862    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.2128    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3711    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.6222    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0324    0.0026    0.4968 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4968

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4324
  total capture clock latency                                                            0.4968
  total clock skew                                                                      -0.0644

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[5]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0644
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6854    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.2064    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5164    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6709    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6776    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7555    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.9274    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9939    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.5586    0.0397    0.0409    0.4302 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                           0.0397    0.0022    0.4324 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4324

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.0094    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2348    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3510    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1763    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9686    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2862    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.2128    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3711    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.6222    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0324    0.0026    0.4968 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4968

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4324
  total capture clock latency                                                            0.4968
  total clock skew                                                                      -0.0644

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0646
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6955    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.0072    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.7200    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7954    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8948    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.0452    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1332    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.4733    0.0397    0.0409    0.4302 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0397    0.0020    0.4322 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4322

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1691    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7439    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3020    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0585    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8293    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1684    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1638    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2533    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.2833    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0324    0.0026    0.4968 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4968

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4322
  total capture clock latency                                                            0.4968
  total clock skew                                                                       0.0646

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0646
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6955    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.0072    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.7200    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7954    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8948    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.0452    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1332    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.4733    0.0397    0.0409    0.4302 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0397    0.0020    0.4322 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4322

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1691    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7439    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3020    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0585    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8293    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1684    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1638    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2533    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.2833    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0324    0.0026    0.4968 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4968

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4322
  total capture clock latency                                                            0.4968
  total clock skew                                                                       0.0646

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0644
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6955    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.0072    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.7200    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7954    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8948    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.0452    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1332    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.4733    0.0397    0.0409    0.4302 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0397    0.0022    0.4324 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4324

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1691    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7439    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3020    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0585    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8293    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1684    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1638    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2533    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.2833    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0324    0.0026    0.4968 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4968

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4324
  total capture clock latency                                                            0.4968
  total clock skew                                                                       0.0644

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0644
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6955    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.0072    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.7200    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7954    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8948    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.0452    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1332    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.4733    0.0397    0.0409    0.4302 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0397    0.0022    0.4324 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4324

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1691    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7439    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3020    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0585    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8293    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1684    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1638    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2533    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.2833    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0324    0.0026    0.4968 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4968

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4324
  total capture clock latency                                                            0.4968
  total clock skew                                                                       0.0644

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[5]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0644
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6955    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.0072    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.7200    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7954    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8948    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.0452    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1332    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.4733    0.0397    0.0409    0.4302 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                           0.0397    0.0022    0.4324 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4324

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1691    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7439    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3020    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0585    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8293    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1684    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1638    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2533    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.2833    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0324    0.0026    0.4968 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4968

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4324
  total capture clock latency                                                            0.4968
  total clock skew                                                                       0.0644

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0084
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6955    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.0072    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.7200    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7954    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8948    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.0452    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1332    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.4733    0.0397    0.0409    0.4302 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0397    0.0022    0.4324 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.7561    0.0330    0.0364    0.4688 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0330    0.0001    0.4689 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.0340    0.0325    0.0355    0.5043 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0325    0.0006    0.5049 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5049

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1691    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7439    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3020    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0585    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8293    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1684    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1638    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2533    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.2833    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0322    0.0023    0.4965 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4965

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5049
  total capture clock latency                                                            0.4965
  total clock skew                                                                      -0.0084

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0084
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6955    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.0072    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.7200    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7954    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8948    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.0452    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1332    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.4733    0.0397    0.0409    0.4302 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0397    0.0022    0.4324 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.7561    0.0330    0.0364    0.4688 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0330    0.0001    0.4689 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.0340    0.0325    0.0355    0.5043 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0325    0.0006    0.5049 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5049

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1691    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7439    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3020    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0585    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8293    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1684    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1638    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2533    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.2833    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0322    0.0023    0.4965 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4965

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5049
  total capture clock latency                                                            0.4965
  total clock skew                                                                      -0.0084

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : -0.0084
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6955    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.0072    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.7200    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7954    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8948    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.0452    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1332    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.4733    0.0397    0.0409    0.4302 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0397    0.0022    0.4324 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.7561    0.0330    0.0364    0.4688 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0330    0.0001    0.4689 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.0340    0.0325    0.0355    0.5043 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0325    0.0005    0.5049 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5049

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1691    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7439    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3020    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0585    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8293    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1684    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1638    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2533    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.2833    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0322    0.0023    0.4965 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4965

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5049
  total capture clock latency                                                            0.4965
  total clock skew                                                                      -0.0084

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0084
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6955    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.0072    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.7200    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7954    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8948    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.0452    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1332    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.4733    0.0397    0.0409    0.4302 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0397    0.0022    0.4324 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.7561    0.0330    0.0364    0.4688 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0330    0.0001    0.4689 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.0340    0.0325    0.0355    0.5043 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0325    0.0005    0.5049 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5049

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1691    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7439    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3020    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0585    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8293    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1684    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1638    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2533    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.2833    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0322    0.0023    0.4965 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4965

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5049
  total capture clock latency                                                            0.4965
  total clock skew                                                                      -0.0084

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : -0.0084
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.7119    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0111    0.0111 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6955    0.0440    0.0376    0.0486 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0440    0.0011    0.0497 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.0072    0.0653    0.0619    0.1116 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0653    0.0010    0.1126 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.7200    0.0896    0.0859    0.1985 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0896    0.0012    0.1997 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7954    0.0593    0.0610    0.2607 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0593    0.0008    0.2615 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8948    0.0439    0.0478    0.3092 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0439    0.0018    0.3110 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.0452    0.0339    0.0370    0.3480 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0339    0.0018    0.3498 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1332    0.0349    0.0377    0.3875 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0349    0.0018    0.3893 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.4733    0.0397    0.0409    0.4302 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0397    0.0022    0.4324 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.7561    0.0330    0.0364    0.4688 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0330    0.0001    0.4689 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     15.0340    0.0325    0.0355    0.5043 r
  UFSM/MEM_IDATA_reg[0]/CLK (SDFFASX1_HVT)                           0.0325    0.0005    0.5049 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5049

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1691    0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.0944    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7439    0.0716    0.1225    0.1225 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0716    0.0006    0.1231 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.3020    0.1066    0.0992    0.2223 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1066    0.0008    0.2231 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0585    0.0673    0.0674    0.2905 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0673    0.0006    0.2910 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.8293    0.0398    0.0401    0.3311 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0398    0.0002    0.3313 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1684    0.0297    0.0327    0.3641 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0297    0.0008    0.3648 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1638    0.0262    0.0298    0.3946 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0262    0.0005    0.3952 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2533    0.0320    0.0332    0.4283 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0320    0.0004    0.4288 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.2833    0.0295    0.0331    0.4618 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0295    0.0002    0.4620 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0321    0.0322    0.4942 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0322    0.0023    0.4965 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4965

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5049
  total capture clock latency                                                            0.4965
  total clock skew                                                                      -0.0084

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.1387    0.0244    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0244    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7201    0.0244    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0244    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.1387    0.0244    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0244    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7201    0.0244    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0244    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7201    0.0244    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0244    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.1387    0.0244    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0244    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_125c
Scenario                : func.ss_125c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.7201    0.0244    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0244    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.1387    0.0244    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0244    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

=================================================
==== Local Skew Reporting for Corner ss_n40c ====
=================================================

======================================== Summary Table for Corner ss_n40c ========================================
Clock /                               Attrs     Sinks    Global       Max    Local Skew   Max Setup    Max Hold
Skew Group                                                 Skew   Latency    Pair Count  Local Skew  Local Skew
------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_n40c
CLOCK                                   M,D        28    0.0999    0.5860            73      0.0000      0.0999
 CLOCKB                                   G         2    0.0000    0.0000             1      0.0000      0.0000
CLOCKCE                                   *         4    0.0003    0.5860            --          --          --
------------------------------------------------------------------------------------------------------------------
All Clocks                                         32    0.0999    0.5860                    0.0000      0.0999


  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=============================================== Details Table for Corner ss_n40c ===============================================
Clock /                                Launch Sink    Capture Sink      Launch     Capture        Late       Early       Local
Skew Group                             Name           Name             Latency     Latency      Offset      Offset        Skew
--------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_n40c
CLOCK
                                   L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.5138 r    0.5138 r        --        --    0.0000
                                   L   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.5681 r    0.5857 r        --        --   -0.0176
                                   L   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.5680 r    0.5857 r        --        --   -0.0177
                                   L   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[0].UMEM/CE    0.5680 r    0.5857 r        --        --   -0.0177
                                   L   UFSM/MEM_IDATA_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.5680 r    0.5857 r        --        --   -0.0177
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.4860 r    0.5860 r        --        --   -0.0999
                                   S   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.4860 r    0.5860 r        --        --   -0.0999
                                   S   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[3].UMEM/CE    0.4862 r    0.5860 r        --        --   -0.0997
                                   S   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[1].UMEM/CE    0.4862 r    0.5860 r        --        --   -0.0997
                                   S   UFSM/MEM_IDATA_reg[5]/CLK USRAM/genblk1[3].UMEM/CE    0.4863 r    0.5860 r        --        --   -0.0997
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[1].UMEM/CE    0.4860 r    0.5860 r        --        --    0.0999
                               (H) L   UFSM/MEM_IDATA_reg[2]/CLK USRAM/genblk1[3].UMEM/CE    0.4860 r    0.5860 r        --        --    0.0999
                               (H) L   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[1].UMEM/CE    0.4862 r    0.5860 r        --        --    0.0997
                               (H) L   UFSM/MEM_IDATA_reg[7]/CLK USRAM/genblk1[3].UMEM/CE    0.4862 r    0.5860 r        --        --    0.0997
                               (H) L   UFSM/MEM_IDATA_reg[5]/CLK USRAM/genblk1[3].UMEM/CE    0.4863 r    0.5860 r        --        --    0.0997
                               (H) S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.5138 r    0.5138 r        --        --    0.0000
                               (H) S   UFSM/MEM_CSB_reg[0]/CLK USRAM/genblk1[0].UMEM/CE    0.5681 r    0.5857 r        --        --    0.0176
                               (H) S   UFSM/MEM_CSB_reg[2]/CLK USRAM/genblk1[2].UMEM/CE    0.5680 r    0.5857 r        --        --    0.0177
                               (H) S   UFSM/MEM_IDATA_reg[4]/CLK USRAM/genblk1[0].UMEM/CE    0.5680 r    0.5857 r        --        --    0.0177
                               (H) S   UFSM/MEM_ADDR_reg[5]/CLK USRAM/genblk1[2].UMEM/CE    0.5680 r    0.5857 r        --        --    0.0177
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                                   S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) L   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000
                               (H) S   UFSM/PREV_CE_reg/CLK UFSM/MEM_CE_reg/CLK    0.0000 r    0.0000 r        --        --    0.0000


=========================================
==== Path Reports for Corner ss_n40c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6498    0.0000    0.0000    0.0000 f
  UFSM/CLK (FSM)                                    1     39.6498    0.0000    0.0000    0.0000 f
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 f
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.2011    0.0383    0.0338    0.0449 r
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0383    0.0011    0.0460 r
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.4972    0.0818    0.0717    0.1177 f
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0818    0.0010    0.1187 f
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6728    0.0850    0.0954    0.2140 r
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0850    0.0012    0.2152 r
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6045    0.0612    0.0757    0.2910 f
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0612    0.0008    0.2918 f
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7584    0.0393    0.0521    0.3439 r
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0393    0.0018    0.3456 r
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.8543    0.0369    0.0440    0.3897 f
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0369    0.0018    0.3915 f
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9968    0.0311    0.0389    0.4304 r
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0311    0.0018    0.4322 r
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.3052    0.0496    0.0486    0.4808 f
  UFSM/I_1/A (INVX8_HVT)                                             0.0496    0.0024    0.4832 f
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0991    0.0240    0.0305    0.5138 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0240    0.0000    0.5138 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5138

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.6824    0.0000    0.0000    0.0000 f
  UFSM/CLK (FSM)                                    1     38.6824    0.0000    0.0000    0.0000 f
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 f
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6815    0.0383    0.0338    0.0449 r
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0383    0.0011    0.0460 r
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.9888    0.0818    0.0717    0.1177 f
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0818    0.0010    0.1187 f
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.6909    0.0850    0.0954    0.2140 r
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0850    0.0012    0.2152 r
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7544    0.0612    0.0757    0.2910 f
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0612    0.0008    0.2918 f
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8573    0.0393    0.0521    0.3439 r
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0393    0.0018    0.3456 r
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.0042    0.0369    0.0440    0.3897 f
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0369    0.0018    0.3915 f
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.0957    0.0311    0.0389    0.4304 r
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0311    0.0018    0.4322 r
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.3330    0.0496    0.0486    0.4808 f
  UFSM/I_1/A (INVX8_HVT)                                             0.0496    0.0024    0.4832 f
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6974    0.0240    0.0305    0.5138 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0240    0.0000    0.5138 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5138

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5138
  total capture clock latency                                                            0.5138
  total clock skew                                                                       0.0000

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : -0.0176
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.1927    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5057    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6598    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6404    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7225    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.8902    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9609    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.3586    0.0416    0.0453    0.4840 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0416    0.0022    0.4863 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5838    0.0332    0.0419    0.5281 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0332    0.0001    0.5282 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.0636    0.0334    0.0393    0.5675 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0334    0.0006    0.5681 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5681

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     14.9995    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2136    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3233    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1201    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9462    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2300    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.1852    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3149    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.5217    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0335    0.0023    0.5857 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5857

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5681
  total capture clock latency                                                            0.5857
  total clock skew                                                                      -0.0176

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Setup Skew              : -0.0177
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.1927    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5057    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6598    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6404    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7225    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.8902    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9609    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.3586    0.0416    0.0453    0.4840 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0416    0.0022    0.4863 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5838    0.0332    0.0419    0.5281 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0332    0.0001    0.5282 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.0636    0.0334    0.0393    0.5675 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0334    0.0006    0.5680 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5680

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     14.9995    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2136    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3233    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1201    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9462    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2300    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.1852    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3149    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.5217    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0335    0.0023    0.5857 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5857

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5680
  total capture clock latency                                                            0.5857
  total clock skew                                                                      -0.0177

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : -0.0177
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.1927    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5057    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6598    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6404    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7225    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.8902    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9609    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.3586    0.0416    0.0453    0.4840 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0416    0.0022    0.4863 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5838    0.0332    0.0419    0.5281 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0332    0.0001    0.5282 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.0636    0.0334    0.0393    0.5675 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0334    0.0005    0.5680 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5680

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     14.9995    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2136    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3233    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1201    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9462    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2300    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.1852    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3149    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.5217    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0335    0.0023    0.5857 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5857

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5680
  total capture clock latency                                                            0.5857
  total clock skew                                                                      -0.0177

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Setup Skew              : -0.0177
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.1927    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5057    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6598    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6404    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7225    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.8902    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9609    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.3586    0.0416    0.0453    0.4840 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0416    0.0022    0.4863 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.5838    0.0332    0.0419    0.5281 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0332    0.0001    0.5282 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.0636    0.0334    0.0393    0.5675 r
  UFSM/MEM_IDATA_reg[0]/CLK (SDFFASX1_HVT)                           0.0334    0.0005    0.5680 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5680

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     14.9995    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2136    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3233    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1201    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9462    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2300    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.1852    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3149    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.5217    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0335    0.0023    0.5857 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5857

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5680
  total capture clock latency                                                            0.5857
  total clock skew                                                                      -0.0177

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0999
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.1927    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5057    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6598    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6404    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7225    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.8902    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9609    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.3586    0.0416    0.0453    0.4840 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0416    0.0020    0.4860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4860

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     14.9995    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2136    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3233    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1201    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9462    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2300    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.1852    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3149    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.5217    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0334    0.0025    0.5860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5860

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4860
  total capture clock latency                                                            0.5860
  total clock skew                                                                      -0.0999

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0999
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.1927    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5057    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6598    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6404    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7225    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.8902    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9609    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.3586    0.0416    0.0453    0.4840 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0416    0.0020    0.4860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4860

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     14.9995    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2136    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3233    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1201    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9462    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2300    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.1852    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3149    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.5217    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0334    0.0025    0.5860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5860

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4860
  total capture clock latency                                                            0.5860
  total clock skew                                                                      -0.0999

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0997
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.1927    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5057    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6598    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6404    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7225    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.8902    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9609    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.3586    0.0416    0.0453    0.4840 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0416    0.0022    0.4862 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4862

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     14.9995    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2136    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3233    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1201    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9462    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2300    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.1852    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3149    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.5217    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0334    0.0025    0.5860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5860

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4862
  total capture clock latency                                                            0.5860
  total clock skew                                                                      -0.0997

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Setup Skew              : -0.0997
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.1927    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5057    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6598    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6404    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7225    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.8902    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9609    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.3586    0.0416    0.0453    0.4840 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0416    0.0022    0.4862 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4862

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     14.9995    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2136    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3233    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1201    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9462    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2300    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.1852    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3149    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.5217    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0334    0.0025    0.5860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5860

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4862
  total capture clock latency                                                            0.5860
  total clock skew                                                                      -0.0997

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[5]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Setup Skew              : -0.0997
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     39.6628    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.1927    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.5057    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6598    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6404    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7225    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.8902    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9609    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.3586    0.0416    0.0453    0.4840 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                           0.0416    0.0022    0.4863 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4863

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     14.9995    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.2136    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.3233    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.1201    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.9462    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.2300    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.1852    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.3149    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.5217    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0334    0.0025    0.5860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5860

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4863
  total capture clock latency                                                            0.5860
  total clock skew                                                                      -0.0997

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0999
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6842    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.9861    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.6923    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7393    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8725    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.9891    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1108    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.2876    0.0416    0.0453    0.4840 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0416    0.0020    0.4860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4860

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1599    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7333    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.2908    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0212    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.7963    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1312    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1526    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2160    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1942    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0334    0.0025    0.5860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5860

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4860
  total capture clock latency                                                            0.5860
  total clock skew                                                                       0.0999

---------------------------------------------
Largest Path #2
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[2]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0999
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6842    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.9861    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.6923    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7393    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8725    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.9891    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1108    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.2876    0.0416    0.0453    0.4840 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                           0.0416    0.0020    0.4860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4860

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1599    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7333    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.2908    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0212    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.7963    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1312    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1526    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2160    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1942    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0334    0.0025    0.5860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5860

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4860
  total capture clock latency                                                            0.5860
  total clock skew                                                                       0.0999

---------------------------------------------
Largest Path #3
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[1].UMEM/CE
Hold Skew               : 0.0997
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6842    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.9861    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.6923    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7393    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8725    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.9891    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1108    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.2876    0.0416    0.0453    0.4840 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0416    0.0022    0.4862 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4862

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1599    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7333    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.2908    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0212    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.7963    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1312    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1526    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2160    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1942    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                            0.0334    0.0025    0.5860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5860

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4862
  total capture clock latency                                                            0.5860
  total clock skew                                                                       0.0997

---------------------------------------------
Largest Path #4
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[7]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0997
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6842    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.9861    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.6923    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7393    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8725    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.9891    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1108    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.2876    0.0416    0.0453    0.4840 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                           0.0416    0.0022    0.4862 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4862

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1599    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7333    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.2908    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0212    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.7963    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1312    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1526    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2160    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1942    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0334    0.0025    0.5860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5860

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4862
  total capture clock latency                                                            0.5860
  total clock skew                                                                       0.0997

---------------------------------------------
Largest Path #5
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[5]/CLK
Capture Sink            : USRAM/genblk1[3].UMEM/CE
Hold Skew               : 0.0997
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6842    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.9861    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.6923    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7393    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8725    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.9891    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1108    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.2876    0.0416    0.0453    0.4840 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                           0.0416    0.0022    0.4863 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.4863

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1599    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7333    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.2908    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0212    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.7963    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1312    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1526    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2160    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1942    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                            0.0334    0.0025    0.5860 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5860

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.4863
  total capture clock latency                                                            0.5860
  total clock skew                                                                       0.0997

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.6824    0.0000    0.0000    0.0000 f
  UFSM/CLK (FSM)                                    1     38.6824    0.0000    0.0000    0.0000 f
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 f
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6815    0.0383    0.0338    0.0449 r
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0383    0.0011    0.0460 r
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.9888    0.0818    0.0717    0.1177 f
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0818    0.0010    0.1187 f
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.6909    0.0850    0.0954    0.2140 r
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0850    0.0012    0.2152 r
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7544    0.0612    0.0757    0.2910 f
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0612    0.0008    0.2918 f
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8573    0.0393    0.0521    0.3439 r
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0393    0.0018    0.3456 r
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.0042    0.0369    0.0440    0.3897 f
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0369    0.0018    0.3915 f
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.0957    0.0311    0.0389    0.4304 r
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0311    0.0018    0.4322 r
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.3330    0.0496    0.0486    0.4808 f
  UFSM/I_1/A (INVX8_HVT)                                             0.0496    0.0024    0.4832 f
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6974    0.0240    0.0305    0.5138 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0240    0.0000    0.5138 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5138

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     39.6498    0.0000    0.0000    0.0000 f
  UFSM/CLK (FSM)                                    1     39.6498    0.0000    0.0000    0.0000 f
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 f
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.2011    0.0383    0.0338    0.0449 r
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0383    0.0011    0.0460 r
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.4972    0.0818    0.0717    0.1177 f
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0818    0.0010    0.1187 f
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.6728    0.0850    0.0954    0.2140 r
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0850    0.0012    0.2152 r
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.6045    0.0612    0.0757    0.2910 f
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0612    0.0008    0.2918 f
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.7584    0.0393    0.0521    0.3439 r
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0393    0.0018    0.3456 r
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.8543    0.0369    0.0440    0.3897 f
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0369    0.0018    0.3915 f
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.9968    0.0311    0.0389    0.4304 r
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0311    0.0018    0.4322 r
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.3052    0.0496    0.0486    0.4808 f
  UFSM/I_1/A (INVX8_HVT)                                             0.0496    0.0024    0.4832 f
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0991    0.0240    0.0305    0.5138 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0240    0.0000    0.5138 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5138

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5138
  total capture clock latency                                                            0.5138
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #2
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[0]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : 0.0176
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6842    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.9861    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.6923    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7393    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8725    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.9891    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1108    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.2876    0.0416    0.0453    0.4840 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0416    0.0022    0.4863 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.7338    0.0332    0.0419    0.5281 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0332    0.0001    0.5282 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.8547    0.0334    0.0393    0.5675 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                             0.0334    0.0006    0.5681 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5681

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1599    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7333    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.2908    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0212    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.7963    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1312    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1526    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2160    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1942    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0335    0.0023    0.5857 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5857

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5681
  total capture clock latency                                                            0.5857
  total clock skew                                                                       0.0176

---------------------------------------------
Smallest Path #3
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_CSB_reg[2]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : 0.0177
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6842    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.9861    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.6923    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7393    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8725    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.9891    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1108    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.2876    0.0416    0.0453    0.4840 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0416    0.0022    0.4863 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.7338    0.0332    0.0419    0.5281 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0332    0.0001    0.5282 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.8547    0.0334    0.0393    0.5675 r
  UFSM/MEM_CSB_reg[2]/CLK (SDFFARX1_HVT)                             0.0334    0.0006    0.5680 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5680

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1599    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7333    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.2908    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0212    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.7963    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1312    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1526    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2160    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1942    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0335    0.0023    0.5857 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5857

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5680
  total capture clock latency                                                            0.5857
  total clock skew                                                                       0.0177

---------------------------------------------
Smallest Path #4
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_IDATA_reg[4]/CLK
Capture Sink            : USRAM/genblk1[0].UMEM/CE
Hold Skew               : 0.0177
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6842    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.9861    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.6923    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7393    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8725    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.9891    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1108    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.2876    0.0416    0.0453    0.4840 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0416    0.0022    0.4863 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.7338    0.0332    0.0419    0.5281 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0332    0.0001    0.5282 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.8547    0.0334    0.0393    0.5675 r
  UFSM/MEM_IDATA_reg[4]/CLK (SDFFARX1_HVT)                           0.0334    0.0005    0.5680 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5680

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1599    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7333    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.2908    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0212    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.7963    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1312    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1526    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2160    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1942    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                            0.0335    0.0023    0.5857 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5857

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5680
  total capture clock latency                                                            0.5857
  total clock skew                                                                       0.0177

---------------------------------------------
Smallest Path #5
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCK
Clock at Launch Sink    : CLOCK
Clock at Capture Sink   : CLOCKCE
Launch Sink             : UFSM/MEM_ADDR_reg[5]/CLK
Capture Sink            : USRAM/genblk1[2].UMEM/CE
Hold Skew               : 0.0177
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  CLK (in)                                          1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/CLK (FSM)                                    1     38.6809    0.0000    0.0000    0.0000 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                       0.0167    0.0110    0.0110 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.6842    0.0461    0.0388    0.0498 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                       0.0461    0.0011    0.0509 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.9861    0.0714    0.0696    0.1205 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                       0.0714    0.0010    0.1215 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.6923    0.0939    0.0958    0.2173 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                       0.0939    0.0012    0.2185 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.7393    0.0592    0.0763    0.2948 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                       0.0592    0.0008    0.2956 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.8725    0.0427    0.0552    0.3508 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                       0.0427    0.0018    0.3525 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.9891    0.0330    0.0420    0.3945 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                       0.0330    0.0018    0.3963 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.1108    0.0352    0.0406    0.4369 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                       0.0352    0.0018    0.4387 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.2876    0.0416    0.0453    0.4840 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                                 0.0416    0.0022    0.4863 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      3.7338    0.0332    0.0419    0.5281 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                                 0.0332    0.0001    0.5282 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     14.8547    0.0334    0.0393    0.5675 r
  UFSM/MEM_ADDR_reg[5]/CLK (SDFFARX1_HVT)                            0.0334    0.0005    0.5680 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5680

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.1599    0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                            0.1084    0.0000    0.0000 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.7333    0.0809    0.1525    0.1525 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                            0.0809    0.0006    0.1531 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.2908    0.1122    0.1117    0.2648 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                            0.1122    0.0008    0.2657 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.0212    0.0671    0.0862    0.3518 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                            0.0671    0.0006    0.3524 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.7963    0.0383    0.0497    0.4021 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                            0.0383    0.0002    0.4023 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.1312    0.0287    0.0372    0.4395 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                            0.0287    0.0008    0.4403 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.1526    0.0258    0.0324    0.4727 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                            0.0258    0.0005    0.4732 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.2160    0.0340    0.0362    0.5094 r
  ZCTSINV_65_881/A (INVX8_HVT)                                       0.0340    0.0004    0.5098 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.1942    0.0301    0.0374    0.5472 f
  ZCTSINV_60_880/A (INVX16_HVT)                                      0.0301    0.0002    0.5474 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.8993    0.0334    0.0360    0.5834 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                            0.0335    0.0023    0.5857 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.5857

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.5680
  total capture clock latency                                                            0.5857
  total clock skew                                                                       0.0177

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0991    0.0240    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0240    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6974    0.0240    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0240    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Setup Skew              : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0991    0.0240    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0240    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6974    0.0240    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0240    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Largest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6974    0.0240    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0240    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0991    0.0240    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0240    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

---------------------------------------------
Smallest Path #1
Mode                    : func
Corner                  : ss_n40c
Scenario                : func.ss_n40c
Skew Group              : default_CLOCK
Clock Fanout            : CLOCKB
Clock at Launch Sink    : CLOCKB
Clock at Capture Sink   : CLOCKB
Launch Sink             : UFSM/PREV_CE_reg/CLK
Capture Sink            : UFSM/MEM_CE_reg/CLK
Hold Skew               : 0.0000
---------------------------------------------

  ===== Launch Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     1.6974    0.0240    0.0000    0.0000 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                                0.0240    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ===== Capture Path =====

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                               0.0000    0.0000
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)    2     2.0991    0.0240    0.0000    0.0000 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                  0.0240    0.0000    0.0000 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0000

  ------------------------------------------------------------------------------------------------------
  total launch clock latency                                                             0.0000
  total capture clock latency                                                            0.0000
  total clock skew                                                                       0.0000

1
