module Q6_without_FF
(
	input wire A,B,C,
	output reg D,F
);
	
	reg o1,o2,o3;
	
	always @(*)
	begin
		o1 = B ^ C;
		o2 = (~B) & C;
		D = A ^ o1;
		o3 = (~o1) & A;
		F = o3 | o2;
	end
	
endmodule