Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 13:44:38 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   222 |
|    Minimum number of control sets                        |   222 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   222 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   206 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             153 |           25 |
| Yes          | No                    | No                     |            6493 |         1452 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------+--------------------+------------------+----------------+
| Clock Signal |             Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm0/fsm0_write_en                   |                    |                1 |              2 |
|  clk         | fsm1/out[1]_i_1__11_n_0              |                    |                1 |              2 |
|  clk         | fsm6/fsm6_write_en                   |                    |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                   |                    |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                   |                    |                2 |              2 |
|  clk         | fsm5/fsm5_write_en                   |                    |                2 |              3 |
|  clk         | fsm/fsm_write_en                     |                    |                1 |              3 |
|  clk         | fsm2/fsm2_write_en                   |                    |                2 |              3 |
|  clk         | fsm8/fsm8_write_en                   |                    |                1 |              3 |
|  clk         | fsm3/out[2]_i_1__8_n_0               |                    |                2 |              3 |
|  clk         | fsm5/j2_write_en                     | fsm5/out_reg[2]_1  |                2 |              4 |
|  clk         | fsm8/i0_write_en                     | fsm8/out_reg[0]_3  |                1 |              4 |
|  clk         | fsm7/j3_write_en                     | fsm7/out_reg[0]_10 |                2 |              4 |
|  clk         | fsm4/k0_write_en                     | fsm3/out_reg[0]_5  |                1 |              4 |
|  clk         | fsm5/j1_write_en                     | fsm5/done_reg_0    |                1 |              4 |
|  clk         | fsm8/E[0]                            |                    |                3 |              4 |
|  clk         | fsm/out_reg[2]_49                    |                    |               32 |             32 |
|  clk         | fsm/out_reg[0]_13[0]                 |                    |               15 |             32 |
|  clk         | fsm/out_reg[0]_12[0]                 |                    |               17 |             32 |
|  clk         | fsm/out_reg[0]_11[0]                 |                    |               19 |             32 |
|  clk         | fsm/out_reg[0]_10[0]                 |                    |               21 |             32 |
|  clk         | fsm/out_reg[0]_1[0]                  |                    |               15 |             32 |
|  clk         | fsm/E[0]                             |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_51                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[2]_50                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[2]_46                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[2]_48                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[2]_47                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_24[0]                 |                    |               17 |             32 |
|  clk         | fsm/out_reg[0]_14[0]                 |                    |               18 |             32 |
|  clk         | fsm/out_reg[0]_15[0]                 |                    |               20 |             32 |
|  clk         | fsm/out_reg[0]_16[0]                 |                    |               23 |             32 |
|  clk         | fsm/out_reg[0]_17[0]                 |                    |               21 |             32 |
|  clk         | fsm/out_reg[0]_18[0]                 |                    |               21 |             32 |
|  clk         | fsm/out_reg[0]_19[0]                 |                    |               18 |             32 |
|  clk         | fsm/out_reg[0]_2[0]                  |                    |               17 |             32 |
|  clk         | fsm/out_reg[0]_20[0]                 |                    |               19 |             32 |
|  clk         | fsm/out_reg[0]_21[0]                 |                    |               21 |             32 |
|  clk         | fsm/out_reg[0]_22[0]                 |                    |               20 |             32 |
|  clk         | fsm/out_reg[0]_23[0]                 |                    |               24 |             32 |
|  clk         | fsm/out_reg[2]_21                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[2]_33                    |                    |               27 |             32 |
|  clk         | fsm/out_reg[1]_88                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[2]_22                    |                    |               27 |             32 |
|  clk         | fsm/out_reg[2]_23                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[2]_24                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[2]_25                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[2]_26                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[2]_27                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[2]_28                    |                    |               32 |             32 |
|  clk         | fsm/out_reg[2]_29                    |                    |               31 |             32 |
|  clk         | fsm/out_reg[2]_30                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[2]_31                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[2]_32                    |                    |               27 |             32 |
|  clk         | fsm/out_reg[2]_45                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[2]_34                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[2]_35                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[2]_36                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[2]_37                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[2]_38                    |                    |               31 |             32 |
|  clk         | fsm/out_reg[2]_39                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[2]_40                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[2]_41                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[2]_42                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[2]_43                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[2]_44                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[2]_15[0]                 |                    |               19 |             32 |
|  clk         | fsm/out_reg[1]_4[0]                  |                    |               16 |             32 |
|  clk         | fsm/out_reg[1]_5[0]                  |                    |               23 |             32 |
|  clk         | fsm/out_reg[1]_6[0]                  |                    |               19 |             32 |
|  clk         | fsm/out_reg[1]_7[0]                  |                    |               20 |             32 |
|  clk         | fsm/out_reg[1]_8[0]                  |                    |               14 |             32 |
|  clk         | fsm/out_reg[1]_9[0]                  |                    |               20 |             32 |
|  clk         | fsm/out_reg[2]_1[0]                  |                    |               22 |             32 |
|  clk         | fsm/out_reg[2]_10[0]                 |                    |               20 |             32 |
|  clk         | fsm/out_reg[2]_11[0]                 |                    |               19 |             32 |
|  clk         | fsm/out_reg[2]_12[0]                 |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_13[0]                 |                    |               18 |             32 |
|  clk         | fsm/out_reg[2]_14[0]                 |                    |               17 |             32 |
|  clk         | fsm/out_reg[1]_3[0]                  |                    |               16 |             32 |
|  clk         | fsm/out_reg[2]_2[0]                  |                    |               17 |             32 |
|  clk         | fsm/out_reg[2]_3[0]                  |                    |               18 |             32 |
|  clk         | fsm/out_reg[2]_4[0]                  |                    |               17 |             32 |
|  clk         | fsm/out_reg[2]_5[0]                  |                    |               20 |             32 |
|  clk         | fsm/out_reg[2]_6[0]                  |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_7[0]                  |                    |               20 |             32 |
|  clk         | fsm/out_reg[2]_8[0]                  |                    |               16 |             32 |
|  clk         | fsm/out_reg[2]_9[0]                  |                    |               20 |             32 |
|  clk         | fsm2/bin_read0_0_write_en            |                    |                7 |             32 |
|  clk         | fsm3/v_0_write_en                    |                    |                7 |             32 |
|  clk         | fsm3/E[0]                            |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_15[0]                 |                    |               19 |             32 |
|  clk         | fsm/out_reg[0]_4[0]                  |                    |               17 |             32 |
|  clk         | fsm/out_reg[0]_5[0]                  |                    |               23 |             32 |
|  clk         | fsm/out_reg[0]_6[0]                  |                    |               25 |             32 |
|  clk         | fsm/out_reg[0]_7[0]                  |                    |               20 |             32 |
|  clk         | fsm/out_reg[0]_8[0]                  |                    |               20 |             32 |
|  clk         | fsm/out_reg[0]_9[0]                  |                    |               16 |             32 |
|  clk         | fsm/out_reg[1]_10[0]                 |                    |               19 |             32 |
|  clk         | fsm/out_reg[1]_11[0]                 |                    |               17 |             32 |
|  clk         | fsm/out_reg[1]_12[0]                 |                    |               17 |             32 |
|  clk         | fsm/out_reg[1]_13[0]                 |                    |               19 |             32 |
|  clk         | fsm/out_reg[1]_14[0]                 |                    |               22 |             32 |
|  clk         | fsm/out_reg[0]_3[0]                  |                    |               22 |             32 |
|  clk         | fsm/out_reg[1]_16[0]                 |                    |               21 |             32 |
|  clk         | fsm/out_reg[1]_17[0]                 |                    |               23 |             32 |
|  clk         | fsm/out_reg[1]_18[0]                 |                    |               21 |             32 |
|  clk         | fsm/out_reg[1]_19[0]                 |                    |               21 |             32 |
|  clk         | fsm/out_reg[1]_20[0]                 |                    |               15 |             32 |
|  clk         | fsm/out_reg[1]_21[0]                 |                    |               19 |             32 |
|  clk         | fsm/out_reg[1]_22[0]                 |                    |               19 |             32 |
|  clk         | fsm/out_reg[1]_23[0]                 |                    |               24 |             32 |
|  clk         | fsm/out_reg[1]_24[0]                 |                    |               21 |             32 |
|  clk         | fsm/out_reg[1]_25[0]                 |                    |               20 |             32 |
|  clk         | fsm/out_reg[1]_26[0]                 |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_74                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_62                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_63                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_64                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_65                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_66                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_67                    |                    |               32 |             32 |
|  clk         | fsm/out_reg[0]_68                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_69                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_70                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_71                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_72                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_73                    |                    |               32 |             32 |
|  clk         | fsm/out_reg[0]_61                    |                    |               32 |             32 |
|  clk         | fsm/out_reg[0]_75                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_76                    |                    |               32 |             32 |
|  clk         | fsm/out_reg[0]_77                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_78                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_79                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_80                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_81                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_82                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_83                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_84                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_85                    |                    |               31 |             32 |
|  clk         | fsm/out_reg[0]_86                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_48                    |                    |               29 |             32 |
|  clk         | fsm6/C_sh_read0_0_write_en           |                    |               15 |             32 |
|  clk         | par_done_reg2/E[0]                   |                    |               20 |             32 |
|  clk         | par_done_reg3/alpha__0_write_en      |                    |                8 |             32 |
|  clk         | par_done_reg4/beta__0_write_en       |                    |               10 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en      |                    |                6 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en      |                    |                7 |             32 |
|  clk         | A_int_read0_0/A_int_read0_0_write_en |                    |               31 |             32 |
|  clk         | fsm/out_reg[0]_43                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_44                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_45                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_46                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_47                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_90                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_49                    |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_50                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_51                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_52                    |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_53                    |                    |               31 |             32 |
|  clk         | fsm/out_reg[0]_54                    |                    |               31 |             32 |
|  clk         | fsm/out_reg[0]_55                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_56                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_57                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[0]_58                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_59                    |                    |               26 |             32 |
|  clk         | fsm/out_reg[0]_60                    |                    |               31 |             32 |
|  clk         | fsm/out_reg[1]_77                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_65                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[1]_66                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[1]_67                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[1]_68                    |                    |               31 |             32 |
|  clk         | fsm/out_reg[1]_69                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_70                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_71                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_72                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_73                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_74                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[1]_75                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_76                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_88                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_78                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_79                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_80                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_81                    |                    |               32 |             32 |
|  clk         | fsm/out_reg[1]_82                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[1]_83                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_84                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_85                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_86                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_87                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[1]_89                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[2]_20                    |                    |               27 |             32 |
|  clk         | fsm/out_reg[1]_63                    |                    |               31 |             32 |
|  clk         | fsm/out_reg[0]_87                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[0]_89                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[0]_90                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_43                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_44                    |                    |               27 |             32 |
|  clk         | fsm/out_reg[1]_45                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[1]_46                    |                    |               32 |             32 |
|  clk         | fsm/out_reg[1]_47                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_48                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_49                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_50                    |                    |               31 |             32 |
|  clk         | fsm/out_reg[1]_51                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[1]_52                    |                    |               30 |             32 |
|  clk         | fsm/out_reg[1]_53                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_54                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[1]_55                    |                    |               31 |             32 |
|  clk         | fsm/out_reg[1]_56                    |                    |               31 |             32 |
|  clk         | fsm/out_reg[1]_57                    |                    |               28 |             32 |
|  clk         | fsm/out_reg[1]_58                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_59                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_60                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_61                    |                    |               29 |             32 |
|  clk         | fsm/out_reg[1]_62                    |                    |               31 |             32 |
|  clk         | fsm/out_reg[1]_64                    |                    |               30 |             32 |
|  clk         |                                      | fsm2/RSTP          |                8 |             51 |
|  clk         |                                      | mult_pipe2/p_0_in  |                9 |             51 |
|  clk         |                                      | mult_pipe1/p_0_in  |                8 |             51 |
|  clk         |                                      |                    |               32 |             59 |
+--------------+--------------------------------------+--------------------+------------------+----------------+


