
Probe_LA_v5_calibrate_table.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a80c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  0800a918  0800a918  0001a918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa5c  0800aa5c  00020224  2**0
                  CONTENTS
  4 .ARM          00000000  0800aa5c  0800aa5c  00020224  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800aa5c  0800aa5c  00020224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa5c  0800aa5c  0001aa5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aa60  0800aa60  0001aa60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  0800aa64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001370  20000228  0800ac88  00020228  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001598  0800ac88  00021598  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 12 .debug_info   000225cf  00000000  00000000  0002024d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050e4  00000000  00000000  0004281c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016c8  00000000  00000000  00047900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001490  00000000  00000000  00048fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e546  00000000  00000000  0004a458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d56c  00000000  00000000  0006899e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097d96  00000000  00000000  00085f0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011dca0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000641c  00000000  00000000  0011dcf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000228 	.word	0x20000228
 8000128:	00000000 	.word	0x00000000
 800012c:	0800a900 	.word	0x0800a900

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000022c 	.word	0x2000022c
 8000148:	0800a900 	.word	0x0800a900

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <ToggleLDAC>:
// Подключение заголовочного файла
#include <DAC_AD5322.h>

//--------------------------------------------------------------------------
// Необходим для загрузки значений в ЦАП
void ToggleLDAC() {
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD5312_LDAC_GPIO_Port, AD5312_LDAC_Pin, GPIO_PIN_RESET);
 8000160:	2200      	movs	r2, #0
 8000162:	2102      	movs	r1, #2
 8000164:	4804      	ldr	r0, [pc, #16]	; (8000178 <ToggleLDAC+0x1c>)
 8000166:	f002 fc1a 	bl	800299e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD5312_LDAC_GPIO_Port, AD5312_LDAC_Pin, GPIO_PIN_SET);
 800016a:	2201      	movs	r2, #1
 800016c:	2102      	movs	r1, #2
 800016e:	4802      	ldr	r0, [pc, #8]	; (8000178 <ToggleLDAC+0x1c>)
 8000170:	f002 fc15 	bl	800299e <HAL_GPIO_WritePin>
}
 8000174:	bf00      	nop
 8000176:	bd80      	pop	{r7, pc}
 8000178:	40010800 	.word	0x40010800

0800017c <SendSPI>:
//--------------------------------------------------------------------------
void SendSPI(SPI_HandleTypeDef *pSPI,uint16_t out){
 800017c:	b580      	push	{r7, lr}
 800017e:	b082      	sub	sp, #8
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
 8000184:	460b      	mov	r3, r1
 8000186:	807b      	strh	r3, [r7, #2]

  	HAL_GPIO_WritePin(AD5312_SYNC_GPIO_Port, AD5312_SYNC_Pin, GPIO_PIN_RESET);
 8000188:	2200      	movs	r2, #0
 800018a:	2110      	movs	r1, #16
 800018c:	4808      	ldr	r0, [pc, #32]	; (80001b0 <SendSPI+0x34>)
 800018e:	f002 fc06 	bl	800299e <HAL_GPIO_WritePin>

  	// Передача значений в цап
  	//out	= 0b0100000111111111;
  	HAL_SPI_Transmit(pSPI, (uint8_t*)(&out), 1, 1);
 8000192:	1cb9      	adds	r1, r7, #2
 8000194:	2301      	movs	r3, #1
 8000196:	2201      	movs	r2, #1
 8000198:	6878      	ldr	r0, [r7, #4]
 800019a:	f004 fce5 	bl	8004b68 <HAL_SPI_Transmit>

  	// запепрет передачи CS
  	HAL_GPIO_WritePin(AD5312_SYNC_GPIO_Port, AD5312_SYNC_Pin, GPIO_PIN_SET);
 800019e:	2201      	movs	r2, #1
 80001a0:	2110      	movs	r1, #16
 80001a2:	4803      	ldr	r0, [pc, #12]	; (80001b0 <SendSPI+0x34>)
 80001a4:	f002 fbfb 	bl	800299e <HAL_GPIO_WritePin>

}
 80001a8:	bf00      	nop
 80001aa:	3708      	adds	r7, #8
 80001ac:	46bd      	mov	sp, r7
 80001ae:	bd80      	pop	{r7, pc}
 80001b0:	40010800 	.word	0x40010800

080001b4 <DAC_AD5322_Ch1Ch2>:
  	SendSPI(pSPI,out);
  	SendSPI(pSPI,out);
  	ToggleLDAC();
}
//--------------------------------------------------------------------------
void DAC_AD5322_Ch1Ch2(SPI_HandleTypeDef *pSPI, uint16_t data_ch1, uint16_t data_ch2) {
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b086      	sub	sp, #24
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
 80001bc:	460b      	mov	r3, r1
 80001be:	807b      	strh	r3, [r7, #2]
 80001c0:	4613      	mov	r3, r2
 80001c2:	803b      	strh	r3, [r7, #0]

	if (data_ch1 > 0x0FFF)	data_ch1	= 0x0FFF;
 80001c4:	887b      	ldrh	r3, [r7, #2]
 80001c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80001ca:	d302      	bcc.n	80001d2 <DAC_AD5322_Ch1Ch2+0x1e>
 80001cc:	f640 73ff 	movw	r3, #4095	; 0xfff
 80001d0:	807b      	strh	r3, [r7, #2]
	if (data_ch2 > 0x0FFF)	data_ch2	= 0x0FFF;
 80001d2:	883b      	ldrh	r3, [r7, #0]
 80001d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80001d8:	d302      	bcc.n	80001e0 <DAC_AD5322_Ch1Ch2+0x2c>
 80001da:	f640 73ff 	movw	r3, #4095	; 0xfff
 80001de:	803b      	strh	r3, [r7, #0]

  	uint16_t chan 		= 0;	// bit 15: 0 для канала A, 1 для канала B.
 80001e0:	2300      	movs	r3, #0
 80001e2:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 80001e4:	2301      	movs	r3, #1
 80001e6:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 80001e8:	2300      	movs	r3, #0
 80001ea:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes    0  Normal Operation
 80001ec:	2300      	movs	r3, #0
 80001ee:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 80001f0:	8afb      	ldrh	r3, [r7, #22]
 80001f2:	03db      	lsls	r3, r3, #15
 80001f4:	b21a      	sxth	r2, r3
 80001f6:	8abb      	ldrh	r3, [r7, #20]
 80001f8:	039b      	lsls	r3, r3, #14
 80001fa:	b21b      	sxth	r3, r3
 80001fc:	4313      	orrs	r3, r2
 80001fe:	b21a      	sxth	r2, r3
 8000200:	8a7b      	ldrh	r3, [r7, #18]
 8000202:	035b      	lsls	r3, r3, #13
 8000204:	b21b      	sxth	r3, r3
 8000206:	4313      	orrs	r3, r2
 8000208:	b21a      	sxth	r2, r3
 800020a:	8a3b      	ldrh	r3, [r7, #16]
 800020c:	031b      	lsls	r3, r3, #12
 800020e:	b21b      	sxth	r3, r3
 8000210:	4313      	orrs	r3, r2
 8000212:	b21b      	sxth	r3, r3
 8000214:	81fb      	strh	r3, [r7, #14]
	out = (tv & 0xF000) | (data_ch1 & 0x0FFF);
 8000216:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800021a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800021e:	f023 030f 	bic.w	r3, r3, #15
 8000222:	b21a      	sxth	r2, r3
 8000224:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000228:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800022c:	b21b      	sxth	r3, r3
 800022e:	4313      	orrs	r3, r2
 8000230:	b21b      	sxth	r3, r3
 8000232:	81bb      	strh	r3, [r7, #12]

  	SendSPI(pSPI,out);
 8000234:	89bb      	ldrh	r3, [r7, #12]
 8000236:	4619      	mov	r1, r3
 8000238:	6878      	ldr	r0, [r7, #4]
 800023a:	f7ff ff9f 	bl	800017c <SendSPI>
  	SendSPI(pSPI,out);
 800023e:	89bb      	ldrh	r3, [r7, #12]
 8000240:	4619      	mov	r1, r3
 8000242:	6878      	ldr	r0, [r7, #4]
 8000244:	f7ff ff9a 	bl	800017c <SendSPI>
  	//--------------------------------------------------------------------------
  	chan 		= 1;	// bit 15: 0 для канала A, 1 для канала B.
 8000248:	2301      	movs	r3, #1
 800024a:	82fb      	strh	r3, [r7, #22]
  	bufferVref 	= 1;	// bit 14: усилитель VREF?
 800024c:	2301      	movs	r3, #1
 800024e:	82bb      	strh	r3, [r7, #20]
  	PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000250:	2300      	movs	r3, #0
 8000252:	827b      	strh	r3, [r7, #18]
  	PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes    0  Normal Operation
 8000254:	2300      	movs	r3, #0
 8000256:	823b      	strh	r3, [r7, #16]

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000258:	8afb      	ldrh	r3, [r7, #22]
 800025a:	03db      	lsls	r3, r3, #15
 800025c:	b21a      	sxth	r2, r3
 800025e:	8abb      	ldrh	r3, [r7, #20]
 8000260:	039b      	lsls	r3, r3, #14
 8000262:	b21b      	sxth	r3, r3
 8000264:	4313      	orrs	r3, r2
 8000266:	b21a      	sxth	r2, r3
 8000268:	8a7b      	ldrh	r3, [r7, #18]
 800026a:	035b      	lsls	r3, r3, #13
 800026c:	b21b      	sxth	r3, r3
 800026e:	4313      	orrs	r3, r2
 8000270:	b21a      	sxth	r2, r3
 8000272:	8a3b      	ldrh	r3, [r7, #16]
 8000274:	031b      	lsls	r3, r3, #12
 8000276:	b21b      	sxth	r3, r3
 8000278:	4313      	orrs	r3, r2
 800027a:	b21b      	sxth	r3, r3
 800027c:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch2 & 0x0FFF);
 800027e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000282:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000286:	f023 030f 	bic.w	r3, r3, #15
 800028a:	b21a      	sxth	r2, r3
 800028c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000290:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000294:	b21b      	sxth	r3, r3
 8000296:	4313      	orrs	r3, r2
 8000298:	b21b      	sxth	r3, r3
 800029a:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 800029c:	89bb      	ldrh	r3, [r7, #12]
 800029e:	4619      	mov	r1, r3
 80002a0:	6878      	ldr	r0, [r7, #4]
 80002a2:	f7ff ff6b 	bl	800017c <SendSPI>
  	SendSPI(pSPI,out);
 80002a6:	89bb      	ldrh	r3, [r7, #12]
 80002a8:	4619      	mov	r1, r3
 80002aa:	6878      	ldr	r0, [r7, #4]
 80002ac:	f7ff ff66 	bl	800017c <SendSPI>
  	ToggleLDAC();
 80002b0:	f7ff ff54 	bl	800015c <ToggleLDAC>
}
 80002b4:	bf00      	nop
 80002b6:	3718      	adds	r7, #24
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}

080002bc <btn_run_get_state>:

/*
 * @brief   Get run button state
 * @retval  One of three state : not pressed(0x00), short press(0x01), long press(0x02)
 */
uint8_t btn_run_get_state(void) {
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
    uint8_t state = BTN_NOT_PRESSED;
 80002c2:	2300      	movs	r3, #0
 80002c4:	71fb      	strb	r3, [r7, #7]

    if ( btn_pin_12.was_short_pressed == 1 ) {
 80002c6:	4b0b      	ldr	r3, [pc, #44]	; (80002f4 <btn_run_get_state+0x38>)
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	2b01      	cmp	r3, #1
 80002cc:	d105      	bne.n	80002da <btn_run_get_state+0x1e>
        state = BTN_SHORT_PRESS;
 80002ce:	2301      	movs	r3, #1
 80002d0:	71fb      	strb	r3, [r7, #7]
        btn_pin_12.was_short_pressed = 0;
 80002d2:	4b08      	ldr	r3, [pc, #32]	; (80002f4 <btn_run_get_state+0x38>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	701a      	strb	r2, [r3, #0]
 80002d8:	e005      	b.n	80002e6 <btn_run_get_state+0x2a>
    }
    else if ( btn_pin_12.is_long_press == 1 ) {
 80002da:	4b06      	ldr	r3, [pc, #24]	; (80002f4 <btn_run_get_state+0x38>)
 80002dc:	785b      	ldrb	r3, [r3, #1]
 80002de:	2b01      	cmp	r3, #1
 80002e0:	d101      	bne.n	80002e6 <btn_run_get_state+0x2a>
        state = BTN_LONG_PRESS;
 80002e2:	2302      	movs	r3, #2
 80002e4:	71fb      	strb	r3, [r7, #7]
    }

    return state;
 80002e6:	79fb      	ldrb	r3, [r7, #7]
}
 80002e8:	4618      	mov	r0, r3
 80002ea:	370c      	adds	r7, #12
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bc80      	pop	{r7}
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	20000248 	.word	0x20000248

080002f8 <btn_up_get_state>:

/*
 * @brief   Get up button state
 * @retval  One of three state : not pressed, short press, long press
 */
uint8_t btn_up_get_state(void) {
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
    uint8_t state = BTN_NOT_PRESSED;
 80002fe:	2300      	movs	r3, #0
 8000300:	71fb      	strb	r3, [r7, #7]

    if ( btn_pin_13.was_short_pressed == 1 ) {
 8000302:	4b09      	ldr	r3, [pc, #36]	; (8000328 <btn_up_get_state+0x30>)
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	2b01      	cmp	r3, #1
 8000308:	d102      	bne.n	8000310 <btn_up_get_state+0x18>
        state = BTN_SHORT_PRESS;
 800030a:	2301      	movs	r3, #1
 800030c:	71fb      	strb	r3, [r7, #7]
 800030e:	e005      	b.n	800031c <btn_up_get_state+0x24>
    }
    else if ( btn_pin_13.is_long_press == 1 ) {
 8000310:	4b05      	ldr	r3, [pc, #20]	; (8000328 <btn_up_get_state+0x30>)
 8000312:	785b      	ldrb	r3, [r3, #1]
 8000314:	2b01      	cmp	r3, #1
 8000316:	d101      	bne.n	800031c <btn_up_get_state+0x24>
        state = BTN_LONG_PRESS;
 8000318:	2302      	movs	r3, #2
 800031a:	71fb      	strb	r3, [r7, #7]
    }

    return state;
 800031c:	79fb      	ldrb	r3, [r7, #7]
}
 800031e:	4618      	mov	r0, r3
 8000320:	370c      	adds	r7, #12
 8000322:	46bd      	mov	sp, r7
 8000324:	bc80      	pop	{r7}
 8000326:	4770      	bx	lr
 8000328:	20000250 	.word	0x20000250

0800032c <btn_down_get_state>:

/*
 * @brief   Get down button state
 * @retval  One of three state : not pressed, short press, long press
 */
uint8_t btn_down_get_state(void) {
 800032c:	b480      	push	{r7}
 800032e:	b083      	sub	sp, #12
 8000330:	af00      	add	r7, sp, #0
    uint8_t state = BTN_NOT_PRESSED;
 8000332:	2300      	movs	r3, #0
 8000334:	71fb      	strb	r3, [r7, #7]

    if ( btn_pin_14.was_short_pressed == 1 ) {
 8000336:	4b09      	ldr	r3, [pc, #36]	; (800035c <btn_down_get_state+0x30>)
 8000338:	781b      	ldrb	r3, [r3, #0]
 800033a:	2b01      	cmp	r3, #1
 800033c:	d102      	bne.n	8000344 <btn_down_get_state+0x18>
        state = BTN_SHORT_PRESS;
 800033e:	2301      	movs	r3, #1
 8000340:	71fb      	strb	r3, [r7, #7]
 8000342:	e005      	b.n	8000350 <btn_down_get_state+0x24>
    }
    else if ( btn_pin_14.is_long_press == 1 ) {
 8000344:	4b05      	ldr	r3, [pc, #20]	; (800035c <btn_down_get_state+0x30>)
 8000346:	785b      	ldrb	r3, [r3, #1]
 8000348:	2b01      	cmp	r3, #1
 800034a:	d101      	bne.n	8000350 <btn_down_get_state+0x24>
        state = BTN_LONG_PRESS;
 800034c:	2302      	movs	r3, #2
 800034e:	71fb      	strb	r3, [r7, #7]
    }

    return state;
 8000350:	79fb      	ldrb	r3, [r7, #7]
}
 8000352:	4618      	mov	r0, r3
 8000354:	370c      	adds	r7, #12
 8000356:	46bd      	mov	sp, r7
 8000358:	bc80      	pop	{r7}
 800035a:	4770      	bx	lr
 800035c:	20000258 	.word	0x20000258

08000360 <HAL_GPIO_EXTI_Callback>:

/*
 * @brief   GPIO EXTI Callback for buttons
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 800036a:	88fb      	ldrh	r3, [r7, #6]
 800036c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000370:	d058      	beq.n	8000424 <HAL_GPIO_EXTI_Callback+0xc4>
 8000372:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000376:	f300 8081 	bgt.w	800047c <HAL_GPIO_EXTI_Callback+0x11c>
 800037a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800037e:	d003      	beq.n	8000388 <HAL_GPIO_EXTI_Callback+0x28>
 8000380:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000384:	d027      	beq.n	80003d6 <HAL_GPIO_EXTI_Callback+0x76>
                        btn_pin_13.is_long_press = 0;
                    }
                }
                break;
    };
}
 8000386:	e079      	b.n	800047c <HAL_GPIO_EXTI_Callback+0x11c>
            if ( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET ) {
 8000388:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800038c:	483d      	ldr	r0, [pc, #244]	; (8000484 <HAL_GPIO_EXTI_Callback+0x124>)
 800038e:	f002 faef 	bl	8002970 <HAL_GPIO_ReadPin>
 8000392:	4603      	mov	r3, r0
 8000394:	2b00      	cmp	r3, #0
 8000396:	d103      	bne.n	80003a0 <HAL_GPIO_EXTI_Callback+0x40>
                btn_pin_12.is_count_started = 1;
 8000398:	4b3b      	ldr	r3, [pc, #236]	; (8000488 <HAL_GPIO_EXTI_Callback+0x128>)
 800039a:	2201      	movs	r2, #1
 800039c:	709a      	strb	r2, [r3, #2]
            break;
 800039e:	e068      	b.n	8000472 <HAL_GPIO_EXTI_Callback+0x112>
                if ( btn_pin_12.counter > 40 ||
 80003a0:	4b39      	ldr	r3, [pc, #228]	; (8000488 <HAL_GPIO_EXTI_Callback+0x128>)
 80003a2:	889b      	ldrh	r3, [r3, #4]
 80003a4:	2b28      	cmp	r3, #40	; 0x28
 80003a6:	d804      	bhi.n	80003b2 <HAL_GPIO_EXTI_Callback+0x52>
                     btn_pin_12.counter < 800 ) {
 80003a8:	4b37      	ldr	r3, [pc, #220]	; (8000488 <HAL_GPIO_EXTI_Callback+0x128>)
 80003aa:	889b      	ldrh	r3, [r3, #4]
                if ( btn_pin_12.counter > 40 ||
 80003ac:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80003b0:	d209      	bcs.n	80003c6 <HAL_GPIO_EXTI_Callback+0x66>
                    btn_pin_12.was_short_pressed = 1;
 80003b2:	4b35      	ldr	r3, [pc, #212]	; (8000488 <HAL_GPIO_EXTI_Callback+0x128>)
 80003b4:	2201      	movs	r2, #1
 80003b6:	701a      	strb	r2, [r3, #0]
                    btn_pin_12.counter    = 0;
 80003b8:	4b33      	ldr	r3, [pc, #204]	; (8000488 <HAL_GPIO_EXTI_Callback+0x128>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	809a      	strh	r2, [r3, #4]
                    btn_pin_12.is_count_started = 0;
 80003be:	4b32      	ldr	r3, [pc, #200]	; (8000488 <HAL_GPIO_EXTI_Callback+0x128>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	709a      	strb	r2, [r3, #2]
                    break;
 80003c4:	e05a      	b.n	800047c <HAL_GPIO_EXTI_Callback+0x11c>
                if ( btn_pin_12.is_long_press == 1 ) {
 80003c6:	4b30      	ldr	r3, [pc, #192]	; (8000488 <HAL_GPIO_EXTI_Callback+0x128>)
 80003c8:	785b      	ldrb	r3, [r3, #1]
 80003ca:	2b01      	cmp	r3, #1
 80003cc:	d151      	bne.n	8000472 <HAL_GPIO_EXTI_Callback+0x112>
                    btn_pin_12.is_long_press = 0;
 80003ce:	4b2e      	ldr	r3, [pc, #184]	; (8000488 <HAL_GPIO_EXTI_Callback+0x128>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	705a      	strb	r2, [r3, #1]
            break;
 80003d4:	e04d      	b.n	8000472 <HAL_GPIO_EXTI_Callback+0x112>
                if ( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_RESET ) {
 80003d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003da:	482a      	ldr	r0, [pc, #168]	; (8000484 <HAL_GPIO_EXTI_Callback+0x124>)
 80003dc:	f002 fac8 	bl	8002970 <HAL_GPIO_ReadPin>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d103      	bne.n	80003ee <HAL_GPIO_EXTI_Callback+0x8e>
                    btn_pin_13.is_count_started = 1;
 80003e6:	4b29      	ldr	r3, [pc, #164]	; (800048c <HAL_GPIO_EXTI_Callback+0x12c>)
 80003e8:	2201      	movs	r2, #1
 80003ea:	709a      	strb	r2, [r3, #2]
                break;
 80003ec:	e043      	b.n	8000476 <HAL_GPIO_EXTI_Callback+0x116>
                    if ( btn_pin_13.counter > 40 ||
 80003ee:	4b27      	ldr	r3, [pc, #156]	; (800048c <HAL_GPIO_EXTI_Callback+0x12c>)
 80003f0:	889b      	ldrh	r3, [r3, #4]
 80003f2:	2b28      	cmp	r3, #40	; 0x28
 80003f4:	d804      	bhi.n	8000400 <HAL_GPIO_EXTI_Callback+0xa0>
                         btn_pin_13.counter < 800 ) {
 80003f6:	4b25      	ldr	r3, [pc, #148]	; (800048c <HAL_GPIO_EXTI_Callback+0x12c>)
 80003f8:	889b      	ldrh	r3, [r3, #4]
                    if ( btn_pin_13.counter > 40 ||
 80003fa:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80003fe:	d209      	bcs.n	8000414 <HAL_GPIO_EXTI_Callback+0xb4>
                        btn_pin_13.was_short_pressed = 1;
 8000400:	4b22      	ldr	r3, [pc, #136]	; (800048c <HAL_GPIO_EXTI_Callback+0x12c>)
 8000402:	2201      	movs	r2, #1
 8000404:	701a      	strb	r2, [r3, #0]
                        btn_pin_13.counter    = 0;
 8000406:	4b21      	ldr	r3, [pc, #132]	; (800048c <HAL_GPIO_EXTI_Callback+0x12c>)
 8000408:	2200      	movs	r2, #0
 800040a:	809a      	strh	r2, [r3, #4]
                        btn_pin_13.is_count_started = 0;
 800040c:	4b1f      	ldr	r3, [pc, #124]	; (800048c <HAL_GPIO_EXTI_Callback+0x12c>)
 800040e:	2200      	movs	r2, #0
 8000410:	709a      	strb	r2, [r3, #2]
                        break;
 8000412:	e033      	b.n	800047c <HAL_GPIO_EXTI_Callback+0x11c>
                    if ( btn_pin_13.is_long_press == 1 ) {
 8000414:	4b1d      	ldr	r3, [pc, #116]	; (800048c <HAL_GPIO_EXTI_Callback+0x12c>)
 8000416:	785b      	ldrb	r3, [r3, #1]
 8000418:	2b01      	cmp	r3, #1
 800041a:	d12c      	bne.n	8000476 <HAL_GPIO_EXTI_Callback+0x116>
                        btn_pin_13.is_long_press = 0;
 800041c:	4b1b      	ldr	r3, [pc, #108]	; (800048c <HAL_GPIO_EXTI_Callback+0x12c>)
 800041e:	2200      	movs	r2, #0
 8000420:	705a      	strb	r2, [r3, #1]
                break;
 8000422:	e028      	b.n	8000476 <HAL_GPIO_EXTI_Callback+0x116>
                if ( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_RESET ) {
 8000424:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000428:	4816      	ldr	r0, [pc, #88]	; (8000484 <HAL_GPIO_EXTI_Callback+0x124>)
 800042a:	f002 faa1 	bl	8002970 <HAL_GPIO_ReadPin>
 800042e:	4603      	mov	r3, r0
 8000430:	2b00      	cmp	r3, #0
 8000432:	d103      	bne.n	800043c <HAL_GPIO_EXTI_Callback+0xdc>
                    btn_pin_14.is_count_started = 1;
 8000434:	4b16      	ldr	r3, [pc, #88]	; (8000490 <HAL_GPIO_EXTI_Callback+0x130>)
 8000436:	2201      	movs	r2, #1
 8000438:	709a      	strb	r2, [r3, #2]
                break;
 800043a:	e01e      	b.n	800047a <HAL_GPIO_EXTI_Callback+0x11a>
                    if ( btn_pin_14.counter > 40 ||
 800043c:	4b14      	ldr	r3, [pc, #80]	; (8000490 <HAL_GPIO_EXTI_Callback+0x130>)
 800043e:	889b      	ldrh	r3, [r3, #4]
 8000440:	2b28      	cmp	r3, #40	; 0x28
 8000442:	d804      	bhi.n	800044e <HAL_GPIO_EXTI_Callback+0xee>
                         btn_pin_14.counter < 800 ) {
 8000444:	4b12      	ldr	r3, [pc, #72]	; (8000490 <HAL_GPIO_EXTI_Callback+0x130>)
 8000446:	889b      	ldrh	r3, [r3, #4]
                    if ( btn_pin_14.counter > 40 ||
 8000448:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800044c:	d209      	bcs.n	8000462 <HAL_GPIO_EXTI_Callback+0x102>
                        btn_pin_13.was_short_pressed = 1;
 800044e:	4b0f      	ldr	r3, [pc, #60]	; (800048c <HAL_GPIO_EXTI_Callback+0x12c>)
 8000450:	2201      	movs	r2, #1
 8000452:	701a      	strb	r2, [r3, #0]
                        btn_pin_14.counter    = 0;
 8000454:	4b0e      	ldr	r3, [pc, #56]	; (8000490 <HAL_GPIO_EXTI_Callback+0x130>)
 8000456:	2200      	movs	r2, #0
 8000458:	809a      	strh	r2, [r3, #4]
                        btn_pin_14.is_count_started = 0;
 800045a:	4b0d      	ldr	r3, [pc, #52]	; (8000490 <HAL_GPIO_EXTI_Callback+0x130>)
 800045c:	2200      	movs	r2, #0
 800045e:	709a      	strb	r2, [r3, #2]
                        break;
 8000460:	e00c      	b.n	800047c <HAL_GPIO_EXTI_Callback+0x11c>
                    if ( btn_pin_13.is_long_press == 1 ) {
 8000462:	4b0a      	ldr	r3, [pc, #40]	; (800048c <HAL_GPIO_EXTI_Callback+0x12c>)
 8000464:	785b      	ldrb	r3, [r3, #1]
 8000466:	2b01      	cmp	r3, #1
 8000468:	d107      	bne.n	800047a <HAL_GPIO_EXTI_Callback+0x11a>
                        btn_pin_13.is_long_press = 0;
 800046a:	4b08      	ldr	r3, [pc, #32]	; (800048c <HAL_GPIO_EXTI_Callback+0x12c>)
 800046c:	2200      	movs	r2, #0
 800046e:	705a      	strb	r2, [r3, #1]
                break;
 8000470:	e003      	b.n	800047a <HAL_GPIO_EXTI_Callback+0x11a>
            break;
 8000472:	bf00      	nop
 8000474:	e002      	b.n	800047c <HAL_GPIO_EXTI_Callback+0x11c>
                break;
 8000476:	bf00      	nop
 8000478:	e000      	b.n	800047c <HAL_GPIO_EXTI_Callback+0x11c>
                break;
 800047a:	bf00      	nop
}
 800047c:	bf00      	nop
 800047e:	3708      	adds	r7, #8
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40010c00 	.word	0x40010c00
 8000488:	20000248 	.word	0x20000248
 800048c:	20000250 	.word	0x20000250
 8000490:	20000258 	.word	0x20000258

08000494 <flash_is_calibTable_null>:
/*
 * @brief   Checks is there any calibration values in flash memory
 * @retval  Status (0x01) or (0x00) if there is table or no
 */
uint8_t flash_is_calibTable_null(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 800049a:	af00      	add	r7, sp, #0
    Table_t t;
    volatile uint32_t addr = FLASH_TABLE_START_ADDR;
 800049c:	1d3b      	adds	r3, r7, #4
 800049e:	4a0c      	ldr	r2, [pc, #48]	; (80004d0 <flash_is_calibTable_null+0x3c>)
 80004a0:	601a      	str	r2, [r3, #0]

    /* Копируем значения из флеш-памяти во временную переменную для
     * того, чтобы проверить значение поля MagicNum. Копируем 50 байт
     * с запасом, вдруг если в структуре Table_t изменятся какие-либо
     * поля и адрес поля MagicNum в флеш-памяти будет другой. */
    memcpy( &t, (uint32_t*)addr, 50 );
 80004a2:	1d3b      	adds	r3, r7, #4
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	4619      	mov	r1, r3
 80004a8:	f107 0308 	add.w	r3, r7, #8
 80004ac:	2232      	movs	r2, #50	; 0x32
 80004ae:	4618      	mov	r0, r3
 80004b0:	f009 fab0 	bl	8009a14 <memcpy>

    if ( t.MagicNum == MAGIC_KEY ) {
 80004b4:	f107 0308 	add.w	r3, r7, #8
 80004b8:	695b      	ldr	r3, [r3, #20]
 80004ba:	4a06      	ldr	r2, [pc, #24]	; (80004d4 <flash_is_calibTable_null+0x40>)
 80004bc:	4293      	cmp	r3, r2
 80004be:	d101      	bne.n	80004c4 <flash_is_calibTable_null+0x30>
        return 0x01;
 80004c0:	2301      	movs	r3, #1
 80004c2:	e000      	b.n	80004c6 <flash_is_calibTable_null+0x32>
    }

    return 0x00;
 80004c4:	2300      	movs	r3, #0
}
 80004c6:	4618      	mov	r0, r3
 80004c8:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	0801fc00 	.word	0x0801fc00
 80004d4:	48151623 	.word	0x48151623

080004d8 <flash_write_calibTable>:
/*
 * @brief   Write calibration table into flash memory
 * @retval  HAL Status
 */
HAL_StatusTypeDef flash_write_calibTable(union NVRAM *ram)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b08a      	sub	sp, #40	; 0x28
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
    /* Create some variables */
    volatile uint32_t   addr    = FLASH_TABLE_START_ADDR;
 80004e0:	4b4a      	ldr	r3, [pc, #296]	; (800060c <flash_write_calibTable+0x134>)
 80004e2:	61fb      	str	r3, [r7, #28]
    uint32_t            err     = 0;
 80004e4:	2300      	movs	r3, #0
 80004e6:	61bb      	str	r3, [r7, #24]
    uint32_t            index   = 0;
 80004e8:	2300      	movs	r3, #0
 80004ea:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t             status  = HAL_OK;
 80004ec:	2300      	movs	r3, #0
 80004ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    /* Compare flash and ram content */
    while ( addr < FLASH_TABLE_STOP_ADDR ) {
 80004f2:	e010      	b.n	8000516 <flash_write_calibTable+0x3e>
        if ( ram->data32[index] != *(uint32_t *)addr ) {
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80004f8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80004fc:	69fb      	ldr	r3, [r7, #28]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	429a      	cmp	r2, r3
 8000502:	d002      	beq.n	800050a <flash_write_calibTable+0x32>
            ++err;
 8000504:	69bb      	ldr	r3, [r7, #24]
 8000506:	3301      	adds	r3, #1
 8000508:	61bb      	str	r3, [r7, #24]
        }
        index += 1;
 800050a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800050c:	3301      	adds	r3, #1
 800050e:	627b      	str	r3, [r7, #36]	; 0x24
        addr += 4;
 8000510:	69fb      	ldr	r3, [r7, #28]
 8000512:	3304      	adds	r3, #4
 8000514:	61fb      	str	r3, [r7, #28]
    while ( addr < FLASH_TABLE_STOP_ADDR ) {
 8000516:	69fb      	ldr	r3, [r7, #28]
 8000518:	4a3d      	ldr	r2, [pc, #244]	; (8000610 <flash_write_calibTable+0x138>)
 800051a:	4293      	cmp	r3, r2
 800051c:	d9ea      	bls.n	80004f4 <flash_write_calibTable+0x1c>
    }

    /* If there are differencies -> write new data in flash */
    if (err > 0) {
 800051e:	69bb      	ldr	r3, [r7, #24]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d06c      	beq.n	80005fe <flash_write_calibTable+0x126>
        /* Unlock flash */
        if ( HAL_FLASH_Unlock() != HAL_OK ) {
 8000524:	f001 ff10 	bl	8002348 <HAL_FLASH_Unlock>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d005      	beq.n	800053a <flash_write_calibTable+0x62>
            status = HAL_ERROR;
 800052e:	2301      	movs	r3, #1
 8000530:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            return status;
 8000534:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000538:	e063      	b.n	8000602 <flash_write_calibTable+0x12a>
        }

        /* Erase flash */
        FLASH_EraseInitTypeDef EraseInitStruct = {
 800053a:	f107 0308 	add.w	r3, r7, #8
 800053e:	2200      	movs	r2, #0
 8000540:	601a      	str	r2, [r3, #0]
 8000542:	605a      	str	r2, [r3, #4]
 8000544:	609a      	str	r2, [r3, #8]
 8000546:	60da      	str	r2, [r3, #12]
 8000548:	4b30      	ldr	r3, [pc, #192]	; (800060c <flash_write_calibTable+0x134>)
 800054a:	613b      	str	r3, [r7, #16]
 800054c:	2301      	movs	r3, #1
 800054e:	617b      	str	r3, [r7, #20]
                .TypeErase      = FLASH_TYPEERASE_PAGES,
                .PageAddress    = FLASH_TABLE_START_ADDR,
                .NbPages        = 1
        };
        if ( HAL_FLASHEx_Erase(&EraseInitStruct, &err) != HAL_OK ) {
 8000550:	f107 0218 	add.w	r2, r7, #24
 8000554:	f107 0308 	add.w	r3, r7, #8
 8000558:	4611      	mov	r1, r2
 800055a:	4618      	mov	r0, r3
 800055c:	f001 ffdc 	bl	8002518 <HAL_FLASHEx_Erase>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d005      	beq.n	8000572 <flash_write_calibTable+0x9a>
            status = HAL_ERROR;
 8000566:	2301      	movs	r3, #1
 8000568:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            return status;
 800056c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000570:	e047      	b.n	8000602 <flash_write_calibTable+0x12a>
        }
        if ( err != 0xFFFFFFFF ) {
 8000572:	69bb      	ldr	r3, [r7, #24]
 8000574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000578:	d005      	beq.n	8000586 <flash_write_calibTable+0xae>
            status = HAL_ERROR;
 800057a:	2301      	movs	r3, #1
 800057c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            return status;
 8000580:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000584:	e03d      	b.n	8000602 <flash_write_calibTable+0x12a>
        }

        /* Reset variables */
        addr    = FLASH_TABLE_START_ADDR;
 8000586:	4b21      	ldr	r3, [pc, #132]	; (800060c <flash_write_calibTable+0x134>)
 8000588:	61fb      	str	r3, [r7, #28]
        err     = 0;
 800058a:	2300      	movs	r3, #0
 800058c:	61bb      	str	r3, [r7, #24]
        index   = 0;
 800058e:	2300      	movs	r3, #0
 8000590:	627b      	str	r3, [r7, #36]	; 0x24
        /* Increase number of rewritings */
        ram->sector.NWrite += 1;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	; 0x3f8
 8000598:	1c5a      	adds	r2, r3, #1
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8
        /* Calculate calibration table checksum */
        ram->sector.CheckSum = HAL_CRC_Calculate( &hcrc,
                                                  (uint32_t*)&(ram->calibration_table),
 80005a0:	687b      	ldr	r3, [r7, #4]
        ram->sector.CheckSum = HAL_CRC_Calculate( &hcrc,
 80005a2:	22fe      	movs	r2, #254	; 0xfe
 80005a4:	4619      	mov	r1, r3
 80005a6:	481b      	ldr	r0, [pc, #108]	; (8000614 <flash_write_calibTable+0x13c>)
 80005a8:	f001 fe2b 	bl	8002202 <HAL_CRC_Calculate>
 80005ac:	4602      	mov	r2, r0
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
                                                  (sizeof(ram->calibration_table)/4) );
        /* Write flash */
        while (addr < FLASH_TABLE_STOP_ADDR) {
 80005b4:	e01d      	b.n	80005f2 <flash_write_calibTable+0x11a>
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, ram->data32[index]) != HAL_OK) {
 80005b6:	69f9      	ldr	r1, [r7, #28]
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005c0:	461a      	mov	r2, r3
 80005c2:	f04f 0300 	mov.w	r3, #0
 80005c6:	2002      	movs	r0, #2
 80005c8:	f001 fe4e 	bl	8002268 <HAL_FLASH_Program>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d002      	beq.n	80005d8 <flash_write_calibTable+0x100>
                err++;
 80005d2:	69bb      	ldr	r3, [r7, #24]
 80005d4:	3301      	adds	r3, #1
 80005d6:	61bb      	str	r3, [r7, #24]
            }
            index += 1;
 80005d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005da:	3301      	adds	r3, #1
 80005dc:	627b      	str	r3, [r7, #36]	; 0x24
            addr += 4;
 80005de:	69fb      	ldr	r3, [r7, #28]
 80005e0:	3304      	adds	r3, #4
 80005e2:	61fb      	str	r3, [r7, #28]
            /* Wait until flash is busy */
            while ( (FLASH->SR & FLASH_SR_BSY) != 0 )
 80005e4:	bf00      	nop
 80005e6:	4b0c      	ldr	r3, [pc, #48]	; (8000618 <flash_write_calibTable+0x140>)
 80005e8:	68db      	ldr	r3, [r3, #12]
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d1f9      	bne.n	80005e6 <flash_write_calibTable+0x10e>
        while (addr < FLASH_TABLE_STOP_ADDR) {
 80005f2:	69fb      	ldr	r3, [r7, #28]
 80005f4:	4a06      	ldr	r2, [pc, #24]	; (8000610 <flash_write_calibTable+0x138>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d9dd      	bls.n	80005b6 <flash_write_calibTable+0xde>
                ;
        }
        /* Lock flash */
        HAL_FLASH_Lock();
 80005fa:	f001 fecb 	bl	8002394 <HAL_FLASH_Lock>
    }
    return status;
 80005fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8000602:	4618      	mov	r0, r3
 8000604:	3728      	adds	r7, #40	; 0x28
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	0801fc00 	.word	0x0801fc00
 8000610:	0801ffff 	.word	0x0801ffff
 8000614:	200008dc 	.word	0x200008dc
 8000618:	40022000 	.word	0x40022000

0800061c <flash_read_calibTable>:
/*---------------------------------------------------------------------------*/
/*
 * @brief   Read calibration table from flash memory and write it to some Table_t variable
 */
void flash_read_calibTable(Table_t *ct)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
    volatile uint32_t addr = FLASH_TABLE_START_ADDR;
 8000624:	4b06      	ldr	r3, [pc, #24]	; (8000640 <flash_read_calibTable+0x24>)
 8000626:	60fb      	str	r3, [r7, #12]
    memcpy( ct, (uint32_t*)addr, sizeof(Table_t) );
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	f44f 727e 	mov.w	r2, #1016	; 0x3f8
 800062e:	4619      	mov	r1, r3
 8000630:	6878      	ldr	r0, [r7, #4]
 8000632:	f009 f9ef 	bl	8009a14 <memcpy>
}
 8000636:	bf00      	nop
 8000638:	3710      	adds	r7, #16
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	0801fc00 	.word	0x0801fc00

08000644 <calib_table_create_default>:
extern union NVRAM DevNVRAM;

/*---------------------------------------------------------------------------*/

void calib_table_create_default(Table_t *ct)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
    ct->dacValA_m12[0]  = 0x159;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	f240 1259 	movw	r2, #345	; 0x159
 8000652:	831a      	strh	r2, [r3, #24]
    ct->dacValA_m12[1]  = 0x182;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800065a:	835a      	strh	r2, [r3, #26]
    ct->dacValA_m12[2]  = 0x225;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f240 2225 	movw	r2, #549	; 0x225
 8000662:	839a      	strh	r2, [r3, #28]
    ct->dacValA_m12[3]  = 0x309;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	f240 3209 	movw	r2, #777	; 0x309
 800066a:	83da      	strh	r2, [r3, #30]
    ct->dacValA_m12[4]  = 0x3eb;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8000672:	841a      	strh	r2, [r3, #32]
    ct->dacValA_m12[5]  = 0x4cd;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	f240 42cd 	movw	r2, #1229	; 0x4cd
 800067a:	845a      	strh	r2, [r3, #34]	; 0x22
    ct->dacValA_m12[6]  = 0x5b0;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	f44f 62b6 	mov.w	r2, #1456	; 0x5b0
 8000682:	849a      	strh	r2, [r3, #36]	; 0x24
    ct->dacValA_m12[7]  = 0x693;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	f240 6293 	movw	r2, #1683	; 0x693
 800068a:	84da      	strh	r2, [r3, #38]	; 0x26
    ct->dacValA_m12[8]  = 0x777;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	f240 7277 	movw	r2, #1911	; 0x777
 8000692:	851a      	strh	r2, [r3, #40]	; 0x28
    ct->dacValA_m12[9]  = 0x861;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	f640 0261 	movw	r2, #2145	; 0x861
 800069a:	855a      	strh	r2, [r3, #42]	; 0x2a
    ct->dacValA_m12[10] = 0x93c;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	f640 123c 	movw	r2, #2364	; 0x93c
 80006a2:	859a      	strh	r2, [r3, #44]	; 0x2c
    ct->dacValA_m12[11] = 0xa20;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	f44f 6222 	mov.w	r2, #2592	; 0xa20
 80006aa:	85da      	strh	r2, [r3, #46]	; 0x2e
    ct->dacValA_m12[12] = 0xb04;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	f640 3204 	movw	r2, #2820	; 0xb04
 80006b2:	861a      	strh	r2, [r3, #48]	; 0x30
    ct->dacValA_m12[13] = 0xbe5;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	f640 32e5 	movw	r2, #3045	; 0xbe5
 80006ba:	865a      	strh	r2, [r3, #50]	; 0x32
    ct->dacValA_m12[14] = 0xcc7;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f640 42c7 	movw	r2, #3271	; 0xcc7
 80006c2:	869a      	strh	r2, [r3, #52]	; 0x34
    ct->dacValA_m12[15] = 0xda9;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f640 52a9 	movw	r2, #3497	; 0xda9
 80006ca:	86da      	strh	r2, [r3, #54]	; 0x36
    ct->dacValA_m12[16] = 0xe62;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f640 6262 	movw	r2, #3682	; 0xe62
 80006d2:	871a      	strh	r2, [r3, #56]	; 0x38
    ct->dacValA_m12[17] = 0xe96;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	f640 6296 	movw	r2, #3734	; 0xe96
 80006da:	875a      	strh	r2, [r3, #58]	; 0x3a
    ct->dacValA_m12[18] = 0xeac;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	f640 62ac 	movw	r2, #3756	; 0xeac
 80006e2:	879a      	strh	r2, [r3, #60]	; 0x3c

    ct->dacValB_m12[0]  = 0x145;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f240 1245 	movw	r2, #325	; 0x145
 80006ea:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
    ct->dacValB_m12[1]  = 0x16e;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80006f4:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
    ct->dacValB_m12[2]  = 0x212;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f240 2212 	movw	r2, #530	; 0x212
 80006fe:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
    ct->dacValB_m12[3]  = 0x2f0;
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	f44f 723c 	mov.w	r2, #752	; 0x2f0
 8000708:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
    ct->dacValB_m12[4]  = 0x3d2;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	f240 32d2 	movw	r2, #978	; 0x3d2
 8000712:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
    ct->dacValB_m12[5]  = 0x4b4;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	f240 42b4 	movw	r2, #1204	; 0x4b4
 800071c:	f8a3 20ce 	strh.w	r2, [r3, #206]	; 0xce
    ct->dacValB_m12[6]  = 0x597;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	f240 5297 	movw	r2, #1431	; 0x597
 8000726:	f8a3 20d0 	strh.w	r2, [r3, #208]	; 0xd0
    ct->dacValB_m12[7]  = 0x67a;
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	f240 627a 	movw	r2, #1658	; 0x67a
 8000730:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
    ct->dacValB_m12[8]  = 0x75e;
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	f240 725e 	movw	r2, #1886	; 0x75e
 800073a:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
    ct->dacValB_m12[9]  = 0x84a;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	f640 024a 	movw	r2, #2122	; 0x84a
 8000744:	f8a3 20d6 	strh.w	r2, [r3, #214]	; 0xd6
    ct->dacValB_m12[10] = 0x923;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	f640 1223 	movw	r2, #2339	; 0x923
 800074e:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
    ct->dacValB_m12[11] = 0xa07;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	f640 2207 	movw	r2, #2567	; 0xa07
 8000758:	f8a3 20da 	strh.w	r2, [r3, #218]	; 0xda
    ct->dacValB_m12[12] = 0xae8;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f640 22e8 	movw	r2, #2792	; 0xae8
 8000762:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
    ct->dacValB_m12[13] = 0xbcc;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	f640 32cc 	movw	r2, #3020	; 0xbcc
 800076c:	f8a3 20de 	strh.w	r2, [r3, #222]	; 0xde
    ct->dacValB_m12[14] = 0xcae;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	f640 42ae 	movw	r2, #3246	; 0xcae
 8000776:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
    ct->dacValB_m12[15] = 0xd90;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	f44f 6259 	mov.w	r2, #3472	; 0xd90
 8000780:	f8a3 20e2 	strh.w	r2, [r3, #226]	; 0xe2
    ct->dacValB_m12[16] = 0xe49;
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	f640 6249 	movw	r2, #3657	; 0xe49
 800078a:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
    ct->dacValB_m12[17] = 0xe7b;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	f640 627b 	movw	r2, #3707	; 0xe7b
 8000794:	f8a3 20e6 	strh.w	r2, [r3, #230]	; 0xe6
    ct->dacValB_m12[18] = 0xe92;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	f640 6292 	movw	r2, #3730	; 0xe92
 800079e:	f8a3 20e8 	strh.w	r2, [r3, #232]	; 0xe8

    ct->dacValA_m27[0]  = 0x0;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	2200      	movs	r2, #0
 80007a6:	f8a3 2170 	strh.w	r2, [r3, #368]	; 0x170
    /* TODO: Добавить код заполнения таблицы для 27 В значениями
     * по умолчанию */
    ct->dacValA_m27[1]  = 0x1000;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80007b0:	f8a3 2172 	strh.w	r2, [r3, #370]	; 0x172

    ct->dacValB_m27[0]  = 0x0;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2200      	movs	r2, #0
 80007b8:	f8a3 22b4 	strh.w	r2, [r3, #692]	; 0x2b4
    ct->dacValB_m27[1]  = 0x1000;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80007c2:	f8a3 22b6 	strh.w	r2, [r3, #694]	; 0x2b6
}
 80007c6:	bf00      	nop
 80007c8:	370c      	adds	r7, #12
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bc80      	pop	{r7}
 80007ce:	4770      	bx	lr

080007d0 <calib_table_init>:
/*
 * @brief   Fill some fields in @Table_t structure and read calibrate values
 *          from flash.
 */
void calib_table_init(Table_t *ct)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
    if ( flash_is_calibTable_null() == 0x00 ) {
 80007d8:	f7ff fe5c 	bl	8000494 <flash_is_calibTable_null>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d126      	bne.n	8000830 <calib_table_init+0x60>
        ct->Firmware = FIRMWARE_NUMBER;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	2205      	movs	r2, #5
 80007e6:	805a      	strh	r2, [r3, #2]
        ct->Hardwire = HARDWIRE_NUMBER;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2206      	movs	r2, #6
 80007ec:	801a      	strh	r2, [r3, #0]
        ct->MagicNum = MAGIC_KEY;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4a13      	ldr	r2, [pc, #76]	; (8000840 <calib_table_init+0x70>)
 80007f2:	615a      	str	r2, [r3, #20]
        ct->SN       = SERIAL_NUMBER;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	2201      	movs	r2, #1
 80007f8:	611a      	str	r2, [r3, #16]

        ct->calibration_step = 1040;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	f44f 6282 	mov.w	r2, #1040	; 0x410
 8000800:	809a      	strh	r2, [r3, #4]
        ct->volt_min_mode_12 = -9360;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	f64d 3270 	movw	r2, #56176	; 0xdb70
 8000808:	80da      	strh	r2, [r3, #6]
        ct->volt_max_mode_12 = 9360;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	f242 4290 	movw	r2, #9360	; 0x2490
 8000810:	811a      	strh	r2, [r3, #8]
        ct->volt_min_mode_27 = -27000;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	f249 6288 	movw	r2, #38536	; 0x9688
 8000818:	815a      	strh	r2, [r3, #10]
        ct->volt_max_mode_27 = 27000;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	f646 1278 	movw	r2, #27000	; 0x6978
 8000820:	819a      	strh	r2, [r3, #12]

        /* Заполнение калибровочной таблицы значениями по умолчанию */
        calib_table_create_default(ct);
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f7ff ff0e 	bl	8000644 <calib_table_create_default>
        /* Запись дефолтных значений во флеш-память */
        flash_write_calibTable( &DevNVRAM );
 8000828:	4806      	ldr	r0, [pc, #24]	; (8000844 <calib_table_init+0x74>)
 800082a:	f7ff fe55 	bl	80004d8 <flash_write_calibTable>
    }
    else {
        /* Чтение таблицы из флеш-памяти в переменную DevNVRAM */
        flash_read_calibTable( &DevNVRAM.calibration_table );
    }
}
 800082e:	e002      	b.n	8000836 <calib_table_init+0x66>
        flash_read_calibTable( &DevNVRAM.calibration_table );
 8000830:	4804      	ldr	r0, [pc, #16]	; (8000844 <calib_table_init+0x74>)
 8000832:	f7ff fef3 	bl	800061c <flash_read_calibTable>
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	48151623 	.word	0x48151623
 8000844:	200004dc 	.word	0x200004dc

08000848 <SetAllDAC>:
{
//	VDAC_B = volt2dgt(&(DevNVRAM.calibration_table), db);
//	DAC_AD5322_Ch2(&hspi1, VDAC_B);
}
inline void SetAllDAC()
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
	DAC_AD5322_Ch1Ch2(&hspi1, VDAC_A, VDAC_B);
 800084c:	4b04      	ldr	r3, [pc, #16]	; (8000860 <SetAllDAC+0x18>)
 800084e:	881b      	ldrh	r3, [r3, #0]
 8000850:	4a04      	ldr	r2, [pc, #16]	; (8000864 <SetAllDAC+0x1c>)
 8000852:	8812      	ldrh	r2, [r2, #0]
 8000854:	4619      	mov	r1, r3
 8000856:	4804      	ldr	r0, [pc, #16]	; (8000868 <SetAllDAC+0x20>)
 8000858:	f7ff fcac 	bl	80001b4 <DAC_AD5322_Ch1Ch2>
}
 800085c:	bf00      	nop
 800085e:	bd80      	pop	{r7, pc}
 8000860:	2000025e 	.word	0x2000025e
 8000864:	20000260 	.word	0x20000260
 8000868:	2000095c 	.word	0x2000095c

0800086c <GetDacA>:
inline uint16_t GetDacA()
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
	return VDAC_A;
 8000870:	4b02      	ldr	r3, [pc, #8]	; (800087c <GetDacA+0x10>)
 8000872:	881b      	ldrh	r3, [r3, #0]
}
 8000874:	4618      	mov	r0, r3
 8000876:	46bd      	mov	sp, r7
 8000878:	bc80      	pop	{r7}
 800087a:	4770      	bx	lr
 800087c:	2000025e 	.word	0x2000025e

08000880 <GetDacB>:
inline uint16_t GetDacB()
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
	return VDAC_B;
 8000884:	4b02      	ldr	r3, [pc, #8]	; (8000890 <GetDacB+0x10>)
 8000886:	881b      	ldrh	r3, [r3, #0]
}
 8000888:	4618      	mov	r0, r3
 800088a:	46bd      	mov	sp, r7
 800088c:	bc80      	pop	{r7}
 800088e:	4770      	bx	lr
 8000890:	20000260 	.word	0x20000260

08000894 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000898:	f001 f83e 	bl	8001918 <HAL_Init>
#endif /* DWT_INIT */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800089c:	f000 f81e 	bl	80008dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008a0:	f000 f9c8 	bl	8000c34 <MX_GPIO_Init>
  MX_SPI1_Init();
 80008a4:	f000 f8ca 	bl	8000a3c <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80008a8:	f008 fb5c 	bl	8008f64 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 80008ac:	f000 f874 	bl	8000998 <MX_ADC1_Init>
  MX_TIM3_Init();
 80008b0:	f000 f8fc 	bl	8000aac <MX_TIM3_Init>
  MX_TIM4_Init();
 80008b4:	f000 f95c 	bl	8000b70 <MX_TIM4_Init>
  MX_CRC_Init();
 80008b8:	f000 f8ac 	bl	8000a14 <MX_CRC_Init>
  HAL_ADC_Start_IT(&hadc1);
#endif /* TEST_ADC */

/*---------------------------------------------------------------------------*/

  calib_table_init( &DevNVRAM.calibration_table );
 80008bc:	4805      	ldr	r0, [pc, #20]	; (80008d4 <main+0x40>)
 80008be:	f7ff ff87 	bl	80007d0 <calib_table_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
	    if ( usb_rx_data.is_received == true ) {
 80008c2:	4b05      	ldr	r3, [pc, #20]	; (80008d8 <main+0x44>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d0fb      	beq.n	80008c2 <main+0x2e>
	        usb_rx_handler(&usb_rx_data);
 80008ca:	4803      	ldr	r0, [pc, #12]	; (80008d8 <main+0x44>)
 80008cc:	f000 fd0e 	bl	80012ec <usb_rx_handler>
	    if ( usb_rx_data.is_received == true ) {
 80008d0:	e7f7      	b.n	80008c2 <main+0x2e>
 80008d2:	bf00      	nop
 80008d4:	200004dc 	.word	0x200004dc
 80008d8:	20000000 	.word	0x20000000

080008dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b094      	sub	sp, #80	; 0x50
 80008e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008e6:	2228      	movs	r2, #40	; 0x28
 80008e8:	2100      	movs	r1, #0
 80008ea:	4618      	mov	r0, r3
 80008ec:	f009 f8a0 	bl	8009a30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000900:	1d3b      	adds	r3, r7, #4
 8000902:	2200      	movs	r2, #0
 8000904:	601a      	str	r2, [r3, #0]
 8000906:	605a      	str	r2, [r3, #4]
 8000908:	609a      	str	r2, [r3, #8]
 800090a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800090c:	2301      	movs	r3, #1
 800090e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000910:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000914:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000916:	2300      	movs	r3, #0
 8000918:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800091a:	2301      	movs	r3, #1
 800091c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800091e:	2302      	movs	r3, #2
 8000920:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000922:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000926:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000928:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800092c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800092e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000932:	4618      	mov	r0, r3
 8000934:	f003 fbf6 	bl	8004124 <HAL_RCC_OscConfig>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800093e:	f000 fa07 	bl	8000d50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000942:	230f      	movs	r3, #15
 8000944:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000946:	2302      	movs	r3, #2
 8000948:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800094a:	2300      	movs	r3, #0
 800094c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800094e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000952:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000954:	2300      	movs	r3, #0
 8000956:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	2102      	movs	r1, #2
 800095e:	4618      	mov	r0, r3
 8000960:	f003 fe60 	bl	8004624 <HAL_RCC_ClockConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800096a:	f000 f9f1 	bl	8000d50 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800096e:	2312      	movs	r3, #18
 8000970:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000972:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000976:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000978:	2300      	movs	r3, #0
 800097a:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800097c:	1d3b      	adds	r3, r7, #4
 800097e:	4618      	mov	r0, r3
 8000980:	f003 ffb8 	bl	80048f4 <HAL_RCCEx_PeriphCLKConfig>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800098a:	f000 f9e1 	bl	8000d50 <Error_Handler>
  }
}
 800098e:	bf00      	nop
 8000990:	3750      	adds	r7, #80	; 0x50
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
	...

08000998 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800099e:	1d3b      	adds	r3, r7, #4
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
 80009a4:	605a      	str	r2, [r3, #4]
 80009a6:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80009a8:	4b18      	ldr	r3, [pc, #96]	; (8000a0c <MX_ADC1_Init+0x74>)
 80009aa:	4a19      	ldr	r2, [pc, #100]	; (8000a10 <MX_ADC1_Init+0x78>)
 80009ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009ae:	4b17      	ldr	r3, [pc, #92]	; (8000a0c <MX_ADC1_Init+0x74>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80009b4:	4b15      	ldr	r3, [pc, #84]	; (8000a0c <MX_ADC1_Init+0x74>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009ba:	4b14      	ldr	r3, [pc, #80]	; (8000a0c <MX_ADC1_Init+0x74>)
 80009bc:	2200      	movs	r2, #0
 80009be:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009c0:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <MX_ADC1_Init+0x74>)
 80009c2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80009c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009c8:	4b10      	ldr	r3, [pc, #64]	; (8000a0c <MX_ADC1_Init+0x74>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80009ce:	4b0f      	ldr	r3, [pc, #60]	; (8000a0c <MX_ADC1_Init+0x74>)
 80009d0:	2201      	movs	r2, #1
 80009d2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009d4:	480d      	ldr	r0, [pc, #52]	; (8000a0c <MX_ADC1_Init+0x74>)
 80009d6:	f001 f801 	bl	80019dc <HAL_ADC_Init>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80009e0:	f000 f9b6 	bl	8000d50 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80009e4:	2303      	movs	r3, #3
 80009e6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009e8:	2301      	movs	r3, #1
 80009ea:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80009ec:	2302      	movs	r3, #2
 80009ee:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009f0:	1d3b      	adds	r3, r7, #4
 80009f2:	4619      	mov	r1, r3
 80009f4:	4805      	ldr	r0, [pc, #20]	; (8000a0c <MX_ADC1_Init+0x74>)
 80009f6:	f001 f99f 	bl	8001d38 <HAL_ADC_ConfigChannel>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000a00:	f000 f9a6 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a04:	bf00      	nop
 8000a06:	3710      	adds	r7, #16
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	2000092c 	.word	0x2000092c
 8000a10:	40012400 	.word	0x40012400

08000a14 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000a18:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <MX_CRC_Init+0x20>)
 8000a1a:	4a07      	ldr	r2, [pc, #28]	; (8000a38 <MX_CRC_Init+0x24>)
 8000a1c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000a1e:	4805      	ldr	r0, [pc, #20]	; (8000a34 <MX_CRC_Init+0x20>)
 8000a20:	f001 fbd3 	bl	80021ca <HAL_CRC_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000a2a:	f000 f991 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	200008dc 	.word	0x200008dc
 8000a38:	40023000 	.word	0x40023000

08000a3c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a40:	4b18      	ldr	r3, [pc, #96]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a42:	4a19      	ldr	r2, [pc, #100]	; (8000aa8 <MX_SPI1_Init+0x6c>)
 8000a44:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a46:	4b17      	ldr	r3, [pc, #92]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a48:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a4c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a4e:	4b15      	ldr	r3, [pc, #84]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000a54:	4b13      	ldr	r3, [pc, #76]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a5a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a5c:	4b11      	ldr	r3, [pc, #68]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a62:	4b10      	ldr	r3, [pc, #64]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a68:	4b0e      	ldr	r3, [pc, #56]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a6e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000a70:	4b0c      	ldr	r3, [pc, #48]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a72:	2208      	movs	r2, #8
 8000a74:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a76:	4b0b      	ldr	r3, [pc, #44]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a7c:	4b09      	ldr	r3, [pc, #36]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a82:	4b08      	ldr	r3, [pc, #32]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a88:	4b06      	ldr	r3, [pc, #24]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a8a:	220a      	movs	r2, #10
 8000a8c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a8e:	4805      	ldr	r0, [pc, #20]	; (8000aa4 <MX_SPI1_Init+0x68>)
 8000a90:	f003 ffe6 	bl	8004a60 <HAL_SPI_Init>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8000a9a:	f000 f959 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	2000095c 	.word	0x2000095c
 8000aa8:	40013000 	.word	0x40013000

08000aac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b086      	sub	sp, #24
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ab2:	f107 0310 	add.w	r3, r7, #16
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000abc:	463b      	mov	r3, r7
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	605a      	str	r2, [r3, #4]
 8000ac4:	609a      	str	r2, [r3, #8]
 8000ac6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ac8:	4b27      	ldr	r3, [pc, #156]	; (8000b68 <MX_TIM3_Init+0xbc>)
 8000aca:	4a28      	ldr	r2, [pc, #160]	; (8000b6c <MX_TIM3_Init+0xc0>)
 8000acc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8000ace:	4b26      	ldr	r3, [pc, #152]	; (8000b68 <MX_TIM3_Init+0xbc>)
 8000ad0:	2247      	movs	r2, #71	; 0x47
 8000ad2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad4:	4b24      	ldr	r3, [pc, #144]	; (8000b68 <MX_TIM3_Init+0xbc>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65000-1;
 8000ada:	4b23      	ldr	r3, [pc, #140]	; (8000b68 <MX_TIM3_Init+0xbc>)
 8000adc:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8000ae0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae2:	4b21      	ldr	r3, [pc, #132]	; (8000b68 <MX_TIM3_Init+0xbc>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ae8:	4b1f      	ldr	r3, [pc, #124]	; (8000b68 <MX_TIM3_Init+0xbc>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8000aee:	481e      	ldr	r0, [pc, #120]	; (8000b68 <MX_TIM3_Init+0xbc>)
 8000af0:	f004 fa1c 	bl	8004f2c <HAL_TIM_IC_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000afa:	f000 f929 	bl	8000d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000afe:	2300      	movs	r3, #0
 8000b00:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b02:	2300      	movs	r3, #0
 8000b04:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b06:	f107 0310 	add.w	r3, r7, #16
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4816      	ldr	r0, [pc, #88]	; (8000b68 <MX_TIM3_Init+0xbc>)
 8000b0e:	f004 fd95 	bl	800563c <HAL_TIMEx_MasterConfigSynchronization>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000b18:	f000 f91a 	bl	8000d50 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000b20:	2301      	movs	r3, #1
 8000b22:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000b24:	2300      	movs	r3, #0
 8000b26:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000b2c:	463b      	mov	r3, r7
 8000b2e:	2200      	movs	r2, #0
 8000b30:	4619      	mov	r1, r3
 8000b32:	480d      	ldr	r0, [pc, #52]	; (8000b68 <MX_TIM3_Init+0xbc>)
 8000b34:	f004 fb51 	bl	80051da <HAL_TIM_IC_ConfigChannel>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000b3e:	f000 f907 	bl	8000d50 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000b42:	2302      	movs	r3, #2
 8000b44:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000b46:	2302      	movs	r3, #2
 8000b48:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000b4a:	463b      	mov	r3, r7
 8000b4c:	2204      	movs	r2, #4
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4805      	ldr	r0, [pc, #20]	; (8000b68 <MX_TIM3_Init+0xbc>)
 8000b52:	f004 fb42 	bl	80051da <HAL_TIM_IC_ConfigChannel>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8000b5c:	f000 f8f8 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000b60:	bf00      	nop
 8000b62:	3718      	adds	r7, #24
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	200008e4 	.word	0x200008e4
 8000b6c:	40000400 	.word	0x40000400

08000b70 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b086      	sub	sp, #24
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b76:	f107 0310 	add.w	r3, r7, #16
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
 8000b7e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000b80:	463b      	mov	r3, r7
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
 8000b86:	605a      	str	r2, [r3, #4]
 8000b88:	609a      	str	r2, [r3, #8]
 8000b8a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000b8c:	4b27      	ldr	r3, [pc, #156]	; (8000c2c <MX_TIM4_Init+0xbc>)
 8000b8e:	4a28      	ldr	r2, [pc, #160]	; (8000c30 <MX_TIM4_Init+0xc0>)
 8000b90:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8000b92:	4b26      	ldr	r3, [pc, #152]	; (8000c2c <MX_TIM4_Init+0xbc>)
 8000b94:	2247      	movs	r2, #71	; 0x47
 8000b96:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b98:	4b24      	ldr	r3, [pc, #144]	; (8000c2c <MX_TIM4_Init+0xbc>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65000-1;
 8000b9e:	4b23      	ldr	r3, [pc, #140]	; (8000c2c <MX_TIM4_Init+0xbc>)
 8000ba0:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8000ba4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ba6:	4b21      	ldr	r3, [pc, #132]	; (8000c2c <MX_TIM4_Init+0xbc>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bac:	4b1f      	ldr	r3, [pc, #124]	; (8000c2c <MX_TIM4_Init+0xbc>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8000bb2:	481e      	ldr	r0, [pc, #120]	; (8000c2c <MX_TIM4_Init+0xbc>)
 8000bb4:	f004 f9ba 	bl	8004f2c <HAL_TIM_IC_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000bbe:	f000 f8c7 	bl	8000d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000bca:	f107 0310 	add.w	r3, r7, #16
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4816      	ldr	r0, [pc, #88]	; (8000c2c <MX_TIM4_Init+0xbc>)
 8000bd2:	f004 fd33 	bl	800563c <HAL_TIMEx_MasterConfigSynchronization>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000bdc:	f000 f8b8 	bl	8000d50 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000be0:	2300      	movs	r3, #0
 8000be2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000be4:	2301      	movs	r3, #1
 8000be6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000be8:	2300      	movs	r3, #0
 8000bea:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000bec:	2300      	movs	r3, #0
 8000bee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000bf0:	463b      	mov	r3, r7
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	480d      	ldr	r0, [pc, #52]	; (8000c2c <MX_TIM4_Init+0xbc>)
 8000bf8:	f004 faef 	bl	80051da <HAL_TIM_IC_ConfigChannel>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8000c02:	f000 f8a5 	bl	8000d50 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000c06:	2302      	movs	r3, #2
 8000c08:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000c0e:	463b      	mov	r3, r7
 8000c10:	2204      	movs	r2, #4
 8000c12:	4619      	mov	r1, r3
 8000c14:	4805      	ldr	r0, [pc, #20]	; (8000c2c <MX_TIM4_Init+0xbc>)
 8000c16:	f004 fae0 	bl	80051da <HAL_TIM_IC_ConfigChannel>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8000c20:	f000 f896 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000c24:	bf00      	nop
 8000c26:	3718      	adds	r7, #24
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	20000494 	.word	0x20000494
 8000c30:	40000800 	.word	0x40000800

08000c34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b088      	sub	sp, #32
 8000c38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3a:	f107 0310 	add.w	r3, r7, #16
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c48:	4b3c      	ldr	r3, [pc, #240]	; (8000d3c <MX_GPIO_Init+0x108>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	4a3b      	ldr	r2, [pc, #236]	; (8000d3c <MX_GPIO_Init+0x108>)
 8000c4e:	f043 0310 	orr.w	r3, r3, #16
 8000c52:	6193      	str	r3, [r2, #24]
 8000c54:	4b39      	ldr	r3, [pc, #228]	; (8000d3c <MX_GPIO_Init+0x108>)
 8000c56:	699b      	ldr	r3, [r3, #24]
 8000c58:	f003 0310 	and.w	r3, r3, #16
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c60:	4b36      	ldr	r3, [pc, #216]	; (8000d3c <MX_GPIO_Init+0x108>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	4a35      	ldr	r2, [pc, #212]	; (8000d3c <MX_GPIO_Init+0x108>)
 8000c66:	f043 0320 	orr.w	r3, r3, #32
 8000c6a:	6193      	str	r3, [r2, #24]
 8000c6c:	4b33      	ldr	r3, [pc, #204]	; (8000d3c <MX_GPIO_Init+0x108>)
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	f003 0320 	and.w	r3, r3, #32
 8000c74:	60bb      	str	r3, [r7, #8]
 8000c76:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c78:	4b30      	ldr	r3, [pc, #192]	; (8000d3c <MX_GPIO_Init+0x108>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	4a2f      	ldr	r2, [pc, #188]	; (8000d3c <MX_GPIO_Init+0x108>)
 8000c7e:	f043 0304 	orr.w	r3, r3, #4
 8000c82:	6193      	str	r3, [r2, #24]
 8000c84:	4b2d      	ldr	r3, [pc, #180]	; (8000d3c <MX_GPIO_Init+0x108>)
 8000c86:	699b      	ldr	r3, [r3, #24]
 8000c88:	f003 0304 	and.w	r3, r3, #4
 8000c8c:	607b      	str	r3, [r7, #4]
 8000c8e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c90:	4b2a      	ldr	r3, [pc, #168]	; (8000d3c <MX_GPIO_Init+0x108>)
 8000c92:	699b      	ldr	r3, [r3, #24]
 8000c94:	4a29      	ldr	r2, [pc, #164]	; (8000d3c <MX_GPIO_Init+0x108>)
 8000c96:	f043 0308 	orr.w	r3, r3, #8
 8000c9a:	6193      	str	r3, [r2, #24]
 8000c9c:	4b27      	ldr	r3, [pc, #156]	; (8000d3c <MX_GPIO_Init+0x108>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	f003 0308 	and.w	r3, r3, #8
 8000ca4:	603b      	str	r3, [r7, #0]
 8000ca6:	683b      	ldr	r3, [r7, #0]

  /* User code
   * Typically cleared while code generaiton */

  USB_Reset();
 8000ca8:	f008 f98c 	bl	8008fc4 <USB_Reset>

  /* End of user code */

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cb2:	4823      	ldr	r0, [pc, #140]	; (8000d40 <MX_GPIO_Init+0x10c>)
 8000cb4:	f001 fe73 	bl	800299e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AD5312_LDAC_Pin|AD5312_SYNC_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f240 4112 	movw	r1, #1042	; 0x412
 8000cbe:	4821      	ldr	r0, [pc, #132]	; (8000d44 <MX_GPIO_Init+0x110>)
 8000cc0:	f001 fe6d 	bl	800299e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_SET);
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	2104      	movs	r1, #4
 8000cc8:	481e      	ldr	r0, [pc, #120]	; (8000d44 <MX_GPIO_Init+0x110>)
 8000cca:	f001 fe68 	bl	800299e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000cce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cdc:	2302      	movs	r3, #2
 8000cde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ce0:	f107 0310 	add.w	r3, r7, #16
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4816      	ldr	r0, [pc, #88]	; (8000d40 <MX_GPIO_Init+0x10c>)
 8000ce8:	f001 fcbe 	bl	8002668 <HAL_GPIO_Init>

  /*Configure GPIO pins : AD5312_LDAC_Pin Relay_Pin AD5312_SYNC_Pin PA10 */
  GPIO_InitStruct.Pin = AD5312_LDAC_Pin|Relay_Pin|AD5312_SYNC_Pin|GPIO_PIN_10;
 8000cec:	f240 4316 	movw	r3, #1046	; 0x416
 8000cf0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfe:	f107 0310 	add.w	r3, r7, #16
 8000d02:	4619      	mov	r1, r3
 8000d04:	480f      	ldr	r0, [pc, #60]	; (8000d44 <MX_GPIO_Init+0x110>)
 8000d06:	f001 fcaf 	bl	8002668 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8000d0a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000d0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000d10:	4b0d      	ldr	r3, [pc, #52]	; (8000d48 <MX_GPIO_Init+0x114>)
 8000d12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	2300      	movs	r3, #0
 8000d16:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d18:	f107 0310 	add.w	r3, r7, #16
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	480b      	ldr	r0, [pc, #44]	; (8000d4c <MX_GPIO_Init+0x118>)
 8000d20:	f001 fca2 	bl	8002668 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d24:	2200      	movs	r2, #0
 8000d26:	2100      	movs	r1, #0
 8000d28:	2028      	movs	r0, #40	; 0x28
 8000d2a:	f001 fa18 	bl	800215e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d2e:	2028      	movs	r0, #40	; 0x28
 8000d30:	f001 fa31 	bl	8002196 <HAL_NVIC_EnableIRQ>

}
 8000d34:	bf00      	nop
 8000d36:	3720      	adds	r7, #32
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40021000 	.word	0x40021000
 8000d40:	40011000 	.word	0x40011000
 8000d44:	40010800 	.word	0x40010800
 8000d48:	10310000 	.word	0x10310000
 8000d4c:	40010c00 	.word	0x40010c00

08000d50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bc80      	pop	{r7}
 8000d5a:	4770      	bx	lr

08000d5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d62:	4b15      	ldr	r3, [pc, #84]	; (8000db8 <HAL_MspInit+0x5c>)
 8000d64:	699b      	ldr	r3, [r3, #24]
 8000d66:	4a14      	ldr	r2, [pc, #80]	; (8000db8 <HAL_MspInit+0x5c>)
 8000d68:	f043 0301 	orr.w	r3, r3, #1
 8000d6c:	6193      	str	r3, [r2, #24]
 8000d6e:	4b12      	ldr	r3, [pc, #72]	; (8000db8 <HAL_MspInit+0x5c>)
 8000d70:	699b      	ldr	r3, [r3, #24]
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	60bb      	str	r3, [r7, #8]
 8000d78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d7a:	4b0f      	ldr	r3, [pc, #60]	; (8000db8 <HAL_MspInit+0x5c>)
 8000d7c:	69db      	ldr	r3, [r3, #28]
 8000d7e:	4a0e      	ldr	r2, [pc, #56]	; (8000db8 <HAL_MspInit+0x5c>)
 8000d80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d84:	61d3      	str	r3, [r2, #28]
 8000d86:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <HAL_MspInit+0x5c>)
 8000d88:	69db      	ldr	r3, [r3, #28]
 8000d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d92:	4b0a      	ldr	r3, [pc, #40]	; (8000dbc <HAL_MspInit+0x60>)
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000da6:	60fb      	str	r3, [r7, #12]
 8000da8:	4a04      	ldr	r2, [pc, #16]	; (8000dbc <HAL_MspInit+0x60>)
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dae:	bf00      	nop
 8000db0:	3714      	adds	r7, #20
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bc80      	pop	{r7}
 8000db6:	4770      	bx	lr
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	40010000 	.word	0x40010000

08000dc0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b088      	sub	sp, #32
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 0310 	add.w	r3, r7, #16
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a18      	ldr	r2, [pc, #96]	; (8000e3c <HAL_ADC_MspInit+0x7c>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d129      	bne.n	8000e34 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000de0:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <HAL_ADC_MspInit+0x80>)
 8000de2:	699b      	ldr	r3, [r3, #24]
 8000de4:	4a16      	ldr	r2, [pc, #88]	; (8000e40 <HAL_ADC_MspInit+0x80>)
 8000de6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dea:	6193      	str	r3, [r2, #24]
 8000dec:	4b14      	ldr	r3, [pc, #80]	; (8000e40 <HAL_ADC_MspInit+0x80>)
 8000dee:	699b      	ldr	r3, [r3, #24]
 8000df0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df8:	4b11      	ldr	r3, [pc, #68]	; (8000e40 <HAL_ADC_MspInit+0x80>)
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	4a10      	ldr	r2, [pc, #64]	; (8000e40 <HAL_ADC_MspInit+0x80>)
 8000dfe:	f043 0304 	orr.w	r3, r3, #4
 8000e02:	6193      	str	r3, [r2, #24]
 8000e04:	4b0e      	ldr	r3, [pc, #56]	; (8000e40 <HAL_ADC_MspInit+0x80>)
 8000e06:	699b      	ldr	r3, [r3, #24]
 8000e08:	f003 0304 	and.w	r3, r3, #4
 8000e0c:	60bb      	str	r3, [r7, #8]
 8000e0e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e10:	2308      	movs	r3, #8
 8000e12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e14:	2303      	movs	r3, #3
 8000e16:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e18:	f107 0310 	add.w	r3, r7, #16
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4809      	ldr	r0, [pc, #36]	; (8000e44 <HAL_ADC_MspInit+0x84>)
 8000e20:	f001 fc22 	bl	8002668 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000e24:	2200      	movs	r2, #0
 8000e26:	2100      	movs	r1, #0
 8000e28:	2012      	movs	r0, #18
 8000e2a:	f001 f998 	bl	800215e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000e2e:	2012      	movs	r0, #18
 8000e30:	f001 f9b1 	bl	8002196 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000e34:	bf00      	nop
 8000e36:	3720      	adds	r7, #32
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	40012400 	.word	0x40012400
 8000e40:	40021000 	.word	0x40021000
 8000e44:	40010800 	.word	0x40010800

08000e48 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a09      	ldr	r2, [pc, #36]	; (8000e7c <HAL_CRC_MspInit+0x34>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d10b      	bne.n	8000e72 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000e5a:	4b09      	ldr	r3, [pc, #36]	; (8000e80 <HAL_CRC_MspInit+0x38>)
 8000e5c:	695b      	ldr	r3, [r3, #20]
 8000e5e:	4a08      	ldr	r2, [pc, #32]	; (8000e80 <HAL_CRC_MspInit+0x38>)
 8000e60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e64:	6153      	str	r3, [r2, #20]
 8000e66:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <HAL_CRC_MspInit+0x38>)
 8000e68:	695b      	ldr	r3, [r3, #20]
 8000e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e6e:	60fb      	str	r3, [r7, #12]
 8000e70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000e72:	bf00      	nop
 8000e74:	3714      	adds	r7, #20
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bc80      	pop	{r7}
 8000e7a:	4770      	bx	lr
 8000e7c:	40023000 	.word	0x40023000
 8000e80:	40021000 	.word	0x40021000

08000e84 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b088      	sub	sp, #32
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8c:	f107 0310 	add.w	r3, r7, #16
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
 8000e96:	609a      	str	r2, [r3, #8]
 8000e98:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a15      	ldr	r2, [pc, #84]	; (8000ef4 <HAL_SPI_MspInit+0x70>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d123      	bne.n	8000eec <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ea4:	4b14      	ldr	r3, [pc, #80]	; (8000ef8 <HAL_SPI_MspInit+0x74>)
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	4a13      	ldr	r2, [pc, #76]	; (8000ef8 <HAL_SPI_MspInit+0x74>)
 8000eaa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000eae:	6193      	str	r3, [r2, #24]
 8000eb0:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <HAL_SPI_MspInit+0x74>)
 8000eb2:	699b      	ldr	r3, [r3, #24]
 8000eb4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000eb8:	60fb      	str	r3, [r7, #12]
 8000eba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ebc:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <HAL_SPI_MspInit+0x74>)
 8000ebe:	699b      	ldr	r3, [r3, #24]
 8000ec0:	4a0d      	ldr	r2, [pc, #52]	; (8000ef8 <HAL_SPI_MspInit+0x74>)
 8000ec2:	f043 0304 	orr.w	r3, r3, #4
 8000ec6:	6193      	str	r3, [r2, #24]
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <HAL_SPI_MspInit+0x74>)
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	f003 0304 	and.w	r3, r3, #4
 8000ed0:	60bb      	str	r3, [r7, #8]
 8000ed2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = AD5312_SCLK_Pin|AD5312_DIN_Pin;
 8000ed4:	23a0      	movs	r3, #160	; 0xa0
 8000ed6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000edc:	2303      	movs	r3, #3
 8000ede:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee0:	f107 0310 	add.w	r3, r7, #16
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4805      	ldr	r0, [pc, #20]	; (8000efc <HAL_SPI_MspInit+0x78>)
 8000ee8:	f001 fbbe 	bl	8002668 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000eec:	bf00      	nop
 8000eee:	3720      	adds	r7, #32
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40013000 	.word	0x40013000
 8000ef8:	40021000 	.word	0x40021000
 8000efc:	40010800 	.word	0x40010800

08000f00 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08c      	sub	sp, #48	; 0x30
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	f107 031c 	add.w	r3, r7, #28
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM3)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a3b      	ldr	r2, [pc, #236]	; (8001008 <HAL_TIM_IC_MspInit+0x108>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d13e      	bne.n	8000f9e <HAL_TIM_IC_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f20:	4b3a      	ldr	r3, [pc, #232]	; (800100c <HAL_TIM_IC_MspInit+0x10c>)
 8000f22:	69db      	ldr	r3, [r3, #28]
 8000f24:	4a39      	ldr	r2, [pc, #228]	; (800100c <HAL_TIM_IC_MspInit+0x10c>)
 8000f26:	f043 0302 	orr.w	r3, r3, #2
 8000f2a:	61d3      	str	r3, [r2, #28]
 8000f2c:	4b37      	ldr	r3, [pc, #220]	; (800100c <HAL_TIM_IC_MspInit+0x10c>)
 8000f2e:	69db      	ldr	r3, [r3, #28]
 8000f30:	f003 0302 	and.w	r3, r3, #2
 8000f34:	61bb      	str	r3, [r7, #24]
 8000f36:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f38:	4b34      	ldr	r3, [pc, #208]	; (800100c <HAL_TIM_IC_MspInit+0x10c>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	4a33      	ldr	r2, [pc, #204]	; (800100c <HAL_TIM_IC_MspInit+0x10c>)
 8000f3e:	f043 0308 	orr.w	r3, r3, #8
 8000f42:	6193      	str	r3, [r2, #24]
 8000f44:	4b31      	ldr	r3, [pc, #196]	; (800100c <HAL_TIM_IC_MspInit+0x10c>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	f003 0308 	and.w	r3, r3, #8
 8000f4c:	617b      	str	r3, [r7, #20]
 8000f4e:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f50:	2310      	movs	r3, #16
 8000f52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f54:	2300      	movs	r3, #0
 8000f56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f5c:	f107 031c 	add.w	r3, r7, #28
 8000f60:	4619      	mov	r1, r3
 8000f62:	482b      	ldr	r0, [pc, #172]	; (8001010 <HAL_TIM_IC_MspInit+0x110>)
 8000f64:	f001 fb80 	bl	8002668 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8000f68:	4b2a      	ldr	r3, [pc, #168]	; (8001014 <HAL_TIM_IC_MspInit+0x114>)
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f70:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000f74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f78:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f86:	4a23      	ldr	r2, [pc, #140]	; (8001014 <HAL_TIM_IC_MspInit+0x114>)
 8000f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f8a:	6053      	str	r3, [r2, #4]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2100      	movs	r1, #0
 8000f90:	201d      	movs	r0, #29
 8000f92:	f001 f8e4 	bl	800215e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f96:	201d      	movs	r0, #29
 8000f98:	f001 f8fd 	bl	8002196 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000f9c:	e030      	b.n	8001000 <HAL_TIM_IC_MspInit+0x100>
  else if(htim_ic->Instance==TIM4)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a1d      	ldr	r2, [pc, #116]	; (8001018 <HAL_TIM_IC_MspInit+0x118>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d12b      	bne.n	8001000 <HAL_TIM_IC_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000fa8:	4b18      	ldr	r3, [pc, #96]	; (800100c <HAL_TIM_IC_MspInit+0x10c>)
 8000faa:	69db      	ldr	r3, [r3, #28]
 8000fac:	4a17      	ldr	r2, [pc, #92]	; (800100c <HAL_TIM_IC_MspInit+0x10c>)
 8000fae:	f043 0304 	orr.w	r3, r3, #4
 8000fb2:	61d3      	str	r3, [r2, #28]
 8000fb4:	4b15      	ldr	r3, [pc, #84]	; (800100c <HAL_TIM_IC_MspInit+0x10c>)
 8000fb6:	69db      	ldr	r3, [r3, #28]
 8000fb8:	f003 0304 	and.w	r3, r3, #4
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc0:	4b12      	ldr	r3, [pc, #72]	; (800100c <HAL_TIM_IC_MspInit+0x10c>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a11      	ldr	r2, [pc, #68]	; (800100c <HAL_TIM_IC_MspInit+0x10c>)
 8000fc6:	f043 0308 	orr.w	r3, r3, #8
 8000fca:	6193      	str	r3, [r2, #24]
 8000fcc:	4b0f      	ldr	r3, [pc, #60]	; (800100c <HAL_TIM_IC_MspInit+0x10c>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f003 0308 	and.w	r3, r3, #8
 8000fd4:	60fb      	str	r3, [r7, #12]
 8000fd6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fd8:	2340      	movs	r3, #64	; 0x40
 8000fda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe4:	f107 031c 	add.w	r3, r7, #28
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4809      	ldr	r0, [pc, #36]	; (8001010 <HAL_TIM_IC_MspInit+0x110>)
 8000fec:	f001 fb3c 	bl	8002668 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	201e      	movs	r0, #30
 8000ff6:	f001 f8b2 	bl	800215e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000ffa:	201e      	movs	r0, #30
 8000ffc:	f001 f8cb 	bl	8002196 <HAL_NVIC_EnableIRQ>
}
 8001000:	bf00      	nop
 8001002:	3730      	adds	r7, #48	; 0x30
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40000400 	.word	0x40000400
 800100c:	40021000 	.word	0x40021000
 8001010:	40010c00 	.word	0x40010c00
 8001014:	40010000 	.word	0x40010000
 8001018:	40000800 	.word	0x40000800

0800101c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	bc80      	pop	{r7}
 8001026:	4770      	bx	lr

08001028 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
//	  printf("HardFault_IRQn");
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800102c:	e7fe      	b.n	800102c <HardFault_Handler+0x4>

0800102e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800102e:	b480      	push	{r7}
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001032:	e7fe      	b.n	8001032 <MemManage_Handler+0x4>

08001034 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001038:	e7fe      	b.n	8001038 <BusFault_Handler+0x4>

0800103a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800103e:	e7fe      	b.n	800103e <UsageFault_Handler+0x4>

08001040 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr

0800104c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr

08001058 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	bc80      	pop	{r7}
 8001062:	4770      	bx	lr

08001064 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
    if ( btn_pin_12.is_count_started == 1 ) {
 8001068:	4b1c      	ldr	r3, [pc, #112]	; (80010dc <SysTick_Handler+0x78>)
 800106a:	789b      	ldrb	r3, [r3, #2]
 800106c:	2b01      	cmp	r3, #1
 800106e:	d10d      	bne.n	800108c <SysTick_Handler+0x28>
        ++btn_pin_12.counter;
 8001070:	4b1a      	ldr	r3, [pc, #104]	; (80010dc <SysTick_Handler+0x78>)
 8001072:	889b      	ldrh	r3, [r3, #4]
 8001074:	3301      	adds	r3, #1
 8001076:	b29a      	uxth	r2, r3
 8001078:	4b18      	ldr	r3, [pc, #96]	; (80010dc <SysTick_Handler+0x78>)
 800107a:	809a      	strh	r2, [r3, #4]
        if ( btn_pin_12.counter > 1000 ) {
 800107c:	4b17      	ldr	r3, [pc, #92]	; (80010dc <SysTick_Handler+0x78>)
 800107e:	889b      	ldrh	r3, [r3, #4]
 8001080:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001084:	d902      	bls.n	800108c <SysTick_Handler+0x28>
            btn_pin_12.is_long_press = 1;
 8001086:	4b15      	ldr	r3, [pc, #84]	; (80010dc <SysTick_Handler+0x78>)
 8001088:	2201      	movs	r2, #1
 800108a:	705a      	strb	r2, [r3, #1]
        }
    }
    if ( btn_pin_13.is_count_started == 1 ) {
 800108c:	4b14      	ldr	r3, [pc, #80]	; (80010e0 <SysTick_Handler+0x7c>)
 800108e:	789b      	ldrb	r3, [r3, #2]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d10d      	bne.n	80010b0 <SysTick_Handler+0x4c>
        ++btn_pin_13.counter;
 8001094:	4b12      	ldr	r3, [pc, #72]	; (80010e0 <SysTick_Handler+0x7c>)
 8001096:	889b      	ldrh	r3, [r3, #4]
 8001098:	3301      	adds	r3, #1
 800109a:	b29a      	uxth	r2, r3
 800109c:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <SysTick_Handler+0x7c>)
 800109e:	809a      	strh	r2, [r3, #4]
        if ( btn_pin_13.counter > 1000 ) {
 80010a0:	4b0f      	ldr	r3, [pc, #60]	; (80010e0 <SysTick_Handler+0x7c>)
 80010a2:	889b      	ldrh	r3, [r3, #4]
 80010a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010a8:	d902      	bls.n	80010b0 <SysTick_Handler+0x4c>
            btn_pin_13.is_long_press = 1;
 80010aa:	4b0d      	ldr	r3, [pc, #52]	; (80010e0 <SysTick_Handler+0x7c>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	705a      	strb	r2, [r3, #1]
        }
    }
    if ( btn_pin_14.is_count_started == 1 ) {
 80010b0:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <SysTick_Handler+0x80>)
 80010b2:	789b      	ldrb	r3, [r3, #2]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d10d      	bne.n	80010d4 <SysTick_Handler+0x70>
        ++btn_pin_14.counter;
 80010b8:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <SysTick_Handler+0x80>)
 80010ba:	889b      	ldrh	r3, [r3, #4]
 80010bc:	3301      	adds	r3, #1
 80010be:	b29a      	uxth	r2, r3
 80010c0:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <SysTick_Handler+0x80>)
 80010c2:	809a      	strh	r2, [r3, #4]
        if ( btn_pin_14.counter > 1000 ) {
 80010c4:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <SysTick_Handler+0x80>)
 80010c6:	889b      	ldrh	r3, [r3, #4]
 80010c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010cc:	d902      	bls.n	80010d4 <SysTick_Handler+0x70>
            btn_pin_14.is_long_press = 1;
 80010ce:	4b05      	ldr	r3, [pc, #20]	; (80010e4 <SysTick_Handler+0x80>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	705a      	strb	r2, [r3, #1]
        }
    }
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d4:	f000 fc66 	bl	80019a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20000248 	.word	0x20000248
 80010e0:	20000250 	.word	0x20000250
 80010e4:	20000258 	.word	0x20000258

080010e8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80010ec:	4802      	ldr	r0, [pc, #8]	; (80010f8 <ADC1_2_IRQHandler+0x10>)
 80010ee:	f000 fd4d 	bl	8001b8c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	2000092c 	.word	0x2000092c

080010fc <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001100:	4802      	ldr	r0, [pc, #8]	; (800110c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001102:	f001 fdae 	bl	8002c62 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	2000129c 	.word	0x2000129c

08001110 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001114:	4802      	ldr	r0, [pc, #8]	; (8001120 <TIM3_IRQHandler+0x10>)
 8001116:	f003 ff58 	bl	8004fca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	200008e4 	.word	0x200008e4

08001124 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001128:	4802      	ldr	r0, [pc, #8]	; (8001134 <TIM4_IRQHandler+0x10>)
 800112a:	f003 ff4e 	bl	8004fca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000494 	.word	0x20000494

08001138 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800113c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001140:	f001 fc46 	bl	80029d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001144:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001148:	f001 fc42 	bl	80029d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800114c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001150:	f001 fc3e 	bl	80029d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}

08001158 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]
 8001168:	e00a      	b.n	8001180 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800116a:	f3af 8000 	nop.w
 800116e:	4601      	mov	r1, r0
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	1c5a      	adds	r2, r3, #1
 8001174:	60ba      	str	r2, [r7, #8]
 8001176:	b2ca      	uxtb	r2, r1
 8001178:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	3301      	adds	r3, #1
 800117e:	617b      	str	r3, [r7, #20]
 8001180:	697a      	ldr	r2, [r7, #20]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	429a      	cmp	r2, r3
 8001186:	dbf0      	blt.n	800116a <_read+0x12>
	}

return len;
 8001188:	687b      	ldr	r3, [r7, #4]
}
 800118a:	4618      	mov	r0, r3
 800118c:	3718      	adds	r7, #24
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b086      	sub	sp, #24
 8001196:	af00      	add	r7, sp, #0
 8001198:	60f8      	str	r0, [r7, #12]
 800119a:	60b9      	str	r1, [r7, #8]
 800119c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800119e:	2300      	movs	r3, #0
 80011a0:	617b      	str	r3, [r7, #20]
 80011a2:	e009      	b.n	80011b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	1c5a      	adds	r2, r3, #1
 80011a8:	60ba      	str	r2, [r7, #8]
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	3301      	adds	r3, #1
 80011b6:	617b      	str	r3, [r7, #20]
 80011b8:	697a      	ldr	r2, [r7, #20]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	429a      	cmp	r2, r3
 80011be:	dbf1      	blt.n	80011a4 <_write+0x12>
	}
	return len;
 80011c0:	687b      	ldr	r3, [r7, #4]
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <_close>:

int _close(int file)
{
 80011ca:	b480      	push	{r7}
 80011cc:	b083      	sub	sp, #12
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
	return -1;
 80011d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	bc80      	pop	{r7}
 80011de:	4770      	bx	lr

080011e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011f0:	605a      	str	r2, [r3, #4]
	return 0;
 80011f2:	2300      	movs	r3, #0
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr

080011fe <_isatty>:

int _isatty(int file)
{
 80011fe:	b480      	push	{r7}
 8001200:	b083      	sub	sp, #12
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
	return 1;
 8001206:	2301      	movs	r3, #1
}
 8001208:	4618      	mov	r0, r3
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	bc80      	pop	{r7}
 8001210:	4770      	bx	lr

08001212 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001212:	b480      	push	{r7}
 8001214:	b085      	sub	sp, #20
 8001216:	af00      	add	r7, sp, #0
 8001218:	60f8      	str	r0, [r7, #12]
 800121a:	60b9      	str	r1, [r7, #8]
 800121c:	607a      	str	r2, [r7, #4]
	return 0;
 800121e:	2300      	movs	r3, #0
}
 8001220:	4618      	mov	r0, r3
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
	...

0800122c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001234:	4b11      	ldr	r3, [pc, #68]	; (800127c <_sbrk+0x50>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d102      	bne.n	8001242 <_sbrk+0x16>
		heap_end = &end;
 800123c:	4b0f      	ldr	r3, [pc, #60]	; (800127c <_sbrk+0x50>)
 800123e:	4a10      	ldr	r2, [pc, #64]	; (8001280 <_sbrk+0x54>)
 8001240:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <_sbrk+0x50>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001248:	4b0c      	ldr	r3, [pc, #48]	; (800127c <_sbrk+0x50>)
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4413      	add	r3, r2
 8001250:	466a      	mov	r2, sp
 8001252:	4293      	cmp	r3, r2
 8001254:	d907      	bls.n	8001266 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001256:	f008 fbb3 	bl	80099c0 <__errno>
 800125a:	4603      	mov	r3, r0
 800125c:	220c      	movs	r2, #12
 800125e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001260:	f04f 33ff 	mov.w	r3, #4294967295
 8001264:	e006      	b.n	8001274 <_sbrk+0x48>
	}

	heap_end += incr;
 8001266:	4b05      	ldr	r3, [pc, #20]	; (800127c <_sbrk+0x50>)
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4413      	add	r3, r2
 800126e:	4a03      	ldr	r2, [pc, #12]	; (800127c <_sbrk+0x50>)
 8001270:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001272:	68fb      	ldr	r3, [r7, #12]
}
 8001274:	4618      	mov	r0, r3
 8001276:	3710      	adds	r7, #16
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20000264 	.word	0x20000264
 8001280:	20001598 	.word	0x20001598

08001284 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001288:	4b15      	ldr	r3, [pc, #84]	; (80012e0 <SystemInit+0x5c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a14      	ldr	r2, [pc, #80]	; (80012e0 <SystemInit+0x5c>)
 800128e:	f043 0301 	orr.w	r3, r3, #1
 8001292:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001294:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <SystemInit+0x5c>)
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	4911      	ldr	r1, [pc, #68]	; (80012e0 <SystemInit+0x5c>)
 800129a:	4b12      	ldr	r3, [pc, #72]	; (80012e4 <SystemInit+0x60>)
 800129c:	4013      	ands	r3, r2
 800129e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80012a0:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <SystemInit+0x5c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a0e      	ldr	r2, [pc, #56]	; (80012e0 <SystemInit+0x5c>)
 80012a6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80012aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012ae:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012b0:	4b0b      	ldr	r3, [pc, #44]	; (80012e0 <SystemInit+0x5c>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a0a      	ldr	r2, [pc, #40]	; (80012e0 <SystemInit+0x5c>)
 80012b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ba:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80012bc:	4b08      	ldr	r3, [pc, #32]	; (80012e0 <SystemInit+0x5c>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	4a07      	ldr	r2, [pc, #28]	; (80012e0 <SystemInit+0x5c>)
 80012c2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80012c6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80012c8:	4b05      	ldr	r3, [pc, #20]	; (80012e0 <SystemInit+0x5c>)
 80012ca:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80012ce:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80012d0:	4b05      	ldr	r3, [pc, #20]	; (80012e8 <SystemInit+0x64>)
 80012d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012d6:	609a      	str	r2, [r3, #8]
#endif 
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr
 80012e0:	40021000 	.word	0x40021000
 80012e4:	f8ff0000 	.word	0xf8ff0000
 80012e8:	e000ed00 	.word	0xe000ed00

080012ec <usb_rx_handler>:
 * @brief   USB package handler
 * @note    Len <= 64
 * @retval  HAL Status
 */
HAL_StatusTypeDef usb_rx_handler(usb_rx_data_type *usb)
{
 80012ec:	b590      	push	{r4, r7, lr}
 80012ee:	b09d      	sub	sp, #116	; 0x74
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
    if ( usb->is_received != true ||
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	f083 0301 	eor.w	r3, r3, #1
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d103      	bne.n	800130a <usb_rx_handler+0x1e>
         usb->is_handled  != false )
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	785b      	ldrb	r3, [r3, #1]
    if ( usb->is_received != true ||
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <usb_rx_handler+0x22>
    {
        /* Если пакет ещё не принят или уже обработан, то
         * ошибка - обрабатывать либо ещё, либо уже нечего. */
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e2d5      	b.n	80018ba <usb_rx_handler+0x5ce>
    }
    usb->is_received = false;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2200      	movs	r2, #0
 8001312:	701a      	strb	r2, [r3, #0]

    /*-MAIN HANDLER CODE-----------------------------------------------------*/

    if ( usb->len < 1 || usb->len > 64 ) {
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	789b      	ldrb	r3, [r3, #2]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d003      	beq.n	8001324 <usb_rx_handler+0x38>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	789b      	ldrb	r3, [r3, #2]
 8001320:	2b40      	cmp	r3, #64	; 0x40
 8001322:	d901      	bls.n	8001328 <usb_rx_handler+0x3c>
        /* Если размер пакета не соответствует нормальному - ошибка */
        return HAL_ERROR;
 8001324:	2301      	movs	r3, #1
 8001326:	e2c8      	b.n	80018ba <usb_rx_handler+0x5ce>
     * такого размера будет достаточно. */
    uint8_t     usb_tx_buff[64];
    /* 16-ти битовая переменная для установки значения ЦАП */
    uint16_t    tVal16;
    /* Переменная, содержащая текущую команду, сделана для удобства */
    uint8_t     cmd = usb->buff[0];
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	78db      	ldrb	r3, [r3, #3]
 800132c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    switch (cmd) {
 8001330:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001334:	3b01      	subs	r3, #1
 8001336:	2b0d      	cmp	r3, #13
 8001338:	f200 82b3 	bhi.w	80018a2 <usb_rx_handler+0x5b6>
 800133c:	a201      	add	r2, pc, #4	; (adr r2, 8001344 <usb_rx_handler+0x58>)
 800133e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001342:	bf00      	nop
 8001344:	0800137d 	.word	0x0800137d
 8001348:	080013f7 	.word	0x080013f7
 800134c:	0800141d 	.word	0x0800141d
 8001350:	08001443 	.word	0x08001443
 8001354:	08001461 	.word	0x08001461
 8001358:	0800149f 	.word	0x0800149f
 800135c:	080014cb 	.word	0x080014cb
 8001360:	0800152b 	.word	0x0800152b
 8001364:	0800154d 	.word	0x0800154d
 8001368:	0800156f 	.word	0x0800156f
 800136c:	080018ad 	.word	0x080018ad
 8001370:	0800186b 	.word	0x0800186b
 8001374:	080018ad 	.word	0x080018ad
 8001378:	080018ad 	.word	0x080018ad
        /* Команда включения реле */
        case 0x01 :
            if ( usb->len >= 2 && (usb->buff[1] == 0x01 || usb->buff[1] == 0x00) ) {
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	789b      	ldrb	r3, [r3, #2]
 8001380:	2b01      	cmp	r3, #1
 8001382:	d92c      	bls.n	80013de <usb_rx_handler+0xf2>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	791b      	ldrb	r3, [r3, #4]
 8001388:	2b01      	cmp	r3, #1
 800138a:	d003      	beq.n	8001394 <usb_rx_handler+0xa8>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	791b      	ldrb	r3, [r3, #4]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d124      	bne.n	80013de <usb_rx_handler+0xf2>

                HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_SET);
 8001394:	2201      	movs	r2, #1
 8001396:	2104      	movs	r1, #4
 8001398:	48ba      	ldr	r0, [pc, #744]	; (8001684 <usb_rx_handler+0x398>)
 800139a:	f001 fb00 	bl	800299e <HAL_GPIO_WritePin>

                if ( usb->buff[1] == 0x01 ) {
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	791b      	ldrb	r3, [r3, #4]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d109      	bne.n	80013ba <usb_rx_handler+0xce>
                    relay_state = M12;
 80013a6:	4bb8      	ldr	r3, [pc, #736]	; (8001688 <usb_rx_handler+0x39c>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	701a      	strb	r2, [r3, #0]
                    printf("RelayState:12V - %d \n", relay_state);
 80013ac:	4bb6      	ldr	r3, [pc, #728]	; (8001688 <usb_rx_handler+0x39c>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	4619      	mov	r1, r3
 80013b2:	48b6      	ldr	r0, [pc, #728]	; (800168c <usb_rx_handler+0x3a0>)
 80013b4:	f008 fb44 	bl	8009a40 <iprintf>
 80013b8:	e00c      	b.n	80013d4 <usb_rx_handler+0xe8>
                }
                else if (usb->buff[1] == 0x00) {
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	791b      	ldrb	r3, [r3, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d108      	bne.n	80013d4 <usb_rx_handler+0xe8>
                    relay_state = M27;
 80013c2:	4bb1      	ldr	r3, [pc, #708]	; (8001688 <usb_rx_handler+0x39c>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
                    printf("RelayState:27V - %d \n", relay_state);
 80013c8:	4baf      	ldr	r3, [pc, #700]	; (8001688 <usb_rx_handler+0x39c>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	4619      	mov	r1, r3
 80013ce:	48b0      	ldr	r0, [pc, #704]	; (8001690 <usb_rx_handler+0x3a4>)
 80013d0:	f008 fb36 	bl	8009a40 <iprintf>
                }
                SetAllDAC();
 80013d4:	f7ff fa38 	bl	8000848 <SetAllDAC>
                usb_tx_buff[1] = 0x00; // успешно
 80013d8:	2300      	movs	r3, #0
 80013da:	777b      	strb	r3, [r7, #29]
 80013dc:	e001      	b.n	80013e2 <usb_rx_handler+0xf6>
            }
            else {
                usb_tx_buff[1] = 0x01; // ошибка
 80013de:	2301      	movs	r3, #1
 80013e0:	777b      	strb	r3, [r7, #29]
            }

            usb_tx_buff[0] = cmd;
 80013e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80013e6:	773b      	strb	r3, [r7, #28]
            CDC_Transmit_FS(usb_tx_buff, 2);
 80013e8:	f107 031c 	add.w	r3, r7, #28
 80013ec:	2102      	movs	r1, #2
 80013ee:	4618      	mov	r0, r3
 80013f0:	f007 ff08 	bl	8009204 <CDC_Transmit_FS>
            break;
 80013f4:	e25d      	b.n	80018b2 <usb_rx_handler+0x5c6>

        /* Команда калибровки ЦАП А */
        case 0x02 :
            if (usb->len >= 3) {
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	789b      	ldrb	r3, [r3, #2]
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d902      	bls.n	8001404 <usb_rx_handler+0x118>
//                resValTIM4_PB6(); // обнуление переменной для проведения калибровки
//                memcpy(&tVal16, usb->buff + 1, sizeof(tVal16));
//                SetDacA(tVal16);
//                printf("DacA: %d\n", tVal16);

                usb_tx_buff[1] = 0x00; // успешно
 80013fe:	2300      	movs	r3, #0
 8001400:	777b      	strb	r3, [r7, #29]
 8001402:	e001      	b.n	8001408 <usb_rx_handler+0x11c>
            }
            else {
                usb_tx_buff[1] = 0x01; // ошибка
 8001404:	2301      	movs	r3, #1
 8001406:	777b      	strb	r3, [r7, #29]
            }
            usb_tx_buff[0] = cmd;
 8001408:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800140c:	773b      	strb	r3, [r7, #28]
            CDC_Transmit_FS(usb_tx_buff, 2);
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	2102      	movs	r1, #2
 8001414:	4618      	mov	r0, r3
 8001416:	f007 fef5 	bl	8009204 <CDC_Transmit_FS>
            break;
 800141a:	e24a      	b.n	80018b2 <usb_rx_handler+0x5c6>

        /* Команда калибровки ЦАП В */
        case 0x03 :
            if (usb->len >= 3) {
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	789b      	ldrb	r3, [r3, #2]
 8001420:	2b02      	cmp	r3, #2
 8001422:	d902      	bls.n	800142a <usb_rx_handler+0x13e>
//                resValTIM4_PB6(); // обнуление переменной для проведения калиброки
//                memcpy(&tVal16, usb->buff + 1, sizeof(tVal16));
//                SetDacB(tVal16);
//                printf("DacB: %d \n", tVal16);

                usb_tx_buff[1] = 0x00; // успешно
 8001424:	2300      	movs	r3, #0
 8001426:	777b      	strb	r3, [r7, #29]
 8001428:	e001      	b.n	800142e <usb_rx_handler+0x142>
            }
            else {
                usb_tx_buff[1] = 0x01; // ошибка
 800142a:	2301      	movs	r3, #1
 800142c:	777b      	strb	r3, [r7, #29]
            }
            usb_tx_buff[0] = cmd;
 800142e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001432:	773b      	strb	r3, [r7, #28]
            CDC_Transmit_FS(usb_tx_buff, 2);
 8001434:	f107 031c 	add.w	r3, r7, #28
 8001438:	2102      	movs	r1, #2
 800143a:	4618      	mov	r0, r3
 800143c:	f007 fee2 	bl	8009204 <CDC_Transmit_FS>
            break;
 8001440:	e237      	b.n	80018b2 <usb_rx_handler+0x5c6>

        /* Команда запроса значения АЦП */
        case 0x04 :
//            tVal16 = GetADC();
            usb_tx_buff[0] = cmd;
 8001442:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001446:	773b      	strb	r3, [r7, #28]
            memcpy(usb_tx_buff + 1, &tVal16, sizeof(tVal16));
 8001448:	f107 031c 	add.w	r3, r7, #28
 800144c:	3301      	adds	r3, #1
 800144e:	8b7a      	ldrh	r2, [r7, #26]
 8001450:	801a      	strh	r2, [r3, #0]
            CDC_Transmit_FS(usb_tx_buff, 3);
 8001452:	f107 031c 	add.w	r3, r7, #28
 8001456:	2103      	movs	r1, #3
 8001458:	4618      	mov	r0, r3
 800145a:	f007 fed3 	bl	8009204 <CDC_Transmit_FS>
            break;
 800145e:	e228      	b.n	80018b2 <usb_rx_handler+0x5c6>

        /* Команда запроса состояния ЦАПов */
        case 0x05 :
            usb_tx_buff[0] = cmd;
 8001460:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001464:	773b      	strb	r3, [r7, #28]
            usb_tx_buff[1] = relay_state;
 8001466:	4b88      	ldr	r3, [pc, #544]	; (8001688 <usb_rx_handler+0x39c>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	777b      	strb	r3, [r7, #29]

            tVal16 = GetDacA();
 800146c:	f7ff f9fe 	bl	800086c <GetDacA>
 8001470:	4603      	mov	r3, r0
 8001472:	837b      	strh	r3, [r7, #26]
            memcpy(usb_tx_buff + 2, &tVal16, sizeof(tVal16));
 8001474:	f107 031c 	add.w	r3, r7, #28
 8001478:	3302      	adds	r3, #2
 800147a:	8b7a      	ldrh	r2, [r7, #26]
 800147c:	801a      	strh	r2, [r3, #0]

            tVal16 = GetDacB();
 800147e:	f7ff f9ff 	bl	8000880 <GetDacB>
 8001482:	4603      	mov	r3, r0
 8001484:	837b      	strh	r3, [r7, #26]
            memcpy(usb_tx_buff + 4, &tVal16, sizeof(tVal16));
 8001486:	f107 031c 	add.w	r3, r7, #28
 800148a:	3304      	adds	r3, #4
 800148c:	8b7a      	ldrh	r2, [r7, #26]
 800148e:	801a      	strh	r2, [r3, #0]

            CDC_Transmit_FS(usb_tx_buff, 6);
 8001490:	f107 031c 	add.w	r3, r7, #28
 8001494:	2106      	movs	r1, #6
 8001496:	4618      	mov	r0, r3
 8001498:	f007 feb4 	bl	8009204 <CDC_Transmit_FS>
            break;
 800149c:	e209      	b.n	80018b2 <usb_rx_handler+0x5c6>

        /* Команда запроса состояния кнопок */
        case 0x06 :
            usb_tx_buff[0] = cmd;
 800149e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80014a2:	773b      	strb	r3, [r7, #28]
            usb_tx_buff[1] = btn_run_get_state();
 80014a4:	f7fe ff0a 	bl	80002bc <btn_run_get_state>
 80014a8:	4603      	mov	r3, r0
 80014aa:	777b      	strb	r3, [r7, #29]
            usb_tx_buff[2] = btn_up_get_state();
 80014ac:	f7fe ff24 	bl	80002f8 <btn_up_get_state>
 80014b0:	4603      	mov	r3, r0
 80014b2:	77bb      	strb	r3, [r7, #30]
            usb_tx_buff[3] = btn_down_get_state();
 80014b4:	f7fe ff3a 	bl	800032c <btn_down_get_state>
 80014b8:	4603      	mov	r3, r0
 80014ba:	77fb      	strb	r3, [r7, #31]
            CDC_Transmit_FS(usb_tx_buff, 4);
 80014bc:	f107 031c 	add.w	r3, r7, #28
 80014c0:	2104      	movs	r1, #4
 80014c2:	4618      	mov	r0, r3
 80014c4:	f007 fe9e 	bl	8009204 <CDC_Transmit_FS>
            break;
 80014c8:	e1f3      	b.n	80018b2 <usb_rx_handler+0x5c6>
            };
            memcpy(str, "SN", strlen("SN"));
            itoa(SN_DEFINE, str + 2, 16);
            */

            char str[] = {"prb_v0.3"};
 80014ca:	4a72      	ldr	r2, [pc, #456]	; (8001694 <usb_rx_handler+0x3a8>)
 80014cc:	f107 0310 	add.w	r3, r7, #16
 80014d0:	ca07      	ldmia	r2, {r0, r1, r2}
 80014d2:	c303      	stmia	r3!, {r0, r1}
 80014d4:	701a      	strb	r2, [r3, #0]

            usb_tx_buff[0] = cmd;
 80014d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80014da:	773b      	strb	r3, [r7, #28]
            usb_tx_buff[1] = strlen(str);
 80014dc:	f107 0310 	add.w	r3, r7, #16
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7fe fe33 	bl	800014c <strlen>
 80014e6:	4603      	mov	r3, r0
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	777b      	strb	r3, [r7, #29]
            memcpy(usb_tx_buff + 2, str, strlen(str));
 80014ec:	f107 041c 	add.w	r4, r7, #28
 80014f0:	3402      	adds	r4, #2
 80014f2:	f107 0310 	add.w	r3, r7, #16
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7fe fe28 	bl	800014c <strlen>
 80014fc:	4602      	mov	r2, r0
 80014fe:	f107 0310 	add.w	r3, r7, #16
 8001502:	4619      	mov	r1, r3
 8001504:	4620      	mov	r0, r4
 8001506:	f008 fa85 	bl	8009a14 <memcpy>
            CDC_Transmit_FS(usb_tx_buff, strlen(str) + 2);
 800150a:	f107 0310 	add.w	r3, r7, #16
 800150e:	4618      	mov	r0, r3
 8001510:	f7fe fe1c 	bl	800014c <strlen>
 8001514:	4603      	mov	r3, r0
 8001516:	b29b      	uxth	r3, r3
 8001518:	3302      	adds	r3, #2
 800151a:	b29a      	uxth	r2, r3
 800151c:	f107 031c 	add.w	r3, r7, #28
 8001520:	4611      	mov	r1, r2
 8001522:	4618      	mov	r0, r3
 8001524:	f007 fe6e 	bl	8009204 <CDC_Transmit_FS>
            break;
 8001528:	e1c3      	b.n	80018b2 <usb_rx_handler+0x5c6>
        /* Команда запроса измеренной длительности */
        case 0x08 :
        {
//            EnableTIM3_PB4();
//            uint16_t temp = GetTIM3();
            uint16_t temp = 0x00;
 800152a:	2300      	movs	r3, #0
 800152c:	81fb      	strh	r3, [r7, #14]
            usb_tx_buff[0] = cmd;
 800152e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001532:	773b      	strb	r3, [r7, #28]
            memcpy(usb_tx_buff + 1, &temp, sizeof(uint16_t));
 8001534:	f107 031c 	add.w	r3, r7, #28
 8001538:	3301      	adds	r3, #1
 800153a:	89fa      	ldrh	r2, [r7, #14]
 800153c:	801a      	strh	r2, [r3, #0]
            CDC_Transmit_FS(usb_tx_buff, 1 + sizeof(uint16_t));
 800153e:	f107 031c 	add.w	r3, r7, #28
 8001542:	2103      	movs	r1, #3
 8001544:	4618      	mov	r0, r3
 8001546:	f007 fe5d 	bl	8009204 <CDC_Transmit_FS>
            break;
 800154a:	e1b2      	b.n	80018b2 <usb_rx_handler+0x5c6>
        /* Команда запроса измеренной длительности */
        case 0x09 :
        {
//            EnableTIM4_PB6();
//            uint16_t temp = GetTIM4();
            uint16_t temp = 0x00;
 800154c:	2300      	movs	r3, #0
 800154e:	81bb      	strh	r3, [r7, #12]
            usb_tx_buff[0] = cmd;
 8001550:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001554:	773b      	strb	r3, [r7, #28]
            memcpy(usb_tx_buff + 1, &temp, sizeof(uint16_t));
 8001556:	f107 031c 	add.w	r3, r7, #28
 800155a:	3301      	adds	r3, #1
 800155c:	89ba      	ldrh	r2, [r7, #12]
 800155e:	801a      	strh	r2, [r3, #0]
            CDC_Transmit_FS(usb_tx_buff, 1 + sizeof(uint16_t));
 8001560:	f107 031c 	add.w	r3, r7, #28
 8001564:	2103      	movs	r1, #3
 8001566:	4618      	mov	r0, r3
 8001568:	f007 fe4c 	bl	8009204 <CDC_Transmit_FS>
            break;
 800156c:	e1a1      	b.n	80018b2 <usb_rx_handler+0x5c6>
        case 0x0A :
        {
            /* Константа для обозначения максимального количества передаваемых значений.
             * Определяется максимальным количеством байт, передаваемых по USB за раз.
             * (64(всего) - 6(команда))/2(так как числа 2-х байтовые) = 29*/
            const uint8_t usb_max_calib_value = 29;
 800156e:	231d      	movs	r3, #29
 8001570:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
            /* Значение для ответа на команду, 0х00 - успешное выполнение */
            usb_tx_buff[6] = 0x00;
 8001574:	2300      	movs	r3, #0
 8001576:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
            /* В буффер для отправки ответа заносим номер таблицы */
            usb_tx_buff[1] = usb->buff[1];
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	791b      	ldrb	r3, [r3, #4]
 800157e:	777b      	strb	r3, [r7, #29]
            /* dataStartNumber  - номер ячейки, с которой начинается запись
             * dataEndNumber    - номер последней ячейки, в которую должны записываться данные
             * dataOffset       - разница между ними */
            uint16_t dataStartNumber, dataEndNumber, dataOffset;

            memcpy(&dataStartNumber, &usb->buff[2], sizeof(uint16_t));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3305      	adds	r3, #5
 8001584:	881b      	ldrh	r3, [r3, #0]
 8001586:	b29b      	uxth	r3, r3
 8001588:	817b      	strh	r3, [r7, #10]
            memcpy(&dataOffset, &usb->buff[4], sizeof(uint16_t));
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	3307      	adds	r3, #7
 800158e:	881b      	ldrh	r3, [r3, #0]
 8001590:	b29b      	uxth	r3, r3
 8001592:	813b      	strh	r3, [r7, #8]
            dataEndNumber = dataStartNumber + dataOffset;
 8001594:	897a      	ldrh	r2, [r7, #10]
 8001596:	893b      	ldrh	r3, [r7, #8]
 8001598:	4413      	add	r3, r2
 800159a:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c

            switch (usb->buff[1]) {
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	791b      	ldrb	r3, [r3, #4]
 80015a2:	2b03      	cmp	r3, #3
 80015a4:	f200 8146 	bhi.w	8001834 <usb_rx_handler+0x548>
 80015a8:	a201      	add	r2, pc, #4	; (adr r2, 80015b0 <usb_rx_handler+0x2c4>)
 80015aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ae:	bf00      	nop
 80015b0:	080015c1 	.word	0x080015c1
 80015b4:	08001655 	.word	0x08001655
 80015b8:	08001705 	.word	0x08001705
 80015bc:	08001799 	.word	0x08001799
                case 0x00 :
                {
                    if (dataStartNumber >= MAX_VAL_M12 ||
 80015c0:	897b      	ldrh	r3, [r7, #10]
 80015c2:	2b55      	cmp	r3, #85	; 0x55
 80015c4:	d809      	bhi.n	80015da <usb_rx_handler+0x2ee>
 80015c6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80015ca:	2b56      	cmp	r3, #86	; 0x56
 80015cc:	d805      	bhi.n	80015da <usb_rx_handler+0x2ee>
                        dataEndNumber > MAX_VAL_M12    ||
                        dataOffset > usb_max_calib_value) {
 80015ce:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	893b      	ldrh	r3, [r7, #8]
                        dataEndNumber > MAX_VAL_M12    ||
 80015d6:	429a      	cmp	r2, r3
 80015d8:	d203      	bcs.n	80015e2 <usb_rx_handler+0x2f6>
                        usb_tx_buff[6] = 0x01;   /* Произошла ошибка - возвращаем 0х01 */
 80015da:	2301      	movs	r3, #1
 80015dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                        break;
 80015e0:	e12c      	b.n	800183c <usb_rx_handler+0x550>
                    }

                    uint8_t i_usb    = 6;
 80015e2:	2306      	movs	r3, #6
 80015e4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
                    uint16_t i_calib = dataStartNumber;
 80015e8:	897b      	ldrh	r3, [r7, #10]
 80015ea:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

                    while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 80015ee:	e017      	b.n	8001620 <usb_rx_handler+0x334>

                        memcpy( &DevNVRAM.calibration_table.dacValA_m12[i_calib],
 80015f0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80015f4:	330c      	adds	r3, #12
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	4a27      	ldr	r2, [pc, #156]	; (8001698 <usb_rx_handler+0x3ac>)
 80015fa:	4413      	add	r3, r2
                                &usb->buff[i_usb],
 80015fc:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8001600:	6879      	ldr	r1, [r7, #4]
 8001602:	440a      	add	r2, r1
 8001604:	3203      	adds	r2, #3
 8001606:	8812      	ldrh	r2, [r2, #0]
 8001608:	b292      	uxth	r2, r2
                        memcpy( &DevNVRAM.calibration_table.dacValA_m12[i_calib],
 800160a:	801a      	strh	r2, [r3, #0]
                                sizeof(uint16_t) );

                        i_usb   += 2;
 800160c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001610:	3302      	adds	r3, #2
 8001612:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
                        i_calib += 1;
 8001616:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800161a:	3301      	adds	r3, #1
 800161c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
                    while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 8001620:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001624:	2b3f      	cmp	r3, #63	; 0x3f
 8001626:	d805      	bhi.n	8001634 <usb_rx_handler+0x348>
 8001628:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800162c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8001630:	429a      	cmp	r2, r3
 8001632:	d3dd      	bcc.n	80015f0 <usb_rx_handler+0x304>
                    }
                    /* Обнуляем правую оставшуюся часть массива, для того, чтобы в
                     * таблице не оставалось мусорных данных */
                    memset( &DevNVRAM.calibration_table.dacValA_m12[dataEndNumber],
 8001634:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8001638:	330c      	adds	r3, #12
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	4a16      	ldr	r2, [pc, #88]	; (8001698 <usb_rx_handler+0x3ac>)
 800163e:	1898      	adds	r0, r3, r2
                            0x00,
                            (MAX_VAL_M12 - dataEndNumber) * sizeof(uint16_t) );
 8001640:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8001644:	f1c3 0356 	rsb	r3, r3, #86	; 0x56
                    memset( &DevNVRAM.calibration_table.dacValA_m12[dataEndNumber],
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	461a      	mov	r2, r3
 800164c:	2100      	movs	r1, #0
 800164e:	f008 f9ef 	bl	8009a30 <memset>
                    break;
 8001652:	e0f3      	b.n	800183c <usb_rx_handler+0x550>

                }
                case 0x01 :
                {
                    if (dataStartNumber >= MAX_VAL_M12 ||
 8001654:	897b      	ldrh	r3, [r7, #10]
 8001656:	2b55      	cmp	r3, #85	; 0x55
 8001658:	d809      	bhi.n	800166e <usb_rx_handler+0x382>
 800165a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800165e:	2b56      	cmp	r3, #86	; 0x56
 8001660:	d805      	bhi.n	800166e <usb_rx_handler+0x382>
                         dataEndNumber > MAX_VAL_M12    ||
                         dataOffset > usb_max_calib_value) {
 8001662:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001666:	b29a      	uxth	r2, r3
 8001668:	893b      	ldrh	r3, [r7, #8]
                         dataEndNumber > MAX_VAL_M12    ||
 800166a:	429a      	cmp	r2, r3
 800166c:	d203      	bcs.n	8001676 <usb_rx_handler+0x38a>
                         usb_tx_buff[6] = 0x01;   /* Произошла ошибка - возвращаем 0х01 */
 800166e:	2301      	movs	r3, #1
 8001670:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                         break;
 8001674:	e0e2      	b.n	800183c <usb_rx_handler+0x550>
                     }

                     uint8_t i_usb    = 6;
 8001676:	2306      	movs	r3, #6
 8001678:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                     uint16_t i_calib = dataStartNumber;
 800167c:	897b      	ldrh	r3, [r7, #10]
 800167e:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

                     while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 8001682:	e024      	b.n	80016ce <usb_rx_handler+0x3e2>
 8001684:	40010800 	.word	0x40010800
 8001688:	20000043 	.word	0x20000043
 800168c:	0800a918 	.word	0x0800a918
 8001690:	0800a930 	.word	0x0800a930
 8001694:	0800a948 	.word	0x0800a948
 8001698:	200004dc 	.word	0x200004dc

                         memcpy( &DevNVRAM.calibration_table.dacValB_m12[i_calib],
 800169c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80016a0:	3360      	adds	r3, #96	; 0x60
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	4a87      	ldr	r2, [pc, #540]	; (80018c4 <usb_rx_handler+0x5d8>)
 80016a6:	4413      	add	r3, r2
 80016a8:	3304      	adds	r3, #4
                                 &usb->buff[i_usb],
 80016aa:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 80016ae:	6879      	ldr	r1, [r7, #4]
 80016b0:	440a      	add	r2, r1
 80016b2:	3203      	adds	r2, #3
 80016b4:	8812      	ldrh	r2, [r2, #0]
 80016b6:	b292      	uxth	r2, r2
                         memcpy( &DevNVRAM.calibration_table.dacValB_m12[i_calib],
 80016b8:	801a      	strh	r2, [r3, #0]
                                 sizeof(uint16_t) );

                         i_usb   += 2;
 80016ba:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80016be:	3302      	adds	r3, #2
 80016c0:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                         i_calib += 1;
 80016c4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80016c8:	3301      	adds	r3, #1
 80016ca:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
                     while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 80016ce:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80016d2:	2b3f      	cmp	r3, #63	; 0x3f
 80016d4:	d805      	bhi.n	80016e2 <usb_rx_handler+0x3f6>
 80016d6:	f8b7 2068 	ldrh.w	r2, [r7, #104]	; 0x68
 80016da:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80016de:	429a      	cmp	r2, r3
 80016e0:	d3dc      	bcc.n	800169c <usb_rx_handler+0x3b0>
                     }
                     /* Обнуляем правую оставшуюся часть массива, для того, чтобы в
                      * таблице не оставалось мусорных данных */
                     memset( &DevNVRAM.calibration_table.dacValB_m12[dataEndNumber],
 80016e2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80016e6:	3360      	adds	r3, #96	; 0x60
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	4a76      	ldr	r2, [pc, #472]	; (80018c4 <usb_rx_handler+0x5d8>)
 80016ec:	4413      	add	r3, r2
 80016ee:	1d18      	adds	r0, r3, #4
                             0x00,
                             (MAX_VAL_M12 - dataEndNumber) * sizeof(uint16_t) );
 80016f0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80016f4:	f1c3 0356 	rsb	r3, r3, #86	; 0x56
                     memset( &DevNVRAM.calibration_table.dacValB_m12[dataEndNumber],
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	461a      	mov	r2, r3
 80016fc:	2100      	movs	r1, #0
 80016fe:	f008 f997 	bl	8009a30 <memset>
                     break;
 8001702:	e09b      	b.n	800183c <usb_rx_handler+0x550>

                }
                case 0x02 :
                {
                    if (dataStartNumber >= MAX_VAL_M27 ||
 8001704:	897b      	ldrh	r3, [r7, #10]
 8001706:	2ba1      	cmp	r3, #161	; 0xa1
 8001708:	d809      	bhi.n	800171e <usb_rx_handler+0x432>
 800170a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800170e:	2ba2      	cmp	r3, #162	; 0xa2
 8001710:	d805      	bhi.n	800171e <usb_rx_handler+0x432>
                         dataEndNumber > MAX_VAL_M27    ||
                         dataOffset > usb_max_calib_value) {
 8001712:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001716:	b29a      	uxth	r2, r3
 8001718:	893b      	ldrh	r3, [r7, #8]
                         dataEndNumber > MAX_VAL_M27    ||
 800171a:	429a      	cmp	r2, r3
 800171c:	d203      	bcs.n	8001726 <usb_rx_handler+0x43a>
                         usb_tx_buff[6] = 0x01;   /* Произошла ошибка - возвращаем 0х01 */
 800171e:	2301      	movs	r3, #1
 8001720:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                         break;
 8001724:	e08a      	b.n	800183c <usb_rx_handler+0x550>
                     }

                     uint8_t i_usb    = 6;
 8001726:	2306      	movs	r3, #6
 8001728:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
                     uint16_t i_calib = dataStartNumber;
 800172c:	897b      	ldrh	r3, [r7, #10]
 800172e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

                     while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 8001732:	e017      	b.n	8001764 <usb_rx_handler+0x478>

                         memcpy( &DevNVRAM.calibration_table.dacValA_m27[i_calib],
 8001734:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001738:	33b8      	adds	r3, #184	; 0xb8
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4a61      	ldr	r2, [pc, #388]	; (80018c4 <usb_rx_handler+0x5d8>)
 800173e:	4413      	add	r3, r2
                                 &usb->buff[i_usb],
 8001740:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8001744:	6879      	ldr	r1, [r7, #4]
 8001746:	440a      	add	r2, r1
 8001748:	3203      	adds	r2, #3
 800174a:	8812      	ldrh	r2, [r2, #0]
 800174c:	b292      	uxth	r2, r2
                         memcpy( &DevNVRAM.calibration_table.dacValA_m27[i_calib],
 800174e:	801a      	strh	r2, [r3, #0]
                                 sizeof(uint16_t) );

                         i_usb   += 2;
 8001750:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001754:	3302      	adds	r3, #2
 8001756:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
                         i_calib += 1;
 800175a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800175e:	3301      	adds	r3, #1
 8001760:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
                     while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 8001764:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001768:	2b3f      	cmp	r3, #63	; 0x3f
 800176a:	d805      	bhi.n	8001778 <usb_rx_handler+0x48c>
 800176c:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 8001770:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8001774:	429a      	cmp	r2, r3
 8001776:	d3dd      	bcc.n	8001734 <usb_rx_handler+0x448>
                     }
                     /* Обнуляем правую оставшуюся часть массива, для того, чтобы в
                      * таблице не оставалось мусорных данных */
                     memset( &DevNVRAM.calibration_table.dacValA_m27[dataEndNumber],
 8001778:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800177c:	33b8      	adds	r3, #184	; 0xb8
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	4a50      	ldr	r2, [pc, #320]	; (80018c4 <usb_rx_handler+0x5d8>)
 8001782:	1898      	adds	r0, r3, r2
                             0x00,
                             (MAX_VAL_M27 - dataEndNumber) * sizeof(uint16_t) );
 8001784:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8001788:	f1c3 03a2 	rsb	r3, r3, #162	; 0xa2
                     memset( &DevNVRAM.calibration_table.dacValA_m27[dataEndNumber],
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	461a      	mov	r2, r3
 8001790:	2100      	movs	r1, #0
 8001792:	f008 f94d 	bl	8009a30 <memset>
                     break;
 8001796:	e051      	b.n	800183c <usb_rx_handler+0x550>

                }
                case 0x03 :
                {
                    if (dataStartNumber >= MAX_VAL_M27 ||
 8001798:	897b      	ldrh	r3, [r7, #10]
 800179a:	2ba1      	cmp	r3, #161	; 0xa1
 800179c:	d809      	bhi.n	80017b2 <usb_rx_handler+0x4c6>
 800179e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80017a2:	2ba2      	cmp	r3, #162	; 0xa2
 80017a4:	d805      	bhi.n	80017b2 <usb_rx_handler+0x4c6>
                         dataEndNumber > MAX_VAL_M27    ||
                         dataOffset > usb_max_calib_value) {
 80017a6:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	893b      	ldrh	r3, [r7, #8]
                         dataEndNumber > MAX_VAL_M27    ||
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d203      	bcs.n	80017ba <usb_rx_handler+0x4ce>
                         usb_tx_buff[6] = 0x01;   /* Произошла ошибка - возвращаем 0х01 */
 80017b2:	2301      	movs	r3, #1
 80017b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                         break;
 80017b8:	e040      	b.n	800183c <usb_rx_handler+0x550>
                     }

                     uint8_t i_usb    = 6;
 80017ba:	2306      	movs	r3, #6
 80017bc:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                     uint16_t i_calib = dataStartNumber;
 80017c0:	897b      	ldrh	r3, [r7, #10]
 80017c2:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60

                     while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 80017c6:	e019      	b.n	80017fc <usb_rx_handler+0x510>

                         memcpy( &DevNVRAM.calibration_table.dacValB_m27[i_calib],
 80017c8:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80017cc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	4a3c      	ldr	r2, [pc, #240]	; (80018c4 <usb_rx_handler+0x5d8>)
 80017d4:	4413      	add	r3, r2
 80017d6:	3304      	adds	r3, #4
                                 &usb->buff[i_usb],
 80017d8:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 80017dc:	6879      	ldr	r1, [r7, #4]
 80017de:	440a      	add	r2, r1
 80017e0:	3203      	adds	r2, #3
 80017e2:	8812      	ldrh	r2, [r2, #0]
 80017e4:	b292      	uxth	r2, r2
                         memcpy( &DevNVRAM.calibration_table.dacValB_m27[i_calib],
 80017e6:	801a      	strh	r2, [r3, #0]
                                 sizeof(uint16_t) );

                         i_usb   += 2;
 80017e8:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80017ec:	3302      	adds	r3, #2
 80017ee:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                         i_calib += 1;
 80017f2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80017f6:	3301      	adds	r3, #1
 80017f8:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
                     while ( (i_usb < 64) && (i_calib < dataEndNumber) ) {
 80017fc:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001800:	2b3f      	cmp	r3, #63	; 0x3f
 8001802:	d805      	bhi.n	8001810 <usb_rx_handler+0x524>
 8001804:	f8b7 2060 	ldrh.w	r2, [r7, #96]	; 0x60
 8001808:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800180c:	429a      	cmp	r2, r3
 800180e:	d3db      	bcc.n	80017c8 <usb_rx_handler+0x4dc>
                     }
                     /* Обнуляем правую оставшуюся часть массива, для того, чтобы в
                      * таблице не оставалось мусорных данных */
                     memset( &DevNVRAM.calibration_table.dacValB_m27[dataEndNumber],
 8001810:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8001814:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	4a2a      	ldr	r2, [pc, #168]	; (80018c4 <usb_rx_handler+0x5d8>)
 800181c:	4413      	add	r3, r2
 800181e:	1d18      	adds	r0, r3, #4
                             0x00,
                             (MAX_VAL_M27 - dataEndNumber) * sizeof(uint16_t) );
 8001820:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8001824:	f1c3 03a2 	rsb	r3, r3, #162	; 0xa2
                     memset( &DevNVRAM.calibration_table.dacValB_m27[dataEndNumber],
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	461a      	mov	r2, r3
 800182c:	2100      	movs	r1, #0
 800182e:	f008 f8ff 	bl	8009a30 <memset>
                     break;
 8001832:	e003      	b.n	800183c <usb_rx_handler+0x550>

                }
                default :
                    usb_tx_buff[6] = 0x01;   /* Произошла ошибка - возвращаем 0х01 */
 8001834:	2301      	movs	r3, #1
 8001836:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                    break;
 800183a:	bf00      	nop
            };

            usb_tx_buff[0] = cmd;
 800183c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001840:	773b      	strb	r3, [r7, #28]
            memcpy(usb_tx_buff + 2, &dataStartNumber, sizeof(uint16_t));
 8001842:	f107 031c 	add.w	r3, r7, #28
 8001846:	3302      	adds	r3, #2
 8001848:	897a      	ldrh	r2, [r7, #10]
 800184a:	801a      	strh	r2, [r3, #0]
            memcpy(usb_tx_buff + 4, &dataOffset, sizeof(uint16_t));
 800184c:	f107 031c 	add.w	r3, r7, #28
 8001850:	3304      	adds	r3, #4
 8001852:	893a      	ldrh	r2, [r7, #8]
 8001854:	801a      	strh	r2, [r3, #0]
            usb_tx_buff[2 + 2 * sizeof(uint16_t) + 1] = 0x00;
 8001856:	2300      	movs	r3, #0
 8001858:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            CDC_Transmit_FS(usb_tx_buff, 7);
 800185c:	f107 031c 	add.w	r3, r7, #28
 8001860:	2107      	movs	r1, #7
 8001862:	4618      	mov	r0, r3
 8001864:	f007 fcce 	bl	8009204 <CDC_Transmit_FS>
        }
            break;
 8001868:	e023      	b.n	80018b2 <usb_rx_handler+0x5c6>

        /* Команда записи во флеш калибровочной таблицы */
        case 0x0C :
        {
            /* Правильная команда тут - 0х0D, изменено для тестирования */
            if (usb->len >= 2)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	789b      	ldrb	r3, [r3, #2]
 800186e:	2b01      	cmp	r3, #1
 8001870:	d90b      	bls.n	800188a <usb_rx_handler+0x59e>
            {
                changeTableFlag = true;
 8001872:	4b15      	ldr	r3, [pc, #84]	; (80018c8 <usb_rx_handler+0x5dc>)
 8001874:	2201      	movs	r2, #1
 8001876:	701a      	strb	r2, [r3, #0]
                if ( flash_write_calibTable( &DevNVRAM ) != HAL_OK ) {
 8001878:	4812      	ldr	r0, [pc, #72]	; (80018c4 <usb_rx_handler+0x5d8>)
 800187a:	f7fe fe2d 	bl	80004d8 <flash_write_calibTable>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d115      	bne.n	80018b0 <usb_rx_handler+0x5c4>
                    break;
                }
                usb_tx_buff[1] = 0x00; // успешно
 8001884:	2300      	movs	r3, #0
 8001886:	777b      	strb	r3, [r7, #29]
 8001888:	e001      	b.n	800188e <usb_rx_handler+0x5a2>
            }
            else {
                usb_tx_buff[1] = 0x01; // ошибка
 800188a:	2301      	movs	r3, #1
 800188c:	777b      	strb	r3, [r7, #29]
            }
            usb_tx_buff[0] = cmd;
 800188e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001892:	773b      	strb	r3, [r7, #28]
            CDC_Transmit_FS(usb_tx_buff, 2);
 8001894:	f107 031c 	add.w	r3, r7, #28
 8001898:	2102      	movs	r1, #2
 800189a:	4618      	mov	r0, r3
 800189c:	f007 fcb2 	bl	8009204 <CDC_Transmit_FS>
            break;
 80018a0:	e007      	b.n	80018b2 <usb_rx_handler+0x5c6>
            break;

        /* По умолчанию, если прочитанная команда не соответствует ни одной команде
         * в протоколе, отправляем в ответ просто 0, как сигнал ошибки. */
        default:
            CDC_Transmit_FS(0, 1);
 80018a2:	2101      	movs	r1, #1
 80018a4:	2000      	movs	r0, #0
 80018a6:	f007 fcad 	bl	8009204 <CDC_Transmit_FS>
 80018aa:	e002      	b.n	80018b2 <usb_rx_handler+0x5c6>
            break;
 80018ac:	bf00      	nop
 80018ae:	e000      	b.n	80018b2 <usb_rx_handler+0x5c6>
                    break;
 80018b0:	bf00      	nop
    };

    /*-END MAIN HANDLER CODE-------------------------------------------------*/

    usb->is_handled = true;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2201      	movs	r2, #1
 80018b6:	705a      	strb	r2, [r3, #1]

    return HAL_OK;
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3774      	adds	r7, #116	; 0x74
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd90      	pop	{r4, r7, pc}
 80018c2:	bf00      	nop
 80018c4:	200004dc 	.word	0x200004dc
 80018c8:	20000244 	.word	0x20000244

080018cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80018cc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80018ce:	e003      	b.n	80018d8 <LoopCopyDataInit>

080018d0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80018d0:	4b0b      	ldr	r3, [pc, #44]	; (8001900 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80018d2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80018d4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80018d6:	3104      	adds	r1, #4

080018d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80018d8:	480a      	ldr	r0, [pc, #40]	; (8001904 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80018da:	4b0b      	ldr	r3, [pc, #44]	; (8001908 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80018dc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80018de:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80018e0:	d3f6      	bcc.n	80018d0 <CopyDataInit>
  ldr r2, =_sbss
 80018e2:	4a0a      	ldr	r2, [pc, #40]	; (800190c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80018e4:	e002      	b.n	80018ec <LoopFillZerobss>

080018e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80018e6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80018e8:	f842 3b04 	str.w	r3, [r2], #4

080018ec <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80018ec:	4b08      	ldr	r3, [pc, #32]	; (8001910 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80018ee:	429a      	cmp	r2, r3
  bcc FillZerobss
 80018f0:	d3f9      	bcc.n	80018e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80018f2:	f7ff fcc7 	bl	8001284 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018f6:	f008 f869 	bl	80099cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018fa:	f7fe ffcb 	bl	8000894 <main>
  bx lr
 80018fe:	4770      	bx	lr
  ldr r3, =_sidata
 8001900:	0800aa64 	.word	0x0800aa64
  ldr r0, =_sdata
 8001904:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001908:	20000224 	.word	0x20000224
  ldr r2, =_sbss
 800190c:	20000228 	.word	0x20000228
  ldr r3, = _ebss
 8001910:	20001598 	.word	0x20001598

08001914 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001914:	e7fe      	b.n	8001914 <CAN1_RX1_IRQHandler>
	...

08001918 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800191c:	4b08      	ldr	r3, [pc, #32]	; (8001940 <HAL_Init+0x28>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a07      	ldr	r2, [pc, #28]	; (8001940 <HAL_Init+0x28>)
 8001922:	f043 0310 	orr.w	r3, r3, #16
 8001926:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001928:	2003      	movs	r0, #3
 800192a:	f000 fc0d 	bl	8002148 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800192e:	2000      	movs	r0, #0
 8001930:	f000 f808 	bl	8001944 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001934:	f7ff fa12 	bl	8000d5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40022000 	.word	0x40022000

08001944 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800194c:	4b12      	ldr	r3, [pc, #72]	; (8001998 <HAL_InitTick+0x54>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	4b12      	ldr	r3, [pc, #72]	; (800199c <HAL_InitTick+0x58>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	4619      	mov	r1, r3
 8001956:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800195a:	fbb3 f3f1 	udiv	r3, r3, r1
 800195e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001962:	4618      	mov	r0, r3
 8001964:	f000 fc25 	bl	80021b2 <HAL_SYSTICK_Config>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e00e      	b.n	8001990 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2b0f      	cmp	r3, #15
 8001976:	d80a      	bhi.n	800198e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001978:	2200      	movs	r2, #0
 800197a:	6879      	ldr	r1, [r7, #4]
 800197c:	f04f 30ff 	mov.w	r0, #4294967295
 8001980:	f000 fbed 	bl	800215e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001984:	4a06      	ldr	r2, [pc, #24]	; (80019a0 <HAL_InitTick+0x5c>)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800198a:	2300      	movs	r3, #0
 800198c:	e000      	b.n	8001990 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
}
 8001990:	4618      	mov	r0, r3
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000044 	.word	0x20000044
 800199c:	2000004c 	.word	0x2000004c
 80019a0:	20000048 	.word	0x20000048

080019a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019a8:	4b05      	ldr	r3, [pc, #20]	; (80019c0 <HAL_IncTick+0x1c>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	4b05      	ldr	r3, [pc, #20]	; (80019c4 <HAL_IncTick+0x20>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4413      	add	r3, r2
 80019b4:	4a03      	ldr	r2, [pc, #12]	; (80019c4 <HAL_IncTick+0x20>)
 80019b6:	6013      	str	r3, [r2, #0]
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr
 80019c0:	2000004c 	.word	0x2000004c
 80019c4:	200009b4 	.word	0x200009b4

080019c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  return uwTick;
 80019cc:	4b02      	ldr	r3, [pc, #8]	; (80019d8 <HAL_GetTick+0x10>)
 80019ce:	681b      	ldr	r3, [r3, #0]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	200009b4 	.word	0x200009b4

080019dc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019e4:	2300      	movs	r3, #0
 80019e6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80019e8:	2300      	movs	r3, #0
 80019ea:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80019ec:	2300      	movs	r3, #0
 80019ee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80019f0:	2300      	movs	r3, #0
 80019f2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d101      	bne.n	80019fe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e0be      	b.n	8001b7c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d109      	bne.n	8001a20 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f7ff f9d0 	bl	8000dc0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f000 fa81 	bl	8001f28 <ADC_ConversionStop_Disable>
 8001a26:	4603      	mov	r3, r0
 8001a28:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a2e:	f003 0310 	and.w	r3, r3, #16
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f040 8099 	bne.w	8001b6a <HAL_ADC_Init+0x18e>
 8001a38:	7dfb      	ldrb	r3, [r7, #23]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	f040 8095 	bne.w	8001b6a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a44:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a48:	f023 0302 	bic.w	r3, r3, #2
 8001a4c:	f043 0202 	orr.w	r2, r3, #2
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a5c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	7b1b      	ldrb	r3, [r3, #12]
 8001a62:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001a64:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a66:	68ba      	ldr	r2, [r7, #8]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a74:	d003      	beq.n	8001a7e <HAL_ADC_Init+0xa2>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d102      	bne.n	8001a84 <HAL_ADC_Init+0xa8>
 8001a7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a82:	e000      	b.n	8001a86 <HAL_ADC_Init+0xaa>
 8001a84:	2300      	movs	r3, #0
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	7d1b      	ldrb	r3, [r3, #20]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d119      	bne.n	8001ac8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	7b1b      	ldrb	r3, [r3, #12]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d109      	bne.n	8001ab0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	035a      	lsls	r2, r3, #13
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001aac:	613b      	str	r3, [r7, #16]
 8001aae:	e00b      	b.n	8001ac8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab4:	f043 0220 	orr.w	r2, r3, #32
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac0:	f043 0201 	orr.w	r2, r3, #1
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	689a      	ldr	r2, [r3, #8]
 8001ae2:	4b28      	ldr	r3, [pc, #160]	; (8001b84 <HAL_ADC_Init+0x1a8>)
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	6812      	ldr	r2, [r2, #0]
 8001aea:	68b9      	ldr	r1, [r7, #8]
 8001aec:	430b      	orrs	r3, r1
 8001aee:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001af8:	d003      	beq.n	8001b02 <HAL_ADC_Init+0x126>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d104      	bne.n	8001b0c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	691b      	ldr	r3, [r3, #16]
 8001b06:	3b01      	subs	r3, #1
 8001b08:	051b      	lsls	r3, r3, #20
 8001b0a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b12:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	68fa      	ldr	r2, [r7, #12]
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	689a      	ldr	r2, [r3, #8]
 8001b26:	4b18      	ldr	r3, [pc, #96]	; (8001b88 <HAL_ADC_Init+0x1ac>)
 8001b28:	4013      	ands	r3, r2
 8001b2a:	68ba      	ldr	r2, [r7, #8]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d10b      	bne.n	8001b48 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3a:	f023 0303 	bic.w	r3, r3, #3
 8001b3e:	f043 0201 	orr.w	r2, r3, #1
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b46:	e018      	b.n	8001b7a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b4c:	f023 0312 	bic.w	r3, r3, #18
 8001b50:	f043 0210 	orr.w	r2, r3, #16
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b5c:	f043 0201 	orr.w	r2, r3, #1
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b68:	e007      	b.n	8001b7a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b6e:	f043 0210 	orr.w	r2, r3, #16
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001b7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	ffe1f7fd 	.word	0xffe1f7fd
 8001b88:	ff1f0efe 	.word	0xff1f0efe

08001b8c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f003 0320 	and.w	r3, r3, #32
 8001b9e:	2b20      	cmp	r3, #32
 8001ba0:	d140      	bne.n	8001c24 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d139      	bne.n	8001c24 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb4:	f003 0310 	and.w	r3, r3, #16
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d105      	bne.n	8001bc8 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001bd2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001bd6:	d11d      	bne.n	8001c14 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d119      	bne.n	8001c14 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	685a      	ldr	r2, [r3, #4]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f022 0220 	bic.w	r2, r2, #32
 8001bee:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bf4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d105      	bne.n	8001c14 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0c:	f043 0201 	orr.w	r2, r3, #1
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f000 f87c 	bl	8001d12 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f06f 0212 	mvn.w	r2, #18
 8001c22:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c2e:	2b80      	cmp	r3, #128	; 0x80
 8001c30:	d14f      	bne.n	8001cd2 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0304 	and.w	r3, r3, #4
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	d148      	bne.n	8001cd2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c44:	f003 0310 	and.w	r3, r3, #16
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d105      	bne.n	8001c58 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c50:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001c62:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001c66:	d012      	beq.n	8001c8e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d125      	bne.n	8001cc2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001c80:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001c84:	d11d      	bne.n	8001cc2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d119      	bne.n	8001cc2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	685a      	ldr	r2, [r3, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c9c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ca2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d105      	bne.n	8001cc2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cba:	f043 0201 	orr.w	r2, r3, #1
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f000 f96a 	bl	8001f9c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f06f 020c 	mvn.w	r2, #12
 8001cd0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cdc:	2b40      	cmp	r3, #64	; 0x40
 8001cde:	d114      	bne.n	8001d0a <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d10d      	bne.n	8001d0a <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f000 f812 	bl	8001d24 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f06f 0201 	mvn.w	r2, #1
 8001d08:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d12:	b480      	push	{r7}
 8001d14:	b083      	sub	sp, #12
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001d1a:	bf00      	nop
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr

08001d24 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001d2c:	bf00      	nop
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr
	...

08001d38 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001d38:	b480      	push	{r7}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d42:	2300      	movs	r3, #0
 8001d44:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001d46:	2300      	movs	r3, #0
 8001d48:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d101      	bne.n	8001d58 <HAL_ADC_ConfigChannel+0x20>
 8001d54:	2302      	movs	r3, #2
 8001d56:	e0dc      	b.n	8001f12 <HAL_ADC_ConfigChannel+0x1da>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	2b06      	cmp	r3, #6
 8001d66:	d81c      	bhi.n	8001da2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685a      	ldr	r2, [r3, #4]
 8001d72:	4613      	mov	r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	4413      	add	r3, r2
 8001d78:	3b05      	subs	r3, #5
 8001d7a:	221f      	movs	r2, #31
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	43db      	mvns	r3, r3
 8001d82:	4019      	ands	r1, r3
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	6818      	ldr	r0, [r3, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685a      	ldr	r2, [r3, #4]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	3b05      	subs	r3, #5
 8001d94:	fa00 f203 	lsl.w	r2, r0, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	635a      	str	r2, [r3, #52]	; 0x34
 8001da0:	e03c      	b.n	8001e1c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	2b0c      	cmp	r3, #12
 8001da8:	d81c      	bhi.n	8001de4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	4613      	mov	r3, r2
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	4413      	add	r3, r2
 8001dba:	3b23      	subs	r3, #35	; 0x23
 8001dbc:	221f      	movs	r2, #31
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	43db      	mvns	r3, r3
 8001dc4:	4019      	ands	r1, r3
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	6818      	ldr	r0, [r3, #0]
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685a      	ldr	r2, [r3, #4]
 8001dce:	4613      	mov	r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	4413      	add	r3, r2
 8001dd4:	3b23      	subs	r3, #35	; 0x23
 8001dd6:	fa00 f203 	lsl.w	r2, r0, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	430a      	orrs	r2, r1
 8001de0:	631a      	str	r2, [r3, #48]	; 0x30
 8001de2:	e01b      	b.n	8001e1c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685a      	ldr	r2, [r3, #4]
 8001dee:	4613      	mov	r3, r2
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	4413      	add	r3, r2
 8001df4:	3b41      	subs	r3, #65	; 0x41
 8001df6:	221f      	movs	r2, #31
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	4019      	ands	r1, r3
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	6818      	ldr	r0, [r3, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685a      	ldr	r2, [r3, #4]
 8001e08:	4613      	mov	r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	4413      	add	r3, r2
 8001e0e:	3b41      	subs	r3, #65	; 0x41
 8001e10:	fa00 f203 	lsl.w	r2, r0, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2b09      	cmp	r3, #9
 8001e22:	d91c      	bls.n	8001e5e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68d9      	ldr	r1, [r3, #12]
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	4613      	mov	r3, r2
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	4413      	add	r3, r2
 8001e34:	3b1e      	subs	r3, #30
 8001e36:	2207      	movs	r2, #7
 8001e38:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	4019      	ands	r1, r3
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	6898      	ldr	r0, [r3, #8]
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	4613      	mov	r3, r2
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	4413      	add	r3, r2
 8001e4e:	3b1e      	subs	r3, #30
 8001e50:	fa00 f203 	lsl.w	r2, r0, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	60da      	str	r2, [r3, #12]
 8001e5c:	e019      	b.n	8001e92 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	6919      	ldr	r1, [r3, #16]
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	4413      	add	r3, r2
 8001e6e:	2207      	movs	r2, #7
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	43db      	mvns	r3, r3
 8001e76:	4019      	ands	r1, r3
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	6898      	ldr	r0, [r3, #8]
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	4613      	mov	r3, r2
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	4413      	add	r3, r2
 8001e86:	fa00 f203 	lsl.w	r2, r0, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2b10      	cmp	r3, #16
 8001e98:	d003      	beq.n	8001ea2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e9e:	2b11      	cmp	r3, #17
 8001ea0:	d132      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a1d      	ldr	r2, [pc, #116]	; (8001f1c <HAL_ADC_ConfigChannel+0x1e4>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d125      	bne.n	8001ef8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d126      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001ec8:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2b10      	cmp	r3, #16
 8001ed0:	d11a      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ed2:	4b13      	ldr	r3, [pc, #76]	; (8001f20 <HAL_ADC_ConfigChannel+0x1e8>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a13      	ldr	r2, [pc, #76]	; (8001f24 <HAL_ADC_ConfigChannel+0x1ec>)
 8001ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8001edc:	0c9a      	lsrs	r2, r3, #18
 8001ede:	4613      	mov	r3, r2
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ee8:	e002      	b.n	8001ef0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	3b01      	subs	r3, #1
 8001eee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1f9      	bne.n	8001eea <HAL_ADC_ConfigChannel+0x1b2>
 8001ef6:	e007      	b.n	8001f08 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efc:	f043 0220 	orr.w	r2, r3, #32
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3714      	adds	r7, #20
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bc80      	pop	{r7}
 8001f1a:	4770      	bx	lr
 8001f1c:	40012400 	.word	0x40012400
 8001f20:	20000044 	.word	0x20000044
 8001f24:	431bde83 	.word	0x431bde83

08001f28 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f30:	2300      	movs	r3, #0
 8001f32:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d127      	bne.n	8001f92 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	689a      	ldr	r2, [r3, #8]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 0201 	bic.w	r2, r2, #1
 8001f50:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f52:	f7ff fd39 	bl	80019c8 <HAL_GetTick>
 8001f56:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f58:	e014      	b.n	8001f84 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f5a:	f7ff fd35 	bl	80019c8 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d90d      	bls.n	8001f84 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6c:	f043 0210 	orr.w	r2, r3, #16
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f78:	f043 0201 	orr.w	r2, r3, #1
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e007      	b.n	8001f94 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	f003 0301 	and.w	r3, r3, #1
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d0e3      	beq.n	8001f5a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001fa4:	bf00      	nop
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr
	...

08001fb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f003 0307 	and.w	r3, r3, #7
 8001fbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fc0:	4b0c      	ldr	r3, [pc, #48]	; (8001ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fc6:	68ba      	ldr	r2, [r7, #8]
 8001fc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fcc:	4013      	ands	r3, r2
 8001fce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fe0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fe2:	4a04      	ldr	r2, [pc, #16]	; (8001ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	60d3      	str	r3, [r2, #12]
}
 8001fe8:	bf00      	nop
 8001fea:	3714      	adds	r7, #20
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bc80      	pop	{r7}
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	e000ed00 	.word	0xe000ed00

08001ff8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ffc:	4b04      	ldr	r3, [pc, #16]	; (8002010 <__NVIC_GetPriorityGrouping+0x18>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	0a1b      	lsrs	r3, r3, #8
 8002002:	f003 0307 	and.w	r3, r3, #7
}
 8002006:	4618      	mov	r0, r3
 8002008:	46bd      	mov	sp, r7
 800200a:	bc80      	pop	{r7}
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	e000ed00 	.word	0xe000ed00

08002014 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	4603      	mov	r3, r0
 800201c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800201e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002022:	2b00      	cmp	r3, #0
 8002024:	db0b      	blt.n	800203e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	f003 021f 	and.w	r2, r3, #31
 800202c:	4906      	ldr	r1, [pc, #24]	; (8002048 <__NVIC_EnableIRQ+0x34>)
 800202e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002032:	095b      	lsrs	r3, r3, #5
 8002034:	2001      	movs	r0, #1
 8002036:	fa00 f202 	lsl.w	r2, r0, r2
 800203a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr
 8002048:	e000e100 	.word	0xe000e100

0800204c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	6039      	str	r1, [r7, #0]
 8002056:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205c:	2b00      	cmp	r3, #0
 800205e:	db0a      	blt.n	8002076 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	b2da      	uxtb	r2, r3
 8002064:	490c      	ldr	r1, [pc, #48]	; (8002098 <__NVIC_SetPriority+0x4c>)
 8002066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206a:	0112      	lsls	r2, r2, #4
 800206c:	b2d2      	uxtb	r2, r2
 800206e:	440b      	add	r3, r1
 8002070:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002074:	e00a      	b.n	800208c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	b2da      	uxtb	r2, r3
 800207a:	4908      	ldr	r1, [pc, #32]	; (800209c <__NVIC_SetPriority+0x50>)
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	f003 030f 	and.w	r3, r3, #15
 8002082:	3b04      	subs	r3, #4
 8002084:	0112      	lsls	r2, r2, #4
 8002086:	b2d2      	uxtb	r2, r2
 8002088:	440b      	add	r3, r1
 800208a:	761a      	strb	r2, [r3, #24]
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	bc80      	pop	{r7}
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	e000e100 	.word	0xe000e100
 800209c:	e000ed00 	.word	0xe000ed00

080020a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b089      	sub	sp, #36	; 0x24
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	f1c3 0307 	rsb	r3, r3, #7
 80020ba:	2b04      	cmp	r3, #4
 80020bc:	bf28      	it	cs
 80020be:	2304      	movcs	r3, #4
 80020c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	3304      	adds	r3, #4
 80020c6:	2b06      	cmp	r3, #6
 80020c8:	d902      	bls.n	80020d0 <NVIC_EncodePriority+0x30>
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	3b03      	subs	r3, #3
 80020ce:	e000      	b.n	80020d2 <NVIC_EncodePriority+0x32>
 80020d0:	2300      	movs	r3, #0
 80020d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d4:	f04f 32ff 	mov.w	r2, #4294967295
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43da      	mvns	r2, r3
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	401a      	ands	r2, r3
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020e8:	f04f 31ff 	mov.w	r1, #4294967295
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	fa01 f303 	lsl.w	r3, r1, r3
 80020f2:	43d9      	mvns	r1, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f8:	4313      	orrs	r3, r2
         );
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3724      	adds	r7, #36	; 0x24
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr

08002104 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	3b01      	subs	r3, #1
 8002110:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002114:	d301      	bcc.n	800211a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002116:	2301      	movs	r3, #1
 8002118:	e00f      	b.n	800213a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800211a:	4a0a      	ldr	r2, [pc, #40]	; (8002144 <SysTick_Config+0x40>)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	3b01      	subs	r3, #1
 8002120:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002122:	210f      	movs	r1, #15
 8002124:	f04f 30ff 	mov.w	r0, #4294967295
 8002128:	f7ff ff90 	bl	800204c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800212c:	4b05      	ldr	r3, [pc, #20]	; (8002144 <SysTick_Config+0x40>)
 800212e:	2200      	movs	r2, #0
 8002130:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002132:	4b04      	ldr	r3, [pc, #16]	; (8002144 <SysTick_Config+0x40>)
 8002134:	2207      	movs	r2, #7
 8002136:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	e000e010 	.word	0xe000e010

08002148 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f7ff ff2d 	bl	8001fb0 <__NVIC_SetPriorityGrouping>
}
 8002156:	bf00      	nop
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}

0800215e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800215e:	b580      	push	{r7, lr}
 8002160:	b086      	sub	sp, #24
 8002162:	af00      	add	r7, sp, #0
 8002164:	4603      	mov	r3, r0
 8002166:	60b9      	str	r1, [r7, #8]
 8002168:	607a      	str	r2, [r7, #4]
 800216a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800216c:	2300      	movs	r3, #0
 800216e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002170:	f7ff ff42 	bl	8001ff8 <__NVIC_GetPriorityGrouping>
 8002174:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	68b9      	ldr	r1, [r7, #8]
 800217a:	6978      	ldr	r0, [r7, #20]
 800217c:	f7ff ff90 	bl	80020a0 <NVIC_EncodePriority>
 8002180:	4602      	mov	r2, r0
 8002182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002186:	4611      	mov	r1, r2
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff ff5f 	bl	800204c <__NVIC_SetPriority>
}
 800218e:	bf00      	nop
 8002190:	3718      	adds	r7, #24
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b082      	sub	sp, #8
 800219a:	af00      	add	r7, sp, #0
 800219c:	4603      	mov	r3, r0
 800219e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff ff35 	bl	8002014 <__NVIC_EnableIRQ>
}
 80021aa:	bf00      	nop
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7ff ffa2 	bl	8002104 <SysTick_Config>
 80021c0:	4603      	mov	r3, r0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b082      	sub	sp, #8
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d101      	bne.n	80021dc <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e00e      	b.n	80021fa <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	795b      	ldrb	r3, [r3, #5]
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d105      	bne.n	80021f2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f7fe fe2b 	bl	8000e48 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}

08002202 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8002202:	b480      	push	{r7}
 8002204:	b087      	sub	sp, #28
 8002206:	af00      	add	r7, sp, #0
 8002208:	60f8      	str	r0, [r7, #12]
 800220a:	60b9      	str	r1, [r7, #8]
 800220c:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800220e:	2300      	movs	r3, #0
 8002210:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2202      	movs	r2, #2
 8002216:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	689a      	ldr	r2, [r3, #8]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f042 0201 	orr.w	r2, r2, #1
 8002226:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]
 800222c:	e00a      	b.n	8002244 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	441a      	add	r2, r3
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	6812      	ldr	r2, [r2, #0]
 800223c:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	3301      	adds	r3, #1
 8002242:	617b      	str	r3, [r7, #20]
 8002244:	697a      	ldr	r2, [r7, #20]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	429a      	cmp	r2, r3
 800224a:	d3f0      	bcc.n	800222e <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2201      	movs	r2, #1
 8002258:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800225a:	693b      	ldr	r3, [r7, #16]
}
 800225c:	4618      	mov	r0, r3
 800225e:	371c      	adds	r7, #28
 8002260:	46bd      	mov	sp, r7
 8002262:	bc80      	pop	{r7}
 8002264:	4770      	bx	lr
	...

08002268 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002268:	b5f0      	push	{r4, r5, r6, r7, lr}
 800226a:	b087      	sub	sp, #28
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800227a:	2300      	movs	r3, #0
 800227c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800227e:	2300      	movs	r3, #0
 8002280:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002282:	4b2f      	ldr	r3, [pc, #188]	; (8002340 <HAL_FLASH_Program+0xd8>)
 8002284:	7e1b      	ldrb	r3, [r3, #24]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d101      	bne.n	800228e <HAL_FLASH_Program+0x26>
 800228a:	2302      	movs	r3, #2
 800228c:	e054      	b.n	8002338 <HAL_FLASH_Program+0xd0>
 800228e:	4b2c      	ldr	r3, [pc, #176]	; (8002340 <HAL_FLASH_Program+0xd8>)
 8002290:	2201      	movs	r2, #1
 8002292:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002294:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002298:	f000 f8a8 	bl	80023ec <FLASH_WaitForLastOperation>
 800229c:	4603      	mov	r3, r0
 800229e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80022a0:	7dfb      	ldrb	r3, [r7, #23]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d144      	bne.n	8002330 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d102      	bne.n	80022b2 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80022ac:	2301      	movs	r3, #1
 80022ae:	757b      	strb	r3, [r7, #21]
 80022b0:	e007      	b.n	80022c2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d102      	bne.n	80022be <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80022b8:	2302      	movs	r3, #2
 80022ba:	757b      	strb	r3, [r7, #21]
 80022bc:	e001      	b.n	80022c2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80022be:	2304      	movs	r3, #4
 80022c0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80022c2:	2300      	movs	r3, #0
 80022c4:	75bb      	strb	r3, [r7, #22]
 80022c6:	e02d      	b.n	8002324 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80022c8:	7dbb      	ldrb	r3, [r7, #22]
 80022ca:	005a      	lsls	r2, r3, #1
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	eb02 0c03 	add.w	ip, r2, r3
 80022d2:	7dbb      	ldrb	r3, [r7, #22]
 80022d4:	0119      	lsls	r1, r3, #4
 80022d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80022da:	f1c1 0620 	rsb	r6, r1, #32
 80022de:	f1a1 0020 	sub.w	r0, r1, #32
 80022e2:	fa22 f401 	lsr.w	r4, r2, r1
 80022e6:	fa03 f606 	lsl.w	r6, r3, r6
 80022ea:	4334      	orrs	r4, r6
 80022ec:	fa23 f000 	lsr.w	r0, r3, r0
 80022f0:	4304      	orrs	r4, r0
 80022f2:	fa23 f501 	lsr.w	r5, r3, r1
 80022f6:	b2a3      	uxth	r3, r4
 80022f8:	4619      	mov	r1, r3
 80022fa:	4660      	mov	r0, ip
 80022fc:	f000 f85a 	bl	80023b4 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002300:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002304:	f000 f872 	bl	80023ec <FLASH_WaitForLastOperation>
 8002308:	4603      	mov	r3, r0
 800230a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800230c:	4b0d      	ldr	r3, [pc, #52]	; (8002344 <HAL_FLASH_Program+0xdc>)
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	4a0c      	ldr	r2, [pc, #48]	; (8002344 <HAL_FLASH_Program+0xdc>)
 8002312:	f023 0301 	bic.w	r3, r3, #1
 8002316:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002318:	7dfb      	ldrb	r3, [r7, #23]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d107      	bne.n	800232e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800231e:	7dbb      	ldrb	r3, [r7, #22]
 8002320:	3301      	adds	r3, #1
 8002322:	75bb      	strb	r3, [r7, #22]
 8002324:	7dba      	ldrb	r2, [r7, #22]
 8002326:	7d7b      	ldrb	r3, [r7, #21]
 8002328:	429a      	cmp	r2, r3
 800232a:	d3cd      	bcc.n	80022c8 <HAL_FLASH_Program+0x60>
 800232c:	e000      	b.n	8002330 <HAL_FLASH_Program+0xc8>
      {
        break;
 800232e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002330:	4b03      	ldr	r3, [pc, #12]	; (8002340 <HAL_FLASH_Program+0xd8>)
 8002332:	2200      	movs	r2, #0
 8002334:	761a      	strb	r2, [r3, #24]

  return status;
 8002336:	7dfb      	ldrb	r3, [r7, #23]
}
 8002338:	4618      	mov	r0, r3
 800233a:	371c      	adds	r7, #28
 800233c:	46bd      	mov	sp, r7
 800233e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002340:	200009b8 	.word	0x200009b8
 8002344:	40022000 	.word	0x40022000

08002348 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800234e:	2300      	movs	r3, #0
 8002350:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002352:	4b0d      	ldr	r3, [pc, #52]	; (8002388 <HAL_FLASH_Unlock+0x40>)
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00d      	beq.n	800237a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800235e:	4b0a      	ldr	r3, [pc, #40]	; (8002388 <HAL_FLASH_Unlock+0x40>)
 8002360:	4a0a      	ldr	r2, [pc, #40]	; (800238c <HAL_FLASH_Unlock+0x44>)
 8002362:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002364:	4b08      	ldr	r3, [pc, #32]	; (8002388 <HAL_FLASH_Unlock+0x40>)
 8002366:	4a0a      	ldr	r2, [pc, #40]	; (8002390 <HAL_FLASH_Unlock+0x48>)
 8002368:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800236a:	4b07      	ldr	r3, [pc, #28]	; (8002388 <HAL_FLASH_Unlock+0x40>)
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800237a:	79fb      	ldrb	r3, [r7, #7]
}
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	bc80      	pop	{r7}
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	40022000 	.word	0x40022000
 800238c:	45670123 	.word	0x45670123
 8002390:	cdef89ab 	.word	0xcdef89ab

08002394 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002398:	4b05      	ldr	r3, [pc, #20]	; (80023b0 <HAL_FLASH_Lock+0x1c>)
 800239a:	691b      	ldr	r3, [r3, #16]
 800239c:	4a04      	ldr	r2, [pc, #16]	; (80023b0 <HAL_FLASH_Lock+0x1c>)
 800239e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023a2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bc80      	pop	{r7}
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	40022000 	.word	0x40022000

080023b4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	460b      	mov	r3, r1
 80023be:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80023c0:	4b08      	ldr	r3, [pc, #32]	; (80023e4 <FLASH_Program_HalfWord+0x30>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80023c6:	4b08      	ldr	r3, [pc, #32]	; (80023e8 <FLASH_Program_HalfWord+0x34>)
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	4a07      	ldr	r2, [pc, #28]	; (80023e8 <FLASH_Program_HalfWord+0x34>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	887a      	ldrh	r2, [r7, #2]
 80023d6:	801a      	strh	r2, [r3, #0]
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	200009b8 	.word	0x200009b8
 80023e8:	40022000 	.word	0x40022000

080023ec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80023f4:	f7ff fae8 	bl	80019c8 <HAL_GetTick>
 80023f8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80023fa:	e010      	b.n	800241e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002402:	d00c      	beq.n	800241e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d007      	beq.n	800241a <FLASH_WaitForLastOperation+0x2e>
 800240a:	f7ff fadd 	bl	80019c8 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	687a      	ldr	r2, [r7, #4]
 8002416:	429a      	cmp	r2, r3
 8002418:	d201      	bcs.n	800241e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e025      	b.n	800246a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800241e:	4b15      	ldr	r3, [pc, #84]	; (8002474 <FLASH_WaitForLastOperation+0x88>)
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1e8      	bne.n	80023fc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800242a:	4b12      	ldr	r3, [pc, #72]	; (8002474 <FLASH_WaitForLastOperation+0x88>)
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	f003 0320 	and.w	r3, r3, #32
 8002432:	2b00      	cmp	r3, #0
 8002434:	d002      	beq.n	800243c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002436:	4b0f      	ldr	r3, [pc, #60]	; (8002474 <FLASH_WaitForLastOperation+0x88>)
 8002438:	2220      	movs	r2, #32
 800243a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800243c:	4b0d      	ldr	r3, [pc, #52]	; (8002474 <FLASH_WaitForLastOperation+0x88>)
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	f003 0310 	and.w	r3, r3, #16
 8002444:	2b00      	cmp	r3, #0
 8002446:	d10b      	bne.n	8002460 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002448:	4b0a      	ldr	r3, [pc, #40]	; (8002474 <FLASH_WaitForLastOperation+0x88>)
 800244a:	69db      	ldr	r3, [r3, #28]
 800244c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002450:	2b00      	cmp	r3, #0
 8002452:	d105      	bne.n	8002460 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002454:	4b07      	ldr	r3, [pc, #28]	; (8002474 <FLASH_WaitForLastOperation+0x88>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800245c:	2b00      	cmp	r3, #0
 800245e:	d003      	beq.n	8002468 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002460:	f000 f80a 	bl	8002478 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e000      	b.n	800246a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	40022000 	.word	0x40022000

08002478 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800247e:	2300      	movs	r3, #0
 8002480:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002482:	4b23      	ldr	r3, [pc, #140]	; (8002510 <FLASH_SetErrorCode+0x98>)
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	f003 0310 	and.w	r3, r3, #16
 800248a:	2b00      	cmp	r3, #0
 800248c:	d009      	beq.n	80024a2 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800248e:	4b21      	ldr	r3, [pc, #132]	; (8002514 <FLASH_SetErrorCode+0x9c>)
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	f043 0302 	orr.w	r3, r3, #2
 8002496:	4a1f      	ldr	r2, [pc, #124]	; (8002514 <FLASH_SetErrorCode+0x9c>)
 8002498:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f043 0310 	orr.w	r3, r3, #16
 80024a0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80024a2:	4b1b      	ldr	r3, [pc, #108]	; (8002510 <FLASH_SetErrorCode+0x98>)
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	f003 0304 	and.w	r3, r3, #4
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d009      	beq.n	80024c2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80024ae:	4b19      	ldr	r3, [pc, #100]	; (8002514 <FLASH_SetErrorCode+0x9c>)
 80024b0:	69db      	ldr	r3, [r3, #28]
 80024b2:	f043 0301 	orr.w	r3, r3, #1
 80024b6:	4a17      	ldr	r2, [pc, #92]	; (8002514 <FLASH_SetErrorCode+0x9c>)
 80024b8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f043 0304 	orr.w	r3, r3, #4
 80024c0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80024c2:	4b13      	ldr	r3, [pc, #76]	; (8002510 <FLASH_SetErrorCode+0x98>)
 80024c4:	69db      	ldr	r3, [r3, #28]
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d00b      	beq.n	80024e6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80024ce:	4b11      	ldr	r3, [pc, #68]	; (8002514 <FLASH_SetErrorCode+0x9c>)
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	f043 0304 	orr.w	r3, r3, #4
 80024d6:	4a0f      	ldr	r2, [pc, #60]	; (8002514 <FLASH_SetErrorCode+0x9c>)
 80024d8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80024da:	4b0d      	ldr	r3, [pc, #52]	; (8002510 <FLASH_SetErrorCode+0x98>)
 80024dc:	69db      	ldr	r3, [r3, #28]
 80024de:	4a0c      	ldr	r2, [pc, #48]	; (8002510 <FLASH_SetErrorCode+0x98>)
 80024e0:	f023 0301 	bic.w	r3, r3, #1
 80024e4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f240 1201 	movw	r2, #257	; 0x101
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d106      	bne.n	80024fe <FLASH_SetErrorCode+0x86>
 80024f0:	4b07      	ldr	r3, [pc, #28]	; (8002510 <FLASH_SetErrorCode+0x98>)
 80024f2:	69db      	ldr	r3, [r3, #28]
 80024f4:	4a06      	ldr	r2, [pc, #24]	; (8002510 <FLASH_SetErrorCode+0x98>)
 80024f6:	f023 0301 	bic.w	r3, r3, #1
 80024fa:	61d3      	str	r3, [r2, #28]
}  
 80024fc:	e002      	b.n	8002504 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80024fe:	4a04      	ldr	r2, [pc, #16]	; (8002510 <FLASH_SetErrorCode+0x98>)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	60d3      	str	r3, [r2, #12]
}  
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	bc80      	pop	{r7}
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	40022000 	.word	0x40022000
 8002514:	200009b8 	.word	0x200009b8

08002518 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002526:	2300      	movs	r3, #0
 8002528:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800252a:	4b2f      	ldr	r3, [pc, #188]	; (80025e8 <HAL_FLASHEx_Erase+0xd0>)
 800252c:	7e1b      	ldrb	r3, [r3, #24]
 800252e:	2b01      	cmp	r3, #1
 8002530:	d101      	bne.n	8002536 <HAL_FLASHEx_Erase+0x1e>
 8002532:	2302      	movs	r3, #2
 8002534:	e053      	b.n	80025de <HAL_FLASHEx_Erase+0xc6>
 8002536:	4b2c      	ldr	r3, [pc, #176]	; (80025e8 <HAL_FLASHEx_Erase+0xd0>)
 8002538:	2201      	movs	r2, #1
 800253a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2b02      	cmp	r3, #2
 8002542:	d116      	bne.n	8002572 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002544:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002548:	f7ff ff50 	bl	80023ec <FLASH_WaitForLastOperation>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d141      	bne.n	80025d6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002552:	2001      	movs	r0, #1
 8002554:	f000 f84c 	bl	80025f0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002558:	f24c 3050 	movw	r0, #50000	; 0xc350
 800255c:	f7ff ff46 	bl	80023ec <FLASH_WaitForLastOperation>
 8002560:	4603      	mov	r3, r0
 8002562:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002564:	4b21      	ldr	r3, [pc, #132]	; (80025ec <HAL_FLASHEx_Erase+0xd4>)
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	4a20      	ldr	r2, [pc, #128]	; (80025ec <HAL_FLASHEx_Erase+0xd4>)
 800256a:	f023 0304 	bic.w	r3, r3, #4
 800256e:	6113      	str	r3, [r2, #16]
 8002570:	e031      	b.n	80025d6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002572:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002576:	f7ff ff39 	bl	80023ec <FLASH_WaitForLastOperation>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d12a      	bne.n	80025d6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	f04f 32ff 	mov.w	r2, #4294967295
 8002586:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	60bb      	str	r3, [r7, #8]
 800258e:	e019      	b.n	80025c4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002590:	68b8      	ldr	r0, [r7, #8]
 8002592:	f000 f849 	bl	8002628 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002596:	f24c 3050 	movw	r0, #50000	; 0xc350
 800259a:	f7ff ff27 	bl	80023ec <FLASH_WaitForLastOperation>
 800259e:	4603      	mov	r3, r0
 80025a0:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80025a2:	4b12      	ldr	r3, [pc, #72]	; (80025ec <HAL_FLASHEx_Erase+0xd4>)
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	4a11      	ldr	r2, [pc, #68]	; (80025ec <HAL_FLASHEx_Erase+0xd4>)
 80025a8:	f023 0302 	bic.w	r3, r3, #2
 80025ac:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d003      	beq.n	80025bc <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	601a      	str	r2, [r3, #0]
            break;
 80025ba:	e00c      	b.n	80025d6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025c2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	029a      	lsls	r2, r3, #10
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 80025d0:	68ba      	ldr	r2, [r7, #8]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d3dc      	bcc.n	8002590 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80025d6:	4b04      	ldr	r3, [pc, #16]	; (80025e8 <HAL_FLASHEx_Erase+0xd0>)
 80025d8:	2200      	movs	r2, #0
 80025da:	761a      	strb	r2, [r3, #24]

  return status;
 80025dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	200009b8 	.word	0x200009b8
 80025ec:	40022000 	.word	0x40022000

080025f0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80025f8:	4b09      	ldr	r3, [pc, #36]	; (8002620 <FLASH_MassErase+0x30>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80025fe:	4b09      	ldr	r3, [pc, #36]	; (8002624 <FLASH_MassErase+0x34>)
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	4a08      	ldr	r2, [pc, #32]	; (8002624 <FLASH_MassErase+0x34>)
 8002604:	f043 0304 	orr.w	r3, r3, #4
 8002608:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800260a:	4b06      	ldr	r3, [pc, #24]	; (8002624 <FLASH_MassErase+0x34>)
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	4a05      	ldr	r2, [pc, #20]	; (8002624 <FLASH_MassErase+0x34>)
 8002610:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002614:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr
 8002620:	200009b8 	.word	0x200009b8
 8002624:	40022000 	.word	0x40022000

08002628 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002630:	4b0b      	ldr	r3, [pc, #44]	; (8002660 <FLASH_PageErase+0x38>)
 8002632:	2200      	movs	r2, #0
 8002634:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002636:	4b0b      	ldr	r3, [pc, #44]	; (8002664 <FLASH_PageErase+0x3c>)
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	4a0a      	ldr	r2, [pc, #40]	; (8002664 <FLASH_PageErase+0x3c>)
 800263c:	f043 0302 	orr.w	r3, r3, #2
 8002640:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002642:	4a08      	ldr	r2, [pc, #32]	; (8002664 <FLASH_PageErase+0x3c>)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002648:	4b06      	ldr	r3, [pc, #24]	; (8002664 <FLASH_PageErase+0x3c>)
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	4a05      	ldr	r2, [pc, #20]	; (8002664 <FLASH_PageErase+0x3c>)
 800264e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002652:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	bc80      	pop	{r7}
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	200009b8 	.word	0x200009b8
 8002664:	40022000 	.word	0x40022000

08002668 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002668:	b480      	push	{r7}
 800266a:	b08b      	sub	sp, #44	; 0x2c
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002672:	2300      	movs	r3, #0
 8002674:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002676:	2300      	movs	r3, #0
 8002678:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800267a:	e169      	b.n	8002950 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800267c:	2201      	movs	r2, #1
 800267e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	69fa      	ldr	r2, [r7, #28]
 800268c:	4013      	ands	r3, r2
 800268e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	429a      	cmp	r2, r3
 8002696:	f040 8158 	bne.w	800294a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	4a9a      	ldr	r2, [pc, #616]	; (8002908 <HAL_GPIO_Init+0x2a0>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d05e      	beq.n	8002762 <HAL_GPIO_Init+0xfa>
 80026a4:	4a98      	ldr	r2, [pc, #608]	; (8002908 <HAL_GPIO_Init+0x2a0>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d875      	bhi.n	8002796 <HAL_GPIO_Init+0x12e>
 80026aa:	4a98      	ldr	r2, [pc, #608]	; (800290c <HAL_GPIO_Init+0x2a4>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d058      	beq.n	8002762 <HAL_GPIO_Init+0xfa>
 80026b0:	4a96      	ldr	r2, [pc, #600]	; (800290c <HAL_GPIO_Init+0x2a4>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d86f      	bhi.n	8002796 <HAL_GPIO_Init+0x12e>
 80026b6:	4a96      	ldr	r2, [pc, #600]	; (8002910 <HAL_GPIO_Init+0x2a8>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d052      	beq.n	8002762 <HAL_GPIO_Init+0xfa>
 80026bc:	4a94      	ldr	r2, [pc, #592]	; (8002910 <HAL_GPIO_Init+0x2a8>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d869      	bhi.n	8002796 <HAL_GPIO_Init+0x12e>
 80026c2:	4a94      	ldr	r2, [pc, #592]	; (8002914 <HAL_GPIO_Init+0x2ac>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d04c      	beq.n	8002762 <HAL_GPIO_Init+0xfa>
 80026c8:	4a92      	ldr	r2, [pc, #584]	; (8002914 <HAL_GPIO_Init+0x2ac>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d863      	bhi.n	8002796 <HAL_GPIO_Init+0x12e>
 80026ce:	4a92      	ldr	r2, [pc, #584]	; (8002918 <HAL_GPIO_Init+0x2b0>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d046      	beq.n	8002762 <HAL_GPIO_Init+0xfa>
 80026d4:	4a90      	ldr	r2, [pc, #576]	; (8002918 <HAL_GPIO_Init+0x2b0>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d85d      	bhi.n	8002796 <HAL_GPIO_Init+0x12e>
 80026da:	2b12      	cmp	r3, #18
 80026dc:	d82a      	bhi.n	8002734 <HAL_GPIO_Init+0xcc>
 80026de:	2b12      	cmp	r3, #18
 80026e0:	d859      	bhi.n	8002796 <HAL_GPIO_Init+0x12e>
 80026e2:	a201      	add	r2, pc, #4	; (adr r2, 80026e8 <HAL_GPIO_Init+0x80>)
 80026e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e8:	08002763 	.word	0x08002763
 80026ec:	0800273d 	.word	0x0800273d
 80026f0:	0800274f 	.word	0x0800274f
 80026f4:	08002791 	.word	0x08002791
 80026f8:	08002797 	.word	0x08002797
 80026fc:	08002797 	.word	0x08002797
 8002700:	08002797 	.word	0x08002797
 8002704:	08002797 	.word	0x08002797
 8002708:	08002797 	.word	0x08002797
 800270c:	08002797 	.word	0x08002797
 8002710:	08002797 	.word	0x08002797
 8002714:	08002797 	.word	0x08002797
 8002718:	08002797 	.word	0x08002797
 800271c:	08002797 	.word	0x08002797
 8002720:	08002797 	.word	0x08002797
 8002724:	08002797 	.word	0x08002797
 8002728:	08002797 	.word	0x08002797
 800272c:	08002745 	.word	0x08002745
 8002730:	08002759 	.word	0x08002759
 8002734:	4a79      	ldr	r2, [pc, #484]	; (800291c <HAL_GPIO_Init+0x2b4>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d013      	beq.n	8002762 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800273a:	e02c      	b.n	8002796 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	623b      	str	r3, [r7, #32]
          break;
 8002742:	e029      	b.n	8002798 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	3304      	adds	r3, #4
 800274a:	623b      	str	r3, [r7, #32]
          break;
 800274c:	e024      	b.n	8002798 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	3308      	adds	r3, #8
 8002754:	623b      	str	r3, [r7, #32]
          break;
 8002756:	e01f      	b.n	8002798 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	330c      	adds	r3, #12
 800275e:	623b      	str	r3, [r7, #32]
          break;
 8002760:	e01a      	b.n	8002798 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d102      	bne.n	8002770 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800276a:	2304      	movs	r3, #4
 800276c:	623b      	str	r3, [r7, #32]
          break;
 800276e:	e013      	b.n	8002798 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d105      	bne.n	8002784 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002778:	2308      	movs	r3, #8
 800277a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	69fa      	ldr	r2, [r7, #28]
 8002780:	611a      	str	r2, [r3, #16]
          break;
 8002782:	e009      	b.n	8002798 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002784:	2308      	movs	r3, #8
 8002786:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	69fa      	ldr	r2, [r7, #28]
 800278c:	615a      	str	r2, [r3, #20]
          break;
 800278e:	e003      	b.n	8002798 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002790:	2300      	movs	r3, #0
 8002792:	623b      	str	r3, [r7, #32]
          break;
 8002794:	e000      	b.n	8002798 <HAL_GPIO_Init+0x130>
          break;
 8002796:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	2bff      	cmp	r3, #255	; 0xff
 800279c:	d801      	bhi.n	80027a2 <HAL_GPIO_Init+0x13a>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	e001      	b.n	80027a6 <HAL_GPIO_Init+0x13e>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	3304      	adds	r3, #4
 80027a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	2bff      	cmp	r3, #255	; 0xff
 80027ac:	d802      	bhi.n	80027b4 <HAL_GPIO_Init+0x14c>
 80027ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	e002      	b.n	80027ba <HAL_GPIO_Init+0x152>
 80027b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b6:	3b08      	subs	r3, #8
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	210f      	movs	r1, #15
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	fa01 f303 	lsl.w	r3, r1, r3
 80027c8:	43db      	mvns	r3, r3
 80027ca:	401a      	ands	r2, r3
 80027cc:	6a39      	ldr	r1, [r7, #32]
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	fa01 f303 	lsl.w	r3, r1, r3
 80027d4:	431a      	orrs	r2, r3
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f000 80b1 	beq.w	800294a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027e8:	4b4d      	ldr	r3, [pc, #308]	; (8002920 <HAL_GPIO_Init+0x2b8>)
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	4a4c      	ldr	r2, [pc, #304]	; (8002920 <HAL_GPIO_Init+0x2b8>)
 80027ee:	f043 0301 	orr.w	r3, r3, #1
 80027f2:	6193      	str	r3, [r2, #24]
 80027f4:	4b4a      	ldr	r3, [pc, #296]	; (8002920 <HAL_GPIO_Init+0x2b8>)
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	f003 0301 	and.w	r3, r3, #1
 80027fc:	60bb      	str	r3, [r7, #8]
 80027fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002800:	4a48      	ldr	r2, [pc, #288]	; (8002924 <HAL_GPIO_Init+0x2bc>)
 8002802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002804:	089b      	lsrs	r3, r3, #2
 8002806:	3302      	adds	r3, #2
 8002808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800280c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800280e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002810:	f003 0303 	and.w	r3, r3, #3
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	220f      	movs	r2, #15
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	43db      	mvns	r3, r3
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	4013      	ands	r3, r2
 8002822:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a40      	ldr	r2, [pc, #256]	; (8002928 <HAL_GPIO_Init+0x2c0>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d013      	beq.n	8002854 <HAL_GPIO_Init+0x1ec>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a3f      	ldr	r2, [pc, #252]	; (800292c <HAL_GPIO_Init+0x2c4>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d00d      	beq.n	8002850 <HAL_GPIO_Init+0x1e8>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4a3e      	ldr	r2, [pc, #248]	; (8002930 <HAL_GPIO_Init+0x2c8>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d007      	beq.n	800284c <HAL_GPIO_Init+0x1e4>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a3d      	ldr	r2, [pc, #244]	; (8002934 <HAL_GPIO_Init+0x2cc>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d101      	bne.n	8002848 <HAL_GPIO_Init+0x1e0>
 8002844:	2303      	movs	r3, #3
 8002846:	e006      	b.n	8002856 <HAL_GPIO_Init+0x1ee>
 8002848:	2304      	movs	r3, #4
 800284a:	e004      	b.n	8002856 <HAL_GPIO_Init+0x1ee>
 800284c:	2302      	movs	r3, #2
 800284e:	e002      	b.n	8002856 <HAL_GPIO_Init+0x1ee>
 8002850:	2301      	movs	r3, #1
 8002852:	e000      	b.n	8002856 <HAL_GPIO_Init+0x1ee>
 8002854:	2300      	movs	r3, #0
 8002856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002858:	f002 0203 	and.w	r2, r2, #3
 800285c:	0092      	lsls	r2, r2, #2
 800285e:	4093      	lsls	r3, r2
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	4313      	orrs	r3, r2
 8002864:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002866:	492f      	ldr	r1, [pc, #188]	; (8002924 <HAL_GPIO_Init+0x2bc>)
 8002868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286a:	089b      	lsrs	r3, r3, #2
 800286c:	3302      	adds	r3, #2
 800286e:	68fa      	ldr	r2, [r7, #12]
 8002870:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d006      	beq.n	800288e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002880:	4b2d      	ldr	r3, [pc, #180]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	492c      	ldr	r1, [pc, #176]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	4313      	orrs	r3, r2
 800288a:	600b      	str	r3, [r1, #0]
 800288c:	e006      	b.n	800289c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800288e:	4b2a      	ldr	r3, [pc, #168]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	43db      	mvns	r3, r3
 8002896:	4928      	ldr	r1, [pc, #160]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 8002898:	4013      	ands	r3, r2
 800289a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d006      	beq.n	80028b6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028a8:	4b23      	ldr	r3, [pc, #140]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 80028aa:	685a      	ldr	r2, [r3, #4]
 80028ac:	4922      	ldr	r1, [pc, #136]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	604b      	str	r3, [r1, #4]
 80028b4:	e006      	b.n	80028c4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028b6:	4b20      	ldr	r3, [pc, #128]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	43db      	mvns	r3, r3
 80028be:	491e      	ldr	r1, [pc, #120]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 80028c0:	4013      	ands	r3, r2
 80028c2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d006      	beq.n	80028de <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80028d0:	4b19      	ldr	r3, [pc, #100]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	4918      	ldr	r1, [pc, #96]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 80028d6:	69bb      	ldr	r3, [r7, #24]
 80028d8:	4313      	orrs	r3, r2
 80028da:	608b      	str	r3, [r1, #8]
 80028dc:	e006      	b.n	80028ec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80028de:	4b16      	ldr	r3, [pc, #88]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 80028e0:	689a      	ldr	r2, [r3, #8]
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	43db      	mvns	r3, r3
 80028e6:	4914      	ldr	r1, [pc, #80]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 80028e8:	4013      	ands	r3, r2
 80028ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d021      	beq.n	800293c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028f8:	4b0f      	ldr	r3, [pc, #60]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 80028fa:	68da      	ldr	r2, [r3, #12]
 80028fc:	490e      	ldr	r1, [pc, #56]	; (8002938 <HAL_GPIO_Init+0x2d0>)
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	4313      	orrs	r3, r2
 8002902:	60cb      	str	r3, [r1, #12]
 8002904:	e021      	b.n	800294a <HAL_GPIO_Init+0x2e2>
 8002906:	bf00      	nop
 8002908:	10320000 	.word	0x10320000
 800290c:	10310000 	.word	0x10310000
 8002910:	10220000 	.word	0x10220000
 8002914:	10210000 	.word	0x10210000
 8002918:	10120000 	.word	0x10120000
 800291c:	10110000 	.word	0x10110000
 8002920:	40021000 	.word	0x40021000
 8002924:	40010000 	.word	0x40010000
 8002928:	40010800 	.word	0x40010800
 800292c:	40010c00 	.word	0x40010c00
 8002930:	40011000 	.word	0x40011000
 8002934:	40011400 	.word	0x40011400
 8002938:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800293c:	4b0b      	ldr	r3, [pc, #44]	; (800296c <HAL_GPIO_Init+0x304>)
 800293e:	68da      	ldr	r2, [r3, #12]
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	43db      	mvns	r3, r3
 8002944:	4909      	ldr	r1, [pc, #36]	; (800296c <HAL_GPIO_Init+0x304>)
 8002946:	4013      	ands	r3, r2
 8002948:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800294a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294c:	3301      	adds	r3, #1
 800294e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002956:	fa22 f303 	lsr.w	r3, r2, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	f47f ae8e 	bne.w	800267c <HAL_GPIO_Init+0x14>
  }
}
 8002960:	bf00      	nop
 8002962:	bf00      	nop
 8002964:	372c      	adds	r7, #44	; 0x2c
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr
 800296c:	40010400 	.word	0x40010400

08002970 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	460b      	mov	r3, r1
 800297a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	887b      	ldrh	r3, [r7, #2]
 8002982:	4013      	ands	r3, r2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d002      	beq.n	800298e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002988:	2301      	movs	r3, #1
 800298a:	73fb      	strb	r3, [r7, #15]
 800298c:	e001      	b.n	8002992 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800298e:	2300      	movs	r3, #0
 8002990:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002992:	7bfb      	ldrb	r3, [r7, #15]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr

0800299e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800299e:	b480      	push	{r7}
 80029a0:	b083      	sub	sp, #12
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
 80029a6:	460b      	mov	r3, r1
 80029a8:	807b      	strh	r3, [r7, #2]
 80029aa:	4613      	mov	r3, r2
 80029ac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029ae:	787b      	ldrb	r3, [r7, #1]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d003      	beq.n	80029bc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029b4:	887a      	ldrh	r2, [r7, #2]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80029ba:	e003      	b.n	80029c4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029bc:	887b      	ldrh	r3, [r7, #2]
 80029be:	041a      	lsls	r2, r3, #16
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	611a      	str	r2, [r3, #16]
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bc80      	pop	{r7}
 80029cc:	4770      	bx	lr
	...

080029d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80029da:	4b08      	ldr	r3, [pc, #32]	; (80029fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029dc:	695a      	ldr	r2, [r3, #20]
 80029de:	88fb      	ldrh	r3, [r7, #6]
 80029e0:	4013      	ands	r3, r2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d006      	beq.n	80029f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80029e6:	4a05      	ldr	r2, [pc, #20]	; (80029fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029e8:	88fb      	ldrh	r3, [r7, #6]
 80029ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80029ec:	88fb      	ldrh	r3, [r7, #6]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fd fcb6 	bl	8000360 <HAL_GPIO_EXTI_Callback>
  }
}
 80029f4:	bf00      	nop
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40010400 	.word	0x40010400

08002a00 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a02:	b08b      	sub	sp, #44	; 0x2c
 8002a04:	af06      	add	r7, sp, #24
 8002a06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e0fd      	b.n	8002c0e <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d106      	bne.n	8002a2c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f006 fd20 	bl	800946c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2203      	movs	r2, #3
 8002a30:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f002 fe95 	bl	8005768 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	603b      	str	r3, [r7, #0]
 8002a44:	687e      	ldr	r6, [r7, #4]
 8002a46:	466d      	mov	r5, sp
 8002a48:	f106 0410 	add.w	r4, r6, #16
 8002a4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a50:	6823      	ldr	r3, [r4, #0]
 8002a52:	602b      	str	r3, [r5, #0]
 8002a54:	1d33      	adds	r3, r6, #4
 8002a56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a58:	6838      	ldr	r0, [r7, #0]
 8002a5a:	f002 fe5f 	bl	800571c <USB_CoreInit>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d005      	beq.n	8002a70 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2202      	movs	r2, #2
 8002a68:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e0ce      	b.n	8002c0e <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2100      	movs	r1, #0
 8002a76:	4618      	mov	r0, r3
 8002a78:	f002 fe90 	bl	800579c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	73fb      	strb	r3, [r7, #15]
 8002a80:	e04c      	b.n	8002b1c <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	6879      	ldr	r1, [r7, #4]
 8002a86:	1c5a      	adds	r2, r3, #1
 8002a88:	4613      	mov	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4413      	add	r3, r2
 8002a8e:	00db      	lsls	r3, r3, #3
 8002a90:	440b      	add	r3, r1
 8002a92:	3301      	adds	r3, #1
 8002a94:	2201      	movs	r2, #1
 8002a96:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002a98:	7bfb      	ldrb	r3, [r7, #15]
 8002a9a:	6879      	ldr	r1, [r7, #4]
 8002a9c:	1c5a      	adds	r2, r3, #1
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	4413      	add	r3, r2
 8002aa4:	00db      	lsls	r3, r3, #3
 8002aa6:	440b      	add	r3, r1
 8002aa8:	7bfa      	ldrb	r2, [r7, #15]
 8002aaa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002aac:	7bfa      	ldrb	r2, [r7, #15]
 8002aae:	7bfb      	ldrb	r3, [r7, #15]
 8002ab0:	b298      	uxth	r0, r3
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	4413      	add	r3, r2
 8002aba:	00db      	lsls	r3, r3, #3
 8002abc:	440b      	add	r3, r1
 8002abe:	3336      	adds	r3, #54	; 0x36
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ac4:	7bfb      	ldrb	r3, [r7, #15]
 8002ac6:	6879      	ldr	r1, [r7, #4]
 8002ac8:	1c5a      	adds	r2, r3, #1
 8002aca:	4613      	mov	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	4413      	add	r3, r2
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	440b      	add	r3, r1
 8002ad4:	3303      	adds	r3, #3
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002ada:	7bfa      	ldrb	r2, [r7, #15]
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	4413      	add	r3, r2
 8002ae4:	00db      	lsls	r3, r3, #3
 8002ae6:	440b      	add	r3, r1
 8002ae8:	3338      	adds	r3, #56	; 0x38
 8002aea:	2200      	movs	r2, #0
 8002aec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002aee:	7bfa      	ldrb	r2, [r7, #15]
 8002af0:	6879      	ldr	r1, [r7, #4]
 8002af2:	4613      	mov	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4413      	add	r3, r2
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	440b      	add	r3, r1
 8002afc:	333c      	adds	r3, #60	; 0x3c
 8002afe:	2200      	movs	r2, #0
 8002b00:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002b02:	7bfa      	ldrb	r2, [r7, #15]
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	440b      	add	r3, r1
 8002b10:	3340      	adds	r3, #64	; 0x40
 8002b12:	2200      	movs	r2, #0
 8002b14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b16:	7bfb      	ldrb	r3, [r7, #15]
 8002b18:	3301      	adds	r3, #1
 8002b1a:	73fb      	strb	r3, [r7, #15]
 8002b1c:	7bfa      	ldrb	r2, [r7, #15]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d3ad      	bcc.n	8002a82 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b26:	2300      	movs	r3, #0
 8002b28:	73fb      	strb	r3, [r7, #15]
 8002b2a:	e044      	b.n	8002bb6 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b2c:	7bfa      	ldrb	r2, [r7, #15]
 8002b2e:	6879      	ldr	r1, [r7, #4]
 8002b30:	4613      	mov	r3, r2
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	4413      	add	r3, r2
 8002b36:	00db      	lsls	r3, r3, #3
 8002b38:	440b      	add	r3, r1
 8002b3a:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002b3e:	2200      	movs	r2, #0
 8002b40:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b42:	7bfa      	ldrb	r2, [r7, #15]
 8002b44:	6879      	ldr	r1, [r7, #4]
 8002b46:	4613      	mov	r3, r2
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	4413      	add	r3, r2
 8002b4c:	00db      	lsls	r3, r3, #3
 8002b4e:	440b      	add	r3, r1
 8002b50:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002b54:	7bfa      	ldrb	r2, [r7, #15]
 8002b56:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b58:	7bfa      	ldrb	r2, [r7, #15]
 8002b5a:	6879      	ldr	r1, [r7, #4]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4413      	add	r3, r2
 8002b62:	00db      	lsls	r3, r3, #3
 8002b64:	440b      	add	r3, r1
 8002b66:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002b6e:	7bfa      	ldrb	r2, [r7, #15]
 8002b70:	6879      	ldr	r1, [r7, #4]
 8002b72:	4613      	mov	r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	4413      	add	r3, r2
 8002b78:	00db      	lsls	r3, r3, #3
 8002b7a:	440b      	add	r3, r1
 8002b7c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002b84:	7bfa      	ldrb	r2, [r7, #15]
 8002b86:	6879      	ldr	r1, [r7, #4]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	4413      	add	r3, r2
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	440b      	add	r3, r1
 8002b92:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002b9a:	7bfa      	ldrb	r2, [r7, #15]
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	4413      	add	r3, r2
 8002ba4:	00db      	lsls	r3, r3, #3
 8002ba6:	440b      	add	r3, r1
 8002ba8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002bac:	2200      	movs	r2, #0
 8002bae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bb0:	7bfb      	ldrb	r3, [r7, #15]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	73fb      	strb	r3, [r7, #15]
 8002bb6:	7bfa      	ldrb	r2, [r7, #15]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d3b5      	bcc.n	8002b2c <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	603b      	str	r3, [r7, #0]
 8002bc6:	687e      	ldr	r6, [r7, #4]
 8002bc8:	466d      	mov	r5, sp
 8002bca:	f106 0410 	add.w	r4, r6, #16
 8002bce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bd0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bd2:	6823      	ldr	r3, [r4, #0]
 8002bd4:	602b      	str	r3, [r5, #0]
 8002bd6:	1d33      	adds	r3, r6, #4
 8002bd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bda:	6838      	ldr	r0, [r7, #0]
 8002bdc:	f002 fdea 	bl	80057b4 <USB_DevInit>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d005      	beq.n	8002bf2 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2202      	movs	r2, #2
 8002bea:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e00d      	b.n	8002c0e <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f004 fd84 	bl	8007714 <USB_DevDisconnect>

  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3714      	adds	r7, #20
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002c16 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b082      	sub	sp, #8
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d101      	bne.n	8002c2c <HAL_PCD_Start+0x16>
 8002c28:	2302      	movs	r3, #2
 8002c2a:	e016      	b.n	8002c5a <HAL_PCD_Start+0x44>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f002 fd7f 	bl	800573c <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002c3e:	2101      	movs	r1, #1
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f006 fe86 	bl	8009952 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f004 fd58 	bl	8007700 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002c58:	2300      	movs	r3, #0
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3708      	adds	r7, #8
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b088      	sub	sp, #32
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f004 fd5a 	bl	8007728 <USB_ReadInterrupts>
 8002c74:	4603      	mov	r3, r0
 8002c76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c7e:	d102      	bne.n	8002c86 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	f000 fb61 	bl	8003348 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f004 fd4c 	bl	8007728 <USB_ReadInterrupts>
 8002c90:	4603      	mov	r3, r0
 8002c92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c9a:	d112      	bne.n	8002cc2 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002ca4:	b29a      	uxth	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cae:	b292      	uxth	r2, r2
 8002cb0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f006 fc54 	bl	8009562 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002cba:	2100      	movs	r1, #0
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f000 f925 	bl	8002f0c <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f004 fd2e 	bl	8007728 <USB_ReadInterrupts>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cd2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002cd6:	d10b      	bne.n	8002cf0 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002cea:	b292      	uxth	r2, r2
 8002cec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f004 fd17 	bl	8007728 <USB_ReadInterrupts>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d04:	d10b      	bne.n	8002d1e <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d18:	b292      	uxth	r2, r2
 8002d1a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f004 fd00 	bl	8007728 <USB_ReadInterrupts>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d32:	d126      	bne.n	8002d82 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f022 0204 	bic.w	r2, r2, #4
 8002d46:	b292      	uxth	r2, r2
 8002d48:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002d54:	b29a      	uxth	r2, r3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f022 0208 	bic.w	r2, r2, #8
 8002d5e:	b292      	uxth	r2, r2
 8002d60:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f006 fc35 	bl	80095d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002d72:	b29a      	uxth	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d7c:	b292      	uxth	r2, r2
 8002d7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f004 fcce 	bl	8007728 <USB_ReadInterrupts>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d96:	f040 8084 	bne.w	8002ea2 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	77fb      	strb	r3, [r7, #31]
 8002d9e:	e011      	b.n	8002dc4 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	461a      	mov	r2, r3
 8002da6:	7ffb      	ldrb	r3, [r7, #31]
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	441a      	add	r2, r3
 8002dac:	7ffb      	ldrb	r3, [r7, #31]
 8002dae:	8812      	ldrh	r2, [r2, #0]
 8002db0:	b292      	uxth	r2, r2
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	f107 0120 	add.w	r1, r7, #32
 8002db8:	440b      	add	r3, r1
 8002dba:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8002dbe:	7ffb      	ldrb	r3, [r7, #31]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	77fb      	strb	r3, [r7, #31]
 8002dc4:	7ffb      	ldrb	r3, [r7, #31]
 8002dc6:	2b07      	cmp	r3, #7
 8002dc8:	d9ea      	bls.n	8002da0 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f042 0201 	orr.w	r2, r2, #1
 8002ddc:	b292      	uxth	r2, r2
 8002dde:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0201 	bic.w	r2, r2, #1
 8002df4:	b292      	uxth	r2, r2
 8002df6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002dfa:	bf00      	nop
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d0f6      	beq.n	8002dfc <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e20:	b292      	uxth	r2, r2
 8002e22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8002e26:	2300      	movs	r3, #0
 8002e28:	77fb      	strb	r3, [r7, #31]
 8002e2a:	e010      	b.n	8002e4e <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002e2c:	7ffb      	ldrb	r3, [r7, #31]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	6812      	ldr	r2, [r2, #0]
 8002e32:	4611      	mov	r1, r2
 8002e34:	7ffa      	ldrb	r2, [r7, #31]
 8002e36:	0092      	lsls	r2, r2, #2
 8002e38:	440a      	add	r2, r1
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	f107 0120 	add.w	r1, r7, #32
 8002e40:	440b      	add	r3, r1
 8002e42:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8002e46:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8002e48:	7ffb      	ldrb	r3, [r7, #31]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	77fb      	strb	r3, [r7, #31]
 8002e4e:	7ffb      	ldrb	r3, [r7, #31]
 8002e50:	2b07      	cmp	r3, #7
 8002e52:	d9eb      	bls.n	8002e2c <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f042 0208 	orr.w	r2, r2, #8
 8002e66:	b292      	uxth	r2, r2
 8002e68:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e7e:	b292      	uxth	r2, r2
 8002e80:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f042 0204 	orr.w	r2, r2, #4
 8002e96:	b292      	uxth	r2, r2
 8002e98:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f006 fb7f 	bl	80095a0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f004 fc3e 	bl	8007728 <USB_ReadInterrupts>
 8002eac:	4603      	mov	r3, r0
 8002eae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002eb6:	d10e      	bne.n	8002ed6 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002eca:	b292      	uxth	r2, r2
 8002ecc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f006 fb38 	bl	8009546 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f004 fc24 	bl	8007728 <USB_ReadInterrupts>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eea:	d10b      	bne.n	8002f04 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002efe:	b292      	uxth	r2, r2
 8002f00:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002f04:	bf00      	nop
 8002f06:	3720      	adds	r7, #32
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	460b      	mov	r3, r1
 8002f16:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d101      	bne.n	8002f26 <HAL_PCD_SetAddress+0x1a>
 8002f22:	2302      	movs	r3, #2
 8002f24:	e013      	b.n	8002f4e <HAL_PCD_SetAddress+0x42>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	78fa      	ldrb	r2, [r7, #3]
 8002f32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	78fa      	ldrb	r2, [r7, #3]
 8002f3c:	4611      	mov	r1, r2
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f004 fbcb 	bl	80076da <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b084      	sub	sp, #16
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
 8002f5e:	4608      	mov	r0, r1
 8002f60:	4611      	mov	r1, r2
 8002f62:	461a      	mov	r2, r3
 8002f64:	4603      	mov	r3, r0
 8002f66:	70fb      	strb	r3, [r7, #3]
 8002f68:	460b      	mov	r3, r1
 8002f6a:	803b      	strh	r3, [r7, #0]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002f70:	2300      	movs	r3, #0
 8002f72:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	da0e      	bge.n	8002f9a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f7c:	78fb      	ldrb	r3, [r7, #3]
 8002f7e:	f003 0307 	and.w	r3, r3, #7
 8002f82:	1c5a      	adds	r2, r3, #1
 8002f84:	4613      	mov	r3, r2
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	4413      	add	r3, r2
 8002f8a:	00db      	lsls	r3, r3, #3
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	4413      	add	r3, r2
 8002f90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2201      	movs	r2, #1
 8002f96:	705a      	strb	r2, [r3, #1]
 8002f98:	e00e      	b.n	8002fb8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f9a:	78fb      	ldrb	r3, [r7, #3]
 8002f9c:	f003 0207 	and.w	r2, r3, #7
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	4413      	add	r3, r2
 8002fa6:	00db      	lsls	r3, r3, #3
 8002fa8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	4413      	add	r3, r2
 8002fb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002fb8:	78fb      	ldrb	r3, [r7, #3]
 8002fba:	f003 0307 	and.w	r3, r3, #7
 8002fbe:	b2da      	uxtb	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002fc4:	883a      	ldrh	r2, [r7, #0]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	78ba      	ldrb	r2, [r7, #2]
 8002fce:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	785b      	ldrb	r3, [r3, #1]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d004      	beq.n	8002fe2 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002fe2:	78bb      	ldrb	r3, [r7, #2]
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d102      	bne.n	8002fee <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2200      	movs	r2, #0
 8002fec:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d101      	bne.n	8002ffc <HAL_PCD_EP_Open+0xa6>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e00e      	b.n	800301a <HAL_PCD_EP_Open+0xc4>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68f9      	ldr	r1, [r7, #12]
 800300a:	4618      	mov	r0, r3
 800300c:	f002 fbf2 	bl	80057f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8003018:	7afb      	ldrb	r3, [r7, #11]
}
 800301a:	4618      	mov	r0, r3
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b084      	sub	sp, #16
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
 800302a:	460b      	mov	r3, r1
 800302c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800302e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003032:	2b00      	cmp	r3, #0
 8003034:	da0e      	bge.n	8003054 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003036:	78fb      	ldrb	r3, [r7, #3]
 8003038:	f003 0307 	and.w	r3, r3, #7
 800303c:	1c5a      	adds	r2, r3, #1
 800303e:	4613      	mov	r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	4413      	add	r3, r2
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	4413      	add	r3, r2
 800304a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2201      	movs	r2, #1
 8003050:	705a      	strb	r2, [r3, #1]
 8003052:	e00e      	b.n	8003072 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003054:	78fb      	ldrb	r3, [r7, #3]
 8003056:	f003 0207 	and.w	r2, r3, #7
 800305a:	4613      	mov	r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	4413      	add	r3, r2
 8003060:	00db      	lsls	r3, r3, #3
 8003062:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	4413      	add	r3, r2
 800306a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003072:	78fb      	ldrb	r3, [r7, #3]
 8003074:	f003 0307 	and.w	r3, r3, #7
 8003078:	b2da      	uxtb	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003084:	2b01      	cmp	r3, #1
 8003086:	d101      	bne.n	800308c <HAL_PCD_EP_Close+0x6a>
 8003088:	2302      	movs	r3, #2
 800308a:	e00e      	b.n	80030aa <HAL_PCD_EP_Close+0x88>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68f9      	ldr	r1, [r7, #12]
 800309a:	4618      	mov	r0, r3
 800309c:	f002 ff14 	bl	8005ec8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80030a8:	2300      	movs	r3, #0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b086      	sub	sp, #24
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	60f8      	str	r0, [r7, #12]
 80030ba:	607a      	str	r2, [r7, #4]
 80030bc:	603b      	str	r3, [r7, #0]
 80030be:	460b      	mov	r3, r1
 80030c0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030c2:	7afb      	ldrb	r3, [r7, #11]
 80030c4:	f003 0207 	and.w	r2, r3, #7
 80030c8:	4613      	mov	r3, r2
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	4413      	add	r3, r2
 80030ce:	00db      	lsls	r3, r3, #3
 80030d0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	4413      	add	r3, r2
 80030d8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	683a      	ldr	r2, [r7, #0]
 80030e4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	2200      	movs	r2, #0
 80030ea:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	2200      	movs	r2, #0
 80030f0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030f2:	7afb      	ldrb	r3, [r7, #11]
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	b2da      	uxtb	r2, r3
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80030fe:	7afb      	ldrb	r3, [r7, #11]
 8003100:	f003 0307 	and.w	r3, r3, #7
 8003104:	2b00      	cmp	r3, #0
 8003106:	d106      	bne.n	8003116 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6979      	ldr	r1, [r7, #20]
 800310e:	4618      	mov	r0, r3
 8003110:	f003 f8c6 	bl	80062a0 <USB_EPStartXfer>
 8003114:	e005      	b.n	8003122 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	6979      	ldr	r1, [r7, #20]
 800311c:	4618      	mov	r0, r3
 800311e:	f003 f8bf 	bl	80062a0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3718      	adds	r7, #24
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	460b      	mov	r3, r1
 8003136:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003138:	78fb      	ldrb	r3, [r7, #3]
 800313a:	f003 0207 	and.w	r2, r3, #7
 800313e:	6879      	ldr	r1, [r7, #4]
 8003140:	4613      	mov	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	4413      	add	r3, r2
 8003146:	00db      	lsls	r3, r3, #3
 8003148:	440b      	add	r3, r1
 800314a:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800314e:	681b      	ldr	r3, [r3, #0]
}
 8003150:	4618      	mov	r0, r3
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	bc80      	pop	{r7}
 8003158:	4770      	bx	lr

0800315a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b086      	sub	sp, #24
 800315e:	af00      	add	r7, sp, #0
 8003160:	60f8      	str	r0, [r7, #12]
 8003162:	607a      	str	r2, [r7, #4]
 8003164:	603b      	str	r3, [r7, #0]
 8003166:	460b      	mov	r3, r1
 8003168:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800316a:	7afb      	ldrb	r3, [r7, #11]
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	1c5a      	adds	r2, r3, #1
 8003172:	4613      	mov	r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	4413      	add	r3, r2
 8003178:	00db      	lsls	r3, r3, #3
 800317a:	68fa      	ldr	r2, [r7, #12]
 800317c:	4413      	add	r3, r2
 800317e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	2200      	movs	r2, #0
 800319e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	2201      	movs	r2, #1
 80031a4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031a6:	7afb      	ldrb	r3, [r7, #11]
 80031a8:	f003 0307 	and.w	r3, r3, #7
 80031ac:	b2da      	uxtb	r2, r3
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80031b2:	7afb      	ldrb	r3, [r7, #11]
 80031b4:	f003 0307 	and.w	r3, r3, #7
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d106      	bne.n	80031ca <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6979      	ldr	r1, [r7, #20]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f003 f86c 	bl	80062a0 <USB_EPStartXfer>
 80031c8:	e005      	b.n	80031d6 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6979      	ldr	r1, [r7, #20]
 80031d0:	4618      	mov	r0, r3
 80031d2:	f003 f865 	bl	80062a0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3718      	adds	r7, #24
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	460b      	mov	r3, r1
 80031ea:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80031ec:	78fb      	ldrb	r3, [r7, #3]
 80031ee:	f003 0207 	and.w	r2, r3, #7
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d901      	bls.n	80031fe <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e04c      	b.n	8003298 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80031fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003202:	2b00      	cmp	r3, #0
 8003204:	da0e      	bge.n	8003224 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003206:	78fb      	ldrb	r3, [r7, #3]
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	1c5a      	adds	r2, r3, #1
 800320e:	4613      	mov	r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	4413      	add	r3, r2
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	4413      	add	r3, r2
 800321a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2201      	movs	r2, #1
 8003220:	705a      	strb	r2, [r3, #1]
 8003222:	e00c      	b.n	800323e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003224:	78fa      	ldrb	r2, [r7, #3]
 8003226:	4613      	mov	r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	4413      	add	r3, r2
 800322c:	00db      	lsls	r3, r3, #3
 800322e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	4413      	add	r3, r2
 8003236:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2200      	movs	r2, #0
 800323c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2201      	movs	r2, #1
 8003242:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003244:	78fb      	ldrb	r3, [r7, #3]
 8003246:	f003 0307 	and.w	r3, r3, #7
 800324a:	b2da      	uxtb	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003256:	2b01      	cmp	r3, #1
 8003258:	d101      	bne.n	800325e <HAL_PCD_EP_SetStall+0x7e>
 800325a:	2302      	movs	r3, #2
 800325c:	e01c      	b.n	8003298 <HAL_PCD_EP_SetStall+0xb8>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2201      	movs	r2, #1
 8003262:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68f9      	ldr	r1, [r7, #12]
 800326c:	4618      	mov	r0, r3
 800326e:	f004 f937 	bl	80074e0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003272:	78fb      	ldrb	r3, [r7, #3]
 8003274:	f003 0307 	and.w	r3, r3, #7
 8003278:	2b00      	cmp	r3, #0
 800327a:	d108      	bne.n	800328e <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8003286:	4619      	mov	r1, r3
 8003288:	4610      	mov	r0, r2
 800328a:	f004 fa5c 	bl	8007746 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b084      	sub	sp, #16
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	460b      	mov	r3, r1
 80032aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80032ac:	78fb      	ldrb	r3, [r7, #3]
 80032ae:	f003 020f 	and.w	r2, r3, #15
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d901      	bls.n	80032be <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e040      	b.n	8003340 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80032be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	da0e      	bge.n	80032e4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032c6:	78fb      	ldrb	r3, [r7, #3]
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	1c5a      	adds	r2, r3, #1
 80032ce:	4613      	mov	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4413      	add	r3, r2
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	4413      	add	r3, r2
 80032da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2201      	movs	r2, #1
 80032e0:	705a      	strb	r2, [r3, #1]
 80032e2:	e00e      	b.n	8003302 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032e4:	78fb      	ldrb	r3, [r7, #3]
 80032e6:	f003 0207 	and.w	r2, r3, #7
 80032ea:	4613      	mov	r3, r2
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	4413      	add	r3, r2
 80032f0:	00db      	lsls	r3, r3, #3
 80032f2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	4413      	add	r3, r2
 80032fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003308:	78fb      	ldrb	r3, [r7, #3]
 800330a:	f003 0307 	and.w	r3, r3, #7
 800330e:	b2da      	uxtb	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800331a:	2b01      	cmp	r3, #1
 800331c:	d101      	bne.n	8003322 <HAL_PCD_EP_ClrStall+0x82>
 800331e:	2302      	movs	r3, #2
 8003320:	e00e      	b.n	8003340 <HAL_PCD_EP_ClrStall+0xa0>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2201      	movs	r2, #1
 8003326:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68f9      	ldr	r1, [r7, #12]
 8003330:	4618      	mov	r0, r3
 8003332:	f004 f925 	bl	8007580 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b08e      	sub	sp, #56	; 0x38
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003350:	e2df      	b.n	8003912 <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800335a:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800335c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800335e:	b2db      	uxtb	r3, r3
 8003360:	f003 030f 	and.w	r3, r3, #15
 8003364:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8003368:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800336c:	2b00      	cmp	r3, #0
 800336e:	f040 8158 	bne.w	8003622 <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003372:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003374:	f003 0310 	and.w	r3, r3, #16
 8003378:	2b00      	cmp	r3, #0
 800337a:	d152      	bne.n	8003422 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	881b      	ldrh	r3, [r3, #0]
 8003382:	b29b      	uxth	r3, r3
 8003384:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003388:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800338c:	81fb      	strh	r3, [r7, #14]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	89fb      	ldrh	r3, [r7, #14]
 8003394:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003398:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800339c:	b29b      	uxth	r3, r3
 800339e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	3328      	adds	r3, #40	; 0x28
 80033a4:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	461a      	mov	r2, r3
 80033b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	00db      	lsls	r3, r3, #3
 80033b8:	4413      	add	r3, r2
 80033ba:	3302      	adds	r3, #2
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6812      	ldr	r2, [r2, #0]
 80033c2:	4413      	add	r3, r2
 80033c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80033c8:	881b      	ldrh	r3, [r3, #0]
 80033ca:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80033ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80033d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d4:	695a      	ldr	r2, [r3, #20]
 80033d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	441a      	add	r2, r3
 80033dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033de:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80033e0:	2100      	movs	r1, #0
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f006 f895 	bl	8009512 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 828e 	beq.w	8003912 <PCD_EP_ISR_Handler+0x5ca>
 80033f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	f040 8289 	bne.w	8003912 <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003406:	b2db      	uxtb	r3, r3
 8003408:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800340c:	b2da      	uxtb	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	b292      	uxth	r2, r2
 8003414:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003420:	e277      	b.n	8003912 <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003428:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	881b      	ldrh	r3, [r3, #0]
 8003430:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003432:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003434:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003438:	2b00      	cmp	r3, #0
 800343a:	d034      	beq.n	80034a6 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003444:	b29b      	uxth	r3, r3
 8003446:	461a      	mov	r2, r3
 8003448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	4413      	add	r3, r2
 8003450:	3306      	adds	r3, #6
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	6812      	ldr	r2, [r2, #0]
 8003458:	4413      	add	r3, r2
 800345a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800345e:	881b      	ldrh	r3, [r3, #0]
 8003460:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003466:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6818      	ldr	r0, [r3, #0]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8003472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003474:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003478:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800347a:	b29b      	uxth	r3, r3
 800347c:	f004 f9b3 	bl	80077e6 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	881b      	ldrh	r3, [r3, #0]
 8003486:	b29a      	uxth	r2, r3
 8003488:	f640 738f 	movw	r3, #3983	; 0xf8f
 800348c:	4013      	ands	r3, r2
 800348e:	823b      	strh	r3, [r7, #16]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	8a3a      	ldrh	r2, [r7, #16]
 8003496:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800349a:	b292      	uxth	r2, r2
 800349c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f006 f80a 	bl	80094b8 <HAL_PCD_SetupStageCallback>
 80034a4:	e235      	b.n	8003912 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80034a6:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	f280 8231 	bge.w	8003912 <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	881b      	ldrh	r3, [r3, #0]
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80034bc:	4013      	ands	r3, r2
 80034be:	83bb      	strh	r3, [r7, #28]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	8bba      	ldrh	r2, [r7, #28]
 80034c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034ca:	b292      	uxth	r2, r2
 80034cc:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	461a      	mov	r2, r3
 80034da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	00db      	lsls	r3, r3, #3
 80034e0:	4413      	add	r3, r2
 80034e2:	3306      	adds	r3, #6
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6812      	ldr	r2, [r2, #0]
 80034ea:	4413      	add	r3, r2
 80034ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034f0:	881b      	ldrh	r3, [r3, #0]
 80034f2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80034f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f8:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80034fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fc:	69db      	ldr	r3, [r3, #28]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d019      	beq.n	8003536 <PCD_EP_ISR_Handler+0x1ee>
 8003502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d015      	beq.n	8003536 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6818      	ldr	r0, [r3, #0]
 800350e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003510:	6959      	ldr	r1, [r3, #20]
 8003512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003514:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003518:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800351a:	b29b      	uxth	r3, r3
 800351c:	f004 f963 	bl	80077e6 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003522:	695a      	ldr	r2, [r3, #20]
 8003524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003526:	69db      	ldr	r3, [r3, #28]
 8003528:	441a      	add	r2, r3
 800352a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800352e:	2100      	movs	r1, #0
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f005 ffd3 	bl	80094dc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	61bb      	str	r3, [r7, #24]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003544:	b29b      	uxth	r3, r3
 8003546:	461a      	mov	r2, r3
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	4413      	add	r3, r2
 800354c:	61bb      	str	r3, [r7, #24]
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003554:	617b      	str	r3, [r7, #20]
 8003556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d112      	bne.n	8003584 <PCD_EP_ISR_Handler+0x23c>
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	881b      	ldrh	r3, [r3, #0]
 8003562:	b29b      	uxth	r3, r3
 8003564:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003568:	b29a      	uxth	r2, r3
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	801a      	strh	r2, [r3, #0]
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	881b      	ldrh	r3, [r3, #0]
 8003572:	b29b      	uxth	r3, r3
 8003574:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003578:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800357c:	b29a      	uxth	r2, r3
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	801a      	strh	r2, [r3, #0]
 8003582:	e02f      	b.n	80035e4 <PCD_EP_ISR_Handler+0x29c>
 8003584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003586:	691b      	ldr	r3, [r3, #16]
 8003588:	2b3e      	cmp	r3, #62	; 0x3e
 800358a:	d813      	bhi.n	80035b4 <PCD_EP_ISR_Handler+0x26c>
 800358c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	085b      	lsrs	r3, r3, #1
 8003592:	633b      	str	r3, [r7, #48]	; 0x30
 8003594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	f003 0301 	and.w	r3, r3, #1
 800359c:	2b00      	cmp	r3, #0
 800359e:	d002      	beq.n	80035a6 <PCD_EP_ISR_Handler+0x25e>
 80035a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035a2:	3301      	adds	r3, #1
 80035a4:	633b      	str	r3, [r7, #48]	; 0x30
 80035a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	029b      	lsls	r3, r3, #10
 80035ac:	b29a      	uxth	r2, r3
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	801a      	strh	r2, [r3, #0]
 80035b2:	e017      	b.n	80035e4 <PCD_EP_ISR_Handler+0x29c>
 80035b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	095b      	lsrs	r3, r3, #5
 80035ba:	633b      	str	r3, [r7, #48]	; 0x30
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035be:	691b      	ldr	r3, [r3, #16]
 80035c0:	f003 031f 	and.w	r3, r3, #31
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d102      	bne.n	80035ce <PCD_EP_ISR_Handler+0x286>
 80035c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ca:	3b01      	subs	r3, #1
 80035cc:	633b      	str	r3, [r7, #48]	; 0x30
 80035ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	029b      	lsls	r3, r3, #10
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035de:	b29a      	uxth	r2, r3
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	881b      	ldrh	r3, [r3, #0]
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035f4:	827b      	strh	r3, [r7, #18]
 80035f6:	8a7b      	ldrh	r3, [r7, #18]
 80035f8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80035fc:	827b      	strh	r3, [r7, #18]
 80035fe:	8a7b      	ldrh	r3, [r7, #18]
 8003600:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003604:	827b      	strh	r3, [r7, #18]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	8a7b      	ldrh	r3, [r7, #18]
 800360c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003610:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003614:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800361c:	b29b      	uxth	r3, r3
 800361e:	8013      	strh	r3, [r2, #0]
 8003620:	e177      	b.n	8003912 <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	461a      	mov	r2, r3
 8003628:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	4413      	add	r3, r2
 8003630:	881b      	ldrh	r3, [r3, #0]
 8003632:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003634:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8003638:	2b00      	cmp	r3, #0
 800363a:	f280 80ea 	bge.w	8003812 <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	461a      	mov	r2, r3
 8003644:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	881b      	ldrh	r3, [r3, #0]
 800364e:	b29a      	uxth	r2, r3
 8003650:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003654:	4013      	ands	r3, r2
 8003656:	853b      	strh	r3, [r7, #40]	; 0x28
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	461a      	mov	r2, r3
 800365e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4413      	add	r3, r2
 8003666:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003668:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800366c:	b292      	uxth	r2, r2
 800366e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003670:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8003674:	4613      	mov	r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	4413      	add	r3, r2
 800367a:	00db      	lsls	r3, r3, #3
 800367c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	4413      	add	r3, r2
 8003684:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003688:	7b1b      	ldrb	r3, [r3, #12]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d122      	bne.n	80036d4 <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003696:	b29b      	uxth	r3, r3
 8003698:	461a      	mov	r2, r3
 800369a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	4413      	add	r3, r2
 80036a2:	3306      	adds	r3, #6
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	6812      	ldr	r2, [r2, #0]
 80036aa:	4413      	add	r3, r2
 80036ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80036b0:	881b      	ldrh	r3, [r3, #0]
 80036b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036b6:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80036b8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f000 8087 	beq.w	80037ce <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6818      	ldr	r0, [r3, #0]
 80036c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c6:	6959      	ldr	r1, [r3, #20]
 80036c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ca:	88da      	ldrh	r2, [r3, #6]
 80036cc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80036ce:	f004 f88a 	bl	80077e6 <USB_ReadPMA>
 80036d2:	e07c      	b.n	80037ce <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80036d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d6:	78db      	ldrb	r3, [r3, #3]
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d108      	bne.n	80036ee <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80036dc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80036de:	461a      	mov	r2, r3
 80036e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f000 f923 	bl	800392e <HAL_PCD_EP_DB_Receive>
 80036e8:	4603      	mov	r3, r0
 80036ea:	86fb      	strh	r3, [r7, #54]	; 0x36
 80036ec:	e06f      	b.n	80037ce <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	461a      	mov	r2, r3
 80036f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	881b      	ldrh	r3, [r3, #0]
 80036fe:	b29b      	uxth	r3, r3
 8003700:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003704:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003708:	847b      	strh	r3, [r7, #34]	; 0x22
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	461a      	mov	r2, r3
 8003710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	441a      	add	r2, r3
 8003718:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800371a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800371e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003722:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003726:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800372a:	b29b      	uxth	r3, r3
 800372c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	461a      	mov	r2, r3
 8003734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	4413      	add	r3, r2
 800373c:	881b      	ldrh	r3, [r3, #0]
 800373e:	b29b      	uxth	r3, r3
 8003740:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d021      	beq.n	800378c <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003750:	b29b      	uxth	r3, r3
 8003752:	461a      	mov	r2, r3
 8003754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	4413      	add	r3, r2
 800375c:	3302      	adds	r3, #2
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	6812      	ldr	r2, [r2, #0]
 8003764:	4413      	add	r3, r2
 8003766:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800376a:	881b      	ldrh	r3, [r3, #0]
 800376c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003770:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8003772:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003774:	2b00      	cmp	r3, #0
 8003776:	d02a      	beq.n	80037ce <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6818      	ldr	r0, [r3, #0]
 800377c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377e:	6959      	ldr	r1, [r3, #20]
 8003780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003782:	891a      	ldrh	r2, [r3, #8]
 8003784:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003786:	f004 f82e 	bl	80077e6 <USB_ReadPMA>
 800378a:	e020      	b.n	80037ce <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003794:	b29b      	uxth	r3, r3
 8003796:	461a      	mov	r2, r3
 8003798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	00db      	lsls	r3, r3, #3
 800379e:	4413      	add	r3, r2
 80037a0:	3306      	adds	r3, #6
 80037a2:	005b      	lsls	r3, r3, #1
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	6812      	ldr	r2, [r2, #0]
 80037a8:	4413      	add	r3, r2
 80037aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037b4:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80037b6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d008      	beq.n	80037ce <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6818      	ldr	r0, [r3, #0]
 80037c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c2:	6959      	ldr	r1, [r3, #20]
 80037c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c6:	895a      	ldrh	r2, [r3, #10]
 80037c8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037ca:	f004 f80c 	bl	80077e6 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80037ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d0:	69da      	ldr	r2, [r3, #28]
 80037d2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037d4:	441a      	add	r2, r3
 80037d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80037da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037dc:	695a      	ldr	r2, [r3, #20]
 80037de:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037e0:	441a      	add	r2, r3
 80037e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e4:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80037e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d004      	beq.n	80037f8 <PCD_EP_ISR_Handler+0x4b0>
 80037ee:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80037f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d206      	bcs.n	8003806 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80037f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	4619      	mov	r1, r3
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f005 fe6c 	bl	80094dc <HAL_PCD_DataOutStageCallback>
 8003804:	e005      	b.n	8003812 <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800380c:	4618      	mov	r0, r3
 800380e:	f002 fd47 	bl	80062a0 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003812:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003818:	2b00      	cmp	r3, #0
 800381a:	d07a      	beq.n	8003912 <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 800381c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003820:	1c5a      	adds	r2, r3, #1
 8003822:	4613      	mov	r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4413      	add	r3, r2
 8003828:	00db      	lsls	r3, r3, #3
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	4413      	add	r3, r2
 800382e:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	461a      	mov	r2, r3
 8003836:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	4413      	add	r3, r2
 800383e:	881b      	ldrh	r3, [r3, #0]
 8003840:	b29b      	uxth	r3, r3
 8003842:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800384a:	843b      	strh	r3, [r7, #32]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	461a      	mov	r2, r3
 8003852:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	441a      	add	r2, r3
 800385a:	8c3b      	ldrh	r3, [r7, #32]
 800385c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003860:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003864:	b29b      	uxth	r3, r3
 8003866:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8003868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386a:	78db      	ldrb	r3, [r3, #3]
 800386c:	2b02      	cmp	r3, #2
 800386e:	d108      	bne.n	8003882 <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8003870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003872:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8003874:	2b02      	cmp	r3, #2
 8003876:	d146      	bne.n	8003906 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8003878:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800387a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800387e:	2b00      	cmp	r3, #0
 8003880:	d141      	bne.n	8003906 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800388a:	b29b      	uxth	r3, r3
 800388c:	461a      	mov	r2, r3
 800388e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	00db      	lsls	r3, r3, #3
 8003894:	4413      	add	r3, r2
 8003896:	3302      	adds	r3, #2
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	6812      	ldr	r2, [r2, #0]
 800389e:	4413      	add	r3, r2
 80038a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038a4:	881b      	ldrh	r3, [r3, #0]
 80038a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038aa:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80038ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ae:	699a      	ldr	r2, [r3, #24]
 80038b0:	8bfb      	ldrh	r3, [r7, #30]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d906      	bls.n	80038c4 <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 80038b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b8:	699a      	ldr	r2, [r3, #24]
 80038ba:	8bfb      	ldrh	r3, [r7, #30]
 80038bc:	1ad2      	subs	r2, r2, r3
 80038be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c0:	619a      	str	r2, [r3, #24]
 80038c2:	e002      	b.n	80038ca <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 80038c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c6:	2200      	movs	r2, #0
 80038c8:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80038ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d106      	bne.n	80038e0 <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80038d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	4619      	mov	r1, r3
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f005 fe1a 	bl	8009512 <HAL_PCD_DataInStageCallback>
 80038de:	e018      	b.n	8003912 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80038e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e2:	695a      	ldr	r2, [r3, #20]
 80038e4:	8bfb      	ldrh	r3, [r7, #30]
 80038e6:	441a      	add	r2, r3
 80038e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ea:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80038ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ee:	69da      	ldr	r2, [r3, #28]
 80038f0:	8bfb      	ldrh	r3, [r7, #30]
 80038f2:	441a      	add	r2, r3
 80038f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f6:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80038fe:	4618      	mov	r0, r3
 8003900:	f002 fcce 	bl	80062a0 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8003904:	e005      	b.n	8003912 <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003906:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003908:	461a      	mov	r2, r3
 800390a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 f91b 	bl	8003b48 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800391a:	b29b      	uxth	r3, r3
 800391c:	b21b      	sxth	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	f6ff ad17 	blt.w	8003352 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3738      	adds	r7, #56	; 0x38
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b088      	sub	sp, #32
 8003932:	af00      	add	r7, sp, #0
 8003934:	60f8      	str	r0, [r7, #12]
 8003936:	60b9      	str	r1, [r7, #8]
 8003938:	4613      	mov	r3, r2
 800393a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800393c:	88fb      	ldrh	r3, [r7, #6]
 800393e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d07e      	beq.n	8003a44 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800394e:	b29b      	uxth	r3, r3
 8003950:	461a      	mov	r2, r3
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	00db      	lsls	r3, r3, #3
 8003958:	4413      	add	r3, r2
 800395a:	3302      	adds	r3, #2
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	6812      	ldr	r2, [r2, #0]
 8003962:	4413      	add	r3, r2
 8003964:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003968:	881b      	ldrh	r3, [r3, #0]
 800396a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800396e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	699a      	ldr	r2, [r3, #24]
 8003974:	8b7b      	ldrh	r3, [r7, #26]
 8003976:	429a      	cmp	r2, r3
 8003978:	d306      	bcc.n	8003988 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	699a      	ldr	r2, [r3, #24]
 800397e:	8b7b      	ldrh	r3, [r7, #26]
 8003980:	1ad2      	subs	r2, r2, r3
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	619a      	str	r2, [r3, #24]
 8003986:	e002      	b.n	800398e <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	2200      	movs	r2, #0
 800398c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d123      	bne.n	80039de <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	461a      	mov	r2, r3
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	4413      	add	r3, r2
 80039a4:	881b      	ldrh	r3, [r3, #0]
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039b0:	833b      	strh	r3, [r7, #24]
 80039b2:	8b3b      	ldrh	r3, [r7, #24]
 80039b4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80039b8:	833b      	strh	r3, [r7, #24]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	461a      	mov	r2, r3
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	441a      	add	r2, r3
 80039c8:	8b3b      	ldrh	r3, [r7, #24]
 80039ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80039ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80039d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039da:	b29b      	uxth	r3, r3
 80039dc:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80039de:	88fb      	ldrh	r3, [r7, #6]
 80039e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d01f      	beq.n	8003a28 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	461a      	mov	r2, r3
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	4413      	add	r3, r2
 80039f6:	881b      	ldrh	r3, [r3, #0]
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a02:	82fb      	strh	r3, [r7, #22]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	461a      	mov	r2, r3
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	441a      	add	r2, r3
 8003a12:	8afb      	ldrh	r3, [r7, #22]
 8003a14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a20:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003a28:	8b7b      	ldrh	r3, [r7, #26]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f000 8087 	beq.w	8003b3e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6818      	ldr	r0, [r3, #0]
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	6959      	ldr	r1, [r3, #20]
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	891a      	ldrh	r2, [r3, #8]
 8003a3c:	8b7b      	ldrh	r3, [r7, #26]
 8003a3e:	f003 fed2 	bl	80077e6 <USB_ReadPMA>
 8003a42:	e07c      	b.n	8003b3e <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	461a      	mov	r2, r3
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	00db      	lsls	r3, r3, #3
 8003a56:	4413      	add	r3, r2
 8003a58:	3306      	adds	r3, #6
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	68fa      	ldr	r2, [r7, #12]
 8003a5e:	6812      	ldr	r2, [r2, #0]
 8003a60:	4413      	add	r3, r2
 8003a62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a66:	881b      	ldrh	r3, [r3, #0]
 8003a68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a6c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	699a      	ldr	r2, [r3, #24]
 8003a72:	8b7b      	ldrh	r3, [r7, #26]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d306      	bcc.n	8003a86 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	699a      	ldr	r2, [r3, #24]
 8003a7c:	8b7b      	ldrh	r3, [r7, #26]
 8003a7e:	1ad2      	subs	r2, r2, r3
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	619a      	str	r2, [r3, #24]
 8003a84:	e002      	b.n	8003a8c <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	699b      	ldr	r3, [r3, #24]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d123      	bne.n	8003adc <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	461a      	mov	r2, r3
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	881b      	ldrh	r3, [r3, #0]
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003aaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aae:	83fb      	strh	r3, [r7, #30]
 8003ab0:	8bfb      	ldrh	r3, [r7, #30]
 8003ab2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003ab6:	83fb      	strh	r3, [r7, #30]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	461a      	mov	r2, r3
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	441a      	add	r2, r3
 8003ac6:	8bfb      	ldrh	r3, [r7, #30]
 8003ac8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003acc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ad0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ad4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003adc:	88fb      	ldrh	r3, [r7, #6]
 8003ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d11f      	bne.n	8003b26 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	461a      	mov	r2, r3
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	4413      	add	r3, r2
 8003af4:	881b      	ldrh	r3, [r3, #0]
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003afc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b00:	83bb      	strh	r3, [r7, #28]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	461a      	mov	r2, r3
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	441a      	add	r2, r3
 8003b10:	8bbb      	ldrh	r3, [r7, #28]
 8003b12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b1e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003b26:	8b7b      	ldrh	r3, [r7, #26]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d008      	beq.n	8003b3e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6818      	ldr	r0, [r3, #0]
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	6959      	ldr	r1, [r3, #20]
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	895a      	ldrh	r2, [r3, #10]
 8003b38:	8b7b      	ldrh	r3, [r7, #26]
 8003b3a:	f003 fe54 	bl	80077e6 <USB_ReadPMA>
    }
  }

  return count;
 8003b3e:	8b7b      	ldrh	r3, [r7, #26]
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3720      	adds	r7, #32
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b094      	sub	sp, #80	; 0x50
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	4613      	mov	r3, r2
 8003b54:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b56:	88fb      	ldrh	r3, [r7, #6]
 8003b58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f000 8138 	beq.w	8003dd2 <HAL_PCD_EP_DB_Transmit+0x28a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	00db      	lsls	r3, r3, #3
 8003b74:	4413      	add	r3, r2
 8003b76:	3302      	adds	r3, #2
 8003b78:	005b      	lsls	r3, r3, #1
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	6812      	ldr	r2, [r2, #0]
 8003b7e:	4413      	add	r3, r2
 8003b80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b84:	881b      	ldrh	r3, [r3, #0]
 8003b86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b8a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len > TxByteNbre)
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	699a      	ldr	r2, [r3, #24]
 8003b92:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d907      	bls.n	8003baa <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	699a      	ldr	r2, [r3, #24]
 8003b9e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003ba2:	1ad2      	subs	r2, r2, r3
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	619a      	str	r2, [r3, #24]
 8003ba8:	e002      	b.n	8003bb0 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	2200      	movs	r2, #0
 8003bae:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d12c      	bne.n	8003c12 <HAL_PCD_EP_DB_Transmit+0xca>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	f005 fca7 	bl	8009512 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003bc4:	88fb      	ldrh	r3, [r7, #6]
 8003bc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	f000 823a 	beq.w	8004044 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	4413      	add	r3, r2
 8003bde:	881b      	ldrh	r3, [r3, #0]
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003be6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bea:	82fb      	strh	r3, [r7, #22]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	441a      	add	r2, r3
 8003bfa:	8afb      	ldrh	r3, [r7, #22]
 8003bfc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c04:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	8013      	strh	r3, [r2, #0]
 8003c10:	e218      	b.n	8004044 <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003c12:	88fb      	ldrh	r3, [r7, #6]
 8003c14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d01f      	beq.n	8003c5c <HAL_PCD_EP_DB_Transmit+0x114>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	461a      	mov	r2, r3
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	4413      	add	r3, r2
 8003c2a:	881b      	ldrh	r3, [r3, #0]
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c36:	857b      	strh	r3, [r7, #42]	; 0x2a
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	441a      	add	r2, r3
 8003c46:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003c48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	f040 81ee 	bne.w	8004044 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	695a      	ldr	r2, [r3, #20]
 8003c6c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003c70:	441a      	add	r2, r3
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	69da      	ldr	r2, [r3, #28]
 8003c7a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003c7e:	441a      	add	r2, r3
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	6a1a      	ldr	r2, [r3, #32]
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	691b      	ldr	r3, [r3, #16]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d309      	bcc.n	8003ca4 <HAL_PCD_EP_DB_Transmit+0x15c>
        {
          len = ep->maxpacket;
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	691b      	ldr	r3, [r3, #16]
 8003c94:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	6a1a      	ldr	r2, [r3, #32]
 8003c9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c9c:	1ad2      	subs	r2, r2, r3
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	621a      	str	r2, [r3, #32]
 8003ca2:	e015      	b.n	8003cd0 <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else if (ep->xfer_len_db == 0U)
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	6a1b      	ldr	r3, [r3, #32]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d107      	bne.n	8003cbc <HAL_PCD_EP_DB_Transmit+0x174>
        {
          len = TxByteNbre;
 8003cac:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003cb0:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003cba:	e009      	b.n	8003cd0 <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	785b      	ldrb	r3, [r3, #1]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d155      	bne.n	8003d84 <HAL_PCD_EP_DB_Transmit+0x23c>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	61fb      	str	r3, [r7, #28]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	461a      	mov	r2, r3
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	4413      	add	r3, r2
 8003cee:	61fb      	str	r3, [r7, #28]
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	011a      	lsls	r2, r3, #4
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003cfe:	61bb      	str	r3, [r7, #24]
 8003d00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d112      	bne.n	8003d2c <HAL_PCD_EP_DB_Transmit+0x1e4>
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	881b      	ldrh	r3, [r3, #0]
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	801a      	strh	r2, [r3, #0]
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	881b      	ldrh	r3, [r3, #0]
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	801a      	strh	r2, [r3, #0]
 8003d2a:	e047      	b.n	8003dbc <HAL_PCD_EP_DB_Transmit+0x274>
 8003d2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d2e:	2b3e      	cmp	r3, #62	; 0x3e
 8003d30:	d811      	bhi.n	8003d56 <HAL_PCD_EP_DB_Transmit+0x20e>
 8003d32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d34:	085b      	lsrs	r3, r3, #1
 8003d36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d002      	beq.n	8003d48 <HAL_PCD_EP_DB_Transmit+0x200>
 8003d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d44:	3301      	adds	r3, #1
 8003d46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	029b      	lsls	r3, r3, #10
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	801a      	strh	r2, [r3, #0]
 8003d54:	e032      	b.n	8003dbc <HAL_PCD_EP_DB_Transmit+0x274>
 8003d56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d58:	095b      	lsrs	r3, r3, #5
 8003d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d5e:	f003 031f 	and.w	r3, r3, #31
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d102      	bne.n	8003d6c <HAL_PCD_EP_DB_Transmit+0x224>
 8003d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d68:	3b01      	subs	r3, #1
 8003d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	029b      	lsls	r3, r3, #10
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	801a      	strh	r2, [r3, #0]
 8003d82:	e01b      	b.n	8003dbc <HAL_PCD_EP_DB_Transmit+0x274>
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	785b      	ldrb	r3, [r3, #1]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d117      	bne.n	8003dbc <HAL_PCD_EP_DB_Transmit+0x274>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	627b      	str	r3, [r7, #36]	; 0x24
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da0:	4413      	add	r3, r2
 8003da2:	627b      	str	r3, [r7, #36]	; 0x24
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	011a      	lsls	r2, r3, #4
 8003daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dac:	4413      	add	r3, r2
 8003dae:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003db2:	623b      	str	r3, [r7, #32]
 8003db4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	6a3b      	ldr	r3, [r7, #32]
 8003dba:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6818      	ldr	r0, [r3, #0]
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	6959      	ldr	r1, [r3, #20]
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	891a      	ldrh	r2, [r3, #8]
 8003dc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	f003 fcc6 	bl	800775c <USB_WritePMA>
 8003dd0:	e138      	b.n	8004044 <HAL_PCD_EP_DB_Transmit+0x4fc>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	461a      	mov	r2, r3
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	4413      	add	r3, r2
 8003de6:	3306      	adds	r3, #6
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	6812      	ldr	r2, [r2, #0]
 8003dee:	4413      	add	r3, r2
 8003df0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003df4:	881b      	ldrh	r3, [r3, #0]
 8003df6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003dfa:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len >= TxByteNbre)
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	699a      	ldr	r2, [r3, #24]
 8003e02:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d307      	bcc.n	8003e1a <HAL_PCD_EP_DB_Transmit+0x2d2>
    {
      ep->xfer_len -= TxByteNbre;
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	699a      	ldr	r2, [r3, #24]
 8003e0e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003e12:	1ad2      	subs	r2, r2, r3
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	619a      	str	r2, [r3, #24]
 8003e18:	e002      	b.n	8003e20 <HAL_PCD_EP_DB_Transmit+0x2d8>
    }
    else
    {
      ep->xfer_len = 0U;
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	699b      	ldr	r3, [r3, #24]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d12e      	bne.n	8003e86 <HAL_PCD_EP_DB_Transmit+0x33e>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f005 fb6f 	bl	8009512 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003e34:	88fb      	ldrh	r3, [r7, #6]
 8003e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f040 8102 	bne.w	8004044 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	461a      	mov	r2, r3
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	4413      	add	r3, r2
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e5a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	461a      	mov	r2, r3
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	441a      	add	r2, r3
 8003e6c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003e70:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003e74:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003e78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	8013      	strh	r3, [r2, #0]
 8003e84:	e0de      	b.n	8004044 <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003e86:	88fb      	ldrh	r3, [r7, #6]
 8003e88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d11f      	bne.n	8003ed0 <HAL_PCD_EP_DB_Transmit+0x388>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	461a      	mov	r2, r3
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	4413      	add	r3, r2
 8003e9e:	881b      	ldrh	r3, [r3, #0]
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eaa:	867b      	strh	r3, [r7, #50]	; 0x32
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	441a      	add	r2, r3
 8003eba:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8003ebc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ec0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ec4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ec8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	f040 80b4 	bne.w	8004044 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	695a      	ldr	r2, [r3, #20]
 8003ee0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003ee4:	441a      	add	r2, r3
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	69da      	ldr	r2, [r3, #28]
 8003eee:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003ef2:	441a      	add	r2, r3
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	6a1a      	ldr	r2, [r3, #32]
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d309      	bcc.n	8003f18 <HAL_PCD_EP_DB_Transmit+0x3d0>
        {
          len = ep->maxpacket;
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	6a1a      	ldr	r2, [r3, #32]
 8003f0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f10:	1ad2      	subs	r2, r2, r3
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	621a      	str	r2, [r3, #32]
 8003f16:	e015      	b.n	8003f44 <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else if (ep->xfer_len_db == 0U)
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d107      	bne.n	8003f30 <HAL_PCD_EP_DB_Transmit+0x3e8>
        {
          len = TxByteNbre;
 8003f20:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003f24:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003f2e:	e009      	b.n	8003f44 <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else
        {
          len = ep->xfer_len_db;
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	6a1b      	ldr	r3, [r3, #32]
 8003f34:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	643b      	str	r3, [r7, #64]	; 0x40
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	785b      	ldrb	r3, [r3, #1]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d155      	bne.n	8003ffe <HAL_PCD_EP_DB_Transmit+0x4b6>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	461a      	mov	r2, r3
 8003f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f66:	4413      	add	r3, r2
 8003f68:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	011a      	lsls	r2, r3, #4
 8003f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f72:	4413      	add	r3, r2
 8003f74:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003f78:	637b      	str	r3, [r7, #52]	; 0x34
 8003f7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d112      	bne.n	8003fa6 <HAL_PCD_EP_DB_Transmit+0x45e>
 8003f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f82:	881b      	ldrh	r3, [r3, #0]
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f8e:	801a      	strh	r2, [r3, #0]
 8003f90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f92:	881b      	ldrh	r3, [r3, #0]
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fa2:	801a      	strh	r2, [r3, #0]
 8003fa4:	e044      	b.n	8004030 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003fa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fa8:	2b3e      	cmp	r3, #62	; 0x3e
 8003faa:	d811      	bhi.n	8003fd0 <HAL_PCD_EP_DB_Transmit+0x488>
 8003fac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fae:	085b      	lsrs	r3, r3, #1
 8003fb0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fb4:	f003 0301 	and.w	r3, r3, #1
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d002      	beq.n	8003fc2 <HAL_PCD_EP_DB_Transmit+0x47a>
 8003fbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	029b      	lsls	r3, r3, #10
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fcc:	801a      	strh	r2, [r3, #0]
 8003fce:	e02f      	b.n	8004030 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003fd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fd2:	095b      	lsrs	r3, r3, #5
 8003fd4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fd8:	f003 031f 	and.w	r3, r3, #31
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d102      	bne.n	8003fe6 <HAL_PCD_EP_DB_Transmit+0x49e>
 8003fe0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fe6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	029b      	lsls	r3, r3, #10
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ff2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ffa:	801a      	strh	r2, [r3, #0]
 8003ffc:	e018      	b.n	8004030 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	785b      	ldrb	r3, [r3, #1]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d114      	bne.n	8004030 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800400e:	b29b      	uxth	r3, r3
 8004010:	461a      	mov	r2, r3
 8004012:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004014:	4413      	add	r3, r2
 8004016:	643b      	str	r3, [r7, #64]	; 0x40
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	011a      	lsls	r2, r3, #4
 800401e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004020:	4413      	add	r3, r2
 8004022:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004026:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004028:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800402a:	b29a      	uxth	r2, r3
 800402c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800402e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6818      	ldr	r0, [r3, #0]
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	6959      	ldr	r1, [r3, #20]
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	895a      	ldrh	r2, [r3, #10]
 800403c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800403e:	b29b      	uxth	r3, r3
 8004040:	f003 fb8c 	bl	800775c <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	461a      	mov	r2, r3
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	4413      	add	r3, r2
 8004052:	881b      	ldrh	r3, [r3, #0]
 8004054:	b29b      	uxth	r3, r3
 8004056:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800405a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800405e:	82bb      	strh	r3, [r7, #20]
 8004060:	8abb      	ldrh	r3, [r7, #20]
 8004062:	f083 0310 	eor.w	r3, r3, #16
 8004066:	82bb      	strh	r3, [r7, #20]
 8004068:	8abb      	ldrh	r3, [r7, #20]
 800406a:	f083 0320 	eor.w	r3, r3, #32
 800406e:	82bb      	strh	r3, [r7, #20]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	461a      	mov	r2, r3
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	441a      	add	r2, r3
 800407e:	8abb      	ldrh	r3, [r7, #20]
 8004080:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004084:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004088:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800408c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004090:	b29b      	uxth	r3, r3
 8004092:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3750      	adds	r7, #80	; 0x50
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800409e:	b480      	push	{r7}
 80040a0:	b087      	sub	sp, #28
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	60f8      	str	r0, [r7, #12]
 80040a6:	607b      	str	r3, [r7, #4]
 80040a8:	460b      	mov	r3, r1
 80040aa:	817b      	strh	r3, [r7, #10]
 80040ac:	4613      	mov	r3, r2
 80040ae:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80040b0:	897b      	ldrh	r3, [r7, #10]
 80040b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d00b      	beq.n	80040d4 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040bc:	897b      	ldrh	r3, [r7, #10]
 80040be:	f003 0307 	and.w	r3, r3, #7
 80040c2:	1c5a      	adds	r2, r3, #1
 80040c4:	4613      	mov	r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	00db      	lsls	r3, r3, #3
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	4413      	add	r3, r2
 80040d0:	617b      	str	r3, [r7, #20]
 80040d2:	e009      	b.n	80040e8 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80040d4:	897a      	ldrh	r2, [r7, #10]
 80040d6:	4613      	mov	r3, r2
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	4413      	add	r3, r2
 80040dc:	00db      	lsls	r3, r3, #3
 80040de:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	4413      	add	r3, r2
 80040e6:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80040e8:	893b      	ldrh	r3, [r7, #8]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d107      	bne.n	80040fe <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	2200      	movs	r2, #0
 80040f2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	b29a      	uxth	r2, r3
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	80da      	strh	r2, [r3, #6]
 80040fc:	e00b      	b.n	8004116 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	2201      	movs	r2, #1
 8004102:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	b29a      	uxth	r2, r3
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	0c1b      	lsrs	r3, r3, #16
 8004110:	b29a      	uxth	r2, r3
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	371c      	adds	r7, #28
 800411c:	46bd      	mov	sp, r7
 800411e:	bc80      	pop	{r7}
 8004120:	4770      	bx	lr
	...

08004124 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e26c      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	f000 8087 	beq.w	8004252 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004144:	4b92      	ldr	r3, [pc, #584]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f003 030c 	and.w	r3, r3, #12
 800414c:	2b04      	cmp	r3, #4
 800414e:	d00c      	beq.n	800416a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004150:	4b8f      	ldr	r3, [pc, #572]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f003 030c 	and.w	r3, r3, #12
 8004158:	2b08      	cmp	r3, #8
 800415a:	d112      	bne.n	8004182 <HAL_RCC_OscConfig+0x5e>
 800415c:	4b8c      	ldr	r3, [pc, #560]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004164:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004168:	d10b      	bne.n	8004182 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800416a:	4b89      	ldr	r3, [pc, #548]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d06c      	beq.n	8004250 <HAL_RCC_OscConfig+0x12c>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d168      	bne.n	8004250 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e246      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800418a:	d106      	bne.n	800419a <HAL_RCC_OscConfig+0x76>
 800418c:	4b80      	ldr	r3, [pc, #512]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a7f      	ldr	r2, [pc, #508]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 8004192:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004196:	6013      	str	r3, [r2, #0]
 8004198:	e02e      	b.n	80041f8 <HAL_RCC_OscConfig+0xd4>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d10c      	bne.n	80041bc <HAL_RCC_OscConfig+0x98>
 80041a2:	4b7b      	ldr	r3, [pc, #492]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a7a      	ldr	r2, [pc, #488]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80041a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041ac:	6013      	str	r3, [r2, #0]
 80041ae:	4b78      	ldr	r3, [pc, #480]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a77      	ldr	r2, [pc, #476]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80041b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041b8:	6013      	str	r3, [r2, #0]
 80041ba:	e01d      	b.n	80041f8 <HAL_RCC_OscConfig+0xd4>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041c4:	d10c      	bne.n	80041e0 <HAL_RCC_OscConfig+0xbc>
 80041c6:	4b72      	ldr	r3, [pc, #456]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a71      	ldr	r2, [pc, #452]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80041cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041d0:	6013      	str	r3, [r2, #0]
 80041d2:	4b6f      	ldr	r3, [pc, #444]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a6e      	ldr	r2, [pc, #440]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80041d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041dc:	6013      	str	r3, [r2, #0]
 80041de:	e00b      	b.n	80041f8 <HAL_RCC_OscConfig+0xd4>
 80041e0:	4b6b      	ldr	r3, [pc, #428]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a6a      	ldr	r2, [pc, #424]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80041e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041ea:	6013      	str	r3, [r2, #0]
 80041ec:	4b68      	ldr	r3, [pc, #416]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a67      	ldr	r2, [pc, #412]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80041f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d013      	beq.n	8004228 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004200:	f7fd fbe2 	bl	80019c8 <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004208:	f7fd fbde 	bl	80019c8 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b64      	cmp	r3, #100	; 0x64
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e1fa      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800421a:	4b5d      	ldr	r3, [pc, #372]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d0f0      	beq.n	8004208 <HAL_RCC_OscConfig+0xe4>
 8004226:	e014      	b.n	8004252 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004228:	f7fd fbce 	bl	80019c8 <HAL_GetTick>
 800422c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800422e:	e008      	b.n	8004242 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004230:	f7fd fbca 	bl	80019c8 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b64      	cmp	r3, #100	; 0x64
 800423c:	d901      	bls.n	8004242 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e1e6      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004242:	4b53      	ldr	r3, [pc, #332]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1f0      	bne.n	8004230 <HAL_RCC_OscConfig+0x10c>
 800424e:	e000      	b.n	8004252 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004250:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0302 	and.w	r3, r3, #2
 800425a:	2b00      	cmp	r3, #0
 800425c:	d063      	beq.n	8004326 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800425e:	4b4c      	ldr	r3, [pc, #304]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f003 030c 	and.w	r3, r3, #12
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00b      	beq.n	8004282 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800426a:	4b49      	ldr	r3, [pc, #292]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f003 030c 	and.w	r3, r3, #12
 8004272:	2b08      	cmp	r3, #8
 8004274:	d11c      	bne.n	80042b0 <HAL_RCC_OscConfig+0x18c>
 8004276:	4b46      	ldr	r3, [pc, #280]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d116      	bne.n	80042b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004282:	4b43      	ldr	r3, [pc, #268]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d005      	beq.n	800429a <HAL_RCC_OscConfig+0x176>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	2b01      	cmp	r3, #1
 8004294:	d001      	beq.n	800429a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e1ba      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800429a:	4b3d      	ldr	r3, [pc, #244]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	00db      	lsls	r3, r3, #3
 80042a8:	4939      	ldr	r1, [pc, #228]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80042aa:	4313      	orrs	r3, r2
 80042ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042ae:	e03a      	b.n	8004326 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	691b      	ldr	r3, [r3, #16]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d020      	beq.n	80042fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042b8:	4b36      	ldr	r3, [pc, #216]	; (8004394 <HAL_RCC_OscConfig+0x270>)
 80042ba:	2201      	movs	r2, #1
 80042bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042be:	f7fd fb83 	bl	80019c8 <HAL_GetTick>
 80042c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042c4:	e008      	b.n	80042d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042c6:	f7fd fb7f 	bl	80019c8 <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	d901      	bls.n	80042d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e19b      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042d8:	4b2d      	ldr	r3, [pc, #180]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d0f0      	beq.n	80042c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042e4:	4b2a      	ldr	r3, [pc, #168]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	695b      	ldr	r3, [r3, #20]
 80042f0:	00db      	lsls	r3, r3, #3
 80042f2:	4927      	ldr	r1, [pc, #156]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	600b      	str	r3, [r1, #0]
 80042f8:	e015      	b.n	8004326 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042fa:	4b26      	ldr	r3, [pc, #152]	; (8004394 <HAL_RCC_OscConfig+0x270>)
 80042fc:	2200      	movs	r2, #0
 80042fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004300:	f7fd fb62 	bl	80019c8 <HAL_GetTick>
 8004304:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004306:	e008      	b.n	800431a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004308:	f7fd fb5e 	bl	80019c8 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	2b02      	cmp	r3, #2
 8004314:	d901      	bls.n	800431a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e17a      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800431a:	4b1d      	ldr	r3, [pc, #116]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1f0      	bne.n	8004308 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0308 	and.w	r3, r3, #8
 800432e:	2b00      	cmp	r3, #0
 8004330:	d03a      	beq.n	80043a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d019      	beq.n	800436e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800433a:	4b17      	ldr	r3, [pc, #92]	; (8004398 <HAL_RCC_OscConfig+0x274>)
 800433c:	2201      	movs	r2, #1
 800433e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004340:	f7fd fb42 	bl	80019c8 <HAL_GetTick>
 8004344:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004346:	e008      	b.n	800435a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004348:	f7fd fb3e 	bl	80019c8 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	2b02      	cmp	r3, #2
 8004354:	d901      	bls.n	800435a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e15a      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800435a:	4b0d      	ldr	r3, [pc, #52]	; (8004390 <HAL_RCC_OscConfig+0x26c>)
 800435c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435e:	f003 0302 	and.w	r3, r3, #2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d0f0      	beq.n	8004348 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004366:	2001      	movs	r0, #1
 8004368:	f000 faa6 	bl	80048b8 <RCC_Delay>
 800436c:	e01c      	b.n	80043a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800436e:	4b0a      	ldr	r3, [pc, #40]	; (8004398 <HAL_RCC_OscConfig+0x274>)
 8004370:	2200      	movs	r2, #0
 8004372:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004374:	f7fd fb28 	bl	80019c8 <HAL_GetTick>
 8004378:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800437a:	e00f      	b.n	800439c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800437c:	f7fd fb24 	bl	80019c8 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b02      	cmp	r3, #2
 8004388:	d908      	bls.n	800439c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e140      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
 800438e:	bf00      	nop
 8004390:	40021000 	.word	0x40021000
 8004394:	42420000 	.word	0x42420000
 8004398:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800439c:	4b9e      	ldr	r3, [pc, #632]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 800439e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1e9      	bne.n	800437c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0304 	and.w	r3, r3, #4
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f000 80a6 	beq.w	8004502 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043b6:	2300      	movs	r3, #0
 80043b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043ba:	4b97      	ldr	r3, [pc, #604]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 80043bc:	69db      	ldr	r3, [r3, #28]
 80043be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d10d      	bne.n	80043e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043c6:	4b94      	ldr	r3, [pc, #592]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 80043c8:	69db      	ldr	r3, [r3, #28]
 80043ca:	4a93      	ldr	r2, [pc, #588]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 80043cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043d0:	61d3      	str	r3, [r2, #28]
 80043d2:	4b91      	ldr	r3, [pc, #580]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 80043d4:	69db      	ldr	r3, [r3, #28]
 80043d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043da:	60bb      	str	r3, [r7, #8]
 80043dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043de:	2301      	movs	r3, #1
 80043e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043e2:	4b8e      	ldr	r3, [pc, #568]	; (800461c <HAL_RCC_OscConfig+0x4f8>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d118      	bne.n	8004420 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043ee:	4b8b      	ldr	r3, [pc, #556]	; (800461c <HAL_RCC_OscConfig+0x4f8>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a8a      	ldr	r2, [pc, #552]	; (800461c <HAL_RCC_OscConfig+0x4f8>)
 80043f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043fa:	f7fd fae5 	bl	80019c8 <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004400:	e008      	b.n	8004414 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004402:	f7fd fae1 	bl	80019c8 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b64      	cmp	r3, #100	; 0x64
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e0fd      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004414:	4b81      	ldr	r3, [pc, #516]	; (800461c <HAL_RCC_OscConfig+0x4f8>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0f0      	beq.n	8004402 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d106      	bne.n	8004436 <HAL_RCC_OscConfig+0x312>
 8004428:	4b7b      	ldr	r3, [pc, #492]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 800442a:	6a1b      	ldr	r3, [r3, #32]
 800442c:	4a7a      	ldr	r2, [pc, #488]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 800442e:	f043 0301 	orr.w	r3, r3, #1
 8004432:	6213      	str	r3, [r2, #32]
 8004434:	e02d      	b.n	8004492 <HAL_RCC_OscConfig+0x36e>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d10c      	bne.n	8004458 <HAL_RCC_OscConfig+0x334>
 800443e:	4b76      	ldr	r3, [pc, #472]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 8004440:	6a1b      	ldr	r3, [r3, #32]
 8004442:	4a75      	ldr	r2, [pc, #468]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 8004444:	f023 0301 	bic.w	r3, r3, #1
 8004448:	6213      	str	r3, [r2, #32]
 800444a:	4b73      	ldr	r3, [pc, #460]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	4a72      	ldr	r2, [pc, #456]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 8004450:	f023 0304 	bic.w	r3, r3, #4
 8004454:	6213      	str	r3, [r2, #32]
 8004456:	e01c      	b.n	8004492 <HAL_RCC_OscConfig+0x36e>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	2b05      	cmp	r3, #5
 800445e:	d10c      	bne.n	800447a <HAL_RCC_OscConfig+0x356>
 8004460:	4b6d      	ldr	r3, [pc, #436]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 8004462:	6a1b      	ldr	r3, [r3, #32]
 8004464:	4a6c      	ldr	r2, [pc, #432]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 8004466:	f043 0304 	orr.w	r3, r3, #4
 800446a:	6213      	str	r3, [r2, #32]
 800446c:	4b6a      	ldr	r3, [pc, #424]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 800446e:	6a1b      	ldr	r3, [r3, #32]
 8004470:	4a69      	ldr	r2, [pc, #420]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 8004472:	f043 0301 	orr.w	r3, r3, #1
 8004476:	6213      	str	r3, [r2, #32]
 8004478:	e00b      	b.n	8004492 <HAL_RCC_OscConfig+0x36e>
 800447a:	4b67      	ldr	r3, [pc, #412]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 800447c:	6a1b      	ldr	r3, [r3, #32]
 800447e:	4a66      	ldr	r2, [pc, #408]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 8004480:	f023 0301 	bic.w	r3, r3, #1
 8004484:	6213      	str	r3, [r2, #32]
 8004486:	4b64      	ldr	r3, [pc, #400]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 8004488:	6a1b      	ldr	r3, [r3, #32]
 800448a:	4a63      	ldr	r2, [pc, #396]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 800448c:	f023 0304 	bic.w	r3, r3, #4
 8004490:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d015      	beq.n	80044c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800449a:	f7fd fa95 	bl	80019c8 <HAL_GetTick>
 800449e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044a0:	e00a      	b.n	80044b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a2:	f7fd fa91 	bl	80019c8 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d901      	bls.n	80044b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e0ab      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044b8:	4b57      	ldr	r3, [pc, #348]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 80044ba:	6a1b      	ldr	r3, [r3, #32]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d0ee      	beq.n	80044a2 <HAL_RCC_OscConfig+0x37e>
 80044c4:	e014      	b.n	80044f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044c6:	f7fd fa7f 	bl	80019c8 <HAL_GetTick>
 80044ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044cc:	e00a      	b.n	80044e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044ce:	f7fd fa7b 	bl	80019c8 <HAL_GetTick>
 80044d2:	4602      	mov	r2, r0
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80044dc:	4293      	cmp	r3, r2
 80044de:	d901      	bls.n	80044e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e095      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044e4:	4b4c      	ldr	r3, [pc, #304]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 80044e6:	6a1b      	ldr	r3, [r3, #32]
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1ee      	bne.n	80044ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80044f0:	7dfb      	ldrb	r3, [r7, #23]
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d105      	bne.n	8004502 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044f6:	4b48      	ldr	r3, [pc, #288]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 80044f8:	69db      	ldr	r3, [r3, #28]
 80044fa:	4a47      	ldr	r2, [pc, #284]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 80044fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004500:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	2b00      	cmp	r3, #0
 8004508:	f000 8081 	beq.w	800460e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800450c:	4b42      	ldr	r3, [pc, #264]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	f003 030c 	and.w	r3, r3, #12
 8004514:	2b08      	cmp	r3, #8
 8004516:	d061      	beq.n	80045dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	2b02      	cmp	r3, #2
 800451e:	d146      	bne.n	80045ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004520:	4b3f      	ldr	r3, [pc, #252]	; (8004620 <HAL_RCC_OscConfig+0x4fc>)
 8004522:	2200      	movs	r2, #0
 8004524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004526:	f7fd fa4f 	bl	80019c8 <HAL_GetTick>
 800452a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800452c:	e008      	b.n	8004540 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800452e:	f7fd fa4b 	bl	80019c8 <HAL_GetTick>
 8004532:	4602      	mov	r2, r0
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	1ad3      	subs	r3, r2, r3
 8004538:	2b02      	cmp	r3, #2
 800453a:	d901      	bls.n	8004540 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e067      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004540:	4b35      	ldr	r3, [pc, #212]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1f0      	bne.n	800452e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004554:	d108      	bne.n	8004568 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004556:	4b30      	ldr	r3, [pc, #192]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	492d      	ldr	r1, [pc, #180]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 8004564:	4313      	orrs	r3, r2
 8004566:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004568:	4b2b      	ldr	r3, [pc, #172]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6a19      	ldr	r1, [r3, #32]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004578:	430b      	orrs	r3, r1
 800457a:	4927      	ldr	r1, [pc, #156]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 800457c:	4313      	orrs	r3, r2
 800457e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004580:	4b27      	ldr	r3, [pc, #156]	; (8004620 <HAL_RCC_OscConfig+0x4fc>)
 8004582:	2201      	movs	r2, #1
 8004584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004586:	f7fd fa1f 	bl	80019c8 <HAL_GetTick>
 800458a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800458c:	e008      	b.n	80045a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800458e:	f7fd fa1b 	bl	80019c8 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d901      	bls.n	80045a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e037      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045a0:	4b1d      	ldr	r3, [pc, #116]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0f0      	beq.n	800458e <HAL_RCC_OscConfig+0x46a>
 80045ac:	e02f      	b.n	800460e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ae:	4b1c      	ldr	r3, [pc, #112]	; (8004620 <HAL_RCC_OscConfig+0x4fc>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b4:	f7fd fa08 	bl	80019c8 <HAL_GetTick>
 80045b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045ba:	e008      	b.n	80045ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045bc:	f7fd fa04 	bl	80019c8 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e020      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045ce:	4b12      	ldr	r3, [pc, #72]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1f0      	bne.n	80045bc <HAL_RCC_OscConfig+0x498>
 80045da:	e018      	b.n	800460e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	69db      	ldr	r3, [r3, #28]
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d101      	bne.n	80045e8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e013      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80045e8:	4b0b      	ldr	r3, [pc, #44]	; (8004618 <HAL_RCC_OscConfig+0x4f4>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a1b      	ldr	r3, [r3, #32]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d106      	bne.n	800460a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004606:	429a      	cmp	r2, r3
 8004608:	d001      	beq.n	800460e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e000      	b.n	8004610 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	3718      	adds	r7, #24
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}
 8004618:	40021000 	.word	0x40021000
 800461c:	40007000 	.word	0x40007000
 8004620:	42420060 	.word	0x42420060

08004624 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d101      	bne.n	8004638 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e0d0      	b.n	80047da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004638:	4b6a      	ldr	r3, [pc, #424]	; (80047e4 <HAL_RCC_ClockConfig+0x1c0>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0307 	and.w	r3, r3, #7
 8004640:	683a      	ldr	r2, [r7, #0]
 8004642:	429a      	cmp	r2, r3
 8004644:	d910      	bls.n	8004668 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004646:	4b67      	ldr	r3, [pc, #412]	; (80047e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f023 0207 	bic.w	r2, r3, #7
 800464e:	4965      	ldr	r1, [pc, #404]	; (80047e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	4313      	orrs	r3, r2
 8004654:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004656:	4b63      	ldr	r3, [pc, #396]	; (80047e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0307 	and.w	r3, r3, #7
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	429a      	cmp	r2, r3
 8004662:	d001      	beq.n	8004668 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e0b8      	b.n	80047da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d020      	beq.n	80046b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 0304 	and.w	r3, r3, #4
 800467c:	2b00      	cmp	r3, #0
 800467e:	d005      	beq.n	800468c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004680:	4b59      	ldr	r3, [pc, #356]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	4a58      	ldr	r2, [pc, #352]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004686:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800468a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0308 	and.w	r3, r3, #8
 8004694:	2b00      	cmp	r3, #0
 8004696:	d005      	beq.n	80046a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004698:	4b53      	ldr	r3, [pc, #332]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	4a52      	ldr	r2, [pc, #328]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 800469e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80046a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046a4:	4b50      	ldr	r3, [pc, #320]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	494d      	ldr	r1, [pc, #308]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 80046b2:	4313      	orrs	r3, r2
 80046b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d040      	beq.n	8004744 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d107      	bne.n	80046da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046ca:	4b47      	ldr	r3, [pc, #284]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d115      	bne.n	8004702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e07f      	b.n	80047da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d107      	bne.n	80046f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046e2:	4b41      	ldr	r3, [pc, #260]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d109      	bne.n	8004702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e073      	b.n	80047da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046f2:	4b3d      	ldr	r3, [pc, #244]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d101      	bne.n	8004702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e06b      	b.n	80047da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004702:	4b39      	ldr	r3, [pc, #228]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f023 0203 	bic.w	r2, r3, #3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	4936      	ldr	r1, [pc, #216]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004710:	4313      	orrs	r3, r2
 8004712:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004714:	f7fd f958 	bl	80019c8 <HAL_GetTick>
 8004718:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800471a:	e00a      	b.n	8004732 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800471c:	f7fd f954 	bl	80019c8 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	f241 3288 	movw	r2, #5000	; 0x1388
 800472a:	4293      	cmp	r3, r2
 800472c:	d901      	bls.n	8004732 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e053      	b.n	80047da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004732:	4b2d      	ldr	r3, [pc, #180]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f003 020c 	and.w	r2, r3, #12
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	429a      	cmp	r2, r3
 8004742:	d1eb      	bne.n	800471c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004744:	4b27      	ldr	r3, [pc, #156]	; (80047e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0307 	and.w	r3, r3, #7
 800474c:	683a      	ldr	r2, [r7, #0]
 800474e:	429a      	cmp	r2, r3
 8004750:	d210      	bcs.n	8004774 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004752:	4b24      	ldr	r3, [pc, #144]	; (80047e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f023 0207 	bic.w	r2, r3, #7
 800475a:	4922      	ldr	r1, [pc, #136]	; (80047e4 <HAL_RCC_ClockConfig+0x1c0>)
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	4313      	orrs	r3, r2
 8004760:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004762:	4b20      	ldr	r3, [pc, #128]	; (80047e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0307 	and.w	r3, r3, #7
 800476a:	683a      	ldr	r2, [r7, #0]
 800476c:	429a      	cmp	r2, r3
 800476e:	d001      	beq.n	8004774 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e032      	b.n	80047da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0304 	and.w	r3, r3, #4
 800477c:	2b00      	cmp	r3, #0
 800477e:	d008      	beq.n	8004792 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004780:	4b19      	ldr	r3, [pc, #100]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	4916      	ldr	r1, [pc, #88]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 800478e:	4313      	orrs	r3, r2
 8004790:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0308 	and.w	r3, r3, #8
 800479a:	2b00      	cmp	r3, #0
 800479c:	d009      	beq.n	80047b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800479e:	4b12      	ldr	r3, [pc, #72]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	00db      	lsls	r3, r3, #3
 80047ac:	490e      	ldr	r1, [pc, #56]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 80047ae:	4313      	orrs	r3, r2
 80047b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047b2:	f000 f821 	bl	80047f8 <HAL_RCC_GetSysClockFreq>
 80047b6:	4602      	mov	r2, r0
 80047b8:	4b0b      	ldr	r3, [pc, #44]	; (80047e8 <HAL_RCC_ClockConfig+0x1c4>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	091b      	lsrs	r3, r3, #4
 80047be:	f003 030f 	and.w	r3, r3, #15
 80047c2:	490a      	ldr	r1, [pc, #40]	; (80047ec <HAL_RCC_ClockConfig+0x1c8>)
 80047c4:	5ccb      	ldrb	r3, [r1, r3]
 80047c6:	fa22 f303 	lsr.w	r3, r2, r3
 80047ca:	4a09      	ldr	r2, [pc, #36]	; (80047f0 <HAL_RCC_ClockConfig+0x1cc>)
 80047cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80047ce:	4b09      	ldr	r3, [pc, #36]	; (80047f4 <HAL_RCC_ClockConfig+0x1d0>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7fd f8b6 	bl	8001944 <HAL_InitTick>

  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3710      	adds	r7, #16
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	40022000 	.word	0x40022000
 80047e8:	40021000 	.word	0x40021000
 80047ec:	0800a9b4 	.word	0x0800a9b4
 80047f0:	20000044 	.word	0x20000044
 80047f4:	20000048 	.word	0x20000048

080047f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047f8:	b490      	push	{r4, r7}
 80047fa:	b08a      	sub	sp, #40	; 0x28
 80047fc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80047fe:	4b2a      	ldr	r3, [pc, #168]	; (80048a8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004800:	1d3c      	adds	r4, r7, #4
 8004802:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004804:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004808:	f240 2301 	movw	r3, #513	; 0x201
 800480c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800480e:	2300      	movs	r3, #0
 8004810:	61fb      	str	r3, [r7, #28]
 8004812:	2300      	movs	r3, #0
 8004814:	61bb      	str	r3, [r7, #24]
 8004816:	2300      	movs	r3, #0
 8004818:	627b      	str	r3, [r7, #36]	; 0x24
 800481a:	2300      	movs	r3, #0
 800481c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800481e:	2300      	movs	r3, #0
 8004820:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004822:	4b22      	ldr	r3, [pc, #136]	; (80048ac <HAL_RCC_GetSysClockFreq+0xb4>)
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	f003 030c 	and.w	r3, r3, #12
 800482e:	2b04      	cmp	r3, #4
 8004830:	d002      	beq.n	8004838 <HAL_RCC_GetSysClockFreq+0x40>
 8004832:	2b08      	cmp	r3, #8
 8004834:	d003      	beq.n	800483e <HAL_RCC_GetSysClockFreq+0x46>
 8004836:	e02d      	b.n	8004894 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004838:	4b1d      	ldr	r3, [pc, #116]	; (80048b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800483a:	623b      	str	r3, [r7, #32]
      break;
 800483c:	e02d      	b.n	800489a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	0c9b      	lsrs	r3, r3, #18
 8004842:	f003 030f 	and.w	r3, r3, #15
 8004846:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800484a:	4413      	add	r3, r2
 800484c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004850:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d013      	beq.n	8004884 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800485c:	4b13      	ldr	r3, [pc, #76]	; (80048ac <HAL_RCC_GetSysClockFreq+0xb4>)
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	0c5b      	lsrs	r3, r3, #17
 8004862:	f003 0301 	and.w	r3, r3, #1
 8004866:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800486a:	4413      	add	r3, r2
 800486c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004870:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	4a0e      	ldr	r2, [pc, #56]	; (80048b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004876:	fb02 f203 	mul.w	r2, r2, r3
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004880:	627b      	str	r3, [r7, #36]	; 0x24
 8004882:	e004      	b.n	800488e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	4a0b      	ldr	r2, [pc, #44]	; (80048b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004888:	fb02 f303 	mul.w	r3, r2, r3
 800488c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800488e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004890:	623b      	str	r3, [r7, #32]
      break;
 8004892:	e002      	b.n	800489a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004894:	4b06      	ldr	r3, [pc, #24]	; (80048b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004896:	623b      	str	r3, [r7, #32]
      break;
 8004898:	bf00      	nop
    }
  }
  return sysclockfreq;
 800489a:	6a3b      	ldr	r3, [r7, #32]
}
 800489c:	4618      	mov	r0, r3
 800489e:	3728      	adds	r7, #40	; 0x28
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bc90      	pop	{r4, r7}
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	0800a954 	.word	0x0800a954
 80048ac:	40021000 	.word	0x40021000
 80048b0:	007a1200 	.word	0x007a1200
 80048b4:	003d0900 	.word	0x003d0900

080048b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b085      	sub	sp, #20
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80048c0:	4b0a      	ldr	r3, [pc, #40]	; (80048ec <RCC_Delay+0x34>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a0a      	ldr	r2, [pc, #40]	; (80048f0 <RCC_Delay+0x38>)
 80048c6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ca:	0a5b      	lsrs	r3, r3, #9
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	fb02 f303 	mul.w	r3, r2, r3
 80048d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80048d4:	bf00      	nop
  }
  while (Delay --);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	1e5a      	subs	r2, r3, #1
 80048da:	60fa      	str	r2, [r7, #12]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1f9      	bne.n	80048d4 <RCC_Delay+0x1c>
}
 80048e0:	bf00      	nop
 80048e2:	bf00      	nop
 80048e4:	3714      	adds	r7, #20
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bc80      	pop	{r7}
 80048ea:	4770      	bx	lr
 80048ec:	20000044 	.word	0x20000044
 80048f0:	10624dd3 	.word	0x10624dd3

080048f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b086      	sub	sp, #24
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80048fc:	2300      	movs	r3, #0
 80048fe:	613b      	str	r3, [r7, #16]
 8004900:	2300      	movs	r3, #0
 8004902:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b00      	cmp	r3, #0
 800490e:	d07d      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004910:	2300      	movs	r3, #0
 8004912:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004914:	4b4f      	ldr	r3, [pc, #316]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004916:	69db      	ldr	r3, [r3, #28]
 8004918:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800491c:	2b00      	cmp	r3, #0
 800491e:	d10d      	bne.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004920:	4b4c      	ldr	r3, [pc, #304]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004922:	69db      	ldr	r3, [r3, #28]
 8004924:	4a4b      	ldr	r2, [pc, #300]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004926:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800492a:	61d3      	str	r3, [r2, #28]
 800492c:	4b49      	ldr	r3, [pc, #292]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800492e:	69db      	ldr	r3, [r3, #28]
 8004930:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004934:	60bb      	str	r3, [r7, #8]
 8004936:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004938:	2301      	movs	r3, #1
 800493a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800493c:	4b46      	ldr	r3, [pc, #280]	; (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004944:	2b00      	cmp	r3, #0
 8004946:	d118      	bne.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004948:	4b43      	ldr	r3, [pc, #268]	; (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a42      	ldr	r2, [pc, #264]	; (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800494e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004952:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004954:	f7fd f838 	bl	80019c8 <HAL_GetTick>
 8004958:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800495a:	e008      	b.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800495c:	f7fd f834 	bl	80019c8 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b64      	cmp	r3, #100	; 0x64
 8004968:	d901      	bls.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e06d      	b.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800496e:	4b3a      	ldr	r3, [pc, #232]	; (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004976:	2b00      	cmp	r3, #0
 8004978:	d0f0      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800497a:	4b36      	ldr	r3, [pc, #216]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800497c:	6a1b      	ldr	r3, [r3, #32]
 800497e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004982:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d02e      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	429a      	cmp	r2, r3
 8004996:	d027      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004998:	4b2e      	ldr	r3, [pc, #184]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800499a:	6a1b      	ldr	r3, [r3, #32]
 800499c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049a0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80049a2:	4b2e      	ldr	r3, [pc, #184]	; (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80049a4:	2201      	movs	r2, #1
 80049a6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049a8:	4b2c      	ldr	r3, [pc, #176]	; (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80049ae:	4a29      	ldr	r2, [pc, #164]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d014      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049be:	f7fd f803 	bl	80019c8 <HAL_GetTick>
 80049c2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049c4:	e00a      	b.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049c6:	f7fc ffff 	bl	80019c8 <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d901      	bls.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	e036      	b.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049dc:	4b1d      	ldr	r3, [pc, #116]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049de:	6a1b      	ldr	r3, [r3, #32]
 80049e0:	f003 0302 	and.w	r3, r3, #2
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d0ee      	beq.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049e8:	4b1a      	ldr	r3, [pc, #104]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ea:	6a1b      	ldr	r3, [r3, #32]
 80049ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	4917      	ldr	r1, [pc, #92]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80049fa:	7dfb      	ldrb	r3, [r7, #23]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d105      	bne.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a00:	4b14      	ldr	r3, [pc, #80]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a02:	69db      	ldr	r3, [r3, #28]
 8004a04:	4a13      	ldr	r2, [pc, #76]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a0a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d008      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a18:	4b0e      	ldr	r3, [pc, #56]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	490b      	ldr	r1, [pc, #44]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0310 	and.w	r3, r3, #16
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d008      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a36:	4b07      	ldr	r3, [pc, #28]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	4904      	ldr	r1, [pc, #16]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3718      	adds	r7, #24
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	40021000 	.word	0x40021000
 8004a58:	40007000 	.word	0x40007000
 8004a5c:	42420440 	.word	0x42420440

08004a60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d101      	bne.n	8004a72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e076      	b.n	8004b60 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d108      	bne.n	8004a8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a82:	d009      	beq.n	8004a98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	61da      	str	r2, [r3, #28]
 8004a8a:	e005      	b.n	8004a98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d106      	bne.n	8004ab8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f7fc f9e6 	bl	8000e84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2202      	movs	r2, #2
 8004abc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ace:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004ae0:	431a      	orrs	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004aea:	431a      	orrs	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	f003 0302 	and.w	r3, r3, #2
 8004af4:	431a      	orrs	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	f003 0301 	and.w	r3, r3, #1
 8004afe:	431a      	orrs	r2, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b08:	431a      	orrs	r2, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b12:	431a      	orrs	r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a1b      	ldr	r3, [r3, #32]
 8004b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b1c:	ea42 0103 	orr.w	r1, r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b24:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	699b      	ldr	r3, [r3, #24]
 8004b34:	0c1a      	lsrs	r2, r3, #16
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f002 0204 	and.w	r2, r2, #4
 8004b3e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	69da      	ldr	r2, [r3, #28]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b4e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004b5e:	2300      	movs	r3, #0
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3708      	adds	r7, #8
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b088      	sub	sp, #32
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	603b      	str	r3, [r7, #0]
 8004b74:	4613      	mov	r3, r2
 8004b76:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d101      	bne.n	8004b8a <HAL_SPI_Transmit+0x22>
 8004b86:	2302      	movs	r3, #2
 8004b88:	e126      	b.n	8004dd8 <HAL_SPI_Transmit+0x270>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b92:	f7fc ff19 	bl	80019c8 <HAL_GetTick>
 8004b96:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004b98:	88fb      	ldrh	r3, [r7, #6]
 8004b9a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d002      	beq.n	8004bae <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004ba8:	2302      	movs	r3, #2
 8004baa:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004bac:	e10b      	b.n	8004dc6 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d002      	beq.n	8004bba <HAL_SPI_Transmit+0x52>
 8004bb4:	88fb      	ldrh	r3, [r7, #6]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d102      	bne.n	8004bc0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004bbe:	e102      	b.n	8004dc6 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2203      	movs	r2, #3
 8004bc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	68ba      	ldr	r2, [r7, #8]
 8004bd2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	88fa      	ldrh	r2, [r7, #6]
 8004bd8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	88fa      	ldrh	r2, [r7, #6]
 8004bde:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2200      	movs	r2, #0
 8004be4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2200      	movs	r2, #0
 8004bea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c06:	d10f      	bne.n	8004c28 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c16:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c26:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c32:	2b40      	cmp	r3, #64	; 0x40
 8004c34:	d007      	beq.n	8004c46 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c44:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c4e:	d14b      	bne.n	8004ce8 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d002      	beq.n	8004c5e <HAL_SPI_Transmit+0xf6>
 8004c58:	8afb      	ldrh	r3, [r7, #22]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d13e      	bne.n	8004cdc <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c62:	881a      	ldrh	r2, [r3, #0]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6e:	1c9a      	adds	r2, r3, #2
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c82:	e02b      	b.n	8004cdc <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f003 0302 	and.w	r3, r3, #2
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d112      	bne.n	8004cb8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c96:	881a      	ldrh	r2, [r3, #0]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca2:	1c9a      	adds	r2, r3, #2
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	b29a      	uxth	r2, r3
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	86da      	strh	r2, [r3, #54]	; 0x36
 8004cb6:	e011      	b.n	8004cdc <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cb8:	f7fc fe86 	bl	80019c8 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	683a      	ldr	r2, [r7, #0]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d803      	bhi.n	8004cd0 <HAL_SPI_Transmit+0x168>
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cce:	d102      	bne.n	8004cd6 <HAL_SPI_Transmit+0x16e>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d102      	bne.n	8004cdc <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004cda:	e074      	b.n	8004dc6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1ce      	bne.n	8004c84 <HAL_SPI_Transmit+0x11c>
 8004ce6:	e04c      	b.n	8004d82 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d002      	beq.n	8004cf6 <HAL_SPI_Transmit+0x18e>
 8004cf0:	8afb      	ldrh	r3, [r7, #22]
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d140      	bne.n	8004d78 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	330c      	adds	r3, #12
 8004d00:	7812      	ldrb	r2, [r2, #0]
 8004d02:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d08:	1c5a      	adds	r2, r3, #1
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	3b01      	subs	r3, #1
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004d1c:	e02c      	b.n	8004d78 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d113      	bne.n	8004d54 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	330c      	adds	r3, #12
 8004d36:	7812      	ldrb	r2, [r2, #0]
 8004d38:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3e:	1c5a      	adds	r2, r3, #1
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	b29a      	uxth	r2, r3
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	86da      	strh	r2, [r3, #54]	; 0x36
 8004d52:	e011      	b.n	8004d78 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d54:	f7fc fe38 	bl	80019c8 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	683a      	ldr	r2, [r7, #0]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d803      	bhi.n	8004d6c <HAL_SPI_Transmit+0x204>
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6a:	d102      	bne.n	8004d72 <HAL_SPI_Transmit+0x20a>
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d102      	bne.n	8004d78 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d76:	e026      	b.n	8004dc6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1cd      	bne.n	8004d1e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	6839      	ldr	r1, [r7, #0]
 8004d86:	68f8      	ldr	r0, [r7, #12]
 8004d88:	f000 f8b2 	bl	8004ef0 <SPI_EndRxTxTransaction>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d002      	beq.n	8004d98 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2220      	movs	r2, #32
 8004d96:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d10a      	bne.n	8004db6 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004da0:	2300      	movs	r3, #0
 8004da2:	613b      	str	r3, [r7, #16]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	613b      	str	r3, [r7, #16]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	613b      	str	r3, [r7, #16]
 8004db4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d002      	beq.n	8004dc4 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	77fb      	strb	r3, [r7, #31]
 8004dc2:	e000      	b.n	8004dc6 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004dc4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004dd6:	7ffb      	ldrb	r3, [r7, #31]
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3720      	adds	r7, #32
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b088      	sub	sp, #32
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	603b      	str	r3, [r7, #0]
 8004dec:	4613      	mov	r3, r2
 8004dee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004df0:	f7fc fdea 	bl	80019c8 <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df8:	1a9b      	subs	r3, r3, r2
 8004dfa:	683a      	ldr	r2, [r7, #0]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e00:	f7fc fde2 	bl	80019c8 <HAL_GetTick>
 8004e04:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e06:	4b39      	ldr	r3, [pc, #228]	; (8004eec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	015b      	lsls	r3, r3, #5
 8004e0c:	0d1b      	lsrs	r3, r3, #20
 8004e0e:	69fa      	ldr	r2, [r7, #28]
 8004e10:	fb02 f303 	mul.w	r3, r2, r3
 8004e14:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e16:	e054      	b.n	8004ec2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1e:	d050      	beq.n	8004ec2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e20:	f7fc fdd2 	bl	80019c8 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	69fa      	ldr	r2, [r7, #28]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d902      	bls.n	8004e36 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d13d      	bne.n	8004eb2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	685a      	ldr	r2, [r3, #4]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004e44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e4e:	d111      	bne.n	8004e74 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e58:	d004      	beq.n	8004e64 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e62:	d107      	bne.n	8004e74 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e7c:	d10f      	bne.n	8004e9e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e8c:	601a      	str	r2, [r3, #0]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e017      	b.n	8004ee2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d101      	bne.n	8004ebc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	689a      	ldr	r2, [r3, #8]
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	4013      	ands	r3, r2
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	bf0c      	ite	eq
 8004ed2:	2301      	moveq	r3, #1
 8004ed4:	2300      	movne	r3, #0
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	461a      	mov	r2, r3
 8004eda:	79fb      	ldrb	r3, [r7, #7]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d19b      	bne.n	8004e18 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3720      	adds	r7, #32
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	20000044 	.word	0x20000044

08004ef0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b086      	sub	sp, #24
 8004ef4:	af02      	add	r7, sp, #8
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	9300      	str	r3, [sp, #0]
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	2200      	movs	r2, #0
 8004f04:	2180      	movs	r1, #128	; 0x80
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f7ff ff6a 	bl	8004de0 <SPI_WaitFlagStateUntilTimeout>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d007      	beq.n	8004f22 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f16:	f043 0220 	orr.w	r2, r3, #32
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e000      	b.n	8004f24 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004f22:	2300      	movs	r3, #0
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d101      	bne.n	8004f3e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e041      	b.n	8004fc2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d106      	bne.n	8004f58 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7fb ffd4 	bl	8000f00 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2202      	movs	r2, #2
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	3304      	adds	r3, #4
 8004f68:	4619      	mov	r1, r3
 8004f6a:	4610      	mov	r0, r2
 8004f6c:	f000 f9f6 	bl	800535c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3708      	adds	r7, #8
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}

08004fca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b082      	sub	sp, #8
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	691b      	ldr	r3, [r3, #16]
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	2b02      	cmp	r3, #2
 8004fde:	d122      	bne.n	8005026 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	f003 0302 	and.w	r3, r3, #2
 8004fea:	2b02      	cmp	r3, #2
 8004fec:	d11b      	bne.n	8005026 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f06f 0202 	mvn.w	r2, #2
 8004ff6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	699b      	ldr	r3, [r3, #24]
 8005004:	f003 0303 	and.w	r3, r3, #3
 8005008:	2b00      	cmp	r3, #0
 800500a:	d003      	beq.n	8005014 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 f98a 	bl	8005326 <HAL_TIM_IC_CaptureCallback>
 8005012:	e005      	b.n	8005020 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f000 f97d 	bl	8005314 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f98c 	bl	8005338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	691b      	ldr	r3, [r3, #16]
 800502c:	f003 0304 	and.w	r3, r3, #4
 8005030:	2b04      	cmp	r3, #4
 8005032:	d122      	bne.n	800507a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	f003 0304 	and.w	r3, r3, #4
 800503e:	2b04      	cmp	r3, #4
 8005040:	d11b      	bne.n	800507a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f06f 0204 	mvn.w	r2, #4
 800504a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2202      	movs	r2, #2
 8005050:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800505c:	2b00      	cmp	r3, #0
 800505e:	d003      	beq.n	8005068 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 f960 	bl	8005326 <HAL_TIM_IC_CaptureCallback>
 8005066:	e005      	b.n	8005074 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 f953 	bl	8005314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 f962 	bl	8005338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	f003 0308 	and.w	r3, r3, #8
 8005084:	2b08      	cmp	r3, #8
 8005086:	d122      	bne.n	80050ce <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	f003 0308 	and.w	r3, r3, #8
 8005092:	2b08      	cmp	r3, #8
 8005094:	d11b      	bne.n	80050ce <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f06f 0208 	mvn.w	r2, #8
 800509e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2204      	movs	r2, #4
 80050a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	69db      	ldr	r3, [r3, #28]
 80050ac:	f003 0303 	and.w	r3, r3, #3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d003      	beq.n	80050bc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 f936 	bl	8005326 <HAL_TIM_IC_CaptureCallback>
 80050ba:	e005      	b.n	80050c8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 f929 	bl	8005314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 f938 	bl	8005338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	691b      	ldr	r3, [r3, #16]
 80050d4:	f003 0310 	and.w	r3, r3, #16
 80050d8:	2b10      	cmp	r3, #16
 80050da:	d122      	bne.n	8005122 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	f003 0310 	and.w	r3, r3, #16
 80050e6:	2b10      	cmp	r3, #16
 80050e8:	d11b      	bne.n	8005122 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f06f 0210 	mvn.w	r2, #16
 80050f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2208      	movs	r2, #8
 80050f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	69db      	ldr	r3, [r3, #28]
 8005100:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005104:	2b00      	cmp	r3, #0
 8005106:	d003      	beq.n	8005110 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 f90c 	bl	8005326 <HAL_TIM_IC_CaptureCallback>
 800510e:	e005      	b.n	800511c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f000 f8ff 	bl	8005314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 f90e 	bl	8005338 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	f003 0301 	and.w	r3, r3, #1
 800512c:	2b01      	cmp	r3, #1
 800512e:	d10e      	bne.n	800514e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	68db      	ldr	r3, [r3, #12]
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b01      	cmp	r3, #1
 800513c:	d107      	bne.n	800514e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f06f 0201 	mvn.w	r2, #1
 8005146:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 f8da 	bl	8005302 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005158:	2b80      	cmp	r3, #128	; 0x80
 800515a:	d10e      	bne.n	800517a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005166:	2b80      	cmp	r3, #128	; 0x80
 8005168:	d107      	bne.n	800517a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005172:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 fac8 	bl	800570a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005184:	2b40      	cmp	r3, #64	; 0x40
 8005186:	d10e      	bne.n	80051a6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005192:	2b40      	cmp	r3, #64	; 0x40
 8005194:	d107      	bne.n	80051a6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800519e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f000 f8d2 	bl	800534a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	f003 0320 	and.w	r3, r3, #32
 80051b0:	2b20      	cmp	r3, #32
 80051b2:	d10e      	bne.n	80051d2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	f003 0320 	and.w	r3, r3, #32
 80051be:	2b20      	cmp	r3, #32
 80051c0:	d107      	bne.n	80051d2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f06f 0220 	mvn.w	r2, #32
 80051ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f000 fa93 	bl	80056f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051d2:	bf00      	nop
 80051d4:	3708      	adds	r7, #8
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80051da:	b580      	push	{r7, lr}
 80051dc:	b084      	sub	sp, #16
 80051de:	af00      	add	r7, sp, #0
 80051e0:	60f8      	str	r0, [r7, #12]
 80051e2:	60b9      	str	r1, [r7, #8]
 80051e4:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d101      	bne.n	80051f4 <HAL_TIM_IC_ConfigChannel+0x1a>
 80051f0:	2302      	movs	r3, #2
 80051f2:	e082      	b.n	80052fa <HAL_TIM_IC_ConfigChannel+0x120>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d11b      	bne.n	800523a <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6818      	ldr	r0, [r3, #0]
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	6819      	ldr	r1, [r3, #0]
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	685a      	ldr	r2, [r3, #4]
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	f000 f905 	bl	8005420 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	699a      	ldr	r2, [r3, #24]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f022 020c 	bic.w	r2, r2, #12
 8005224:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	6999      	ldr	r1, [r3, #24]
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	689a      	ldr	r2, [r3, #8]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	430a      	orrs	r2, r1
 8005236:	619a      	str	r2, [r3, #24]
 8005238:	e05a      	b.n	80052f0 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2b04      	cmp	r3, #4
 800523e:	d11c      	bne.n	800527a <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6818      	ldr	r0, [r3, #0]
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	6819      	ldr	r1, [r3, #0]
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	f000 f940 	bl	80054d4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	699a      	ldr	r2, [r3, #24]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005262:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6999      	ldr	r1, [r3, #24]
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	021a      	lsls	r2, r3, #8
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	430a      	orrs	r2, r1
 8005276:	619a      	str	r2, [r3, #24]
 8005278:	e03a      	b.n	80052f0 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2b08      	cmp	r3, #8
 800527e:	d11b      	bne.n	80052b8 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6818      	ldr	r0, [r3, #0]
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	6819      	ldr	r1, [r3, #0]
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	685a      	ldr	r2, [r3, #4]
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	f000 f95c 	bl	800554c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	69da      	ldr	r2, [r3, #28]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f022 020c 	bic.w	r2, r2, #12
 80052a2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	69d9      	ldr	r1, [r3, #28]
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	689a      	ldr	r2, [r3, #8]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	430a      	orrs	r2, r1
 80052b4:	61da      	str	r2, [r3, #28]
 80052b6:	e01b      	b.n	80052f0 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6818      	ldr	r0, [r3, #0]
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	6819      	ldr	r1, [r3, #0]
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	685a      	ldr	r2, [r3, #4]
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	f000 f97b 	bl	80055c2 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	69da      	ldr	r2, [r3, #28]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80052da:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	69d9      	ldr	r1, [r3, #28]
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	021a      	lsls	r2, r3, #8
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	430a      	orrs	r2, r1
 80052ee:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3710      	adds	r7, #16
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005302:	b480      	push	{r7}
 8005304:	b083      	sub	sp, #12
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800530a:	bf00      	nop
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	bc80      	pop	{r7}
 8005312:	4770      	bx	lr

08005314 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	bc80      	pop	{r7}
 8005324:	4770      	bx	lr

08005326 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005326:	b480      	push	{r7}
 8005328:	b083      	sub	sp, #12
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800532e:	bf00      	nop
 8005330:	370c      	adds	r7, #12
 8005332:	46bd      	mov	sp, r7
 8005334:	bc80      	pop	{r7}
 8005336:	4770      	bx	lr

08005338 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	bc80      	pop	{r7}
 8005348:	4770      	bx	lr

0800534a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800534a:	b480      	push	{r7}
 800534c:	b083      	sub	sp, #12
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005352:	bf00      	nop
 8005354:	370c      	adds	r7, #12
 8005356:	46bd      	mov	sp, r7
 8005358:	bc80      	pop	{r7}
 800535a:	4770      	bx	lr

0800535c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800535c:	b480      	push	{r7}
 800535e:	b085      	sub	sp, #20
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a29      	ldr	r2, [pc, #164]	; (8005414 <TIM_Base_SetConfig+0xb8>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d00b      	beq.n	800538c <TIM_Base_SetConfig+0x30>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800537a:	d007      	beq.n	800538c <TIM_Base_SetConfig+0x30>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a26      	ldr	r2, [pc, #152]	; (8005418 <TIM_Base_SetConfig+0xbc>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d003      	beq.n	800538c <TIM_Base_SetConfig+0x30>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a25      	ldr	r2, [pc, #148]	; (800541c <TIM_Base_SetConfig+0xc0>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d108      	bne.n	800539e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005392:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	68fa      	ldr	r2, [r7, #12]
 800539a:	4313      	orrs	r3, r2
 800539c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4a1c      	ldr	r2, [pc, #112]	; (8005414 <TIM_Base_SetConfig+0xb8>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d00b      	beq.n	80053be <TIM_Base_SetConfig+0x62>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053ac:	d007      	beq.n	80053be <TIM_Base_SetConfig+0x62>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a19      	ldr	r2, [pc, #100]	; (8005418 <TIM_Base_SetConfig+0xbc>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d003      	beq.n	80053be <TIM_Base_SetConfig+0x62>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a18      	ldr	r2, [pc, #96]	; (800541c <TIM_Base_SetConfig+0xc0>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d108      	bne.n	80053d0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	695b      	ldr	r3, [r3, #20]
 80053da:	4313      	orrs	r3, r2
 80053dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	689a      	ldr	r2, [r3, #8]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a07      	ldr	r2, [pc, #28]	; (8005414 <TIM_Base_SetConfig+0xb8>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d103      	bne.n	8005404 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	691a      	ldr	r2, [r3, #16]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	615a      	str	r2, [r3, #20]
}
 800540a:	bf00      	nop
 800540c:	3714      	adds	r7, #20
 800540e:	46bd      	mov	sp, r7
 8005410:	bc80      	pop	{r7}
 8005412:	4770      	bx	lr
 8005414:	40012c00 	.word	0x40012c00
 8005418:	40000400 	.word	0x40000400
 800541c:	40000800 	.word	0x40000800

08005420 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
 800542c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6a1b      	ldr	r3, [r3, #32]
 8005432:	f023 0201 	bic.w	r2, r3, #1
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6a1b      	ldr	r3, [r3, #32]
 8005444:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	4a1f      	ldr	r2, [pc, #124]	; (80054c8 <TIM_TI1_SetConfig+0xa8>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d00b      	beq.n	8005466 <TIM_TI1_SetConfig+0x46>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005454:	d007      	beq.n	8005466 <TIM_TI1_SetConfig+0x46>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	4a1c      	ldr	r2, [pc, #112]	; (80054cc <TIM_TI1_SetConfig+0xac>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d003      	beq.n	8005466 <TIM_TI1_SetConfig+0x46>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	4a1b      	ldr	r2, [pc, #108]	; (80054d0 <TIM_TI1_SetConfig+0xb0>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d101      	bne.n	800546a <TIM_TI1_SetConfig+0x4a>
 8005466:	2301      	movs	r3, #1
 8005468:	e000      	b.n	800546c <TIM_TI1_SetConfig+0x4c>
 800546a:	2300      	movs	r3, #0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d008      	beq.n	8005482 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	f023 0303 	bic.w	r3, r3, #3
 8005476:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	4313      	orrs	r3, r2
 800547e:	617b      	str	r3, [r7, #20]
 8005480:	e003      	b.n	800548a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	f043 0301 	orr.w	r3, r3, #1
 8005488:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005490:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	011b      	lsls	r3, r3, #4
 8005496:	b2db      	uxtb	r3, r3
 8005498:	697a      	ldr	r2, [r7, #20]
 800549a:	4313      	orrs	r3, r2
 800549c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	f023 030a 	bic.w	r3, r3, #10
 80054a4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	f003 030a 	and.w	r3, r3, #10
 80054ac:	693a      	ldr	r2, [r7, #16]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	697a      	ldr	r2, [r7, #20]
 80054b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	621a      	str	r2, [r3, #32]
}
 80054be:	bf00      	nop
 80054c0:	371c      	adds	r7, #28
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bc80      	pop	{r7}
 80054c6:	4770      	bx	lr
 80054c8:	40012c00 	.word	0x40012c00
 80054cc:	40000400 	.word	0x40000400
 80054d0:	40000800 	.word	0x40000800

080054d4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b087      	sub	sp, #28
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
 80054e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6a1b      	ldr	r3, [r3, #32]
 80054e6:	f023 0210 	bic.w	r2, r3, #16
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6a1b      	ldr	r3, [r3, #32]
 80054f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005500:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	021b      	lsls	r3, r3, #8
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	4313      	orrs	r3, r2
 800550a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005512:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	031b      	lsls	r3, r3, #12
 8005518:	b29b      	uxth	r3, r3
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	4313      	orrs	r3, r2
 800551e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005526:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	011b      	lsls	r3, r3, #4
 800552c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005530:	693a      	ldr	r2, [r7, #16]
 8005532:	4313      	orrs	r3, r2
 8005534:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	697a      	ldr	r2, [r7, #20]
 800553a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	693a      	ldr	r2, [r7, #16]
 8005540:	621a      	str	r2, [r3, #32]
}
 8005542:	bf00      	nop
 8005544:	371c      	adds	r7, #28
 8005546:	46bd      	mov	sp, r7
 8005548:	bc80      	pop	{r7}
 800554a:	4770      	bx	lr

0800554c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800554c:	b480      	push	{r7}
 800554e:	b087      	sub	sp, #28
 8005550:	af00      	add	r7, sp, #0
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	60b9      	str	r1, [r7, #8]
 8005556:	607a      	str	r2, [r7, #4]
 8005558:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	69db      	ldr	r3, [r3, #28]
 800556a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6a1b      	ldr	r3, [r3, #32]
 8005570:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	f023 0303 	bic.w	r3, r3, #3
 8005578:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4313      	orrs	r3, r2
 8005580:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005588:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	011b      	lsls	r3, r3, #4
 800558e:	b2db      	uxtb	r3, r3
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	4313      	orrs	r3, r2
 8005594:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800559c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	021b      	lsls	r3, r3, #8
 80055a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055a6:	693a      	ldr	r2, [r7, #16]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	697a      	ldr	r2, [r7, #20]
 80055b0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	693a      	ldr	r2, [r7, #16]
 80055b6:	621a      	str	r2, [r3, #32]
}
 80055b8:	bf00      	nop
 80055ba:	371c      	adds	r7, #28
 80055bc:	46bd      	mov	sp, r7
 80055be:	bc80      	pop	{r7}
 80055c0:	4770      	bx	lr

080055c2 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80055c2:	b480      	push	{r7}
 80055c4:	b087      	sub	sp, #28
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	60f8      	str	r0, [r7, #12]
 80055ca:	60b9      	str	r1, [r7, #8]
 80055cc:	607a      	str	r2, [r7, #4]
 80055ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	69db      	ldr	r3, [r3, #28]
 80055e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055ee:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	021b      	lsls	r3, r3, #8
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005600:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	031b      	lsls	r3, r3, #12
 8005606:	b29b      	uxth	r3, r3
 8005608:	697a      	ldr	r2, [r7, #20]
 800560a:	4313      	orrs	r3, r2
 800560c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005614:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	031b      	lsls	r3, r3, #12
 800561a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	4313      	orrs	r3, r2
 8005622:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	697a      	ldr	r2, [r7, #20]
 8005628:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	621a      	str	r2, [r3, #32]
}
 8005630:	bf00      	nop
 8005632:	371c      	adds	r7, #28
 8005634:	46bd      	mov	sp, r7
 8005636:	bc80      	pop	{r7}
 8005638:	4770      	bx	lr
	...

0800563c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800563c:	b480      	push	{r7}
 800563e:	b085      	sub	sp, #20
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800564c:	2b01      	cmp	r3, #1
 800564e:	d101      	bne.n	8005654 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005650:	2302      	movs	r3, #2
 8005652:	e046      	b.n	80056e2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2202      	movs	r2, #2
 8005660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800567a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	4313      	orrs	r3, r2
 8005684:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a16      	ldr	r2, [pc, #88]	; (80056ec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d00e      	beq.n	80056b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056a0:	d009      	beq.n	80056b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a12      	ldr	r2, [pc, #72]	; (80056f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d004      	beq.n	80056b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a10      	ldr	r2, [pc, #64]	; (80056f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d10c      	bne.n	80056d0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	68ba      	ldr	r2, [r7, #8]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68ba      	ldr	r2, [r7, #8]
 80056ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3714      	adds	r7, #20
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bc80      	pop	{r7}
 80056ea:	4770      	bx	lr
 80056ec:	40012c00 	.word	0x40012c00
 80056f0:	40000400 	.word	0x40000400
 80056f4:	40000800 	.word	0x40000800

080056f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005700:	bf00      	nop
 8005702:	370c      	adds	r7, #12
 8005704:	46bd      	mov	sp, r7
 8005706:	bc80      	pop	{r7}
 8005708:	4770      	bx	lr

0800570a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800570a:	b480      	push	{r7}
 800570c:	b083      	sub	sp, #12
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005712:	bf00      	nop
 8005714:	370c      	adds	r7, #12
 8005716:	46bd      	mov	sp, r7
 8005718:	bc80      	pop	{r7}
 800571a:	4770      	bx	lr

0800571c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800571c:	b084      	sub	sp, #16
 800571e:	b480      	push	{r7}
 8005720:	b083      	sub	sp, #12
 8005722:	af00      	add	r7, sp, #0
 8005724:	6078      	str	r0, [r7, #4]
 8005726:	f107 0014 	add.w	r0, r7, #20
 800572a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800572e:	2300      	movs	r3, #0
}
 8005730:	4618      	mov	r0, r3
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	bc80      	pop	{r7}
 8005738:	b004      	add	sp, #16
 800573a:	4770      	bx	lr

0800573c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800573c:	b480      	push	{r7}
 800573e:	b085      	sub	sp, #20
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800574c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005750:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	b29a      	uxth	r2, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3714      	adds	r7, #20
 8005762:	46bd      	mov	sp, r7
 8005764:	bc80      	pop	{r7}
 8005766:	4770      	bx	lr

08005768 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005768:	b480      	push	{r7}
 800576a:	b085      	sub	sp, #20
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005770:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005774:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800577c:	b29a      	uxth	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	b29b      	uxth	r3, r3
 8005782:	43db      	mvns	r3, r3
 8005784:	b29b      	uxth	r3, r3
 8005786:	4013      	ands	r3, r2
 8005788:	b29a      	uxth	r2, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3714      	adds	r7, #20
 8005796:	46bd      	mov	sp, r7
 8005798:	bc80      	pop	{r7}
 800579a:	4770      	bx	lr

0800579c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	460b      	mov	r3, r1
 80057a6:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	370c      	adds	r7, #12
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bc80      	pop	{r7}
 80057b2:	4770      	bx	lr

080057b4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80057b4:	b084      	sub	sp, #16
 80057b6:	b480      	push	{r7}
 80057b8:	b083      	sub	sp, #12
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]
 80057be:	f107 0014 	add.w	r0, r7, #20
 80057c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	370c      	adds	r7, #12
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bc80      	pop	{r7}
 80057f0:	b004      	add	sp, #16
 80057f2:	4770      	bx	lr

080057f4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b09b      	sub	sp, #108	; 0x6c
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80057fe:	2300      	movs	r3, #0
 8005800:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	009b      	lsls	r3, r3, #2
 800580c:	4413      	add	r3, r2
 800580e:	881b      	ldrh	r3, [r3, #0]
 8005810:	b29b      	uxth	r3, r3
 8005812:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005816:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800581a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	78db      	ldrb	r3, [r3, #3]
 8005822:	2b03      	cmp	r3, #3
 8005824:	d81f      	bhi.n	8005866 <USB_ActivateEndpoint+0x72>
 8005826:	a201      	add	r2, pc, #4	; (adr r2, 800582c <USB_ActivateEndpoint+0x38>)
 8005828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800582c:	0800583d 	.word	0x0800583d
 8005830:	08005859 	.word	0x08005859
 8005834:	0800586f 	.word	0x0800586f
 8005838:	0800584b 	.word	0x0800584b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800583c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005840:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005844:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005848:	e012      	b.n	8005870 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800584a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800584e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8005852:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005856:	e00b      	b.n	8005870 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005858:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800585c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005860:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005864:	e004      	b.n	8005870 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 800586c:	e000      	b.n	8005870 <USB_ActivateEndpoint+0x7c>
      break;
 800586e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	009b      	lsls	r3, r3, #2
 8005878:	441a      	add	r2, r3
 800587a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800587e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005882:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005886:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800588a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800588e:	b29b      	uxth	r3, r3
 8005890:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	4413      	add	r3, r2
 800589c:	881b      	ldrh	r3, [r3, #0]
 800589e:	b29b      	uxth	r3, r3
 80058a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	4313      	orrs	r3, r2
 80058b2:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	781b      	ldrb	r3, [r3, #0]
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	441a      	add	r2, r3
 80058c0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80058c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	7b1b      	ldrb	r3, [r3, #12]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f040 8149 	bne.w	8005b74 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	785b      	ldrb	r3, [r3, #1]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	f000 8084 	beq.w	80059f4 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	617b      	str	r3, [r7, #20]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	461a      	mov	r2, r3
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	4413      	add	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	011a      	lsls	r2, r3, #4
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	4413      	add	r3, r2
 800590a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800590e:	613b      	str	r3, [r7, #16]
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	88db      	ldrh	r3, [r3, #6]
 8005914:	085b      	lsrs	r3, r3, #1
 8005916:	b29b      	uxth	r3, r3
 8005918:	005b      	lsls	r3, r3, #1
 800591a:	b29a      	uxth	r2, r3
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	781b      	ldrb	r3, [r3, #0]
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	881b      	ldrh	r3, [r3, #0]
 800592c:	81fb      	strh	r3, [r7, #14]
 800592e:	89fb      	ldrh	r3, [r7, #14]
 8005930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005934:	2b00      	cmp	r3, #0
 8005936:	d01b      	beq.n	8005970 <USB_ActivateEndpoint+0x17c>
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	4413      	add	r3, r2
 8005942:	881b      	ldrh	r3, [r3, #0]
 8005944:	b29b      	uxth	r3, r3
 8005946:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800594a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800594e:	81bb      	strh	r3, [r7, #12]
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	441a      	add	r2, r3
 800595a:	89bb      	ldrh	r3, [r7, #12]
 800595c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005960:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005964:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005968:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800596c:	b29b      	uxth	r3, r3
 800596e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	78db      	ldrb	r3, [r3, #3]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d020      	beq.n	80059ba <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005978:	687a      	ldr	r2, [r7, #4]
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	781b      	ldrb	r3, [r3, #0]
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	4413      	add	r3, r2
 8005982:	881b      	ldrh	r3, [r3, #0]
 8005984:	b29b      	uxth	r3, r3
 8005986:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800598a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800598e:	813b      	strh	r3, [r7, #8]
 8005990:	893b      	ldrh	r3, [r7, #8]
 8005992:	f083 0320 	eor.w	r3, r3, #32
 8005996:	813b      	strh	r3, [r7, #8]
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	781b      	ldrb	r3, [r3, #0]
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	441a      	add	r2, r3
 80059a2:	893b      	ldrh	r3, [r7, #8]
 80059a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	8013      	strh	r3, [r2, #0]
 80059b8:	e27f      	b.n	8005eba <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	781b      	ldrb	r3, [r3, #0]
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	4413      	add	r3, r2
 80059c4:	881b      	ldrh	r3, [r3, #0]
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059d0:	817b      	strh	r3, [r7, #10]
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	781b      	ldrb	r3, [r3, #0]
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	441a      	add	r2, r3
 80059dc:	897b      	ldrh	r3, [r7, #10]
 80059de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	8013      	strh	r3, [r2, #0]
 80059f2:	e262      	b.n	8005eba <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	461a      	mov	r2, r3
 8005a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a04:	4413      	add	r3, r2
 8005a06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	011a      	lsls	r2, r3, #4
 8005a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a10:	4413      	add	r3, r2
 8005a12:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005a16:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	88db      	ldrh	r3, [r3, #6]
 8005a1c:	085b      	lsrs	r3, r3, #1
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	005b      	lsls	r3, r3, #1
 8005a22:	b29a      	uxth	r2, r3
 8005a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a26:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	627b      	str	r3, [r7, #36]	; 0x24
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	461a      	mov	r2, r3
 8005a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a38:	4413      	add	r3, r2
 8005a3a:	627b      	str	r3, [r7, #36]	; 0x24
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	011a      	lsls	r2, r3, #4
 8005a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a44:	4413      	add	r3, r2
 8005a46:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005a4a:	623b      	str	r3, [r7, #32]
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	691b      	ldr	r3, [r3, #16]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d112      	bne.n	8005a7a <USB_ActivateEndpoint+0x286>
 8005a54:	6a3b      	ldr	r3, [r7, #32]
 8005a56:	881b      	ldrh	r3, [r3, #0]
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	6a3b      	ldr	r3, [r7, #32]
 8005a62:	801a      	strh	r2, [r3, #0]
 8005a64:	6a3b      	ldr	r3, [r7, #32]
 8005a66:	881b      	ldrh	r3, [r3, #0]
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a72:	b29a      	uxth	r2, r3
 8005a74:	6a3b      	ldr	r3, [r7, #32]
 8005a76:	801a      	strh	r2, [r3, #0]
 8005a78:	e02f      	b.n	8005ada <USB_ActivateEndpoint+0x2e6>
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	691b      	ldr	r3, [r3, #16]
 8005a7e:	2b3e      	cmp	r3, #62	; 0x3e
 8005a80:	d813      	bhi.n	8005aaa <USB_ActivateEndpoint+0x2b6>
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	085b      	lsrs	r3, r3, #1
 8005a88:	663b      	str	r3, [r7, #96]	; 0x60
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	f003 0301 	and.w	r3, r3, #1
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d002      	beq.n	8005a9c <USB_ActivateEndpoint+0x2a8>
 8005a96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a98:	3301      	adds	r3, #1
 8005a9a:	663b      	str	r3, [r7, #96]	; 0x60
 8005a9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	029b      	lsls	r3, r3, #10
 8005aa2:	b29a      	uxth	r2, r3
 8005aa4:	6a3b      	ldr	r3, [r7, #32]
 8005aa6:	801a      	strh	r2, [r3, #0]
 8005aa8:	e017      	b.n	8005ada <USB_ActivateEndpoint+0x2e6>
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	095b      	lsrs	r3, r3, #5
 8005ab0:	663b      	str	r3, [r7, #96]	; 0x60
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	f003 031f 	and.w	r3, r3, #31
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d102      	bne.n	8005ac4 <USB_ActivateEndpoint+0x2d0>
 8005abe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ac0:	3b01      	subs	r3, #1
 8005ac2:	663b      	str	r3, [r7, #96]	; 0x60
 8005ac4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ac6:	b29b      	uxth	r3, r3
 8005ac8:	029b      	lsls	r3, r3, #10
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ad0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ad4:	b29a      	uxth	r2, r3
 8005ad6:	6a3b      	ldr	r3, [r7, #32]
 8005ad8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	781b      	ldrb	r3, [r3, #0]
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	4413      	add	r3, r2
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	83fb      	strh	r3, [r7, #30]
 8005ae8:	8bfb      	ldrh	r3, [r7, #30]
 8005aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d01b      	beq.n	8005b2a <USB_ActivateEndpoint+0x336>
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	781b      	ldrb	r3, [r3, #0]
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	4413      	add	r3, r2
 8005afc:	881b      	ldrh	r3, [r3, #0]
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b08:	83bb      	strh	r3, [r7, #28]
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	441a      	add	r2, r3
 8005b14:	8bbb      	ldrh	r3, [r7, #28]
 8005b16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b1e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005b22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005b2a:	687a      	ldr	r2, [r7, #4]
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	4413      	add	r3, r2
 8005b34:	881b      	ldrh	r3, [r3, #0]
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b40:	837b      	strh	r3, [r7, #26]
 8005b42:	8b7b      	ldrh	r3, [r7, #26]
 8005b44:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005b48:	837b      	strh	r3, [r7, #26]
 8005b4a:	8b7b      	ldrh	r3, [r7, #26]
 8005b4c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005b50:	837b      	strh	r3, [r7, #26]
 8005b52:	687a      	ldr	r2, [r7, #4]
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	781b      	ldrb	r3, [r3, #0]
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	441a      	add	r2, r3
 8005b5c:	8b7b      	ldrh	r3, [r7, #26]
 8005b5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	8013      	strh	r3, [r2, #0]
 8005b72:	e1a2      	b.n	8005eba <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	781b      	ldrb	r3, [r3, #0]
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	4413      	add	r3, r2
 8005b7e:	881b      	ldrh	r3, [r3, #0]
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b8a:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	441a      	add	r2, r3
 8005b98:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8005b9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ba0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ba4:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005ba8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	65bb      	str	r3, [r7, #88]	; 0x58
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005bc0:	4413      	add	r3, r2
 8005bc2:	65bb      	str	r3, [r7, #88]	; 0x58
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	781b      	ldrb	r3, [r3, #0]
 8005bc8:	011a      	lsls	r2, r3, #4
 8005bca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005bcc:	4413      	add	r3, r2
 8005bce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005bd2:	657b      	str	r3, [r7, #84]	; 0x54
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	891b      	ldrh	r3, [r3, #8]
 8005bd8:	085b      	lsrs	r3, r3, #1
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	005b      	lsls	r3, r3, #1
 8005bde:	b29a      	uxth	r2, r3
 8005be0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005be2:	801a      	strh	r2, [r3, #0]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	653b      	str	r3, [r7, #80]	; 0x50
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bf4:	4413      	add	r3, r2
 8005bf6:	653b      	str	r3, [r7, #80]	; 0x50
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	011a      	lsls	r2, r3, #4
 8005bfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c00:	4413      	add	r3, r2
 8005c02:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005c06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	895b      	ldrh	r3, [r3, #10]
 8005c0c:	085b      	lsrs	r3, r3, #1
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	005b      	lsls	r3, r3, #1
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c16:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	785b      	ldrb	r3, [r3, #1]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	f040 8091 	bne.w	8005d44 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	781b      	ldrb	r3, [r3, #0]
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	4413      	add	r3, r2
 8005c2c:	881b      	ldrh	r3, [r3, #0]
 8005c2e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8005c30:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005c32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d01b      	beq.n	8005c72 <USB_ActivateEndpoint+0x47e>
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	781b      	ldrb	r3, [r3, #0]
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	4413      	add	r3, r2
 8005c44:	881b      	ldrh	r3, [r3, #0]
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c50:	877b      	strh	r3, [r7, #58]	; 0x3a
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	781b      	ldrb	r3, [r3, #0]
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	441a      	add	r2, r3
 8005c5c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8005c5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c66:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005c6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	781b      	ldrb	r3, [r3, #0]
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	4413      	add	r3, r2
 8005c7c:	881b      	ldrh	r3, [r3, #0]
 8005c7e:	873b      	strh	r3, [r7, #56]	; 0x38
 8005c80:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d01b      	beq.n	8005cc2 <USB_ActivateEndpoint+0x4ce>
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	781b      	ldrb	r3, [r3, #0]
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4413      	add	r3, r2
 8005c94:	881b      	ldrh	r3, [r3, #0]
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ca0:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	441a      	add	r2, r3
 8005cac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005cae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cb2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	781b      	ldrb	r3, [r3, #0]
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	4413      	add	r3, r2
 8005ccc:	881b      	ldrh	r3, [r3, #0]
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005cd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cd8:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005cda:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005cdc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005ce0:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005ce2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005ce4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005ce8:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	441a      	add	r2, r3
 8005cf4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005cf6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cfa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	781b      	ldrb	r3, [r3, #0]
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	4413      	add	r3, r2
 8005d14:	881b      	ldrh	r3, [r3, #0]
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d20:	867b      	strh	r3, [r7, #50]	; 0x32
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	441a      	add	r2, r3
 8005d2c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8005d2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	8013      	strh	r3, [r2, #0]
 8005d42:	e0ba      	b.n	8005eba <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	4413      	add	r3, r2
 8005d4e:	881b      	ldrh	r3, [r3, #0]
 8005d50:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005d54:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005d58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d01d      	beq.n	8005d9c <USB_ActivateEndpoint+0x5a8>
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	009b      	lsls	r3, r3, #2
 8005d68:	4413      	add	r3, r2
 8005d6a:	881b      	ldrh	r3, [r3, #0]
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d76:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	441a      	add	r2, r3
 8005d84:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005d88:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d8c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d90:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005d94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	4413      	add	r3, r2
 8005da6:	881b      	ldrh	r3, [r3, #0]
 8005da8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8005dac:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8005db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d01d      	beq.n	8005df4 <USB_ActivateEndpoint+0x600>
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	781b      	ldrb	r3, [r3, #0]
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	4413      	add	r3, r2
 8005dc2:	881b      	ldrh	r3, [r3, #0]
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dce:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	441a      	add	r2, r3
 8005ddc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005de0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005de4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005de8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005dec:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	78db      	ldrb	r3, [r3, #3]
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d024      	beq.n	8005e46 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	4413      	add	r3, r2
 8005e06:	881b      	ldrh	r3, [r3, #0]
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e12:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005e16:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005e1a:	f083 0320 	eor.w	r3, r3, #32
 8005e1e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	009b      	lsls	r3, r3, #2
 8005e2a:	441a      	add	r2, r3
 8005e2c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005e30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	8013      	strh	r3, [r2, #0]
 8005e44:	e01d      	b.n	8005e82 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	4413      	add	r3, r2
 8005e50:	881b      	ldrh	r3, [r3, #0]
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e5c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	441a      	add	r2, r3
 8005e6a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005e6e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e72:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	781b      	ldrb	r3, [r3, #0]
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4413      	add	r3, r2
 8005e8c:	881b      	ldrh	r3, [r3, #0]
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e98:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	781b      	ldrb	r3, [r3, #0]
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	441a      	add	r2, r3
 8005ea4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005ea6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005eaa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005eae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005eb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8005eba:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	376c      	adds	r7, #108	; 0x6c
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bc80      	pop	{r7}
 8005ec6:	4770      	bx	lr

08005ec8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b08d      	sub	sp, #52	; 0x34
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	7b1b      	ldrb	r3, [r3, #12]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f040 808e 	bne.w	8005ff8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	785b      	ldrb	r3, [r3, #1]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d044      	beq.n	8005f6e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	781b      	ldrb	r3, [r3, #0]
 8005eea:	009b      	lsls	r3, r3, #2
 8005eec:	4413      	add	r3, r2
 8005eee:	881b      	ldrh	r3, [r3, #0]
 8005ef0:	81bb      	strh	r3, [r7, #12]
 8005ef2:	89bb      	ldrh	r3, [r7, #12]
 8005ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d01b      	beq.n	8005f34 <USB_DeactivateEndpoint+0x6c>
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	009b      	lsls	r3, r3, #2
 8005f04:	4413      	add	r3, r2
 8005f06:	881b      	ldrh	r3, [r3, #0]
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f12:	817b      	strh	r3, [r7, #10]
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	441a      	add	r2, r3
 8005f1e:	897b      	ldrh	r3, [r7, #10]
 8005f20:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f24:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f2c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	781b      	ldrb	r3, [r3, #0]
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	4413      	add	r3, r2
 8005f3e:	881b      	ldrh	r3, [r3, #0]
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f4a:	813b      	strh	r3, [r7, #8]
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	441a      	add	r2, r3
 8005f56:	893b      	ldrh	r3, [r7, #8]
 8005f58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	8013      	strh	r3, [r2, #0]
 8005f6c:	e192      	b.n	8006294 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	009b      	lsls	r3, r3, #2
 8005f76:	4413      	add	r3, r2
 8005f78:	881b      	ldrh	r3, [r3, #0]
 8005f7a:	827b      	strh	r3, [r7, #18]
 8005f7c:	8a7b      	ldrh	r3, [r7, #18]
 8005f7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d01b      	beq.n	8005fbe <USB_DeactivateEndpoint+0xf6>
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	781b      	ldrb	r3, [r3, #0]
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	881b      	ldrh	r3, [r3, #0]
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f9c:	823b      	strh	r3, [r7, #16]
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	781b      	ldrb	r3, [r3, #0]
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	441a      	add	r2, r3
 8005fa8:	8a3b      	ldrh	r3, [r7, #16]
 8005faa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005fae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005fb2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005fbe:	687a      	ldr	r2, [r7, #4]
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	4413      	add	r3, r2
 8005fc8:	881b      	ldrh	r3, [r3, #0]
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fd4:	81fb      	strh	r3, [r7, #14]
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	781b      	ldrb	r3, [r3, #0]
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	441a      	add	r2, r3
 8005fe0:	89fb      	ldrh	r3, [r7, #14]
 8005fe2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005fe6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	8013      	strh	r3, [r2, #0]
 8005ff6:	e14d      	b.n	8006294 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	785b      	ldrb	r3, [r3, #1]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	f040 80a5 	bne.w	800614c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	009b      	lsls	r3, r3, #2
 800600a:	4413      	add	r3, r2
 800600c:	881b      	ldrh	r3, [r3, #0]
 800600e:	843b      	strh	r3, [r7, #32]
 8006010:	8c3b      	ldrh	r3, [r7, #32]
 8006012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d01b      	beq.n	8006052 <USB_DeactivateEndpoint+0x18a>
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	781b      	ldrb	r3, [r3, #0]
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	4413      	add	r3, r2
 8006024:	881b      	ldrh	r3, [r3, #0]
 8006026:	b29b      	uxth	r3, r3
 8006028:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800602c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006030:	83fb      	strh	r3, [r7, #30]
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	009b      	lsls	r3, r3, #2
 800603a:	441a      	add	r2, r3
 800603c:	8bfb      	ldrh	r3, [r7, #30]
 800603e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006042:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006046:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800604a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800604e:	b29b      	uxth	r3, r3
 8006050:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	781b      	ldrb	r3, [r3, #0]
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	4413      	add	r3, r2
 800605c:	881b      	ldrh	r3, [r3, #0]
 800605e:	83bb      	strh	r3, [r7, #28]
 8006060:	8bbb      	ldrh	r3, [r7, #28]
 8006062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006066:	2b00      	cmp	r3, #0
 8006068:	d01b      	beq.n	80060a2 <USB_DeactivateEndpoint+0x1da>
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	4413      	add	r3, r2
 8006074:	881b      	ldrh	r3, [r3, #0]
 8006076:	b29b      	uxth	r3, r3
 8006078:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800607c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006080:	837b      	strh	r3, [r7, #26]
 8006082:	687a      	ldr	r2, [r7, #4]
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	781b      	ldrb	r3, [r3, #0]
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	441a      	add	r2, r3
 800608c:	8b7b      	ldrh	r3, [r7, #26]
 800608e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006092:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006096:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800609a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800609e:	b29b      	uxth	r3, r3
 80060a0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	4413      	add	r3, r2
 80060ac:	881b      	ldrh	r3, [r3, #0]
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060b8:	833b      	strh	r3, [r7, #24]
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	781b      	ldrb	r3, [r3, #0]
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	441a      	add	r2, r3
 80060c4:	8b3b      	ldrh	r3, [r7, #24]
 80060c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060d2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	781b      	ldrb	r3, [r3, #0]
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	4413      	add	r3, r2
 80060e4:	881b      	ldrh	r3, [r3, #0]
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80060ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060f0:	82fb      	strh	r3, [r7, #22]
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	441a      	add	r2, r3
 80060fc:	8afb      	ldrh	r3, [r7, #22]
 80060fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006102:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006106:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800610a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800610e:	b29b      	uxth	r3, r3
 8006110:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4413      	add	r3, r2
 800611c:	881b      	ldrh	r3, [r3, #0]
 800611e:	b29b      	uxth	r3, r3
 8006120:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006124:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006128:	82bb      	strh	r3, [r7, #20]
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	441a      	add	r2, r3
 8006134:	8abb      	ldrh	r3, [r7, #20]
 8006136:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800613a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800613e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006142:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006146:	b29b      	uxth	r3, r3
 8006148:	8013      	strh	r3, [r2, #0]
 800614a:	e0a3      	b.n	8006294 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800614c:	687a      	ldr	r2, [r7, #4]
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	4413      	add	r3, r2
 8006156:	881b      	ldrh	r3, [r3, #0]
 8006158:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800615a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800615c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006160:	2b00      	cmp	r3, #0
 8006162:	d01b      	beq.n	800619c <USB_DeactivateEndpoint+0x2d4>
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	781b      	ldrb	r3, [r3, #0]
 800616a:	009b      	lsls	r3, r3, #2
 800616c:	4413      	add	r3, r2
 800616e:	881b      	ldrh	r3, [r3, #0]
 8006170:	b29b      	uxth	r3, r3
 8006172:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800617a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	781b      	ldrb	r3, [r3, #0]
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	441a      	add	r2, r3
 8006186:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006188:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800618c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006190:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006194:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006198:	b29b      	uxth	r3, r3
 800619a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	4413      	add	r3, r2
 80061a6:	881b      	ldrh	r3, [r3, #0]
 80061a8:	857b      	strh	r3, [r7, #42]	; 0x2a
 80061aa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80061ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d01b      	beq.n	80061ec <USB_DeactivateEndpoint+0x324>
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	009b      	lsls	r3, r3, #2
 80061bc:	4413      	add	r3, r2
 80061be:	881b      	ldrh	r3, [r3, #0]
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ca:	853b      	strh	r3, [r7, #40]	; 0x28
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	441a      	add	r2, r3
 80061d6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80061d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80061ec:	687a      	ldr	r2, [r7, #4]
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	009b      	lsls	r3, r3, #2
 80061f4:	4413      	add	r3, r2
 80061f6:	881b      	ldrh	r3, [r3, #0]
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006202:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006204:	687a      	ldr	r2, [r7, #4]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	781b      	ldrb	r3, [r3, #0]
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	441a      	add	r2, r3
 800620e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006210:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006214:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006218:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800621c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006220:	b29b      	uxth	r3, r3
 8006222:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006224:	687a      	ldr	r2, [r7, #4]
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	4413      	add	r3, r2
 800622e:	881b      	ldrh	r3, [r3, #0]
 8006230:	b29b      	uxth	r3, r3
 8006232:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006236:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800623a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	781b      	ldrb	r3, [r3, #0]
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	441a      	add	r2, r3
 8006246:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006248:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800624c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006250:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006254:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006258:	b29b      	uxth	r3, r3
 800625a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	4413      	add	r3, r2
 8006266:	881b      	ldrh	r3, [r3, #0]
 8006268:	b29b      	uxth	r3, r3
 800626a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800626e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006272:	847b      	strh	r3, [r7, #34]	; 0x22
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	781b      	ldrb	r3, [r3, #0]
 800627a:	009b      	lsls	r3, r3, #2
 800627c:	441a      	add	r2, r3
 800627e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006280:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006284:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006288:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800628c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006290:	b29b      	uxth	r3, r3
 8006292:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006294:	2300      	movs	r3, #0
}
 8006296:	4618      	mov	r0, r3
 8006298:	3734      	adds	r7, #52	; 0x34
 800629a:	46bd      	mov	sp, r7
 800629c:	bc80      	pop	{r7}
 800629e:	4770      	bx	lr

080062a0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b0c4      	sub	sp, #272	; 0x110
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	1d3b      	adds	r3, r7, #4
 80062a8:	6018      	str	r0, [r3, #0]
 80062aa:	463b      	mov	r3, r7
 80062ac:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80062ae:	463b      	mov	r3, r7
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	785b      	ldrb	r3, [r3, #1]
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	f040 8557 	bne.w	8006d68 <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80062ba:	463b      	mov	r3, r7
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	699a      	ldr	r2, [r3, #24]
 80062c0:	463b      	mov	r3, r7
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	691b      	ldr	r3, [r3, #16]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	d905      	bls.n	80062d6 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 80062ca:	463b      	mov	r3, r7
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80062d4:	e004      	b.n	80062e0 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80062d6:	463b      	mov	r3, r7
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	699b      	ldr	r3, [r3, #24]
 80062dc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80062e0:	463b      	mov	r3, r7
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	7b1b      	ldrb	r3, [r3, #12]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d12c      	bne.n	8006344 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80062ea:	463b      	mov	r3, r7
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	6959      	ldr	r1, [r3, #20]
 80062f0:	463b      	mov	r3, r7
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	88da      	ldrh	r2, [r3, #6]
 80062f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	1d38      	adds	r0, r7, #4
 80062fe:	6800      	ldr	r0, [r0, #0]
 8006300:	f001 fa2c 	bl	800775c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006304:	1d3b      	adds	r3, r7, #4
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	617b      	str	r3, [r7, #20]
 800630a:	1d3b      	adds	r3, r7, #4
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006312:	b29b      	uxth	r3, r3
 8006314:	461a      	mov	r2, r3
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	4413      	add	r3, r2
 800631a:	617b      	str	r3, [r7, #20]
 800631c:	463b      	mov	r3, r7
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	011a      	lsls	r2, r3, #4
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	4413      	add	r3, r2
 8006328:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800632c:	f107 0310 	add.w	r3, r7, #16
 8006330:	601a      	str	r2, [r3, #0]
 8006332:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006336:	b29a      	uxth	r2, r3
 8006338:	f107 0310 	add.w	r3, r7, #16
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	801a      	strh	r2, [r3, #0]
 8006340:	f000 bcdd 	b.w	8006cfe <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006344:	463b      	mov	r3, r7
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	78db      	ldrb	r3, [r3, #3]
 800634a:	2b02      	cmp	r3, #2
 800634c:	f040 8347 	bne.w	80069de <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006350:	463b      	mov	r3, r7
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	6a1a      	ldr	r2, [r3, #32]
 8006356:	463b      	mov	r3, r7
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	691b      	ldr	r3, [r3, #16]
 800635c:	429a      	cmp	r2, r3
 800635e:	f240 82eb 	bls.w	8006938 <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8006362:	1d3b      	adds	r3, r7, #4
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	463b      	mov	r3, r7
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	781b      	ldrb	r3, [r3, #0]
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	4413      	add	r3, r2
 8006370:	881b      	ldrh	r3, [r3, #0]
 8006372:	b29b      	uxth	r3, r3
 8006374:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006378:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800637c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8006380:	1d3b      	adds	r3, r7, #4
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	463b      	mov	r3, r7
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	009b      	lsls	r3, r3, #2
 800638c:	441a      	add	r2, r3
 800638e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8006392:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006396:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800639a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800639e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80063a6:	463b      	mov	r3, r7
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	6a1a      	ldr	r2, [r3, #32]
 80063ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80063b0:	1ad2      	subs	r2, r2, r3
 80063b2:	463b      	mov	r3, r7
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80063b8:	1d3b      	adds	r3, r7, #4
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	463b      	mov	r3, r7
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	4413      	add	r3, r2
 80063c6:	881b      	ldrh	r3, [r3, #0]
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	f000 8159 	beq.w	8006686 <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80063d4:	1d3b      	adds	r3, r7, #4
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	637b      	str	r3, [r7, #52]	; 0x34
 80063da:	463b      	mov	r3, r7
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	785b      	ldrb	r3, [r3, #1]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d164      	bne.n	80064ae <USB_EPStartXfer+0x20e>
 80063e4:	1d3b      	adds	r3, r7, #4
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063ea:	1d3b      	adds	r3, r7, #4
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	461a      	mov	r2, r3
 80063f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063f8:	4413      	add	r3, r2
 80063fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063fc:	463b      	mov	r3, r7
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	011a      	lsls	r2, r3, #4
 8006404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006406:	4413      	add	r3, r2
 8006408:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800640c:	62bb      	str	r3, [r7, #40]	; 0x28
 800640e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006412:	2b00      	cmp	r3, #0
 8006414:	d112      	bne.n	800643c <USB_EPStartXfer+0x19c>
 8006416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006418:	881b      	ldrh	r3, [r3, #0]
 800641a:	b29b      	uxth	r3, r3
 800641c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006420:	b29a      	uxth	r2, r3
 8006422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006424:	801a      	strh	r2, [r3, #0]
 8006426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006428:	881b      	ldrh	r3, [r3, #0]
 800642a:	b29b      	uxth	r3, r3
 800642c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006430:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006434:	b29a      	uxth	r2, r3
 8006436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006438:	801a      	strh	r2, [r3, #0]
 800643a:	e054      	b.n	80064e6 <USB_EPStartXfer+0x246>
 800643c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006440:	2b3e      	cmp	r3, #62	; 0x3e
 8006442:	d817      	bhi.n	8006474 <USB_EPStartXfer+0x1d4>
 8006444:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006448:	085b      	lsrs	r3, r3, #1
 800644a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800644e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006452:	f003 0301 	and.w	r3, r3, #1
 8006456:	2b00      	cmp	r3, #0
 8006458:	d004      	beq.n	8006464 <USB_EPStartXfer+0x1c4>
 800645a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800645e:	3301      	adds	r3, #1
 8006460:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006464:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006468:	b29b      	uxth	r3, r3
 800646a:	029b      	lsls	r3, r3, #10
 800646c:	b29a      	uxth	r2, r3
 800646e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006470:	801a      	strh	r2, [r3, #0]
 8006472:	e038      	b.n	80064e6 <USB_EPStartXfer+0x246>
 8006474:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006478:	095b      	lsrs	r3, r3, #5
 800647a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800647e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006482:	f003 031f 	and.w	r3, r3, #31
 8006486:	2b00      	cmp	r3, #0
 8006488:	d104      	bne.n	8006494 <USB_EPStartXfer+0x1f4>
 800648a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800648e:	3b01      	subs	r3, #1
 8006490:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006494:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006498:	b29b      	uxth	r3, r3
 800649a:	029b      	lsls	r3, r3, #10
 800649c:	b29b      	uxth	r3, r3
 800649e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80064a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064a6:	b29a      	uxth	r2, r3
 80064a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064aa:	801a      	strh	r2, [r3, #0]
 80064ac:	e01b      	b.n	80064e6 <USB_EPStartXfer+0x246>
 80064ae:	463b      	mov	r3, r7
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	785b      	ldrb	r3, [r3, #1]
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d116      	bne.n	80064e6 <USB_EPStartXfer+0x246>
 80064b8:	1d3b      	adds	r3, r7, #4
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	461a      	mov	r2, r3
 80064c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064c6:	4413      	add	r3, r2
 80064c8:	637b      	str	r3, [r7, #52]	; 0x34
 80064ca:	463b      	mov	r3, r7
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	781b      	ldrb	r3, [r3, #0]
 80064d0:	011a      	lsls	r2, r3, #4
 80064d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064d4:	4413      	add	r3, r2
 80064d6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80064da:	633b      	str	r3, [r7, #48]	; 0x30
 80064dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80064e0:	b29a      	uxth	r2, r3
 80064e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064e4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80064e6:	463b      	mov	r3, r7
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	895b      	ldrh	r3, [r3, #10]
 80064ec:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80064f0:	463b      	mov	r3, r7
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	6959      	ldr	r1, [r3, #20]
 80064f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8006500:	1d38      	adds	r0, r7, #4
 8006502:	6800      	ldr	r0, [r0, #0]
 8006504:	f001 f92a 	bl	800775c <USB_WritePMA>
            ep->xfer_buff += len;
 8006508:	463b      	mov	r3, r7
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	695a      	ldr	r2, [r3, #20]
 800650e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006512:	441a      	add	r2, r3
 8006514:	463b      	mov	r3, r7
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800651a:	463b      	mov	r3, r7
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	6a1a      	ldr	r2, [r3, #32]
 8006520:	463b      	mov	r3, r7
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	691b      	ldr	r3, [r3, #16]
 8006526:	429a      	cmp	r2, r3
 8006528:	d909      	bls.n	800653e <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 800652a:	463b      	mov	r3, r7
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	6a1a      	ldr	r2, [r3, #32]
 8006530:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006534:	1ad2      	subs	r2, r2, r3
 8006536:	463b      	mov	r3, r7
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	621a      	str	r2, [r3, #32]
 800653c:	e008      	b.n	8006550 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 800653e:	463b      	mov	r3, r7
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	6a1b      	ldr	r3, [r3, #32]
 8006544:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8006548:	463b      	mov	r3, r7
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2200      	movs	r2, #0
 800654e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006550:	463b      	mov	r3, r7
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	785b      	ldrb	r3, [r3, #1]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d164      	bne.n	8006624 <USB_EPStartXfer+0x384>
 800655a:	1d3b      	adds	r3, r7, #4
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	61fb      	str	r3, [r7, #28]
 8006560:	1d3b      	adds	r3, r7, #4
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006568:	b29b      	uxth	r3, r3
 800656a:	461a      	mov	r2, r3
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	4413      	add	r3, r2
 8006570:	61fb      	str	r3, [r7, #28]
 8006572:	463b      	mov	r3, r7
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	011a      	lsls	r2, r3, #4
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	4413      	add	r3, r2
 800657e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006582:	61bb      	str	r3, [r7, #24]
 8006584:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006588:	2b00      	cmp	r3, #0
 800658a:	d112      	bne.n	80065b2 <USB_EPStartXfer+0x312>
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	881b      	ldrh	r3, [r3, #0]
 8006590:	b29b      	uxth	r3, r3
 8006592:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006596:	b29a      	uxth	r2, r3
 8006598:	69bb      	ldr	r3, [r7, #24]
 800659a:	801a      	strh	r2, [r3, #0]
 800659c:	69bb      	ldr	r3, [r7, #24]
 800659e:	881b      	ldrh	r3, [r3, #0]
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065aa:	b29a      	uxth	r2, r3
 80065ac:	69bb      	ldr	r3, [r7, #24]
 80065ae:	801a      	strh	r2, [r3, #0]
 80065b0:	e057      	b.n	8006662 <USB_EPStartXfer+0x3c2>
 80065b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80065b6:	2b3e      	cmp	r3, #62	; 0x3e
 80065b8:	d817      	bhi.n	80065ea <USB_EPStartXfer+0x34a>
 80065ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80065be:	085b      	lsrs	r3, r3, #1
 80065c0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80065c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80065c8:	f003 0301 	and.w	r3, r3, #1
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d004      	beq.n	80065da <USB_EPStartXfer+0x33a>
 80065d0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80065d4:	3301      	adds	r3, #1
 80065d6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80065da:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80065de:	b29b      	uxth	r3, r3
 80065e0:	029b      	lsls	r3, r3, #10
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	801a      	strh	r2, [r3, #0]
 80065e8:	e03b      	b.n	8006662 <USB_EPStartXfer+0x3c2>
 80065ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80065ee:	095b      	lsrs	r3, r3, #5
 80065f0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80065f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80065f8:	f003 031f 	and.w	r3, r3, #31
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d104      	bne.n	800660a <USB_EPStartXfer+0x36a>
 8006600:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006604:	3b01      	subs	r3, #1
 8006606:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800660a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800660e:	b29b      	uxth	r3, r3
 8006610:	029b      	lsls	r3, r3, #10
 8006612:	b29b      	uxth	r3, r3
 8006614:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006618:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800661c:	b29a      	uxth	r2, r3
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	801a      	strh	r2, [r3, #0]
 8006622:	e01e      	b.n	8006662 <USB_EPStartXfer+0x3c2>
 8006624:	463b      	mov	r3, r7
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	785b      	ldrb	r3, [r3, #1]
 800662a:	2b01      	cmp	r3, #1
 800662c:	d119      	bne.n	8006662 <USB_EPStartXfer+0x3c2>
 800662e:	1d3b      	adds	r3, r7, #4
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	627b      	str	r3, [r7, #36]	; 0x24
 8006634:	1d3b      	adds	r3, r7, #4
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800663c:	b29b      	uxth	r3, r3
 800663e:	461a      	mov	r2, r3
 8006640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006642:	4413      	add	r3, r2
 8006644:	627b      	str	r3, [r7, #36]	; 0x24
 8006646:	463b      	mov	r3, r7
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	011a      	lsls	r2, r3, #4
 800664e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006650:	4413      	add	r3, r2
 8006652:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006656:	623b      	str	r3, [r7, #32]
 8006658:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800665c:	b29a      	uxth	r2, r3
 800665e:	6a3b      	ldr	r3, [r7, #32]
 8006660:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006662:	463b      	mov	r3, r7
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	891b      	ldrh	r3, [r3, #8]
 8006668:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800666c:	463b      	mov	r3, r7
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	6959      	ldr	r1, [r3, #20]
 8006672:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006676:	b29b      	uxth	r3, r3
 8006678:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800667c:	1d38      	adds	r0, r7, #4
 800667e:	6800      	ldr	r0, [r0, #0]
 8006680:	f001 f86c 	bl	800775c <USB_WritePMA>
 8006684:	e33b      	b.n	8006cfe <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006686:	463b      	mov	r3, r7
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	785b      	ldrb	r3, [r3, #1]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d164      	bne.n	800675a <USB_EPStartXfer+0x4ba>
 8006690:	1d3b      	adds	r3, r7, #4
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006696:	1d3b      	adds	r3, r7, #4
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800669e:	b29b      	uxth	r3, r3
 80066a0:	461a      	mov	r2, r3
 80066a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066a4:	4413      	add	r3, r2
 80066a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80066a8:	463b      	mov	r3, r7
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	781b      	ldrb	r3, [r3, #0]
 80066ae:	011a      	lsls	r2, r3, #4
 80066b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066b2:	4413      	add	r3, r2
 80066b4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80066b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80066ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d112      	bne.n	80066e8 <USB_EPStartXfer+0x448>
 80066c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066c4:	881b      	ldrh	r3, [r3, #0]
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80066cc:	b29a      	uxth	r2, r3
 80066ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066d0:	801a      	strh	r2, [r3, #0]
 80066d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066d4:	881b      	ldrh	r3, [r3, #0]
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066e4:	801a      	strh	r2, [r3, #0]
 80066e6:	e057      	b.n	8006798 <USB_EPStartXfer+0x4f8>
 80066e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80066ec:	2b3e      	cmp	r3, #62	; 0x3e
 80066ee:	d817      	bhi.n	8006720 <USB_EPStartXfer+0x480>
 80066f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80066f4:	085b      	lsrs	r3, r3, #1
 80066f6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80066fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80066fe:	f003 0301 	and.w	r3, r3, #1
 8006702:	2b00      	cmp	r3, #0
 8006704:	d004      	beq.n	8006710 <USB_EPStartXfer+0x470>
 8006706:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800670a:	3301      	adds	r3, #1
 800670c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006710:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006714:	b29b      	uxth	r3, r3
 8006716:	029b      	lsls	r3, r3, #10
 8006718:	b29a      	uxth	r2, r3
 800671a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800671c:	801a      	strh	r2, [r3, #0]
 800671e:	e03b      	b.n	8006798 <USB_EPStartXfer+0x4f8>
 8006720:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006724:	095b      	lsrs	r3, r3, #5
 8006726:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800672a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800672e:	f003 031f 	and.w	r3, r3, #31
 8006732:	2b00      	cmp	r3, #0
 8006734:	d104      	bne.n	8006740 <USB_EPStartXfer+0x4a0>
 8006736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800673a:	3b01      	subs	r3, #1
 800673c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006740:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006744:	b29b      	uxth	r3, r3
 8006746:	029b      	lsls	r3, r3, #10
 8006748:	b29b      	uxth	r3, r3
 800674a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800674e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006752:	b29a      	uxth	r2, r3
 8006754:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006756:	801a      	strh	r2, [r3, #0]
 8006758:	e01e      	b.n	8006798 <USB_EPStartXfer+0x4f8>
 800675a:	463b      	mov	r3, r7
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	785b      	ldrb	r3, [r3, #1]
 8006760:	2b01      	cmp	r3, #1
 8006762:	d119      	bne.n	8006798 <USB_EPStartXfer+0x4f8>
 8006764:	1d3b      	adds	r3, r7, #4
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	657b      	str	r3, [r7, #84]	; 0x54
 800676a:	1d3b      	adds	r3, r7, #4
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006772:	b29b      	uxth	r3, r3
 8006774:	461a      	mov	r2, r3
 8006776:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006778:	4413      	add	r3, r2
 800677a:	657b      	str	r3, [r7, #84]	; 0x54
 800677c:	463b      	mov	r3, r7
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	011a      	lsls	r2, r3, #4
 8006784:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006786:	4413      	add	r3, r2
 8006788:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800678c:	653b      	str	r3, [r7, #80]	; 0x50
 800678e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006792:	b29a      	uxth	r2, r3
 8006794:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006796:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006798:	463b      	mov	r3, r7
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	891b      	ldrh	r3, [r3, #8]
 800679e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80067a2:	463b      	mov	r3, r7
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	6959      	ldr	r1, [r3, #20]
 80067a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80067b2:	1d38      	adds	r0, r7, #4
 80067b4:	6800      	ldr	r0, [r0, #0]
 80067b6:	f000 ffd1 	bl	800775c <USB_WritePMA>
            ep->xfer_buff += len;
 80067ba:	463b      	mov	r3, r7
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	695a      	ldr	r2, [r3, #20]
 80067c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80067c4:	441a      	add	r2, r3
 80067c6:	463b      	mov	r3, r7
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80067cc:	463b      	mov	r3, r7
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	6a1a      	ldr	r2, [r3, #32]
 80067d2:	463b      	mov	r3, r7
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	691b      	ldr	r3, [r3, #16]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d909      	bls.n	80067f0 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 80067dc:	463b      	mov	r3, r7
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	6a1a      	ldr	r2, [r3, #32]
 80067e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80067e6:	1ad2      	subs	r2, r2, r3
 80067e8:	463b      	mov	r3, r7
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	621a      	str	r2, [r3, #32]
 80067ee:	e008      	b.n	8006802 <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 80067f0:	463b      	mov	r3, r7
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	6a1b      	ldr	r3, [r3, #32]
 80067f6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 80067fa:	463b      	mov	r3, r7
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2200      	movs	r2, #0
 8006800:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006802:	1d3b      	adds	r3, r7, #4
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	647b      	str	r3, [r7, #68]	; 0x44
 8006808:	463b      	mov	r3, r7
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	785b      	ldrb	r3, [r3, #1]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d164      	bne.n	80068dc <USB_EPStartXfer+0x63c>
 8006812:	1d3b      	adds	r3, r7, #4
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006818:	1d3b      	adds	r3, r7, #4
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006820:	b29b      	uxth	r3, r3
 8006822:	461a      	mov	r2, r3
 8006824:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006826:	4413      	add	r3, r2
 8006828:	63fb      	str	r3, [r7, #60]	; 0x3c
 800682a:	463b      	mov	r3, r7
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	011a      	lsls	r2, r3, #4
 8006832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006834:	4413      	add	r3, r2
 8006836:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800683a:	63bb      	str	r3, [r7, #56]	; 0x38
 800683c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006840:	2b00      	cmp	r3, #0
 8006842:	d112      	bne.n	800686a <USB_EPStartXfer+0x5ca>
 8006844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006846:	881b      	ldrh	r3, [r3, #0]
 8006848:	b29b      	uxth	r3, r3
 800684a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800684e:	b29a      	uxth	r2, r3
 8006850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006852:	801a      	strh	r2, [r3, #0]
 8006854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006856:	881b      	ldrh	r3, [r3, #0]
 8006858:	b29b      	uxth	r3, r3
 800685a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800685e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006862:	b29a      	uxth	r2, r3
 8006864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006866:	801a      	strh	r2, [r3, #0]
 8006868:	e054      	b.n	8006914 <USB_EPStartXfer+0x674>
 800686a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800686e:	2b3e      	cmp	r3, #62	; 0x3e
 8006870:	d817      	bhi.n	80068a2 <USB_EPStartXfer+0x602>
 8006872:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006876:	085b      	lsrs	r3, r3, #1
 8006878:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800687c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006880:	f003 0301 	and.w	r3, r3, #1
 8006884:	2b00      	cmp	r3, #0
 8006886:	d004      	beq.n	8006892 <USB_EPStartXfer+0x5f2>
 8006888:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800688c:	3301      	adds	r3, #1
 800688e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006892:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006896:	b29b      	uxth	r3, r3
 8006898:	029b      	lsls	r3, r3, #10
 800689a:	b29a      	uxth	r2, r3
 800689c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800689e:	801a      	strh	r2, [r3, #0]
 80068a0:	e038      	b.n	8006914 <USB_EPStartXfer+0x674>
 80068a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80068a6:	095b      	lsrs	r3, r3, #5
 80068a8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80068ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80068b0:	f003 031f 	and.w	r3, r3, #31
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d104      	bne.n	80068c2 <USB_EPStartXfer+0x622>
 80068b8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80068bc:	3b01      	subs	r3, #1
 80068be:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80068c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	029b      	lsls	r3, r3, #10
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068d4:	b29a      	uxth	r2, r3
 80068d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068d8:	801a      	strh	r2, [r3, #0]
 80068da:	e01b      	b.n	8006914 <USB_EPStartXfer+0x674>
 80068dc:	463b      	mov	r3, r7
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	785b      	ldrb	r3, [r3, #1]
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d116      	bne.n	8006914 <USB_EPStartXfer+0x674>
 80068e6:	1d3b      	adds	r3, r7, #4
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	461a      	mov	r2, r3
 80068f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068f4:	4413      	add	r3, r2
 80068f6:	647b      	str	r3, [r7, #68]	; 0x44
 80068f8:	463b      	mov	r3, r7
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	011a      	lsls	r2, r3, #4
 8006900:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006902:	4413      	add	r3, r2
 8006904:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006908:	643b      	str	r3, [r7, #64]	; 0x40
 800690a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800690e:	b29a      	uxth	r2, r3
 8006910:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006912:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006914:	463b      	mov	r3, r7
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	895b      	ldrh	r3, [r3, #10]
 800691a:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800691e:	463b      	mov	r3, r7
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	6959      	ldr	r1, [r3, #20]
 8006924:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006928:	b29b      	uxth	r3, r3
 800692a:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800692e:	1d38      	adds	r0, r7, #4
 8006930:	6800      	ldr	r0, [r0, #0]
 8006932:	f000 ff13 	bl	800775c <USB_WritePMA>
 8006936:	e1e2      	b.n	8006cfe <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006938:	463b      	mov	r3, r7
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	6a1b      	ldr	r3, [r3, #32]
 800693e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8006942:	1d3b      	adds	r3, r7, #4
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	463b      	mov	r3, r7
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	4413      	add	r3, r2
 8006950:	881b      	ldrh	r3, [r3, #0]
 8006952:	b29b      	uxth	r3, r3
 8006954:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8006958:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800695c:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8006960:	1d3b      	adds	r3, r7, #4
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	463b      	mov	r3, r7
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	009b      	lsls	r3, r3, #2
 800696c:	441a      	add	r2, r3
 800696e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8006972:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006976:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800697a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800697e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006982:	b29b      	uxth	r3, r3
 8006984:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006986:	1d3b      	adds	r3, r7, #4
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	663b      	str	r3, [r7, #96]	; 0x60
 800698c:	1d3b      	adds	r3, r7, #4
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006994:	b29b      	uxth	r3, r3
 8006996:	461a      	mov	r2, r3
 8006998:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800699a:	4413      	add	r3, r2
 800699c:	663b      	str	r3, [r7, #96]	; 0x60
 800699e:	463b      	mov	r3, r7
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	011a      	lsls	r2, r3, #4
 80069a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80069a8:	4413      	add	r3, r2
 80069aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80069ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80069b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80069b4:	b29a      	uxth	r2, r3
 80069b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80069b8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80069ba:	463b      	mov	r3, r7
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	891b      	ldrh	r3, [r3, #8]
 80069c0:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80069c4:	463b      	mov	r3, r7
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	6959      	ldr	r1, [r3, #20]
 80069ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80069d4:	1d38      	adds	r0, r7, #4
 80069d6:	6800      	ldr	r0, [r0, #0]
 80069d8:	f000 fec0 	bl	800775c <USB_WritePMA>
 80069dc:	e18f      	b.n	8006cfe <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80069de:	1d3b      	adds	r3, r7, #4
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	463b      	mov	r3, r7
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	009b      	lsls	r3, r3, #2
 80069ea:	4413      	add	r3, r2
 80069ec:	881b      	ldrh	r3, [r3, #0]
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f000 808f 	beq.w	8006b18 <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80069fa:	1d3b      	adds	r3, r7, #4
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	67bb      	str	r3, [r7, #120]	; 0x78
 8006a00:	463b      	mov	r3, r7
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	785b      	ldrb	r3, [r3, #1]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d164      	bne.n	8006ad4 <USB_EPStartXfer+0x834>
 8006a0a:	1d3b      	adds	r3, r7, #4
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	673b      	str	r3, [r7, #112]	; 0x70
 8006a10:	1d3b      	adds	r3, r7, #4
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a1e:	4413      	add	r3, r2
 8006a20:	673b      	str	r3, [r7, #112]	; 0x70
 8006a22:	463b      	mov	r3, r7
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	011a      	lsls	r2, r3, #4
 8006a2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a2c:	4413      	add	r3, r2
 8006a2e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006a32:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006a34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d112      	bne.n	8006a62 <USB_EPStartXfer+0x7c2>
 8006a3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a3e:	881b      	ldrh	r3, [r3, #0]
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006a46:	b29a      	uxth	r2, r3
 8006a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a4a:	801a      	strh	r2, [r3, #0]
 8006a4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a4e:	881b      	ldrh	r3, [r3, #0]
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a5a:	b29a      	uxth	r2, r3
 8006a5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a5e:	801a      	strh	r2, [r3, #0]
 8006a60:	e054      	b.n	8006b0c <USB_EPStartXfer+0x86c>
 8006a62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006a66:	2b3e      	cmp	r3, #62	; 0x3e
 8006a68:	d817      	bhi.n	8006a9a <USB_EPStartXfer+0x7fa>
 8006a6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006a6e:	085b      	lsrs	r3, r3, #1
 8006a70:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006a74:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006a78:	f003 0301 	and.w	r3, r3, #1
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d004      	beq.n	8006a8a <USB_EPStartXfer+0x7ea>
 8006a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a84:	3301      	adds	r3, #1
 8006a86:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	029b      	lsls	r3, r3, #10
 8006a92:	b29a      	uxth	r2, r3
 8006a94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a96:	801a      	strh	r2, [r3, #0]
 8006a98:	e038      	b.n	8006b0c <USB_EPStartXfer+0x86c>
 8006a9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006a9e:	095b      	lsrs	r3, r3, #5
 8006aa0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006aa4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006aa8:	f003 031f 	and.w	r3, r3, #31
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d104      	bne.n	8006aba <USB_EPStartXfer+0x81a>
 8006ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	029b      	lsls	r3, r3, #10
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ac8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006acc:	b29a      	uxth	r2, r3
 8006ace:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ad0:	801a      	strh	r2, [r3, #0]
 8006ad2:	e01b      	b.n	8006b0c <USB_EPStartXfer+0x86c>
 8006ad4:	463b      	mov	r3, r7
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	785b      	ldrb	r3, [r3, #1]
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d116      	bne.n	8006b0c <USB_EPStartXfer+0x86c>
 8006ade:	1d3b      	adds	r3, r7, #4
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	461a      	mov	r2, r3
 8006aea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006aec:	4413      	add	r3, r2
 8006aee:	67bb      	str	r3, [r7, #120]	; 0x78
 8006af0:	463b      	mov	r3, r7
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	011a      	lsls	r2, r3, #4
 8006af8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006afa:	4413      	add	r3, r2
 8006afc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006b00:	677b      	str	r3, [r7, #116]	; 0x74
 8006b02:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b0a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006b0c:	463b      	mov	r3, r7
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	895b      	ldrh	r3, [r3, #10]
 8006b12:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8006b16:	e097      	b.n	8006c48 <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006b18:	463b      	mov	r3, r7
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	785b      	ldrb	r3, [r3, #1]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d168      	bne.n	8006bf4 <USB_EPStartXfer+0x954>
 8006b22:	1d3b      	adds	r3, r7, #4
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006b2a:	1d3b      	adds	r3, r7, #4
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	461a      	mov	r2, r3
 8006b36:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006b3a:	4413      	add	r3, r2
 8006b3c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006b40:	463b      	mov	r3, r7
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	011a      	lsls	r2, r3, #4
 8006b48:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006b4c:	4413      	add	r3, r2
 8006b4e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006b52:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006b54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d112      	bne.n	8006b82 <USB_EPStartXfer+0x8e2>
 8006b5c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006b5e:	881b      	ldrh	r3, [r3, #0]
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006b66:	b29a      	uxth	r2, r3
 8006b68:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006b6a:	801a      	strh	r2, [r3, #0]
 8006b6c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006b6e:	881b      	ldrh	r3, [r3, #0]
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b7a:	b29a      	uxth	r2, r3
 8006b7c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006b7e:	801a      	strh	r2, [r3, #0]
 8006b80:	e05d      	b.n	8006c3e <USB_EPStartXfer+0x99e>
 8006b82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006b86:	2b3e      	cmp	r3, #62	; 0x3e
 8006b88:	d817      	bhi.n	8006bba <USB_EPStartXfer+0x91a>
 8006b8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006b8e:	085b      	lsrs	r3, r3, #1
 8006b90:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006b94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006b98:	f003 0301 	and.w	r3, r3, #1
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d004      	beq.n	8006baa <USB_EPStartXfer+0x90a>
 8006ba0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006baa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	029b      	lsls	r3, r3, #10
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006bb6:	801a      	strh	r2, [r3, #0]
 8006bb8:	e041      	b.n	8006c3e <USB_EPStartXfer+0x99e>
 8006bba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006bbe:	095b      	lsrs	r3, r3, #5
 8006bc0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006bc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006bc8:	f003 031f 	and.w	r3, r3, #31
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d104      	bne.n	8006bda <USB_EPStartXfer+0x93a>
 8006bd0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006bda:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	029b      	lsls	r3, r3, #10
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006be8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bec:	b29a      	uxth	r2, r3
 8006bee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006bf0:	801a      	strh	r2, [r3, #0]
 8006bf2:	e024      	b.n	8006c3e <USB_EPStartXfer+0x99e>
 8006bf4:	463b      	mov	r3, r7
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	785b      	ldrb	r3, [r3, #1]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d11f      	bne.n	8006c3e <USB_EPStartXfer+0x99e>
 8006bfe:	1d3b      	adds	r3, r7, #4
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c06:	1d3b      	adds	r3, r7, #4
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	461a      	mov	r2, r3
 8006c12:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006c16:	4413      	add	r3, r2
 8006c18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c1c:	463b      	mov	r3, r7
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	011a      	lsls	r2, r3, #4
 8006c24:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006c28:	4413      	add	r3, r2
 8006c2a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006c2e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006c32:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006c36:	b29a      	uxth	r2, r3
 8006c38:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c3c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006c3e:	463b      	mov	r3, r7
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	891b      	ldrh	r3, [r3, #8]
 8006c44:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006c48:	463b      	mov	r3, r7
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	6959      	ldr	r1, [r3, #20]
 8006c4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8006c58:	1d38      	adds	r0, r7, #4
 8006c5a:	6800      	ldr	r0, [r0, #0]
 8006c5c:	f000 fd7e 	bl	800775c <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8006c60:	463b      	mov	r3, r7
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	785b      	ldrb	r3, [r3, #1]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d122      	bne.n	8006cb0 <USB_EPStartXfer+0xa10>
 8006c6a:	1d3b      	adds	r3, r7, #4
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	463b      	mov	r3, r7
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	4413      	add	r3, r2
 8006c78:	881b      	ldrh	r3, [r3, #0]
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c84:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8006c88:	1d3b      	adds	r3, r7, #4
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	463b      	mov	r3, r7
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	441a      	add	r2, r3
 8006c96:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8006c9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ca2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ca6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	8013      	strh	r3, [r2, #0]
 8006cae:	e026      	b.n	8006cfe <USB_EPStartXfer+0xa5e>
 8006cb0:	463b      	mov	r3, r7
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	785b      	ldrb	r3, [r3, #1]
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d121      	bne.n	8006cfe <USB_EPStartXfer+0xa5e>
 8006cba:	1d3b      	adds	r3, r7, #4
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	463b      	mov	r3, r7
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	4413      	add	r3, r2
 8006cc8:	881b      	ldrh	r3, [r3, #0]
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cd4:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8006cd8:	1d3b      	adds	r3, r7, #4
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	463b      	mov	r3, r7
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	009b      	lsls	r3, r3, #2
 8006ce4:	441a      	add	r2, r3
 8006ce6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8006cea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cf2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006cf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cfa:	b29b      	uxth	r3, r3
 8006cfc:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006cfe:	1d3b      	adds	r3, r7, #4
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	463b      	mov	r3, r7
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	4413      	add	r3, r2
 8006d0c:	881b      	ldrh	r3, [r3, #0]
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	f107 020e 	add.w	r2, r7, #14
 8006d14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d1c:	8013      	strh	r3, [r2, #0]
 8006d1e:	f107 030e 	add.w	r3, r7, #14
 8006d22:	f107 020e 	add.w	r2, r7, #14
 8006d26:	8812      	ldrh	r2, [r2, #0]
 8006d28:	f082 0210 	eor.w	r2, r2, #16
 8006d2c:	801a      	strh	r2, [r3, #0]
 8006d2e:	f107 030e 	add.w	r3, r7, #14
 8006d32:	f107 020e 	add.w	r2, r7, #14
 8006d36:	8812      	ldrh	r2, [r2, #0]
 8006d38:	f082 0220 	eor.w	r2, r2, #32
 8006d3c:	801a      	strh	r2, [r3, #0]
 8006d3e:	1d3b      	adds	r3, r7, #4
 8006d40:	681a      	ldr	r2, [r3, #0]
 8006d42:	463b      	mov	r3, r7
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	781b      	ldrb	r3, [r3, #0]
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	441a      	add	r2, r3
 8006d4c:	f107 030e 	add.w	r3, r7, #14
 8006d50:	881b      	ldrh	r3, [r3, #0]
 8006d52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d62:	b29b      	uxth	r3, r3
 8006d64:	8013      	strh	r3, [r2, #0]
 8006d66:	e3b5      	b.n	80074d4 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006d68:	463b      	mov	r3, r7
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	7b1b      	ldrb	r3, [r3, #12]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	f040 8090 	bne.w	8006e94 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006d74:	463b      	mov	r3, r7
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	699a      	ldr	r2, [r3, #24]
 8006d7a:	463b      	mov	r3, r7
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	691b      	ldr	r3, [r3, #16]
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d90e      	bls.n	8006da2 <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 8006d84:	463b      	mov	r3, r7
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 8006d8e:	463b      	mov	r3, r7
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	699a      	ldr	r2, [r3, #24]
 8006d94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006d98:	1ad2      	subs	r2, r2, r3
 8006d9a:	463b      	mov	r3, r7
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	619a      	str	r2, [r3, #24]
 8006da0:	e008      	b.n	8006db4 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 8006da2:	463b      	mov	r3, r7
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	699b      	ldr	r3, [r3, #24]
 8006da8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 8006dac:	463b      	mov	r3, r7
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	2200      	movs	r2, #0
 8006db2:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006db4:	1d3b      	adds	r3, r7, #4
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006dbc:	1d3b      	adds	r3, r7, #4
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006dcc:	4413      	add	r3, r2
 8006dce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006dd2:	463b      	mov	r3, r7
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	011a      	lsls	r2, r3, #4
 8006dda:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006dde:	4413      	add	r3, r2
 8006de0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006de4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006de8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d116      	bne.n	8006e1e <USB_EPStartXfer+0xb7e>
 8006df0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006df4:	881b      	ldrh	r3, [r3, #0]
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006dfc:	b29a      	uxth	r2, r3
 8006dfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e02:	801a      	strh	r2, [r3, #0]
 8006e04:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e08:	881b      	ldrh	r3, [r3, #0]
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e14:	b29a      	uxth	r2, r3
 8006e16:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e1a:	801a      	strh	r2, [r3, #0]
 8006e1c:	e32c      	b.n	8007478 <USB_EPStartXfer+0x11d8>
 8006e1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e22:	2b3e      	cmp	r3, #62	; 0x3e
 8006e24:	d818      	bhi.n	8006e58 <USB_EPStartXfer+0xbb8>
 8006e26:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e2a:	085b      	lsrs	r3, r3, #1
 8006e2c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006e30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e34:	f003 0301 	and.w	r3, r3, #1
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d004      	beq.n	8006e46 <USB_EPStartXfer+0xba6>
 8006e3c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006e40:	3301      	adds	r3, #1
 8006e42:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006e46:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	029b      	lsls	r3, r3, #10
 8006e4e:	b29a      	uxth	r2, r3
 8006e50:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e54:	801a      	strh	r2, [r3, #0]
 8006e56:	e30f      	b.n	8007478 <USB_EPStartXfer+0x11d8>
 8006e58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e5c:	095b      	lsrs	r3, r3, #5
 8006e5e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006e62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e66:	f003 031f 	and.w	r3, r3, #31
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d104      	bne.n	8006e78 <USB_EPStartXfer+0xbd8>
 8006e6e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006e72:	3b01      	subs	r3, #1
 8006e74:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006e78:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	029b      	lsls	r3, r3, #10
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e8a:	b29a      	uxth	r2, r3
 8006e8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e90:	801a      	strh	r2, [r3, #0]
 8006e92:	e2f1      	b.n	8007478 <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006e94:	463b      	mov	r3, r7
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	78db      	ldrb	r3, [r3, #3]
 8006e9a:	2b02      	cmp	r3, #2
 8006e9c:	f040 818f 	bne.w	80071be <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006ea0:	463b      	mov	r3, r7
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	785b      	ldrb	r3, [r3, #1]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d175      	bne.n	8006f96 <USB_EPStartXfer+0xcf6>
 8006eaa:	1d3b      	adds	r3, r7, #4
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006eb2:	1d3b      	adds	r3, r7, #4
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	461a      	mov	r2, r3
 8006ebe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006ec2:	4413      	add	r3, r2
 8006ec4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ec8:	463b      	mov	r3, r7
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	011a      	lsls	r2, r3, #4
 8006ed0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006ed4:	4413      	add	r3, r2
 8006ed6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006eda:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006ede:	463b      	mov	r3, r7
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	691b      	ldr	r3, [r3, #16]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d116      	bne.n	8006f16 <USB_EPStartXfer+0xc76>
 8006ee8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006eec:	881b      	ldrh	r3, [r3, #0]
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006ef4:	b29a      	uxth	r2, r3
 8006ef6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006efa:	801a      	strh	r2, [r3, #0]
 8006efc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f00:	881b      	ldrh	r3, [r3, #0]
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f0c:	b29a      	uxth	r2, r3
 8006f0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f12:	801a      	strh	r2, [r3, #0]
 8006f14:	e065      	b.n	8006fe2 <USB_EPStartXfer+0xd42>
 8006f16:	463b      	mov	r3, r7
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	2b3e      	cmp	r3, #62	; 0x3e
 8006f1e:	d81a      	bhi.n	8006f56 <USB_EPStartXfer+0xcb6>
 8006f20:	463b      	mov	r3, r7
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	691b      	ldr	r3, [r3, #16]
 8006f26:	085b      	lsrs	r3, r3, #1
 8006f28:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006f2c:	463b      	mov	r3, r7
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	f003 0301 	and.w	r3, r3, #1
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d004      	beq.n	8006f44 <USB_EPStartXfer+0xca4>
 8006f3a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006f3e:	3301      	adds	r3, #1
 8006f40:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006f44:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	029b      	lsls	r3, r3, #10
 8006f4c:	b29a      	uxth	r2, r3
 8006f4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f52:	801a      	strh	r2, [r3, #0]
 8006f54:	e045      	b.n	8006fe2 <USB_EPStartXfer+0xd42>
 8006f56:	463b      	mov	r3, r7
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	095b      	lsrs	r3, r3, #5
 8006f5e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006f62:	463b      	mov	r3, r7
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	691b      	ldr	r3, [r3, #16]
 8006f68:	f003 031f 	and.w	r3, r3, #31
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d104      	bne.n	8006f7a <USB_EPStartXfer+0xcda>
 8006f70:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006f74:	3b01      	subs	r3, #1
 8006f76:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006f7a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	029b      	lsls	r3, r3, #10
 8006f82:	b29b      	uxth	r3, r3
 8006f84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f8c:	b29a      	uxth	r2, r3
 8006f8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f92:	801a      	strh	r2, [r3, #0]
 8006f94:	e025      	b.n	8006fe2 <USB_EPStartXfer+0xd42>
 8006f96:	463b      	mov	r3, r7
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	785b      	ldrb	r3, [r3, #1]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d120      	bne.n	8006fe2 <USB_EPStartXfer+0xd42>
 8006fa0:	1d3b      	adds	r3, r7, #4
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006fa8:	1d3b      	adds	r3, r7, #4
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006fb8:	4413      	add	r3, r2
 8006fba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006fbe:	463b      	mov	r3, r7
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	011a      	lsls	r2, r3, #4
 8006fc6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006fca:	4413      	add	r3, r2
 8006fcc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006fd0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006fd4:	463b      	mov	r3, r7
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	b29a      	uxth	r2, r3
 8006fdc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006fe0:	801a      	strh	r2, [r3, #0]
 8006fe2:	1d3b      	adds	r3, r7, #4
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006fea:	463b      	mov	r3, r7
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	785b      	ldrb	r3, [r3, #1]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d175      	bne.n	80070e0 <USB_EPStartXfer+0xe40>
 8006ff4:	1d3b      	adds	r3, r7, #4
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006ffc:	1d3b      	adds	r3, r7, #4
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007004:	b29b      	uxth	r3, r3
 8007006:	461a      	mov	r2, r3
 8007008:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800700c:	4413      	add	r3, r2
 800700e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007012:	463b      	mov	r3, r7
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	781b      	ldrb	r3, [r3, #0]
 8007018:	011a      	lsls	r2, r3, #4
 800701a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800701e:	4413      	add	r3, r2
 8007020:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007024:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007028:	463b      	mov	r3, r7
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	691b      	ldr	r3, [r3, #16]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d116      	bne.n	8007060 <USB_EPStartXfer+0xdc0>
 8007032:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007036:	881b      	ldrh	r3, [r3, #0]
 8007038:	b29b      	uxth	r3, r3
 800703a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800703e:	b29a      	uxth	r2, r3
 8007040:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007044:	801a      	strh	r2, [r3, #0]
 8007046:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800704a:	881b      	ldrh	r3, [r3, #0]
 800704c:	b29b      	uxth	r3, r3
 800704e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007052:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007056:	b29a      	uxth	r2, r3
 8007058:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800705c:	801a      	strh	r2, [r3, #0]
 800705e:	e061      	b.n	8007124 <USB_EPStartXfer+0xe84>
 8007060:	463b      	mov	r3, r7
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	2b3e      	cmp	r3, #62	; 0x3e
 8007068:	d81a      	bhi.n	80070a0 <USB_EPStartXfer+0xe00>
 800706a:	463b      	mov	r3, r7
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	085b      	lsrs	r3, r3, #1
 8007072:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007076:	463b      	mov	r3, r7
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	691b      	ldr	r3, [r3, #16]
 800707c:	f003 0301 	and.w	r3, r3, #1
 8007080:	2b00      	cmp	r3, #0
 8007082:	d004      	beq.n	800708e <USB_EPStartXfer+0xdee>
 8007084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007088:	3301      	adds	r3, #1
 800708a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800708e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007092:	b29b      	uxth	r3, r3
 8007094:	029b      	lsls	r3, r3, #10
 8007096:	b29a      	uxth	r2, r3
 8007098:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800709c:	801a      	strh	r2, [r3, #0]
 800709e:	e041      	b.n	8007124 <USB_EPStartXfer+0xe84>
 80070a0:	463b      	mov	r3, r7
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	691b      	ldr	r3, [r3, #16]
 80070a6:	095b      	lsrs	r3, r3, #5
 80070a8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80070ac:	463b      	mov	r3, r7
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	f003 031f 	and.w	r3, r3, #31
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d104      	bne.n	80070c4 <USB_EPStartXfer+0xe24>
 80070ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070be:	3b01      	subs	r3, #1
 80070c0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80070c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	029b      	lsls	r3, r3, #10
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070d6:	b29a      	uxth	r2, r3
 80070d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070dc:	801a      	strh	r2, [r3, #0]
 80070de:	e021      	b.n	8007124 <USB_EPStartXfer+0xe84>
 80070e0:	463b      	mov	r3, r7
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	785b      	ldrb	r3, [r3, #1]
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d11c      	bne.n	8007124 <USB_EPStartXfer+0xe84>
 80070ea:	1d3b      	adds	r3, r7, #4
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	461a      	mov	r2, r3
 80070f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80070fa:	4413      	add	r3, r2
 80070fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007100:	463b      	mov	r3, r7
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	011a      	lsls	r2, r3, #4
 8007108:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800710c:	4413      	add	r3, r2
 800710e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007112:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8007116:	463b      	mov	r3, r7
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	b29a      	uxth	r2, r3
 800711e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007122:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007124:	463b      	mov	r3, r7
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	69db      	ldr	r3, [r3, #28]
 800712a:	2b00      	cmp	r3, #0
 800712c:	f000 81a4 	beq.w	8007478 <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007130:	1d3b      	adds	r3, r7, #4
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	463b      	mov	r3, r7
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	009b      	lsls	r3, r3, #2
 800713c:	4413      	add	r3, r2
 800713e:	881b      	ldrh	r3, [r3, #0]
 8007140:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007144:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8007148:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800714c:	2b00      	cmp	r3, #0
 800714e:	d005      	beq.n	800715c <USB_EPStartXfer+0xebc>
 8007150:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8007154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007158:	2b00      	cmp	r3, #0
 800715a:	d10d      	bne.n	8007178 <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800715c:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8007160:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007164:	2b00      	cmp	r3, #0
 8007166:	f040 8187 	bne.w	8007478 <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800716a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800716e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007172:	2b00      	cmp	r3, #0
 8007174:	f040 8180 	bne.w	8007478 <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8007178:	1d3b      	adds	r3, r7, #4
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	463b      	mov	r3, r7
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	009b      	lsls	r3, r3, #2
 8007184:	4413      	add	r3, r2
 8007186:	881b      	ldrh	r3, [r3, #0]
 8007188:	b29b      	uxth	r3, r3
 800718a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800718e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007192:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8007196:	1d3b      	adds	r3, r7, #4
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	463b      	mov	r3, r7
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	441a      	add	r2, r3
 80071a4:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80071a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80071ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80071b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80071b4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	8013      	strh	r3, [r2, #0]
 80071bc:	e15c      	b.n	8007478 <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80071be:	463b      	mov	r3, r7
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	78db      	ldrb	r3, [r3, #3]
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	f040 8155 	bne.w	8007474 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80071ca:	463b      	mov	r3, r7
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	699a      	ldr	r2, [r3, #24]
 80071d0:	463b      	mov	r3, r7
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d90e      	bls.n	80071f8 <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 80071da:	463b      	mov	r3, r7
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	691b      	ldr	r3, [r3, #16]
 80071e0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 80071e4:	463b      	mov	r3, r7
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	699a      	ldr	r2, [r3, #24]
 80071ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80071ee:	1ad2      	subs	r2, r2, r3
 80071f0:	463b      	mov	r3, r7
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	619a      	str	r2, [r3, #24]
 80071f6:	e008      	b.n	800720a <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 80071f8:	463b      	mov	r3, r7
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8007202:	463b      	mov	r3, r7
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2200      	movs	r2, #0
 8007208:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800720a:	463b      	mov	r3, r7
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	785b      	ldrb	r3, [r3, #1]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d16f      	bne.n	80072f4 <USB_EPStartXfer+0x1054>
 8007214:	1d3b      	adds	r3, r7, #4
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800721c:	1d3b      	adds	r3, r7, #4
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007224:	b29b      	uxth	r3, r3
 8007226:	461a      	mov	r2, r3
 8007228:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800722c:	4413      	add	r3, r2
 800722e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007232:	463b      	mov	r3, r7
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	011a      	lsls	r2, r3, #4
 800723a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800723e:	4413      	add	r3, r2
 8007240:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007244:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007248:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800724c:	2b00      	cmp	r3, #0
 800724e:	d116      	bne.n	800727e <USB_EPStartXfer+0xfde>
 8007250:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007254:	881b      	ldrh	r3, [r3, #0]
 8007256:	b29b      	uxth	r3, r3
 8007258:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800725c:	b29a      	uxth	r2, r3
 800725e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007262:	801a      	strh	r2, [r3, #0]
 8007264:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007268:	881b      	ldrh	r3, [r3, #0]
 800726a:	b29b      	uxth	r3, r3
 800726c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007270:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007274:	b29a      	uxth	r2, r3
 8007276:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800727a:	801a      	strh	r2, [r3, #0]
 800727c:	e05f      	b.n	800733e <USB_EPStartXfer+0x109e>
 800727e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007282:	2b3e      	cmp	r3, #62	; 0x3e
 8007284:	d818      	bhi.n	80072b8 <USB_EPStartXfer+0x1018>
 8007286:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800728a:	085b      	lsrs	r3, r3, #1
 800728c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007290:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007294:	f003 0301 	and.w	r3, r3, #1
 8007298:	2b00      	cmp	r3, #0
 800729a:	d004      	beq.n	80072a6 <USB_EPStartXfer+0x1006>
 800729c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072a0:	3301      	adds	r3, #1
 80072a2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80072a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072aa:	b29b      	uxth	r3, r3
 80072ac:	029b      	lsls	r3, r3, #10
 80072ae:	b29a      	uxth	r2, r3
 80072b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072b4:	801a      	strh	r2, [r3, #0]
 80072b6:	e042      	b.n	800733e <USB_EPStartXfer+0x109e>
 80072b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80072bc:	095b      	lsrs	r3, r3, #5
 80072be:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80072c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80072c6:	f003 031f 	and.w	r3, r3, #31
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d104      	bne.n	80072d8 <USB_EPStartXfer+0x1038>
 80072ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072d2:	3b01      	subs	r3, #1
 80072d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80072d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072dc:	b29b      	uxth	r3, r3
 80072de:	029b      	lsls	r3, r3, #10
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072ea:	b29a      	uxth	r2, r3
 80072ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072f0:	801a      	strh	r2, [r3, #0]
 80072f2:	e024      	b.n	800733e <USB_EPStartXfer+0x109e>
 80072f4:	463b      	mov	r3, r7
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	785b      	ldrb	r3, [r3, #1]
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d11f      	bne.n	800733e <USB_EPStartXfer+0x109e>
 80072fe:	1d3b      	adds	r3, r7, #4
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007306:	1d3b      	adds	r3, r7, #4
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800730e:	b29b      	uxth	r3, r3
 8007310:	461a      	mov	r2, r3
 8007312:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007316:	4413      	add	r3, r2
 8007318:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800731c:	463b      	mov	r3, r7
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	011a      	lsls	r2, r3, #4
 8007324:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007328:	4413      	add	r3, r2
 800732a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800732e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007332:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007336:	b29a      	uxth	r2, r3
 8007338:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800733c:	801a      	strh	r2, [r3, #0]
 800733e:	1d3b      	adds	r3, r7, #4
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007346:	463b      	mov	r3, r7
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	785b      	ldrb	r3, [r3, #1]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d16f      	bne.n	8007430 <USB_EPStartXfer+0x1190>
 8007350:	1d3b      	adds	r3, r7, #4
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007358:	1d3b      	adds	r3, r7, #4
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007360:	b29b      	uxth	r3, r3
 8007362:	461a      	mov	r2, r3
 8007364:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007368:	4413      	add	r3, r2
 800736a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800736e:	463b      	mov	r3, r7
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	781b      	ldrb	r3, [r3, #0]
 8007374:	011a      	lsls	r2, r3, #4
 8007376:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800737a:	4413      	add	r3, r2
 800737c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007380:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007384:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007388:	2b00      	cmp	r3, #0
 800738a:	d116      	bne.n	80073ba <USB_EPStartXfer+0x111a>
 800738c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007390:	881b      	ldrh	r3, [r3, #0]
 8007392:	b29b      	uxth	r3, r3
 8007394:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007398:	b29a      	uxth	r2, r3
 800739a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800739e:	801a      	strh	r2, [r3, #0]
 80073a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80073a4:	881b      	ldrh	r3, [r3, #0]
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073b0:	b29a      	uxth	r2, r3
 80073b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80073b6:	801a      	strh	r2, [r3, #0]
 80073b8:	e05e      	b.n	8007478 <USB_EPStartXfer+0x11d8>
 80073ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80073be:	2b3e      	cmp	r3, #62	; 0x3e
 80073c0:	d818      	bhi.n	80073f4 <USB_EPStartXfer+0x1154>
 80073c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80073c6:	085b      	lsrs	r3, r3, #1
 80073c8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80073cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80073d0:	f003 0301 	and.w	r3, r3, #1
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d004      	beq.n	80073e2 <USB_EPStartXfer+0x1142>
 80073d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80073dc:	3301      	adds	r3, #1
 80073de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80073e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	029b      	lsls	r3, r3, #10
 80073ea:	b29a      	uxth	r2, r3
 80073ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80073f0:	801a      	strh	r2, [r3, #0]
 80073f2:	e041      	b.n	8007478 <USB_EPStartXfer+0x11d8>
 80073f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80073f8:	095b      	lsrs	r3, r3, #5
 80073fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80073fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007402:	f003 031f 	and.w	r3, r3, #31
 8007406:	2b00      	cmp	r3, #0
 8007408:	d104      	bne.n	8007414 <USB_EPStartXfer+0x1174>
 800740a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800740e:	3b01      	subs	r3, #1
 8007410:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007414:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007418:	b29b      	uxth	r3, r3
 800741a:	029b      	lsls	r3, r3, #10
 800741c:	b29b      	uxth	r3, r3
 800741e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007422:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007426:	b29a      	uxth	r2, r3
 8007428:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800742c:	801a      	strh	r2, [r3, #0]
 800742e:	e023      	b.n	8007478 <USB_EPStartXfer+0x11d8>
 8007430:	463b      	mov	r3, r7
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	785b      	ldrb	r3, [r3, #1]
 8007436:	2b01      	cmp	r3, #1
 8007438:	d11e      	bne.n	8007478 <USB_EPStartXfer+0x11d8>
 800743a:	1d3b      	adds	r3, r7, #4
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007442:	b29b      	uxth	r3, r3
 8007444:	461a      	mov	r2, r3
 8007446:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800744a:	4413      	add	r3, r2
 800744c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007450:	463b      	mov	r3, r7
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	011a      	lsls	r2, r3, #4
 8007458:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800745c:	4413      	add	r3, r2
 800745e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007462:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007466:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800746a:	b29a      	uxth	r2, r3
 800746c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007470:	801a      	strh	r2, [r3, #0]
 8007472:	e001      	b.n	8007478 <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	e02e      	b.n	80074d6 <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007478:	1d3b      	adds	r3, r7, #4
 800747a:	681a      	ldr	r2, [r3, #0]
 800747c:	463b      	mov	r3, r7
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	009b      	lsls	r3, r3, #2
 8007484:	4413      	add	r3, r2
 8007486:	881b      	ldrh	r3, [r3, #0]
 8007488:	b29b      	uxth	r3, r3
 800748a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800748e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007492:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8007496:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800749a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800749e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80074a2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80074a6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80074aa:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80074ae:	1d3b      	adds	r3, r7, #4
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	463b      	mov	r3, r7
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	781b      	ldrb	r3, [r3, #0]
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	441a      	add	r2, r3
 80074bc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80074c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}

080074e0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	785b      	ldrb	r3, [r3, #1]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d020      	beq.n	8007534 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	781b      	ldrb	r3, [r3, #0]
 80074f8:	009b      	lsls	r3, r3, #2
 80074fa:	4413      	add	r3, r2
 80074fc:	881b      	ldrh	r3, [r3, #0]
 80074fe:	b29b      	uxth	r3, r3
 8007500:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007504:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007508:	81bb      	strh	r3, [r7, #12]
 800750a:	89bb      	ldrh	r3, [r7, #12]
 800750c:	f083 0310 	eor.w	r3, r3, #16
 8007510:	81bb      	strh	r3, [r7, #12]
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	781b      	ldrb	r3, [r3, #0]
 8007518:	009b      	lsls	r3, r3, #2
 800751a:	441a      	add	r2, r3
 800751c:	89bb      	ldrh	r3, [r7, #12]
 800751e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007522:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007526:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800752a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800752e:	b29b      	uxth	r3, r3
 8007530:	8013      	strh	r3, [r2, #0]
 8007532:	e01f      	b.n	8007574 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007534:	687a      	ldr	r2, [r7, #4]
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	781b      	ldrb	r3, [r3, #0]
 800753a:	009b      	lsls	r3, r3, #2
 800753c:	4413      	add	r3, r2
 800753e:	881b      	ldrh	r3, [r3, #0]
 8007540:	b29b      	uxth	r3, r3
 8007542:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800754a:	81fb      	strh	r3, [r7, #14]
 800754c:	89fb      	ldrh	r3, [r7, #14]
 800754e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007552:	81fb      	strh	r3, [r7, #14]
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	781b      	ldrb	r3, [r3, #0]
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	441a      	add	r2, r3
 800755e:	89fb      	ldrh	r3, [r7, #14]
 8007560:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007564:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007568:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800756c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007570:	b29b      	uxth	r3, r3
 8007572:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007574:	2300      	movs	r3, #0
}
 8007576:	4618      	mov	r0, r3
 8007578:	3714      	adds	r7, #20
 800757a:	46bd      	mov	sp, r7
 800757c:	bc80      	pop	{r7}
 800757e:	4770      	bx	lr

08007580 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007580:	b480      	push	{r7}
 8007582:	b087      	sub	sp, #28
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	7b1b      	ldrb	r3, [r3, #12]
 800758e:	2b00      	cmp	r3, #0
 8007590:	f040 809d 	bne.w	80076ce <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	785b      	ldrb	r3, [r3, #1]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d04c      	beq.n	8007636 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	781b      	ldrb	r3, [r3, #0]
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	4413      	add	r3, r2
 80075a6:	881b      	ldrh	r3, [r3, #0]
 80075a8:	823b      	strh	r3, [r7, #16]
 80075aa:	8a3b      	ldrh	r3, [r7, #16]
 80075ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d01b      	beq.n	80075ec <USB_EPClearStall+0x6c>
 80075b4:	687a      	ldr	r2, [r7, #4]
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	781b      	ldrb	r3, [r3, #0]
 80075ba:	009b      	lsls	r3, r3, #2
 80075bc:	4413      	add	r3, r2
 80075be:	881b      	ldrh	r3, [r3, #0]
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075ca:	81fb      	strh	r3, [r7, #14]
 80075cc:	687a      	ldr	r2, [r7, #4]
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	781b      	ldrb	r3, [r3, #0]
 80075d2:	009b      	lsls	r3, r3, #2
 80075d4:	441a      	add	r2, r3
 80075d6:	89fb      	ldrh	r3, [r7, #14]
 80075d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	78db      	ldrb	r3, [r3, #3]
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d06c      	beq.n	80076ce <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	781b      	ldrb	r3, [r3, #0]
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	4413      	add	r3, r2
 80075fe:	881b      	ldrh	r3, [r3, #0]
 8007600:	b29b      	uxth	r3, r3
 8007602:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007606:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800760a:	81bb      	strh	r3, [r7, #12]
 800760c:	89bb      	ldrh	r3, [r7, #12]
 800760e:	f083 0320 	eor.w	r3, r3, #32
 8007612:	81bb      	strh	r3, [r7, #12]
 8007614:	687a      	ldr	r2, [r7, #4]
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	441a      	add	r2, r3
 800761e:	89bb      	ldrh	r3, [r7, #12]
 8007620:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007624:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007628:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800762c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007630:	b29b      	uxth	r3, r3
 8007632:	8013      	strh	r3, [r2, #0]
 8007634:	e04b      	b.n	80076ce <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	4413      	add	r3, r2
 8007640:	881b      	ldrh	r3, [r3, #0]
 8007642:	82fb      	strh	r3, [r7, #22]
 8007644:	8afb      	ldrh	r3, [r7, #22]
 8007646:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800764a:	2b00      	cmp	r3, #0
 800764c:	d01b      	beq.n	8007686 <USB_EPClearStall+0x106>
 800764e:	687a      	ldr	r2, [r7, #4]
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	009b      	lsls	r3, r3, #2
 8007656:	4413      	add	r3, r2
 8007658:	881b      	ldrh	r3, [r3, #0]
 800765a:	b29b      	uxth	r3, r3
 800765c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007660:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007664:	82bb      	strh	r3, [r7, #20]
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	441a      	add	r2, r3
 8007670:	8abb      	ldrh	r3, [r7, #20]
 8007672:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007676:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800767a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800767e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007682:	b29b      	uxth	r3, r3
 8007684:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	781b      	ldrb	r3, [r3, #0]
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	4413      	add	r3, r2
 8007690:	881b      	ldrh	r3, [r3, #0]
 8007692:	b29b      	uxth	r3, r3
 8007694:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007698:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800769c:	827b      	strh	r3, [r7, #18]
 800769e:	8a7b      	ldrh	r3, [r7, #18]
 80076a0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80076a4:	827b      	strh	r3, [r7, #18]
 80076a6:	8a7b      	ldrh	r3, [r7, #18]
 80076a8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80076ac:	827b      	strh	r3, [r7, #18]
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	781b      	ldrb	r3, [r3, #0]
 80076b4:	009b      	lsls	r3, r3, #2
 80076b6:	441a      	add	r2, r3
 80076b8:	8a7b      	ldrh	r3, [r7, #18]
 80076ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80076ce:	2300      	movs	r3, #0
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	371c      	adds	r7, #28
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bc80      	pop	{r7}
 80076d8:	4770      	bx	lr

080076da <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80076da:	b480      	push	{r7}
 80076dc:	b083      	sub	sp, #12
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
 80076e2:	460b      	mov	r3, r1
 80076e4:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80076e6:	78fb      	ldrb	r3, [r7, #3]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d103      	bne.n	80076f4 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2280      	movs	r2, #128	; 0x80
 80076f0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80076f4:	2300      	movs	r3, #0
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	370c      	adds	r7, #12
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bc80      	pop	{r7}
 80076fe:	4770      	bx	lr

08007700 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007700:	b480      	push	{r7}
 8007702:	b083      	sub	sp, #12
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	370c      	adds	r7, #12
 800770e:	46bd      	mov	sp, r7
 8007710:	bc80      	pop	{r7}
 8007712:	4770      	bx	lr

08007714 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	370c      	adds	r7, #12
 8007722:	46bd      	mov	sp, r7
 8007724:	bc80      	pop	{r7}
 8007726:	4770      	bx	lr

08007728 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8007728:	b480      	push	{r7}
 800772a:	b085      	sub	sp, #20
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007736:	b29b      	uxth	r3, r3
 8007738:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800773a:	68fb      	ldr	r3, [r7, #12]
}
 800773c:	4618      	mov	r0, r3
 800773e:	3714      	adds	r7, #20
 8007740:	46bd      	mov	sp, r7
 8007742:	bc80      	pop	{r7}
 8007744:	4770      	bx	lr

08007746 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007746:	b480      	push	{r7}
 8007748:	b083      	sub	sp, #12
 800774a:	af00      	add	r7, sp, #0
 800774c:	6078      	str	r0, [r7, #4]
 800774e:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	370c      	adds	r7, #12
 8007756:	46bd      	mov	sp, r7
 8007758:	bc80      	pop	{r7}
 800775a:	4770      	bx	lr

0800775c <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800775c:	b480      	push	{r7}
 800775e:	b08d      	sub	sp, #52	; 0x34
 8007760:	af00      	add	r7, sp, #0
 8007762:	60f8      	str	r0, [r7, #12]
 8007764:	60b9      	str	r1, [r7, #8]
 8007766:	4611      	mov	r1, r2
 8007768:	461a      	mov	r2, r3
 800776a:	460b      	mov	r3, r1
 800776c:	80fb      	strh	r3, [r7, #6]
 800776e:	4613      	mov	r3, r2
 8007770:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007772:	88bb      	ldrh	r3, [r7, #4]
 8007774:	3301      	adds	r3, #1
 8007776:	085b      	lsrs	r3, r3, #1
 8007778:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007782:	88fb      	ldrh	r3, [r7, #6]
 8007784:	005a      	lsls	r2, r3, #1
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	4413      	add	r3, r2
 800778a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800778e:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8007790:	6a3b      	ldr	r3, [r7, #32]
 8007792:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007794:	e01e      	b.n	80077d4 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8007796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007798:	781b      	ldrb	r3, [r3, #0]
 800779a:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800779c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779e:	3301      	adds	r3, #1
 80077a0:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80077a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	b29b      	uxth	r3, r3
 80077a8:	021b      	lsls	r3, r3, #8
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	461a      	mov	r2, r3
 80077ae:	69bb      	ldr	r3, [r7, #24]
 80077b0:	4313      	orrs	r3, r2
 80077b2:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	b29a      	uxth	r2, r3
 80077b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ba:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80077bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077be:	3302      	adds	r3, #2
 80077c0:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80077c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c4:	3302      	adds	r3, #2
 80077c6:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80077c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ca:	3301      	adds	r3, #1
 80077cc:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80077ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077d0:	3b01      	subs	r3, #1
 80077d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1dd      	bne.n	8007796 <USB_WritePMA+0x3a>
  }
}
 80077da:	bf00      	nop
 80077dc:	bf00      	nop
 80077de:	3734      	adds	r7, #52	; 0x34
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bc80      	pop	{r7}
 80077e4:	4770      	bx	lr

080077e6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80077e6:	b480      	push	{r7}
 80077e8:	b08b      	sub	sp, #44	; 0x2c
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	60f8      	str	r0, [r7, #12]
 80077ee:	60b9      	str	r1, [r7, #8]
 80077f0:	4611      	mov	r1, r2
 80077f2:	461a      	mov	r2, r3
 80077f4:	460b      	mov	r3, r1
 80077f6:	80fb      	strh	r3, [r7, #6]
 80077f8:	4613      	mov	r3, r2
 80077fa:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80077fc:	88bb      	ldrh	r3, [r7, #4]
 80077fe:	085b      	lsrs	r3, r3, #1
 8007800:	b29b      	uxth	r3, r3
 8007802:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800780c:	88fb      	ldrh	r3, [r7, #6]
 800780e:	005a      	lsls	r2, r3, #1
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	4413      	add	r3, r2
 8007814:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007818:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	627b      	str	r3, [r7, #36]	; 0x24
 800781e:	e01b      	b.n	8007858 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8007820:	6a3b      	ldr	r3, [r7, #32]
 8007822:	881b      	ldrh	r3, [r3, #0]
 8007824:	b29b      	uxth	r3, r3
 8007826:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007828:	6a3b      	ldr	r3, [r7, #32]
 800782a:	3302      	adds	r3, #2
 800782c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	b2da      	uxtb	r2, r3
 8007832:	69fb      	ldr	r3, [r7, #28]
 8007834:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007836:	69fb      	ldr	r3, [r7, #28]
 8007838:	3301      	adds	r3, #1
 800783a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	0a1b      	lsrs	r3, r3, #8
 8007840:	b2da      	uxtb	r2, r3
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007846:	69fb      	ldr	r3, [r7, #28]
 8007848:	3301      	adds	r3, #1
 800784a:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800784c:	6a3b      	ldr	r3, [r7, #32]
 800784e:	3302      	adds	r3, #2
 8007850:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8007852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007854:	3b01      	subs	r3, #1
 8007856:	627b      	str	r3, [r7, #36]	; 0x24
 8007858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1e0      	bne.n	8007820 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800785e:	88bb      	ldrh	r3, [r7, #4]
 8007860:	f003 0301 	and.w	r3, r3, #1
 8007864:	b29b      	uxth	r3, r3
 8007866:	2b00      	cmp	r3, #0
 8007868:	d007      	beq.n	800787a <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800786a:	6a3b      	ldr	r3, [r7, #32]
 800786c:	881b      	ldrh	r3, [r3, #0]
 800786e:	b29b      	uxth	r3, r3
 8007870:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	b2da      	uxtb	r2, r3
 8007876:	69fb      	ldr	r3, [r7, #28]
 8007878:	701a      	strb	r2, [r3, #0]
  }
}
 800787a:	bf00      	nop
 800787c:	372c      	adds	r7, #44	; 0x2c
 800787e:	46bd      	mov	sp, r7
 8007880:	bc80      	pop	{r7}
 8007882:	4770      	bx	lr

08007884 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b084      	sub	sp, #16
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	460b      	mov	r3, r1
 800788e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007890:	2300      	movs	r3, #0
 8007892:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	7c1b      	ldrb	r3, [r3, #16]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d115      	bne.n	80078c8 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800789c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078a0:	2202      	movs	r2, #2
 80078a2:	2181      	movs	r1, #129	; 0x81
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f001 ff18 	bl	80096da <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2201      	movs	r2, #1
 80078ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80078b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078b4:	2202      	movs	r2, #2
 80078b6:	2101      	movs	r1, #1
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f001 ff0e 	bl	80096da <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2201      	movs	r2, #1
 80078c2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80078c6:	e012      	b.n	80078ee <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80078c8:	2340      	movs	r3, #64	; 0x40
 80078ca:	2202      	movs	r2, #2
 80078cc:	2181      	movs	r1, #129	; 0x81
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f001 ff03 	bl	80096da <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2201      	movs	r2, #1
 80078d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80078da:	2340      	movs	r3, #64	; 0x40
 80078dc:	2202      	movs	r2, #2
 80078de:	2101      	movs	r1, #1
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f001 fefa 	bl	80096da <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2201      	movs	r2, #1
 80078ea:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80078ee:	2308      	movs	r3, #8
 80078f0:	2203      	movs	r2, #3
 80078f2:	2182      	movs	r1, #130	; 0x82
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f001 fef0 	bl	80096da <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2201      	movs	r2, #1
 80078fe:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007900:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007904:	f002 f810 	bl	8009928 <USBD_static_malloc>
 8007908:	4602      	mov	r2, r0
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007916:	2b00      	cmp	r3, #0
 8007918:	d102      	bne.n	8007920 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800791a:	2301      	movs	r3, #1
 800791c:	73fb      	strb	r3, [r7, #15]
 800791e:	e026      	b.n	800796e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007926:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	2200      	movs	r2, #0
 8007936:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	2200      	movs	r2, #0
 800793e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	7c1b      	ldrb	r3, [r3, #16]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d109      	bne.n	800795e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007950:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007954:	2101      	movs	r1, #1
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f001 ffb0 	bl	80098bc <USBD_LL_PrepareReceive>
 800795c:	e007      	b.n	800796e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007964:	2340      	movs	r3, #64	; 0x40
 8007966:	2101      	movs	r1, #1
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f001 ffa7 	bl	80098bc <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800796e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007970:	4618      	mov	r0, r3
 8007972:	3710      	adds	r7, #16
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}

08007978 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	460b      	mov	r3, r1
 8007982:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007984:	2300      	movs	r3, #0
 8007986:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007988:	2181      	movs	r1, #129	; 0x81
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f001 fecb 	bl	8009726 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007996:	2101      	movs	r1, #1
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f001 fec4 	bl	8009726 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80079a6:	2182      	movs	r1, #130	; 0x82
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f001 febc 	bl	8009726 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d00e      	beq.n	80079dc <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079ce:	4618      	mov	r0, r3
 80079d0:	f001 ffb6 	bl	8009940 <USBD_static_free>
    pdev->pClassData = NULL;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2200      	movs	r2, #0
 80079d8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80079dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3710      	adds	r7, #16
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}

080079e6 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80079e6:	b580      	push	{r7, lr}
 80079e8:	b086      	sub	sp, #24
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
 80079ee:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079f6:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80079f8:	2300      	movs	r3, #0
 80079fa:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80079fc:	2300      	movs	r3, #0
 80079fe:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007a00:	2300      	movs	r3, #0
 8007a02:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	781b      	ldrb	r3, [r3, #0]
 8007a08:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d039      	beq.n	8007a84 <USBD_CDC_Setup+0x9e>
 8007a10:	2b20      	cmp	r3, #32
 8007a12:	d17f      	bne.n	8007b14 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	88db      	ldrh	r3, [r3, #6]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d029      	beq.n	8007a70 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	b25b      	sxtb	r3, r3
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	da11      	bge.n	8007a4a <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	683a      	ldr	r2, [r7, #0]
 8007a30:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007a32:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a34:	683a      	ldr	r2, [r7, #0]
 8007a36:	88d2      	ldrh	r2, [r2, #6]
 8007a38:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007a3a:	6939      	ldr	r1, [r7, #16]
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	88db      	ldrh	r3, [r3, #6]
 8007a40:	461a      	mov	r2, r3
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f001 fa09 	bl	8008e5a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007a48:	e06b      	b.n	8007b22 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	785a      	ldrb	r2, [r3, #1]
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	88db      	ldrh	r3, [r3, #6]
 8007a58:	b2da      	uxtb	r2, r3
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007a60:	6939      	ldr	r1, [r7, #16]
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	88db      	ldrh	r3, [r3, #6]
 8007a66:	461a      	mov	r2, r3
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f001 fa24 	bl	8008eb6 <USBD_CtlPrepareRx>
      break;
 8007a6e:	e058      	b.n	8007b22 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	683a      	ldr	r2, [r7, #0]
 8007a7a:	7850      	ldrb	r0, [r2, #1]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	6839      	ldr	r1, [r7, #0]
 8007a80:	4798      	blx	r3
      break;
 8007a82:	e04e      	b.n	8007b22 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	785b      	ldrb	r3, [r3, #1]
 8007a88:	2b0b      	cmp	r3, #11
 8007a8a:	d02e      	beq.n	8007aea <USBD_CDC_Setup+0x104>
 8007a8c:	2b0b      	cmp	r3, #11
 8007a8e:	dc38      	bgt.n	8007b02 <USBD_CDC_Setup+0x11c>
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d002      	beq.n	8007a9a <USBD_CDC_Setup+0xb4>
 8007a94:	2b0a      	cmp	r3, #10
 8007a96:	d014      	beq.n	8007ac2 <USBD_CDC_Setup+0xdc>
 8007a98:	e033      	b.n	8007b02 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007aa0:	2b03      	cmp	r3, #3
 8007aa2:	d107      	bne.n	8007ab4 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007aa4:	f107 030c 	add.w	r3, r7, #12
 8007aa8:	2202      	movs	r2, #2
 8007aaa:	4619      	mov	r1, r3
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f001 f9d4 	bl	8008e5a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007ab2:	e02e      	b.n	8007b12 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007ab4:	6839      	ldr	r1, [r7, #0]
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f001 f965 	bl	8008d86 <USBD_CtlError>
            ret = USBD_FAIL;
 8007abc:	2302      	movs	r3, #2
 8007abe:	75fb      	strb	r3, [r7, #23]
          break;
 8007ac0:	e027      	b.n	8007b12 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ac8:	2b03      	cmp	r3, #3
 8007aca:	d107      	bne.n	8007adc <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007acc:	f107 030f 	add.w	r3, r7, #15
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	4619      	mov	r1, r3
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f001 f9c0 	bl	8008e5a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007ada:	e01a      	b.n	8007b12 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007adc:	6839      	ldr	r1, [r7, #0]
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f001 f951 	bl	8008d86 <USBD_CtlError>
            ret = USBD_FAIL;
 8007ae4:	2302      	movs	r3, #2
 8007ae6:	75fb      	strb	r3, [r7, #23]
          break;
 8007ae8:	e013      	b.n	8007b12 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007af0:	2b03      	cmp	r3, #3
 8007af2:	d00d      	beq.n	8007b10 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007af4:	6839      	ldr	r1, [r7, #0]
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f001 f945 	bl	8008d86 <USBD_CtlError>
            ret = USBD_FAIL;
 8007afc:	2302      	movs	r3, #2
 8007afe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007b00:	e006      	b.n	8007b10 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007b02:	6839      	ldr	r1, [r7, #0]
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f001 f93e 	bl	8008d86 <USBD_CtlError>
          ret = USBD_FAIL;
 8007b0a:	2302      	movs	r3, #2
 8007b0c:	75fb      	strb	r3, [r7, #23]
          break;
 8007b0e:	e000      	b.n	8007b12 <USBD_CDC_Setup+0x12c>
          break;
 8007b10:	bf00      	nop
      }
      break;
 8007b12:	e006      	b.n	8007b22 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007b14:	6839      	ldr	r1, [r7, #0]
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f001 f935 	bl	8008d86 <USBD_CtlError>
      ret = USBD_FAIL;
 8007b1c:	2302      	movs	r3, #2
 8007b1e:	75fb      	strb	r3, [r7, #23]
      break;
 8007b20:	bf00      	nop
  }

  return ret;
 8007b22:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3718      	adds	r7, #24
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	460b      	mov	r3, r1
 8007b36:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b3e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007b46:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d03a      	beq.n	8007bc8 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007b52:	78fa      	ldrb	r2, [r7, #3]
 8007b54:	6879      	ldr	r1, [r7, #4]
 8007b56:	4613      	mov	r3, r2
 8007b58:	009b      	lsls	r3, r3, #2
 8007b5a:	4413      	add	r3, r2
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	440b      	add	r3, r1
 8007b60:	331c      	adds	r3, #28
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d029      	beq.n	8007bbc <USBD_CDC_DataIn+0x90>
 8007b68:	78fa      	ldrb	r2, [r7, #3]
 8007b6a:	6879      	ldr	r1, [r7, #4]
 8007b6c:	4613      	mov	r3, r2
 8007b6e:	009b      	lsls	r3, r3, #2
 8007b70:	4413      	add	r3, r2
 8007b72:	009b      	lsls	r3, r3, #2
 8007b74:	440b      	add	r3, r1
 8007b76:	331c      	adds	r3, #28
 8007b78:	681a      	ldr	r2, [r3, #0]
 8007b7a:	78f9      	ldrb	r1, [r7, #3]
 8007b7c:	68b8      	ldr	r0, [r7, #8]
 8007b7e:	460b      	mov	r3, r1
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	440b      	add	r3, r1
 8007b84:	00db      	lsls	r3, r3, #3
 8007b86:	4403      	add	r3, r0
 8007b88:	3338      	adds	r3, #56	; 0x38
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	fbb2 f1f3 	udiv	r1, r2, r3
 8007b90:	fb03 f301 	mul.w	r3, r3, r1
 8007b94:	1ad3      	subs	r3, r2, r3
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d110      	bne.n	8007bbc <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007b9a:	78fa      	ldrb	r2, [r7, #3]
 8007b9c:	6879      	ldr	r1, [r7, #4]
 8007b9e:	4613      	mov	r3, r2
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	4413      	add	r3, r2
 8007ba4:	009b      	lsls	r3, r3, #2
 8007ba6:	440b      	add	r3, r1
 8007ba8:	331c      	adds	r3, #28
 8007baa:	2200      	movs	r2, #0
 8007bac:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007bae:	78f9      	ldrb	r1, [r7, #3]
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f001 fe5e 	bl	8009876 <USBD_LL_Transmit>
 8007bba:	e003      	b.n	8007bc4 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	e000      	b.n	8007bca <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007bc8:	2302      	movs	r3, #2
  }
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}

08007bd2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007bd2:	b580      	push	{r7, lr}
 8007bd4:	b084      	sub	sp, #16
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6078      	str	r0, [r7, #4]
 8007bda:	460b      	mov	r3, r1
 8007bdc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007be4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007be6:	78fb      	ldrb	r3, [r7, #3]
 8007be8:	4619      	mov	r1, r3
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f001 fe89 	bl	8009902 <USBD_LL_GetRxDataSize>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d00d      	beq.n	8007c1e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	68fa      	ldr	r2, [r7, #12]
 8007c0c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007c16:	4611      	mov	r1, r2
 8007c18:	4798      	blx	r3

    return USBD_OK;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	e000      	b.n	8007c20 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007c1e:	2302      	movs	r3, #2
  }
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3710      	adds	r7, #16
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}

08007c28 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b084      	sub	sp, #16
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c36:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d015      	beq.n	8007c6e <USBD_CDC_EP0_RxReady+0x46>
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007c48:	2bff      	cmp	r3, #255	; 0xff
 8007c4a:	d010      	beq.n	8007c6e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	68fa      	ldr	r2, [r7, #12]
 8007c56:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007c5a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007c5c:	68fa      	ldr	r2, [r7, #12]
 8007c5e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007c62:	b292      	uxth	r2, r2
 8007c64:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	22ff      	movs	r2, #255	; 0xff
 8007c6a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8007c6e:	2300      	movs	r3, #0
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2243      	movs	r2, #67	; 0x43
 8007c84:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007c86:	4b03      	ldr	r3, [pc, #12]	; (8007c94 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	370c      	adds	r7, #12
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bc80      	pop	{r7}
 8007c90:	4770      	bx	lr
 8007c92:	bf00      	nop
 8007c94:	200000d8 	.word	0x200000d8

08007c98 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2243      	movs	r2, #67	; 0x43
 8007ca4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007ca6:	4b03      	ldr	r3, [pc, #12]	; (8007cb4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	370c      	adds	r7, #12
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bc80      	pop	{r7}
 8007cb0:	4770      	bx	lr
 8007cb2:	bf00      	nop
 8007cb4:	20000094 	.word	0x20000094

08007cb8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2243      	movs	r2, #67	; 0x43
 8007cc4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007cc6:	4b03      	ldr	r3, [pc, #12]	; (8007cd4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	370c      	adds	r7, #12
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bc80      	pop	{r7}
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	2000011c 	.word	0x2000011c

08007cd8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b083      	sub	sp, #12
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	220a      	movs	r2, #10
 8007ce4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007ce6:	4b03      	ldr	r3, [pc, #12]	; (8007cf4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bc80      	pop	{r7}
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	20000050 	.word	0x20000050

08007cf8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007d02:	2302      	movs	r3, #2
 8007d04:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d005      	beq.n	8007d18 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	683a      	ldr	r2, [r7, #0]
 8007d10:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8007d14:	2300      	movs	r3, #0
 8007d16:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3714      	adds	r7, #20
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bc80      	pop	{r7}
 8007d22:	4770      	bx	lr

08007d24 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b087      	sub	sp, #28
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	60f8      	str	r0, [r7, #12]
 8007d2c:	60b9      	str	r1, [r7, #8]
 8007d2e:	4613      	mov	r3, r2
 8007d30:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d38:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	68ba      	ldr	r2, [r7, #8]
 8007d3e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007d42:	88fa      	ldrh	r2, [r7, #6]
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8007d4a:	2300      	movs	r3, #0
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	371c      	adds	r7, #28
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bc80      	pop	{r7}
 8007d54:	4770      	bx	lr

08007d56 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007d56:	b480      	push	{r7}
 8007d58:	b085      	sub	sp, #20
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
 8007d5e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d66:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	683a      	ldr	r2, [r7, #0]
 8007d6c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007d70:	2300      	movs	r3, #0
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3714      	adds	r7, #20
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bc80      	pop	{r7}
 8007d7a:	4770      	bx	lr

08007d7c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b084      	sub	sp, #16
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d8a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d01c      	beq.n	8007dd0 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d115      	bne.n	8007dcc <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2201      	movs	r2, #1
 8007da4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	2181      	movs	r1, #129	; 0x81
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f001 fd57 	bl	8009876 <USBD_LL_Transmit>

      return USBD_OK;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	e002      	b.n	8007dd2 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	e000      	b.n	8007dd2 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007dd0:	2302      	movs	r3, #2
  }
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b084      	sub	sp, #16
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007de8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d017      	beq.n	8007e24 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	7c1b      	ldrb	r3, [r3, #16]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d109      	bne.n	8007e10 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007e02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e06:	2101      	movs	r1, #1
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f001 fd57 	bl	80098bc <USBD_LL_PrepareReceive>
 8007e0e:	e007      	b.n	8007e20 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007e16:	2340      	movs	r3, #64	; 0x40
 8007e18:	2101      	movs	r1, #1
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f001 fd4e 	bl	80098bc <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007e20:	2300      	movs	r3, #0
 8007e22:	e000      	b.n	8007e26 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007e24:	2302      	movs	r3, #2
  }
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	3710      	adds	r7, #16
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}

08007e2e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007e2e:	b580      	push	{r7, lr}
 8007e30:	b084      	sub	sp, #16
 8007e32:	af00      	add	r7, sp, #0
 8007e34:	60f8      	str	r0, [r7, #12]
 8007e36:	60b9      	str	r1, [r7, #8]
 8007e38:	4613      	mov	r3, r2
 8007e3a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d101      	bne.n	8007e46 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007e42:	2302      	movs	r3, #2
 8007e44:	e01a      	b.n	8007e7c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d003      	beq.n	8007e58 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2200      	movs	r2, #0
 8007e54:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d003      	beq.n	8007e66 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	68ba      	ldr	r2, [r7, #8]
 8007e62:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2201      	movs	r2, #1
 8007e6a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	79fa      	ldrb	r2, [r7, #7]
 8007e72:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007e74:	68f8      	ldr	r0, [r7, #12]
 8007e76:	f001 fbbb 	bl	80095f0 <USBD_LL_Init>

  return USBD_OK;
 8007e7a:	2300      	movs	r3, #0
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3710      	adds	r7, #16
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b085      	sub	sp, #20
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d006      	beq.n	8007ea6 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	683a      	ldr	r2, [r7, #0]
 8007e9c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	73fb      	strb	r3, [r7, #15]
 8007ea4:	e001      	b.n	8007eaa <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007ea6:	2302      	movs	r3, #2
 8007ea8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3714      	adds	r7, #20
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bc80      	pop	{r7}
 8007eb4:	4770      	bx	lr

08007eb6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007eb6:	b580      	push	{r7, lr}
 8007eb8:	b082      	sub	sp, #8
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f001 fbf0 	bl	80096a4 <USBD_LL_Start>

  return USBD_OK;
 8007ec4:	2300      	movs	r3, #0
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3708      	adds	r7, #8
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}

08007ece <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007ece:	b480      	push	{r7}
 8007ed0:	b083      	sub	sp, #12
 8007ed2:	af00      	add	r7, sp, #0
 8007ed4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007ed6:	2300      	movs	r3, #0
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	370c      	adds	r7, #12
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bc80      	pop	{r7}
 8007ee0:	4770      	bx	lr

08007ee2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007ee2:	b580      	push	{r7, lr}
 8007ee4:	b084      	sub	sp, #16
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
 8007eea:	460b      	mov	r3, r1
 8007eec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007eee:	2302      	movs	r3, #2
 8007ef0:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d00c      	beq.n	8007f16 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	78fa      	ldrb	r2, [r7, #3]
 8007f06:	4611      	mov	r1, r2
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	4798      	blx	r3
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d101      	bne.n	8007f16 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007f12:	2300      	movs	r3, #0
 8007f14:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3710      	adds	r7, #16
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}

08007f20 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b082      	sub	sp, #8
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
 8007f28:	460b      	mov	r3, r1
 8007f2a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	78fa      	ldrb	r2, [r7, #3]
 8007f36:	4611      	mov	r1, r2
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	4798      	blx	r3

  return USBD_OK;
 8007f3c:	2300      	movs	r3, #0
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3708      	adds	r7, #8
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b082      	sub	sp, #8
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
 8007f4e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007f56:	6839      	ldr	r1, [r7, #0]
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f000 fed8 	bl	8008d0e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2201      	movs	r2, #1
 8007f62:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007f7a:	f003 031f 	and.w	r3, r3, #31
 8007f7e:	2b02      	cmp	r3, #2
 8007f80:	d016      	beq.n	8007fb0 <USBD_LL_SetupStage+0x6a>
 8007f82:	2b02      	cmp	r3, #2
 8007f84:	d81c      	bhi.n	8007fc0 <USBD_LL_SetupStage+0x7a>
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d002      	beq.n	8007f90 <USBD_LL_SetupStage+0x4a>
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d008      	beq.n	8007fa0 <USBD_LL_SetupStage+0x5a>
 8007f8e:	e017      	b.n	8007fc0 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007f96:	4619      	mov	r1, r3
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 f9cb 	bl	8008334 <USBD_StdDevReq>
      break;
 8007f9e:	e01a      	b.n	8007fd6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f000 fa2d 	bl	8008408 <USBD_StdItfReq>
      break;
 8007fae:	e012      	b.n	8007fd6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f000 fa6d 	bl	8008498 <USBD_StdEPReq>
      break;
 8007fbe:	e00a      	b.n	8007fd6 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007fc6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	4619      	mov	r1, r3
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	f001 fbc8 	bl	8009764 <USBD_LL_StallEP>
      break;
 8007fd4:	bf00      	nop
  }

  return USBD_OK;
 8007fd6:	2300      	movs	r3, #0
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3708      	adds	r7, #8
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b086      	sub	sp, #24
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	460b      	mov	r3, r1
 8007fea:	607a      	str	r2, [r7, #4]
 8007fec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007fee:	7afb      	ldrb	r3, [r7, #11]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d14b      	bne.n	800808c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007ffa:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008002:	2b03      	cmp	r3, #3
 8008004:	d134      	bne.n	8008070 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	68da      	ldr	r2, [r3, #12]
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	691b      	ldr	r3, [r3, #16]
 800800e:	429a      	cmp	r2, r3
 8008010:	d919      	bls.n	8008046 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	68da      	ldr	r2, [r3, #12]
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	691b      	ldr	r3, [r3, #16]
 800801a:	1ad2      	subs	r2, r2, r3
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	68da      	ldr	r2, [r3, #12]
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008028:	429a      	cmp	r2, r3
 800802a:	d203      	bcs.n	8008034 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008030:	b29b      	uxth	r3, r3
 8008032:	e002      	b.n	800803a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008038:	b29b      	uxth	r3, r3
 800803a:	461a      	mov	r2, r3
 800803c:	6879      	ldr	r1, [r7, #4]
 800803e:	68f8      	ldr	r0, [r7, #12]
 8008040:	f000 ff57 	bl	8008ef2 <USBD_CtlContinueRx>
 8008044:	e038      	b.n	80080b8 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800804c:	691b      	ldr	r3, [r3, #16]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d00a      	beq.n	8008068 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008058:	2b03      	cmp	r3, #3
 800805a:	d105      	bne.n	8008068 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008062:	691b      	ldr	r3, [r3, #16]
 8008064:	68f8      	ldr	r0, [r7, #12]
 8008066:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008068:	68f8      	ldr	r0, [r7, #12]
 800806a:	f000 ff54 	bl	8008f16 <USBD_CtlSendStatus>
 800806e:	e023      	b.n	80080b8 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008076:	2b05      	cmp	r3, #5
 8008078:	d11e      	bne.n	80080b8 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2200      	movs	r2, #0
 800807e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008082:	2100      	movs	r1, #0
 8008084:	68f8      	ldr	r0, [r7, #12]
 8008086:	f001 fb6d 	bl	8009764 <USBD_LL_StallEP>
 800808a:	e015      	b.n	80080b8 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008092:	699b      	ldr	r3, [r3, #24]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d00d      	beq.n	80080b4 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800809e:	2b03      	cmp	r3, #3
 80080a0:	d108      	bne.n	80080b4 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80080a8:	699b      	ldr	r3, [r3, #24]
 80080aa:	7afa      	ldrb	r2, [r7, #11]
 80080ac:	4611      	mov	r1, r2
 80080ae:	68f8      	ldr	r0, [r7, #12]
 80080b0:	4798      	blx	r3
 80080b2:	e001      	b.n	80080b8 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80080b4:	2302      	movs	r3, #2
 80080b6:	e000      	b.n	80080ba <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3718      	adds	r7, #24
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}

080080c2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80080c2:	b580      	push	{r7, lr}
 80080c4:	b086      	sub	sp, #24
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	60f8      	str	r0, [r7, #12]
 80080ca:	460b      	mov	r3, r1
 80080cc:	607a      	str	r2, [r7, #4]
 80080ce:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80080d0:	7afb      	ldrb	r3, [r7, #11]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d17f      	bne.n	80081d6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	3314      	adds	r3, #20
 80080da:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80080e2:	2b02      	cmp	r3, #2
 80080e4:	d15c      	bne.n	80081a0 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	68da      	ldr	r2, [r3, #12]
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	429a      	cmp	r2, r3
 80080f0:	d915      	bls.n	800811e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	68da      	ldr	r2, [r3, #12]
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	691b      	ldr	r3, [r3, #16]
 80080fa:	1ad2      	subs	r2, r2, r3
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	b29b      	uxth	r3, r3
 8008106:	461a      	mov	r2, r3
 8008108:	6879      	ldr	r1, [r7, #4]
 800810a:	68f8      	ldr	r0, [r7, #12]
 800810c:	f000 fec1 	bl	8008e92 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008110:	2300      	movs	r3, #0
 8008112:	2200      	movs	r2, #0
 8008114:	2100      	movs	r1, #0
 8008116:	68f8      	ldr	r0, [r7, #12]
 8008118:	f001 fbd0 	bl	80098bc <USBD_LL_PrepareReceive>
 800811c:	e04e      	b.n	80081bc <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	697a      	ldr	r2, [r7, #20]
 8008124:	6912      	ldr	r2, [r2, #16]
 8008126:	fbb3 f1f2 	udiv	r1, r3, r2
 800812a:	fb02 f201 	mul.w	r2, r2, r1
 800812e:	1a9b      	subs	r3, r3, r2
 8008130:	2b00      	cmp	r3, #0
 8008132:	d11c      	bne.n	800816e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	689a      	ldr	r2, [r3, #8]
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800813c:	429a      	cmp	r2, r3
 800813e:	d316      	bcc.n	800816e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	689a      	ldr	r2, [r3, #8]
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800814a:	429a      	cmp	r2, r3
 800814c:	d20f      	bcs.n	800816e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800814e:	2200      	movs	r2, #0
 8008150:	2100      	movs	r1, #0
 8008152:	68f8      	ldr	r0, [r7, #12]
 8008154:	f000 fe9d 	bl	8008e92 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2200      	movs	r2, #0
 800815c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008160:	2300      	movs	r3, #0
 8008162:	2200      	movs	r2, #0
 8008164:	2100      	movs	r1, #0
 8008166:	68f8      	ldr	r0, [r7, #12]
 8008168:	f001 fba8 	bl	80098bc <USBD_LL_PrepareReceive>
 800816c:	e026      	b.n	80081bc <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008174:	68db      	ldr	r3, [r3, #12]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00a      	beq.n	8008190 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008180:	2b03      	cmp	r3, #3
 8008182:	d105      	bne.n	8008190 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	68f8      	ldr	r0, [r7, #12]
 800818e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008190:	2180      	movs	r1, #128	; 0x80
 8008192:	68f8      	ldr	r0, [r7, #12]
 8008194:	f001 fae6 	bl	8009764 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008198:	68f8      	ldr	r0, [r7, #12]
 800819a:	f000 fecf 	bl	8008f3c <USBD_CtlReceiveStatus>
 800819e:	e00d      	b.n	80081bc <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80081a6:	2b04      	cmp	r3, #4
 80081a8:	d004      	beq.n	80081b4 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d103      	bne.n	80081bc <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80081b4:	2180      	movs	r1, #128	; 0x80
 80081b6:	68f8      	ldr	r0, [r7, #12]
 80081b8:	f001 fad4 	bl	8009764 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d11d      	bne.n	8008202 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80081c6:	68f8      	ldr	r0, [r7, #12]
 80081c8:	f7ff fe81 	bl	8007ece <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2200      	movs	r2, #0
 80081d0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80081d4:	e015      	b.n	8008202 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081dc:	695b      	ldr	r3, [r3, #20]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d00d      	beq.n	80081fe <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80081e8:	2b03      	cmp	r3, #3
 80081ea:	d108      	bne.n	80081fe <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081f2:	695b      	ldr	r3, [r3, #20]
 80081f4:	7afa      	ldrb	r2, [r7, #11]
 80081f6:	4611      	mov	r1, r2
 80081f8:	68f8      	ldr	r0, [r7, #12]
 80081fa:	4798      	blx	r3
 80081fc:	e001      	b.n	8008202 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80081fe:	2302      	movs	r3, #2
 8008200:	e000      	b.n	8008204 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008202:	2300      	movs	r3, #0
}
 8008204:	4618      	mov	r0, r3
 8008206:	3718      	adds	r7, #24
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b082      	sub	sp, #8
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008214:	2340      	movs	r3, #64	; 0x40
 8008216:	2200      	movs	r2, #0
 8008218:	2100      	movs	r1, #0
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f001 fa5d 	bl	80096da <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2240      	movs	r2, #64	; 0x40
 800822c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008230:	2340      	movs	r3, #64	; 0x40
 8008232:	2200      	movs	r2, #0
 8008234:	2180      	movs	r1, #128	; 0x80
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f001 fa4f 	bl	80096da <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2201      	movs	r2, #1
 8008240:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2240      	movs	r2, #64	; 0x40
 8008246:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800826c:	2b00      	cmp	r3, #0
 800826e:	d009      	beq.n	8008284 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	6852      	ldr	r2, [r2, #4]
 800827c:	b2d2      	uxtb	r2, r2
 800827e:	4611      	mov	r1, r2
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	4798      	blx	r3
  }

  return USBD_OK;
 8008284:	2300      	movs	r3, #0
}
 8008286:	4618      	mov	r0, r3
 8008288:	3708      	adds	r7, #8
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}

0800828e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800828e:	b480      	push	{r7}
 8008290:	b083      	sub	sp, #12
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
 8008296:	460b      	mov	r3, r1
 8008298:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	78fa      	ldrb	r2, [r7, #3]
 800829e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	370c      	adds	r7, #12
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bc80      	pop	{r7}
 80082aa:	4770      	bx	lr

080082ac <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b083      	sub	sp, #12
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2204      	movs	r2, #4
 80082c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80082c8:	2300      	movs	r3, #0
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	370c      	adds	r7, #12
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bc80      	pop	{r7}
 80082d2:	4770      	bx	lr

080082d4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b083      	sub	sp, #12
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082e2:	2b04      	cmp	r3, #4
 80082e4:	d105      	bne.n	80082f2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80082f2:	2300      	movs	r3, #0
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	370c      	adds	r7, #12
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bc80      	pop	{r7}
 80082fc:	4770      	bx	lr

080082fe <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80082fe:	b580      	push	{r7, lr}
 8008300:	b082      	sub	sp, #8
 8008302:	af00      	add	r7, sp, #0
 8008304:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800830c:	2b03      	cmp	r3, #3
 800830e:	d10b      	bne.n	8008328 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008316:	69db      	ldr	r3, [r3, #28]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d005      	beq.n	8008328 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008322:	69db      	ldr	r3, [r3, #28]
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008328:	2300      	movs	r3, #0
}
 800832a:	4618      	mov	r0, r3
 800832c:	3708      	adds	r7, #8
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
	...

08008334 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b084      	sub	sp, #16
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
 800833c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800833e:	2300      	movs	r3, #0
 8008340:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	781b      	ldrb	r3, [r3, #0]
 8008346:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800834a:	2b40      	cmp	r3, #64	; 0x40
 800834c:	d005      	beq.n	800835a <USBD_StdDevReq+0x26>
 800834e:	2b40      	cmp	r3, #64	; 0x40
 8008350:	d84f      	bhi.n	80083f2 <USBD_StdDevReq+0xbe>
 8008352:	2b00      	cmp	r3, #0
 8008354:	d009      	beq.n	800836a <USBD_StdDevReq+0x36>
 8008356:	2b20      	cmp	r3, #32
 8008358:	d14b      	bne.n	80083f2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008360:	689b      	ldr	r3, [r3, #8]
 8008362:	6839      	ldr	r1, [r7, #0]
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	4798      	blx	r3
      break;
 8008368:	e048      	b.n	80083fc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	785b      	ldrb	r3, [r3, #1]
 800836e:	2b09      	cmp	r3, #9
 8008370:	d839      	bhi.n	80083e6 <USBD_StdDevReq+0xb2>
 8008372:	a201      	add	r2, pc, #4	; (adr r2, 8008378 <USBD_StdDevReq+0x44>)
 8008374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008378:	080083c9 	.word	0x080083c9
 800837c:	080083dd 	.word	0x080083dd
 8008380:	080083e7 	.word	0x080083e7
 8008384:	080083d3 	.word	0x080083d3
 8008388:	080083e7 	.word	0x080083e7
 800838c:	080083ab 	.word	0x080083ab
 8008390:	080083a1 	.word	0x080083a1
 8008394:	080083e7 	.word	0x080083e7
 8008398:	080083bf 	.word	0x080083bf
 800839c:	080083b5 	.word	0x080083b5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80083a0:	6839      	ldr	r1, [r7, #0]
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f000 f9dc 	bl	8008760 <USBD_GetDescriptor>
          break;
 80083a8:	e022      	b.n	80083f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80083aa:	6839      	ldr	r1, [r7, #0]
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f000 fb3f 	bl	8008a30 <USBD_SetAddress>
          break;
 80083b2:	e01d      	b.n	80083f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80083b4:	6839      	ldr	r1, [r7, #0]
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 fb7e 	bl	8008ab8 <USBD_SetConfig>
          break;
 80083bc:	e018      	b.n	80083f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80083be:	6839      	ldr	r1, [r7, #0]
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f000 fc07 	bl	8008bd4 <USBD_GetConfig>
          break;
 80083c6:	e013      	b.n	80083f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80083c8:	6839      	ldr	r1, [r7, #0]
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f000 fc37 	bl	8008c3e <USBD_GetStatus>
          break;
 80083d0:	e00e      	b.n	80083f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80083d2:	6839      	ldr	r1, [r7, #0]
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f000 fc65 	bl	8008ca4 <USBD_SetFeature>
          break;
 80083da:	e009      	b.n	80083f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80083dc:	6839      	ldr	r1, [r7, #0]
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 fc74 	bl	8008ccc <USBD_ClrFeature>
          break;
 80083e4:	e004      	b.n	80083f0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80083e6:	6839      	ldr	r1, [r7, #0]
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f000 fccc 	bl	8008d86 <USBD_CtlError>
          break;
 80083ee:	bf00      	nop
      }
      break;
 80083f0:	e004      	b.n	80083fc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80083f2:	6839      	ldr	r1, [r7, #0]
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f000 fcc6 	bl	8008d86 <USBD_CtlError>
      break;
 80083fa:	bf00      	nop
  }

  return ret;
 80083fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3710      	adds	r7, #16
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}
 8008406:	bf00      	nop

08008408 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b084      	sub	sp, #16
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008412:	2300      	movs	r3, #0
 8008414:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	781b      	ldrb	r3, [r3, #0]
 800841a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800841e:	2b40      	cmp	r3, #64	; 0x40
 8008420:	d005      	beq.n	800842e <USBD_StdItfReq+0x26>
 8008422:	2b40      	cmp	r3, #64	; 0x40
 8008424:	d82e      	bhi.n	8008484 <USBD_StdItfReq+0x7c>
 8008426:	2b00      	cmp	r3, #0
 8008428:	d001      	beq.n	800842e <USBD_StdItfReq+0x26>
 800842a:	2b20      	cmp	r3, #32
 800842c:	d12a      	bne.n	8008484 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008434:	3b01      	subs	r3, #1
 8008436:	2b02      	cmp	r3, #2
 8008438:	d81d      	bhi.n	8008476 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	889b      	ldrh	r3, [r3, #4]
 800843e:	b2db      	uxtb	r3, r3
 8008440:	2b01      	cmp	r3, #1
 8008442:	d813      	bhi.n	800846c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	6839      	ldr	r1, [r7, #0]
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	4798      	blx	r3
 8008452:	4603      	mov	r3, r0
 8008454:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	88db      	ldrh	r3, [r3, #6]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d110      	bne.n	8008480 <USBD_StdItfReq+0x78>
 800845e:	7bfb      	ldrb	r3, [r7, #15]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d10d      	bne.n	8008480 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f000 fd56 	bl	8008f16 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800846a:	e009      	b.n	8008480 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800846c:	6839      	ldr	r1, [r7, #0]
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 fc89 	bl	8008d86 <USBD_CtlError>
          break;
 8008474:	e004      	b.n	8008480 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008476:	6839      	ldr	r1, [r7, #0]
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f000 fc84 	bl	8008d86 <USBD_CtlError>
          break;
 800847e:	e000      	b.n	8008482 <USBD_StdItfReq+0x7a>
          break;
 8008480:	bf00      	nop
      }
      break;
 8008482:	e004      	b.n	800848e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008484:	6839      	ldr	r1, [r7, #0]
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 fc7d 	bl	8008d86 <USBD_CtlError>
      break;
 800848c:	bf00      	nop
  }

  return USBD_OK;
 800848e:	2300      	movs	r3, #0
}
 8008490:	4618      	mov	r0, r3
 8008492:	3710      	adds	r7, #16
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}

08008498 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b084      	sub	sp, #16
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80084a2:	2300      	movs	r3, #0
 80084a4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	889b      	ldrh	r3, [r3, #4]
 80084aa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	781b      	ldrb	r3, [r3, #0]
 80084b0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80084b4:	2b40      	cmp	r3, #64	; 0x40
 80084b6:	d007      	beq.n	80084c8 <USBD_StdEPReq+0x30>
 80084b8:	2b40      	cmp	r3, #64	; 0x40
 80084ba:	f200 8146 	bhi.w	800874a <USBD_StdEPReq+0x2b2>
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d00a      	beq.n	80084d8 <USBD_StdEPReq+0x40>
 80084c2:	2b20      	cmp	r3, #32
 80084c4:	f040 8141 	bne.w	800874a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084ce:	689b      	ldr	r3, [r3, #8]
 80084d0:	6839      	ldr	r1, [r7, #0]
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	4798      	blx	r3
      break;
 80084d6:	e13d      	b.n	8008754 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80084e0:	2b20      	cmp	r3, #32
 80084e2:	d10a      	bne.n	80084fa <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	6839      	ldr	r1, [r7, #0]
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	4798      	blx	r3
 80084f2:	4603      	mov	r3, r0
 80084f4:	73fb      	strb	r3, [r7, #15]

        return ret;
 80084f6:	7bfb      	ldrb	r3, [r7, #15]
 80084f8:	e12d      	b.n	8008756 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	785b      	ldrb	r3, [r3, #1]
 80084fe:	2b03      	cmp	r3, #3
 8008500:	d007      	beq.n	8008512 <USBD_StdEPReq+0x7a>
 8008502:	2b03      	cmp	r3, #3
 8008504:	f300 811b 	bgt.w	800873e <USBD_StdEPReq+0x2a6>
 8008508:	2b00      	cmp	r3, #0
 800850a:	d072      	beq.n	80085f2 <USBD_StdEPReq+0x15a>
 800850c:	2b01      	cmp	r3, #1
 800850e:	d03a      	beq.n	8008586 <USBD_StdEPReq+0xee>
 8008510:	e115      	b.n	800873e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008518:	2b02      	cmp	r3, #2
 800851a:	d002      	beq.n	8008522 <USBD_StdEPReq+0x8a>
 800851c:	2b03      	cmp	r3, #3
 800851e:	d015      	beq.n	800854c <USBD_StdEPReq+0xb4>
 8008520:	e02b      	b.n	800857a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008522:	7bbb      	ldrb	r3, [r7, #14]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d00c      	beq.n	8008542 <USBD_StdEPReq+0xaa>
 8008528:	7bbb      	ldrb	r3, [r7, #14]
 800852a:	2b80      	cmp	r3, #128	; 0x80
 800852c:	d009      	beq.n	8008542 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800852e:	7bbb      	ldrb	r3, [r7, #14]
 8008530:	4619      	mov	r1, r3
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f001 f916 	bl	8009764 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008538:	2180      	movs	r1, #128	; 0x80
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f001 f912 	bl	8009764 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008540:	e020      	b.n	8008584 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008542:	6839      	ldr	r1, [r7, #0]
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f000 fc1e 	bl	8008d86 <USBD_CtlError>
              break;
 800854a:	e01b      	b.n	8008584 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	885b      	ldrh	r3, [r3, #2]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d10e      	bne.n	8008572 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008554:	7bbb      	ldrb	r3, [r7, #14]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00b      	beq.n	8008572 <USBD_StdEPReq+0xda>
 800855a:	7bbb      	ldrb	r3, [r7, #14]
 800855c:	2b80      	cmp	r3, #128	; 0x80
 800855e:	d008      	beq.n	8008572 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	88db      	ldrh	r3, [r3, #6]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d104      	bne.n	8008572 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008568:	7bbb      	ldrb	r3, [r7, #14]
 800856a:	4619      	mov	r1, r3
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f001 f8f9 	bl	8009764 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 fccf 	bl	8008f16 <USBD_CtlSendStatus>

              break;
 8008578:	e004      	b.n	8008584 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800857a:	6839      	ldr	r1, [r7, #0]
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f000 fc02 	bl	8008d86 <USBD_CtlError>
              break;
 8008582:	bf00      	nop
          }
          break;
 8008584:	e0e0      	b.n	8008748 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800858c:	2b02      	cmp	r3, #2
 800858e:	d002      	beq.n	8008596 <USBD_StdEPReq+0xfe>
 8008590:	2b03      	cmp	r3, #3
 8008592:	d015      	beq.n	80085c0 <USBD_StdEPReq+0x128>
 8008594:	e026      	b.n	80085e4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008596:	7bbb      	ldrb	r3, [r7, #14]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d00c      	beq.n	80085b6 <USBD_StdEPReq+0x11e>
 800859c:	7bbb      	ldrb	r3, [r7, #14]
 800859e:	2b80      	cmp	r3, #128	; 0x80
 80085a0:	d009      	beq.n	80085b6 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80085a2:	7bbb      	ldrb	r3, [r7, #14]
 80085a4:	4619      	mov	r1, r3
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f001 f8dc 	bl	8009764 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80085ac:	2180      	movs	r1, #128	; 0x80
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f001 f8d8 	bl	8009764 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80085b4:	e01c      	b.n	80085f0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80085b6:	6839      	ldr	r1, [r7, #0]
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f000 fbe4 	bl	8008d86 <USBD_CtlError>
              break;
 80085be:	e017      	b.n	80085f0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	885b      	ldrh	r3, [r3, #2]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d112      	bne.n	80085ee <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80085c8:	7bbb      	ldrb	r3, [r7, #14]
 80085ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d004      	beq.n	80085dc <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80085d2:	7bbb      	ldrb	r3, [r7, #14]
 80085d4:	4619      	mov	r1, r3
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f001 f8e3 	bl	80097a2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f000 fc9a 	bl	8008f16 <USBD_CtlSendStatus>
              }
              break;
 80085e2:	e004      	b.n	80085ee <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80085e4:	6839      	ldr	r1, [r7, #0]
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 fbcd 	bl	8008d86 <USBD_CtlError>
              break;
 80085ec:	e000      	b.n	80085f0 <USBD_StdEPReq+0x158>
              break;
 80085ee:	bf00      	nop
          }
          break;
 80085f0:	e0aa      	b.n	8008748 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085f8:	2b02      	cmp	r3, #2
 80085fa:	d002      	beq.n	8008602 <USBD_StdEPReq+0x16a>
 80085fc:	2b03      	cmp	r3, #3
 80085fe:	d032      	beq.n	8008666 <USBD_StdEPReq+0x1ce>
 8008600:	e097      	b.n	8008732 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008602:	7bbb      	ldrb	r3, [r7, #14]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d007      	beq.n	8008618 <USBD_StdEPReq+0x180>
 8008608:	7bbb      	ldrb	r3, [r7, #14]
 800860a:	2b80      	cmp	r3, #128	; 0x80
 800860c:	d004      	beq.n	8008618 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800860e:	6839      	ldr	r1, [r7, #0]
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f000 fbb8 	bl	8008d86 <USBD_CtlError>
                break;
 8008616:	e091      	b.n	800873c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008618:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800861c:	2b00      	cmp	r3, #0
 800861e:	da0b      	bge.n	8008638 <USBD_StdEPReq+0x1a0>
 8008620:	7bbb      	ldrb	r3, [r7, #14]
 8008622:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008626:	4613      	mov	r3, r2
 8008628:	009b      	lsls	r3, r3, #2
 800862a:	4413      	add	r3, r2
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	3310      	adds	r3, #16
 8008630:	687a      	ldr	r2, [r7, #4]
 8008632:	4413      	add	r3, r2
 8008634:	3304      	adds	r3, #4
 8008636:	e00b      	b.n	8008650 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008638:	7bbb      	ldrb	r3, [r7, #14]
 800863a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800863e:	4613      	mov	r3, r2
 8008640:	009b      	lsls	r3, r3, #2
 8008642:	4413      	add	r3, r2
 8008644:	009b      	lsls	r3, r3, #2
 8008646:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800864a:	687a      	ldr	r2, [r7, #4]
 800864c:	4413      	add	r3, r2
 800864e:	3304      	adds	r3, #4
 8008650:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	2200      	movs	r2, #0
 8008656:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	2202      	movs	r2, #2
 800865c:	4619      	mov	r1, r3
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 fbfb 	bl	8008e5a <USBD_CtlSendData>
              break;
 8008664:	e06a      	b.n	800873c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008666:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800866a:	2b00      	cmp	r3, #0
 800866c:	da11      	bge.n	8008692 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800866e:	7bbb      	ldrb	r3, [r7, #14]
 8008670:	f003 020f 	and.w	r2, r3, #15
 8008674:	6879      	ldr	r1, [r7, #4]
 8008676:	4613      	mov	r3, r2
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	4413      	add	r3, r2
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	440b      	add	r3, r1
 8008680:	3318      	adds	r3, #24
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d117      	bne.n	80086b8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008688:	6839      	ldr	r1, [r7, #0]
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 fb7b 	bl	8008d86 <USBD_CtlError>
                  break;
 8008690:	e054      	b.n	800873c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008692:	7bbb      	ldrb	r3, [r7, #14]
 8008694:	f003 020f 	and.w	r2, r3, #15
 8008698:	6879      	ldr	r1, [r7, #4]
 800869a:	4613      	mov	r3, r2
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	4413      	add	r3, r2
 80086a0:	009b      	lsls	r3, r3, #2
 80086a2:	440b      	add	r3, r1
 80086a4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d104      	bne.n	80086b8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80086ae:	6839      	ldr	r1, [r7, #0]
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 fb68 	bl	8008d86 <USBD_CtlError>
                  break;
 80086b6:	e041      	b.n	800873c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	da0b      	bge.n	80086d8 <USBD_StdEPReq+0x240>
 80086c0:	7bbb      	ldrb	r3, [r7, #14]
 80086c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80086c6:	4613      	mov	r3, r2
 80086c8:	009b      	lsls	r3, r3, #2
 80086ca:	4413      	add	r3, r2
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	3310      	adds	r3, #16
 80086d0:	687a      	ldr	r2, [r7, #4]
 80086d2:	4413      	add	r3, r2
 80086d4:	3304      	adds	r3, #4
 80086d6:	e00b      	b.n	80086f0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80086d8:	7bbb      	ldrb	r3, [r7, #14]
 80086da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086de:	4613      	mov	r3, r2
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	4413      	add	r3, r2
 80086e4:	009b      	lsls	r3, r3, #2
 80086e6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80086ea:	687a      	ldr	r2, [r7, #4]
 80086ec:	4413      	add	r3, r2
 80086ee:	3304      	adds	r3, #4
 80086f0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80086f2:	7bbb      	ldrb	r3, [r7, #14]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d002      	beq.n	80086fe <USBD_StdEPReq+0x266>
 80086f8:	7bbb      	ldrb	r3, [r7, #14]
 80086fa:	2b80      	cmp	r3, #128	; 0x80
 80086fc:	d103      	bne.n	8008706 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	2200      	movs	r2, #0
 8008702:	601a      	str	r2, [r3, #0]
 8008704:	e00e      	b.n	8008724 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008706:	7bbb      	ldrb	r3, [r7, #14]
 8008708:	4619      	mov	r1, r3
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f001 f868 	bl	80097e0 <USBD_LL_IsStallEP>
 8008710:	4603      	mov	r3, r0
 8008712:	2b00      	cmp	r3, #0
 8008714:	d003      	beq.n	800871e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	2201      	movs	r2, #1
 800871a:	601a      	str	r2, [r3, #0]
 800871c:	e002      	b.n	8008724 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	2200      	movs	r2, #0
 8008722:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	2202      	movs	r2, #2
 8008728:	4619      	mov	r1, r3
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 fb95 	bl	8008e5a <USBD_CtlSendData>
              break;
 8008730:	e004      	b.n	800873c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8008732:	6839      	ldr	r1, [r7, #0]
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f000 fb26 	bl	8008d86 <USBD_CtlError>
              break;
 800873a:	bf00      	nop
          }
          break;
 800873c:	e004      	b.n	8008748 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800873e:	6839      	ldr	r1, [r7, #0]
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f000 fb20 	bl	8008d86 <USBD_CtlError>
          break;
 8008746:	bf00      	nop
      }
      break;
 8008748:	e004      	b.n	8008754 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800874a:	6839      	ldr	r1, [r7, #0]
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f000 fb1a 	bl	8008d86 <USBD_CtlError>
      break;
 8008752:	bf00      	nop
  }

  return ret;
 8008754:	7bfb      	ldrb	r3, [r7, #15]
}
 8008756:	4618      	mov	r0, r3
 8008758:	3710      	adds	r7, #16
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}
	...

08008760 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b084      	sub	sp, #16
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800876a:	2300      	movs	r3, #0
 800876c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800876e:	2300      	movs	r3, #0
 8008770:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008772:	2300      	movs	r3, #0
 8008774:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	885b      	ldrh	r3, [r3, #2]
 800877a:	0a1b      	lsrs	r3, r3, #8
 800877c:	b29b      	uxth	r3, r3
 800877e:	3b01      	subs	r3, #1
 8008780:	2b06      	cmp	r3, #6
 8008782:	f200 8128 	bhi.w	80089d6 <USBD_GetDescriptor+0x276>
 8008786:	a201      	add	r2, pc, #4	; (adr r2, 800878c <USBD_GetDescriptor+0x2c>)
 8008788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800878c:	080087a9 	.word	0x080087a9
 8008790:	080087c1 	.word	0x080087c1
 8008794:	08008801 	.word	0x08008801
 8008798:	080089d7 	.word	0x080089d7
 800879c:	080089d7 	.word	0x080089d7
 80087a0:	08008977 	.word	0x08008977
 80087a4:	080089a3 	.word	0x080089a3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	7c12      	ldrb	r2, [r2, #16]
 80087b4:	f107 0108 	add.w	r1, r7, #8
 80087b8:	4610      	mov	r0, r2
 80087ba:	4798      	blx	r3
 80087bc:	60f8      	str	r0, [r7, #12]
      break;
 80087be:	e112      	b.n	80089e6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	7c1b      	ldrb	r3, [r3, #16]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d10d      	bne.n	80087e4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087d0:	f107 0208 	add.w	r2, r7, #8
 80087d4:	4610      	mov	r0, r2
 80087d6:	4798      	blx	r3
 80087d8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	3301      	adds	r3, #1
 80087de:	2202      	movs	r2, #2
 80087e0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80087e2:	e100      	b.n	80089e6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ec:	f107 0208 	add.w	r2, r7, #8
 80087f0:	4610      	mov	r0, r2
 80087f2:	4798      	blx	r3
 80087f4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	3301      	adds	r3, #1
 80087fa:	2202      	movs	r2, #2
 80087fc:	701a      	strb	r2, [r3, #0]
      break;
 80087fe:	e0f2      	b.n	80089e6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	885b      	ldrh	r3, [r3, #2]
 8008804:	b2db      	uxtb	r3, r3
 8008806:	2b05      	cmp	r3, #5
 8008808:	f200 80ac 	bhi.w	8008964 <USBD_GetDescriptor+0x204>
 800880c:	a201      	add	r2, pc, #4	; (adr r2, 8008814 <USBD_GetDescriptor+0xb4>)
 800880e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008812:	bf00      	nop
 8008814:	0800882d 	.word	0x0800882d
 8008818:	08008861 	.word	0x08008861
 800881c:	08008895 	.word	0x08008895
 8008820:	080088c9 	.word	0x080088c9
 8008824:	080088fd 	.word	0x080088fd
 8008828:	08008931 	.word	0x08008931
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d00b      	beq.n	8008850 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	687a      	ldr	r2, [r7, #4]
 8008842:	7c12      	ldrb	r2, [r2, #16]
 8008844:	f107 0108 	add.w	r1, r7, #8
 8008848:	4610      	mov	r0, r2
 800884a:	4798      	blx	r3
 800884c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800884e:	e091      	b.n	8008974 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008850:	6839      	ldr	r1, [r7, #0]
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 fa97 	bl	8008d86 <USBD_CtlError>
            err++;
 8008858:	7afb      	ldrb	r3, [r7, #11]
 800885a:	3301      	adds	r3, #1
 800885c:	72fb      	strb	r3, [r7, #11]
          break;
 800885e:	e089      	b.n	8008974 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d00b      	beq.n	8008884 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008872:	689b      	ldr	r3, [r3, #8]
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	7c12      	ldrb	r2, [r2, #16]
 8008878:	f107 0108 	add.w	r1, r7, #8
 800887c:	4610      	mov	r0, r2
 800887e:	4798      	blx	r3
 8008880:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008882:	e077      	b.n	8008974 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008884:	6839      	ldr	r1, [r7, #0]
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f000 fa7d 	bl	8008d86 <USBD_CtlError>
            err++;
 800888c:	7afb      	ldrb	r3, [r7, #11]
 800888e:	3301      	adds	r3, #1
 8008890:	72fb      	strb	r3, [r7, #11]
          break;
 8008892:	e06f      	b.n	8008974 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800889a:	68db      	ldr	r3, [r3, #12]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00b      	beq.n	80088b8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088a6:	68db      	ldr	r3, [r3, #12]
 80088a8:	687a      	ldr	r2, [r7, #4]
 80088aa:	7c12      	ldrb	r2, [r2, #16]
 80088ac:	f107 0108 	add.w	r1, r7, #8
 80088b0:	4610      	mov	r0, r2
 80088b2:	4798      	blx	r3
 80088b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088b6:	e05d      	b.n	8008974 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088b8:	6839      	ldr	r1, [r7, #0]
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f000 fa63 	bl	8008d86 <USBD_CtlError>
            err++;
 80088c0:	7afb      	ldrb	r3, [r7, #11]
 80088c2:	3301      	adds	r3, #1
 80088c4:	72fb      	strb	r3, [r7, #11]
          break;
 80088c6:	e055      	b.n	8008974 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088ce:	691b      	ldr	r3, [r3, #16]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d00b      	beq.n	80088ec <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088da:	691b      	ldr	r3, [r3, #16]
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	7c12      	ldrb	r2, [r2, #16]
 80088e0:	f107 0108 	add.w	r1, r7, #8
 80088e4:	4610      	mov	r0, r2
 80088e6:	4798      	blx	r3
 80088e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088ea:	e043      	b.n	8008974 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088ec:	6839      	ldr	r1, [r7, #0]
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f000 fa49 	bl	8008d86 <USBD_CtlError>
            err++;
 80088f4:	7afb      	ldrb	r3, [r7, #11]
 80088f6:	3301      	adds	r3, #1
 80088f8:	72fb      	strb	r3, [r7, #11]
          break;
 80088fa:	e03b      	b.n	8008974 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008902:	695b      	ldr	r3, [r3, #20]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d00b      	beq.n	8008920 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800890e:	695b      	ldr	r3, [r3, #20]
 8008910:	687a      	ldr	r2, [r7, #4]
 8008912:	7c12      	ldrb	r2, [r2, #16]
 8008914:	f107 0108 	add.w	r1, r7, #8
 8008918:	4610      	mov	r0, r2
 800891a:	4798      	blx	r3
 800891c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800891e:	e029      	b.n	8008974 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008920:	6839      	ldr	r1, [r7, #0]
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 fa2f 	bl	8008d86 <USBD_CtlError>
            err++;
 8008928:	7afb      	ldrb	r3, [r7, #11]
 800892a:	3301      	adds	r3, #1
 800892c:	72fb      	strb	r3, [r7, #11]
          break;
 800892e:	e021      	b.n	8008974 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008936:	699b      	ldr	r3, [r3, #24]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d00b      	beq.n	8008954 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008942:	699b      	ldr	r3, [r3, #24]
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	7c12      	ldrb	r2, [r2, #16]
 8008948:	f107 0108 	add.w	r1, r7, #8
 800894c:	4610      	mov	r0, r2
 800894e:	4798      	blx	r3
 8008950:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008952:	e00f      	b.n	8008974 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008954:	6839      	ldr	r1, [r7, #0]
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 fa15 	bl	8008d86 <USBD_CtlError>
            err++;
 800895c:	7afb      	ldrb	r3, [r7, #11]
 800895e:	3301      	adds	r3, #1
 8008960:	72fb      	strb	r3, [r7, #11]
          break;
 8008962:	e007      	b.n	8008974 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008964:	6839      	ldr	r1, [r7, #0]
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 fa0d 	bl	8008d86 <USBD_CtlError>
          err++;
 800896c:	7afb      	ldrb	r3, [r7, #11]
 800896e:	3301      	adds	r3, #1
 8008970:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008972:	e038      	b.n	80089e6 <USBD_GetDescriptor+0x286>
 8008974:	e037      	b.n	80089e6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	7c1b      	ldrb	r3, [r3, #16]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d109      	bne.n	8008992 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008986:	f107 0208 	add.w	r2, r7, #8
 800898a:	4610      	mov	r0, r2
 800898c:	4798      	blx	r3
 800898e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008990:	e029      	b.n	80089e6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008992:	6839      	ldr	r1, [r7, #0]
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 f9f6 	bl	8008d86 <USBD_CtlError>
        err++;
 800899a:	7afb      	ldrb	r3, [r7, #11]
 800899c:	3301      	adds	r3, #1
 800899e:	72fb      	strb	r3, [r7, #11]
      break;
 80089a0:	e021      	b.n	80089e6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	7c1b      	ldrb	r3, [r3, #16]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d10d      	bne.n	80089c6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089b2:	f107 0208 	add.w	r2, r7, #8
 80089b6:	4610      	mov	r0, r2
 80089b8:	4798      	blx	r3
 80089ba:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	3301      	adds	r3, #1
 80089c0:	2207      	movs	r2, #7
 80089c2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80089c4:	e00f      	b.n	80089e6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80089c6:	6839      	ldr	r1, [r7, #0]
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f000 f9dc 	bl	8008d86 <USBD_CtlError>
        err++;
 80089ce:	7afb      	ldrb	r3, [r7, #11]
 80089d0:	3301      	adds	r3, #1
 80089d2:	72fb      	strb	r3, [r7, #11]
      break;
 80089d4:	e007      	b.n	80089e6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80089d6:	6839      	ldr	r1, [r7, #0]
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f000 f9d4 	bl	8008d86 <USBD_CtlError>
      err++;
 80089de:	7afb      	ldrb	r3, [r7, #11]
 80089e0:	3301      	adds	r3, #1
 80089e2:	72fb      	strb	r3, [r7, #11]
      break;
 80089e4:	bf00      	nop
  }

  if (err != 0U)
 80089e6:	7afb      	ldrb	r3, [r7, #11]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d11c      	bne.n	8008a26 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80089ec:	893b      	ldrh	r3, [r7, #8]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d011      	beq.n	8008a16 <USBD_GetDescriptor+0x2b6>
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	88db      	ldrh	r3, [r3, #6]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d00d      	beq.n	8008a16 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	88da      	ldrh	r2, [r3, #6]
 80089fe:	893b      	ldrh	r3, [r7, #8]
 8008a00:	4293      	cmp	r3, r2
 8008a02:	bf28      	it	cs
 8008a04:	4613      	movcs	r3, r2
 8008a06:	b29b      	uxth	r3, r3
 8008a08:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008a0a:	893b      	ldrh	r3, [r7, #8]
 8008a0c:	461a      	mov	r2, r3
 8008a0e:	68f9      	ldr	r1, [r7, #12]
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f000 fa22 	bl	8008e5a <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	88db      	ldrh	r3, [r3, #6]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d104      	bne.n	8008a28 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 fa79 	bl	8008f16 <USBD_CtlSendStatus>
 8008a24:	e000      	b.n	8008a28 <USBD_GetDescriptor+0x2c8>
    return;
 8008a26:	bf00      	nop
    }
  }
}
 8008a28:	3710      	adds	r7, #16
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}
 8008a2e:	bf00      	nop

08008a30 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	889b      	ldrh	r3, [r3, #4]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d130      	bne.n	8008aa4 <USBD_SetAddress+0x74>
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	88db      	ldrh	r3, [r3, #6]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d12c      	bne.n	8008aa4 <USBD_SetAddress+0x74>
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	885b      	ldrh	r3, [r3, #2]
 8008a4e:	2b7f      	cmp	r3, #127	; 0x7f
 8008a50:	d828      	bhi.n	8008aa4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	885b      	ldrh	r3, [r3, #2]
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a5c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a64:	2b03      	cmp	r3, #3
 8008a66:	d104      	bne.n	8008a72 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008a68:	6839      	ldr	r1, [r7, #0]
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 f98b 	bl	8008d86 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a70:	e01d      	b.n	8008aae <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	7bfa      	ldrb	r2, [r7, #15]
 8008a76:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008a7a:	7bfb      	ldrb	r3, [r7, #15]
 8008a7c:	4619      	mov	r1, r3
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f000 feda 	bl	8009838 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 fa46 	bl	8008f16 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008a8a:	7bfb      	ldrb	r3, [r7, #15]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d004      	beq.n	8008a9a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2202      	movs	r2, #2
 8008a94:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a98:	e009      	b.n	8008aae <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008aa2:	e004      	b.n	8008aae <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008aa4:	6839      	ldr	r1, [r7, #0]
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 f96d 	bl	8008d86 <USBD_CtlError>
  }
}
 8008aac:	bf00      	nop
 8008aae:	bf00      	nop
 8008ab0:	3710      	adds	r7, #16
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
	...

08008ab8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
 8008ac0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	885b      	ldrh	r3, [r3, #2]
 8008ac6:	b2da      	uxtb	r2, r3
 8008ac8:	4b41      	ldr	r3, [pc, #260]	; (8008bd0 <USBD_SetConfig+0x118>)
 8008aca:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008acc:	4b40      	ldr	r3, [pc, #256]	; (8008bd0 <USBD_SetConfig+0x118>)
 8008ace:	781b      	ldrb	r3, [r3, #0]
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d904      	bls.n	8008ade <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008ad4:	6839      	ldr	r1, [r7, #0]
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f000 f955 	bl	8008d86 <USBD_CtlError>
 8008adc:	e075      	b.n	8008bca <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	d002      	beq.n	8008aee <USBD_SetConfig+0x36>
 8008ae8:	2b03      	cmp	r3, #3
 8008aea:	d023      	beq.n	8008b34 <USBD_SetConfig+0x7c>
 8008aec:	e062      	b.n	8008bb4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008aee:	4b38      	ldr	r3, [pc, #224]	; (8008bd0 <USBD_SetConfig+0x118>)
 8008af0:	781b      	ldrb	r3, [r3, #0]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d01a      	beq.n	8008b2c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008af6:	4b36      	ldr	r3, [pc, #216]	; (8008bd0 <USBD_SetConfig+0x118>)
 8008af8:	781b      	ldrb	r3, [r3, #0]
 8008afa:	461a      	mov	r2, r3
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2203      	movs	r2, #3
 8008b04:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008b08:	4b31      	ldr	r3, [pc, #196]	; (8008bd0 <USBD_SetConfig+0x118>)
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	4619      	mov	r1, r3
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f7ff f9e7 	bl	8007ee2 <USBD_SetClassConfig>
 8008b14:	4603      	mov	r3, r0
 8008b16:	2b02      	cmp	r3, #2
 8008b18:	d104      	bne.n	8008b24 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008b1a:	6839      	ldr	r1, [r7, #0]
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f932 	bl	8008d86 <USBD_CtlError>
            return;
 8008b22:	e052      	b.n	8008bca <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 f9f6 	bl	8008f16 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008b2a:	e04e      	b.n	8008bca <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f000 f9f2 	bl	8008f16 <USBD_CtlSendStatus>
        break;
 8008b32:	e04a      	b.n	8008bca <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008b34:	4b26      	ldr	r3, [pc, #152]	; (8008bd0 <USBD_SetConfig+0x118>)
 8008b36:	781b      	ldrb	r3, [r3, #0]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d112      	bne.n	8008b62 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2202      	movs	r2, #2
 8008b40:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008b44:	4b22      	ldr	r3, [pc, #136]	; (8008bd0 <USBD_SetConfig+0x118>)
 8008b46:	781b      	ldrb	r3, [r3, #0]
 8008b48:	461a      	mov	r2, r3
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008b4e:	4b20      	ldr	r3, [pc, #128]	; (8008bd0 <USBD_SetConfig+0x118>)
 8008b50:	781b      	ldrb	r3, [r3, #0]
 8008b52:	4619      	mov	r1, r3
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f7ff f9e3 	bl	8007f20 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f000 f9db 	bl	8008f16 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008b60:	e033      	b.n	8008bca <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008b62:	4b1b      	ldr	r3, [pc, #108]	; (8008bd0 <USBD_SetConfig+0x118>)
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	461a      	mov	r2, r3
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d01d      	beq.n	8008bac <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	685b      	ldr	r3, [r3, #4]
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	4619      	mov	r1, r3
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f7ff f9d1 	bl	8007f20 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008b7e:	4b14      	ldr	r3, [pc, #80]	; (8008bd0 <USBD_SetConfig+0x118>)
 8008b80:	781b      	ldrb	r3, [r3, #0]
 8008b82:	461a      	mov	r2, r3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008b88:	4b11      	ldr	r3, [pc, #68]	; (8008bd0 <USBD_SetConfig+0x118>)
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	4619      	mov	r1, r3
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f7ff f9a7 	bl	8007ee2 <USBD_SetClassConfig>
 8008b94:	4603      	mov	r3, r0
 8008b96:	2b02      	cmp	r3, #2
 8008b98:	d104      	bne.n	8008ba4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008b9a:	6839      	ldr	r1, [r7, #0]
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f000 f8f2 	bl	8008d86 <USBD_CtlError>
            return;
 8008ba2:	e012      	b.n	8008bca <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f000 f9b6 	bl	8008f16 <USBD_CtlSendStatus>
        break;
 8008baa:	e00e      	b.n	8008bca <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f000 f9b2 	bl	8008f16 <USBD_CtlSendStatus>
        break;
 8008bb2:	e00a      	b.n	8008bca <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008bb4:	6839      	ldr	r1, [r7, #0]
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 f8e5 	bl	8008d86 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008bbc:	4b04      	ldr	r3, [pc, #16]	; (8008bd0 <USBD_SetConfig+0x118>)
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	4619      	mov	r1, r3
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f7ff f9ac 	bl	8007f20 <USBD_ClrClassConfig>
        break;
 8008bc8:	bf00      	nop
    }
  }
}
 8008bca:	3708      	adds	r7, #8
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}
 8008bd0:	20000268 	.word	0x20000268

08008bd4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b082      	sub	sp, #8
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	88db      	ldrh	r3, [r3, #6]
 8008be2:	2b01      	cmp	r3, #1
 8008be4:	d004      	beq.n	8008bf0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008be6:	6839      	ldr	r1, [r7, #0]
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 f8cc 	bl	8008d86 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008bee:	e022      	b.n	8008c36 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bf6:	2b02      	cmp	r3, #2
 8008bf8:	dc02      	bgt.n	8008c00 <USBD_GetConfig+0x2c>
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	dc03      	bgt.n	8008c06 <USBD_GetConfig+0x32>
 8008bfe:	e015      	b.n	8008c2c <USBD_GetConfig+0x58>
 8008c00:	2b03      	cmp	r3, #3
 8008c02:	d00b      	beq.n	8008c1c <USBD_GetConfig+0x48>
 8008c04:	e012      	b.n	8008c2c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	3308      	adds	r3, #8
 8008c10:	2201      	movs	r2, #1
 8008c12:	4619      	mov	r1, r3
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f000 f920 	bl	8008e5a <USBD_CtlSendData>
        break;
 8008c1a:	e00c      	b.n	8008c36 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	3304      	adds	r3, #4
 8008c20:	2201      	movs	r2, #1
 8008c22:	4619      	mov	r1, r3
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f000 f918 	bl	8008e5a <USBD_CtlSendData>
        break;
 8008c2a:	e004      	b.n	8008c36 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008c2c:	6839      	ldr	r1, [r7, #0]
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f000 f8a9 	bl	8008d86 <USBD_CtlError>
        break;
 8008c34:	bf00      	nop
}
 8008c36:	bf00      	nop
 8008c38:	3708      	adds	r7, #8
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}

08008c3e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c3e:	b580      	push	{r7, lr}
 8008c40:	b082      	sub	sp, #8
 8008c42:	af00      	add	r7, sp, #0
 8008c44:	6078      	str	r0, [r7, #4]
 8008c46:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c4e:	3b01      	subs	r3, #1
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	d81e      	bhi.n	8008c92 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	88db      	ldrh	r3, [r3, #6]
 8008c58:	2b02      	cmp	r3, #2
 8008c5a:	d004      	beq.n	8008c66 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008c5c:	6839      	ldr	r1, [r7, #0]
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f000 f891 	bl	8008d86 <USBD_CtlError>
        break;
 8008c64:	e01a      	b.n	8008c9c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2201      	movs	r2, #1
 8008c6a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d005      	beq.n	8008c82 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	68db      	ldr	r3, [r3, #12]
 8008c7a:	f043 0202 	orr.w	r2, r3, #2
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	330c      	adds	r3, #12
 8008c86:	2202      	movs	r2, #2
 8008c88:	4619      	mov	r1, r3
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 f8e5 	bl	8008e5a <USBD_CtlSendData>
      break;
 8008c90:	e004      	b.n	8008c9c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008c92:	6839      	ldr	r1, [r7, #0]
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 f876 	bl	8008d86 <USBD_CtlError>
      break;
 8008c9a:	bf00      	nop
  }
}
 8008c9c:	bf00      	nop
 8008c9e:	3708      	adds	r7, #8
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}

08008ca4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b082      	sub	sp, #8
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	885b      	ldrh	r3, [r3, #2]
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	d106      	bne.n	8008cc4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2201      	movs	r2, #1
 8008cba:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f000 f929 	bl	8008f16 <USBD_CtlSendStatus>
  }
}
 8008cc4:	bf00      	nop
 8008cc6:	3708      	adds	r7, #8
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}

08008ccc <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b082      	sub	sp, #8
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
 8008cd4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008cdc:	3b01      	subs	r3, #1
 8008cde:	2b02      	cmp	r3, #2
 8008ce0:	d80b      	bhi.n	8008cfa <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	885b      	ldrh	r3, [r3, #2]
 8008ce6:	2b01      	cmp	r3, #1
 8008ce8:	d10c      	bne.n	8008d04 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 f90f 	bl	8008f16 <USBD_CtlSendStatus>
      }
      break;
 8008cf8:	e004      	b.n	8008d04 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008cfa:	6839      	ldr	r1, [r7, #0]
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 f842 	bl	8008d86 <USBD_CtlError>
      break;
 8008d02:	e000      	b.n	8008d06 <USBD_ClrFeature+0x3a>
      break;
 8008d04:	bf00      	nop
  }
}
 8008d06:	bf00      	nop
 8008d08:	3708      	adds	r7, #8
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}

08008d0e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008d0e:	b480      	push	{r7}
 8008d10:	b083      	sub	sp, #12
 8008d12:	af00      	add	r7, sp, #0
 8008d14:	6078      	str	r0, [r7, #4]
 8008d16:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	781a      	ldrb	r2, [r3, #0]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	785a      	ldrb	r2, [r3, #1]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	3302      	adds	r3, #2
 8008d2c:	781b      	ldrb	r3, [r3, #0]
 8008d2e:	b29a      	uxth	r2, r3
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	3303      	adds	r3, #3
 8008d34:	781b      	ldrb	r3, [r3, #0]
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	021b      	lsls	r3, r3, #8
 8008d3a:	b29b      	uxth	r3, r3
 8008d3c:	4413      	add	r3, r2
 8008d3e:	b29a      	uxth	r2, r3
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	3304      	adds	r3, #4
 8008d48:	781b      	ldrb	r3, [r3, #0]
 8008d4a:	b29a      	uxth	r2, r3
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	3305      	adds	r3, #5
 8008d50:	781b      	ldrb	r3, [r3, #0]
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	021b      	lsls	r3, r3, #8
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	4413      	add	r3, r2
 8008d5a:	b29a      	uxth	r2, r3
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	3306      	adds	r3, #6
 8008d64:	781b      	ldrb	r3, [r3, #0]
 8008d66:	b29a      	uxth	r2, r3
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	3307      	adds	r3, #7
 8008d6c:	781b      	ldrb	r3, [r3, #0]
 8008d6e:	b29b      	uxth	r3, r3
 8008d70:	021b      	lsls	r3, r3, #8
 8008d72:	b29b      	uxth	r3, r3
 8008d74:	4413      	add	r3, r2
 8008d76:	b29a      	uxth	r2, r3
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	80da      	strh	r2, [r3, #6]

}
 8008d7c:	bf00      	nop
 8008d7e:	370c      	adds	r7, #12
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bc80      	pop	{r7}
 8008d84:	4770      	bx	lr

08008d86 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008d86:	b580      	push	{r7, lr}
 8008d88:	b082      	sub	sp, #8
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	6078      	str	r0, [r7, #4]
 8008d8e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008d90:	2180      	movs	r1, #128	; 0x80
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f000 fce6 	bl	8009764 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008d98:	2100      	movs	r1, #0
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f000 fce2 	bl	8009764 <USBD_LL_StallEP>
}
 8008da0:	bf00      	nop
 8008da2:	3708      	adds	r7, #8
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}

08008da8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b086      	sub	sp, #24
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	60b9      	str	r1, [r7, #8]
 8008db2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008db4:	2300      	movs	r3, #0
 8008db6:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d032      	beq.n	8008e24 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008dbe:	68f8      	ldr	r0, [r7, #12]
 8008dc0:	f000 f834 	bl	8008e2c <USBD_GetLen>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	3301      	adds	r3, #1
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	005b      	lsls	r3, r3, #1
 8008dcc:	b29a      	uxth	r2, r3
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008dd2:	7dfb      	ldrb	r3, [r7, #23]
 8008dd4:	1c5a      	adds	r2, r3, #1
 8008dd6:	75fa      	strb	r2, [r7, #23]
 8008dd8:	461a      	mov	r2, r3
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	4413      	add	r3, r2
 8008dde:	687a      	ldr	r2, [r7, #4]
 8008de0:	7812      	ldrb	r2, [r2, #0]
 8008de2:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008de4:	7dfb      	ldrb	r3, [r7, #23]
 8008de6:	1c5a      	adds	r2, r3, #1
 8008de8:	75fa      	strb	r2, [r7, #23]
 8008dea:	461a      	mov	r2, r3
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	4413      	add	r3, r2
 8008df0:	2203      	movs	r2, #3
 8008df2:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008df4:	e012      	b.n	8008e1c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	1c5a      	adds	r2, r3, #1
 8008dfa:	60fa      	str	r2, [r7, #12]
 8008dfc:	7dfa      	ldrb	r2, [r7, #23]
 8008dfe:	1c51      	adds	r1, r2, #1
 8008e00:	75f9      	strb	r1, [r7, #23]
 8008e02:	4611      	mov	r1, r2
 8008e04:	68ba      	ldr	r2, [r7, #8]
 8008e06:	440a      	add	r2, r1
 8008e08:	781b      	ldrb	r3, [r3, #0]
 8008e0a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008e0c:	7dfb      	ldrb	r3, [r7, #23]
 8008e0e:	1c5a      	adds	r2, r3, #1
 8008e10:	75fa      	strb	r2, [r7, #23]
 8008e12:	461a      	mov	r2, r3
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	4413      	add	r3, r2
 8008e18:	2200      	movs	r2, #0
 8008e1a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d1e8      	bne.n	8008df6 <USBD_GetString+0x4e>
    }
  }
}
 8008e24:	bf00      	nop
 8008e26:	3718      	adds	r7, #24
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b085      	sub	sp, #20
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008e34:	2300      	movs	r3, #0
 8008e36:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008e38:	e005      	b.n	8008e46 <USBD_GetLen+0x1a>
  {
    len++;
 8008e3a:	7bfb      	ldrb	r3, [r7, #15]
 8008e3c:	3301      	adds	r3, #1
 8008e3e:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	3301      	adds	r3, #1
 8008e44:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	781b      	ldrb	r3, [r3, #0]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d1f5      	bne.n	8008e3a <USBD_GetLen+0xe>
  }

  return len;
 8008e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3714      	adds	r7, #20
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bc80      	pop	{r7}
 8008e58:	4770      	bx	lr

08008e5a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008e5a:	b580      	push	{r7, lr}
 8008e5c:	b084      	sub	sp, #16
 8008e5e:	af00      	add	r7, sp, #0
 8008e60:	60f8      	str	r0, [r7, #12]
 8008e62:	60b9      	str	r1, [r7, #8]
 8008e64:	4613      	mov	r3, r2
 8008e66:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	2202      	movs	r2, #2
 8008e6c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008e70:	88fa      	ldrh	r2, [r7, #6]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008e76:	88fa      	ldrh	r2, [r7, #6]
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008e7c:	88fb      	ldrh	r3, [r7, #6]
 8008e7e:	68ba      	ldr	r2, [r7, #8]
 8008e80:	2100      	movs	r1, #0
 8008e82:	68f8      	ldr	r0, [r7, #12]
 8008e84:	f000 fcf7 	bl	8009876 <USBD_LL_Transmit>

  return USBD_OK;
 8008e88:	2300      	movs	r3, #0
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b084      	sub	sp, #16
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	60f8      	str	r0, [r7, #12]
 8008e9a:	60b9      	str	r1, [r7, #8]
 8008e9c:	4613      	mov	r3, r2
 8008e9e:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ea0:	88fb      	ldrh	r3, [r7, #6]
 8008ea2:	68ba      	ldr	r2, [r7, #8]
 8008ea4:	2100      	movs	r1, #0
 8008ea6:	68f8      	ldr	r0, [r7, #12]
 8008ea8:	f000 fce5 	bl	8009876 <USBD_LL_Transmit>

  return USBD_OK;
 8008eac:	2300      	movs	r3, #0
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3710      	adds	r7, #16
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}

08008eb6 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008eb6:	b580      	push	{r7, lr}
 8008eb8:	b084      	sub	sp, #16
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	60f8      	str	r0, [r7, #12]
 8008ebe:	60b9      	str	r1, [r7, #8]
 8008ec0:	4613      	mov	r3, r2
 8008ec2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2203      	movs	r2, #3
 8008ec8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008ecc:	88fa      	ldrh	r2, [r7, #6]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008ed4:	88fa      	ldrh	r2, [r7, #6]
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008edc:	88fb      	ldrh	r3, [r7, #6]
 8008ede:	68ba      	ldr	r2, [r7, #8]
 8008ee0:	2100      	movs	r1, #0
 8008ee2:	68f8      	ldr	r0, [r7, #12]
 8008ee4:	f000 fcea 	bl	80098bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ee8:	2300      	movs	r3, #0
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3710      	adds	r7, #16
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b084      	sub	sp, #16
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	60f8      	str	r0, [r7, #12]
 8008efa:	60b9      	str	r1, [r7, #8]
 8008efc:	4613      	mov	r3, r2
 8008efe:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008f00:	88fb      	ldrh	r3, [r7, #6]
 8008f02:	68ba      	ldr	r2, [r7, #8]
 8008f04:	2100      	movs	r1, #0
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	f000 fcd8 	bl	80098bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f0c:	2300      	movs	r3, #0
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	3710      	adds	r7, #16
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}

08008f16 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008f16:	b580      	push	{r7, lr}
 8008f18:	b082      	sub	sp, #8
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2204      	movs	r2, #4
 8008f22:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008f26:	2300      	movs	r3, #0
 8008f28:	2200      	movs	r2, #0
 8008f2a:	2100      	movs	r1, #0
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 fca2 	bl	8009876 <USBD_LL_Transmit>

  return USBD_OK;
 8008f32:	2300      	movs	r3, #0
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3708      	adds	r7, #8
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}

08008f3c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b082      	sub	sp, #8
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2205      	movs	r2, #5
 8008f48:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	2200      	movs	r2, #0
 8008f50:	2100      	movs	r1, #0
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f000 fcb2 	bl	80098bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f58:	2300      	movs	r3, #0
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	3708      	adds	r7, #8
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	bd80      	pop	{r7, pc}
	...

08008f64 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008f68:	2200      	movs	r2, #0
 8008f6a:	4912      	ldr	r1, [pc, #72]	; (8008fb4 <MX_USB_DEVICE_Init+0x50>)
 8008f6c:	4812      	ldr	r0, [pc, #72]	; (8008fb8 <MX_USB_DEVICE_Init+0x54>)
 8008f6e:	f7fe ff5e 	bl	8007e2e <USBD_Init>
 8008f72:	4603      	mov	r3, r0
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d001      	beq.n	8008f7c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008f78:	f7f7 feea 	bl	8000d50 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008f7c:	490f      	ldr	r1, [pc, #60]	; (8008fbc <MX_USB_DEVICE_Init+0x58>)
 8008f7e:	480e      	ldr	r0, [pc, #56]	; (8008fb8 <MX_USB_DEVICE_Init+0x54>)
 8008f80:	f7fe ff80 	bl	8007e84 <USBD_RegisterClass>
 8008f84:	4603      	mov	r3, r0
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d001      	beq.n	8008f8e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008f8a:	f7f7 fee1 	bl	8000d50 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008f8e:	490c      	ldr	r1, [pc, #48]	; (8008fc0 <MX_USB_DEVICE_Init+0x5c>)
 8008f90:	4809      	ldr	r0, [pc, #36]	; (8008fb8 <MX_USB_DEVICE_Init+0x54>)
 8008f92:	f7fe feb1 	bl	8007cf8 <USBD_CDC_RegisterInterface>
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d001      	beq.n	8008fa0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008f9c:	f7f7 fed8 	bl	8000d50 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008fa0:	4805      	ldr	r0, [pc, #20]	; (8008fb8 <MX_USB_DEVICE_Init+0x54>)
 8008fa2:	f7fe ff88 	bl	8007eb6 <USBD_Start>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d001      	beq.n	8008fb0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008fac:	f7f7 fed0 	bl	8000d50 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008fb0:	bf00      	nop
 8008fb2:	bd80      	pop	{r7, pc}
 8008fb4:	20000170 	.word	0x20000170
 8008fb8:	200009d8 	.word	0x200009d8
 8008fbc:	2000005c 	.word	0x2000005c
 8008fc0:	20000160 	.word	0x20000160

08008fc4 <USB_Reset>:
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */

void USB_Reset(void)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b088      	sub	sp, #32
 8008fc8:	af00      	add	r7, sp, #0

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008fca:	4b2b      	ldr	r3, [pc, #172]	; (8009078 <USB_Reset+0xb4>)
 8008fcc:	699b      	ldr	r3, [r3, #24]
 8008fce:	4a2a      	ldr	r2, [pc, #168]	; (8009078 <USB_Reset+0xb4>)
 8008fd0:	f043 0320 	orr.w	r3, r3, #32
 8008fd4:	6193      	str	r3, [r2, #24]
 8008fd6:	4b28      	ldr	r3, [pc, #160]	; (8009078 <USB_Reset+0xb4>)
 8008fd8:	699b      	ldr	r3, [r3, #24]
 8008fda:	f003 0320 	and.w	r3, r3, #32
 8008fde:	60bb      	str	r3, [r7, #8]
 8008fe0:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008fe2:	4b25      	ldr	r3, [pc, #148]	; (8009078 <USB_Reset+0xb4>)
 8008fe4:	699b      	ldr	r3, [r3, #24]
 8008fe6:	4a24      	ldr	r2, [pc, #144]	; (8009078 <USB_Reset+0xb4>)
 8008fe8:	f043 0304 	orr.w	r3, r3, #4
 8008fec:	6193      	str	r3, [r2, #24]
 8008fee:	4b22      	ldr	r3, [pc, #136]	; (8009078 <USB_Reset+0xb4>)
 8008ff0:	699b      	ldr	r3, [r3, #24]
 8008ff2:	f003 0304 	and.w	r3, r3, #4
 8008ff6:	607b      	str	r3, [r7, #4]
 8008ff8:	687b      	ldr	r3, [r7, #4]

    /* Reset USB DP (D+) */
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ffa:	f107 030c 	add.w	r3, r7, #12
 8008ffe:	2200      	movs	r2, #0
 8009000:	601a      	str	r2, [r3, #0]
 8009002:	605a      	str	r2, [r3, #4]
 8009004:	609a      	str	r2, [r3, #8]
 8009006:	60da      	str	r2, [r3, #12]

    /* Инициализируем пин DP как выход */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8009008:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800900c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800900e:	2301      	movs	r3, #1
 8009010:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009012:	2302      	movs	r3, #2
 8009014:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009016:	f107 030c 	add.w	r3, r7, #12
 800901a:	4619      	mov	r1, r3
 800901c:	4817      	ldr	r0, [pc, #92]	; (800907c <USB_Reset+0xb8>)
 800901e:	f7f9 fb23 	bl	8002668 <HAL_GPIO_Init>
    /* Прижимаем DP к "земле" */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8009022:	2200      	movs	r2, #0
 8009024:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009028:	4814      	ldr	r0, [pc, #80]	; (800907c <USB_Reset+0xb8>)
 800902a:	f7f9 fcb8 	bl	800299e <HAL_GPIO_WritePin>
    /* Ждем немного */
    for (uint16_t i = 0; i < 10000; i++)
 800902e:	2300      	movs	r3, #0
 8009030:	83fb      	strh	r3, [r7, #30]
 8009032:	e002      	b.n	800903a <USB_Reset+0x76>
 8009034:	8bfb      	ldrh	r3, [r7, #30]
 8009036:	3301      	adds	r3, #1
 8009038:	83fb      	strh	r3, [r7, #30]
 800903a:	8bfb      	ldrh	r3, [r7, #30]
 800903c:	f242 720f 	movw	r2, #9999	; 0x270f
 8009040:	4293      	cmp	r3, r2
 8009042:	d9f7      	bls.n	8009034 <USB_Reset+0x70>
        ;

    /* Переинициализируем пин для работы с USB */
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009044:	2300      	movs	r3, #0
 8009046:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009048:	2300      	movs	r3, #0
 800904a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800904c:	f107 030c 	add.w	r3, r7, #12
 8009050:	4619      	mov	r1, r3
 8009052:	480a      	ldr	r0, [pc, #40]	; (800907c <USB_Reset+0xb8>)
 8009054:	f7f9 fb08 	bl	8002668 <HAL_GPIO_Init>
    /* Ждем немного */
    for (uint16_t i = 0; i < 10000; i++)
 8009058:	2300      	movs	r3, #0
 800905a:	83bb      	strh	r3, [r7, #28]
 800905c:	e002      	b.n	8009064 <USB_Reset+0xa0>
 800905e:	8bbb      	ldrh	r3, [r7, #28]
 8009060:	3301      	adds	r3, #1
 8009062:	83bb      	strh	r3, [r7, #28]
 8009064:	8bbb      	ldrh	r3, [r7, #28]
 8009066:	f242 720f 	movw	r2, #9999	; 0x270f
 800906a:	4293      	cmp	r3, r2
 800906c:	d9f7      	bls.n	800905e <USB_Reset+0x9a>
        ;
}
 800906e:	bf00      	nop
 8009070:	bf00      	nop
 8009072:	3720      	adds	r7, #32
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}
 8009078:	40021000 	.word	0x40021000
 800907c:	40010800 	.word	0x40010800

08009080 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009084:	2200      	movs	r2, #0
 8009086:	4905      	ldr	r1, [pc, #20]	; (800909c <CDC_Init_FS+0x1c>)
 8009088:	4805      	ldr	r0, [pc, #20]	; (80090a0 <CDC_Init_FS+0x20>)
 800908a:	f7fe fe4b 	bl	8007d24 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800908e:	4905      	ldr	r1, [pc, #20]	; (80090a4 <CDC_Init_FS+0x24>)
 8009090:	4803      	ldr	r0, [pc, #12]	; (80090a0 <CDC_Init_FS+0x20>)
 8009092:	f7fe fe60 	bl	8007d56 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8009096:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009098:	4618      	mov	r0, r3
 800909a:	bd80      	pop	{r7, pc}
 800909c:	20000e9c 	.word	0x20000e9c
 80090a0:	200009d8 	.word	0x200009d8
 80090a4:	20000c9c 	.word	0x20000c9c

080090a8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80090a8:	b480      	push	{r7}
 80090aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 80090ac:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bc80      	pop	{r7}
 80090b4:	4770      	bx	lr
	...

080090b8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b083      	sub	sp, #12
 80090bc:	af00      	add	r7, sp, #0
 80090be:	4603      	mov	r3, r0
 80090c0:	6039      	str	r1, [r7, #0]
 80090c2:	71fb      	strb	r3, [r7, #7]
 80090c4:	4613      	mov	r3, r2
 80090c6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 80090c8:	79fb      	ldrb	r3, [r7, #7]
 80090ca:	2b23      	cmp	r3, #35	; 0x23
 80090cc:	d84a      	bhi.n	8009164 <CDC_Control_FS+0xac>
 80090ce:	a201      	add	r2, pc, #4	; (adr r2, 80090d4 <CDC_Control_FS+0x1c>)
 80090d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090d4:	08009165 	.word	0x08009165
 80090d8:	08009165 	.word	0x08009165
 80090dc:	08009165 	.word	0x08009165
 80090e0:	08009165 	.word	0x08009165
 80090e4:	08009165 	.word	0x08009165
 80090e8:	08009165 	.word	0x08009165
 80090ec:	08009165 	.word	0x08009165
 80090f0:	08009165 	.word	0x08009165
 80090f4:	08009165 	.word	0x08009165
 80090f8:	08009165 	.word	0x08009165
 80090fc:	08009165 	.word	0x08009165
 8009100:	08009165 	.word	0x08009165
 8009104:	08009165 	.word	0x08009165
 8009108:	08009165 	.word	0x08009165
 800910c:	08009165 	.word	0x08009165
 8009110:	08009165 	.word	0x08009165
 8009114:	08009165 	.word	0x08009165
 8009118:	08009165 	.word	0x08009165
 800911c:	08009165 	.word	0x08009165
 8009120:	08009165 	.word	0x08009165
 8009124:	08009165 	.word	0x08009165
 8009128:	08009165 	.word	0x08009165
 800912c:	08009165 	.word	0x08009165
 8009130:	08009165 	.word	0x08009165
 8009134:	08009165 	.word	0x08009165
 8009138:	08009165 	.word	0x08009165
 800913c:	08009165 	.word	0x08009165
 8009140:	08009165 	.word	0x08009165
 8009144:	08009165 	.word	0x08009165
 8009148:	08009165 	.word	0x08009165
 800914c:	08009165 	.word	0x08009165
 8009150:	08009165 	.word	0x08009165
 8009154:	08009165 	.word	0x08009165
 8009158:	08009165 	.word	0x08009165
 800915c:	08009165 	.word	0x08009165
 8009160:	08009165 	.word	0x08009165
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8009164:	bf00      	nop
	}

	return (USBD_OK);
 8009166:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009168:	4618      	mov	r0, r3
 800916a:	370c      	adds	r7, #12
 800916c:	46bd      	mov	sp, r7
 800916e:	bc80      	pop	{r7}
 8009170:	4770      	bx	lr
 8009172:	bf00      	nop

08009174 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800917e:	6879      	ldr	r1, [r7, #4]
 8009180:	481c      	ldr	r0, [pc, #112]	; (80091f4 <CDC_Receive_FS+0x80>)
 8009182:	f7fe fde8 	bl	8007d56 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009186:	481b      	ldr	r0, [pc, #108]	; (80091f4 <CDC_Receive_FS+0x80>)
 8009188:	f7fe fe27 	bl	8007dda <USBD_CDC_ReceivePacket>
//	}
	/*-------*/

	/* Запись данных в общую глобальную переменную для
	 * хранения пакета данных - usb_rx_data */
	if ( usb_rx_data.is_handled  == false ) {
 800918c:	4b1a      	ldr	r3, [pc, #104]	; (80091f8 <CDC_Receive_FS+0x84>)
 800918e:	785b      	ldrb	r3, [r3, #1]
 8009190:	f083 0301 	eor.w	r3, r3, #1
 8009194:	b2db      	uxtb	r3, r3
 8009196:	2b00      	cmp	r3, #0
 8009198:	d015      	beq.n	80091c6 <CDC_Receive_FS+0x52>
	    /* Если данные пакета ещё не обработаны, то
	     * ошибка - прием нового пакета пока не возможен.
	     * Следовательно, отправляем пакет из 5-ти нулей,
	     * как показатель об ошибке. */
	    uint8_t b[] = {0,0,0,0,0};
 800919a:	4a18      	ldr	r2, [pc, #96]	; (80091fc <CDC_Receive_FS+0x88>)
 800919c:	f107 0308 	add.w	r3, r7, #8
 80091a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80091a4:	6018      	str	r0, [r3, #0]
 80091a6:	3304      	adds	r3, #4
 80091a8:	7019      	strb	r1, [r3, #0]
	    CDC_Transmit_FS(b, strlen( (char*)b) );
 80091aa:	f107 0308 	add.w	r3, r7, #8
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7f6 ffcc 	bl	800014c <strlen>
 80091b4:	4603      	mov	r3, r0
 80091b6:	b29a      	uxth	r2, r3
 80091b8:	f107 0308 	add.w	r3, r7, #8
 80091bc:	4611      	mov	r1, r2
 80091be:	4618      	mov	r0, r3
 80091c0:	f000 f820 	bl	8009204 <CDC_Transmit_FS>
 80091c4:	e011      	b.n	80091ea <CDC_Receive_FS+0x76>
	}
	else {
	    memcpy( usb_rx_data.buff, Buf, *Len );
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	461a      	mov	r2, r3
 80091cc:	6879      	ldr	r1, [r7, #4]
 80091ce:	480c      	ldr	r0, [pc, #48]	; (8009200 <CDC_Receive_FS+0x8c>)
 80091d0:	f000 fc20 	bl	8009a14 <memcpy>
	    usb_rx_data.len         = *Len;
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	b2da      	uxtb	r2, r3
 80091da:	4b07      	ldr	r3, [pc, #28]	; (80091f8 <CDC_Receive_FS+0x84>)
 80091dc:	709a      	strb	r2, [r3, #2]
	    usb_rx_data.is_handled  = false;
 80091de:	4b06      	ldr	r3, [pc, #24]	; (80091f8 <CDC_Receive_FS+0x84>)
 80091e0:	2200      	movs	r2, #0
 80091e2:	705a      	strb	r2, [r3, #1]
	    usb_rx_data.is_received = true;
 80091e4:	4b04      	ldr	r3, [pc, #16]	; (80091f8 <CDC_Receive_FS+0x84>)
 80091e6:	2201      	movs	r2, #1
 80091e8:	701a      	strb	r2, [r3, #0]
	}

	return (USBD_OK);
 80091ea:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3710      	adds	r7, #16
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}
 80091f4:	200009d8 	.word	0x200009d8
 80091f8:	20000000 	.word	0x20000000
 80091fc:	0800a964 	.word	0x0800a964
 8009200:	20000003 	.word	0x20000003

08009204 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b084      	sub	sp, #16
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	460b      	mov	r3, r1
 800920e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009210:	2300      	movs	r3, #0
 8009212:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)hUsbDeviceFS.pClassData;
 8009214:	4b0d      	ldr	r3, [pc, #52]	; (800924c <CDC_Transmit_FS+0x48>)
 8009216:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800921a:	60bb      	str	r3, [r7, #8]
	if (hcdc->TxState != 0)
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009222:	2b00      	cmp	r3, #0
 8009224:	d001      	beq.n	800922a <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 8009226:	2301      	movs	r3, #1
 8009228:	e00b      	b.n	8009242 <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800922a:	887b      	ldrh	r3, [r7, #2]
 800922c:	461a      	mov	r2, r3
 800922e:	6879      	ldr	r1, [r7, #4]
 8009230:	4806      	ldr	r0, [pc, #24]	; (800924c <CDC_Transmit_FS+0x48>)
 8009232:	f7fe fd77 	bl	8007d24 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009236:	4805      	ldr	r0, [pc, #20]	; (800924c <CDC_Transmit_FS+0x48>)
 8009238:	f7fe fda0 	bl	8007d7c <USBD_CDC_TransmitPacket>
 800923c:	4603      	mov	r3, r0
 800923e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009240:	7bfb      	ldrb	r3, [r7, #15]
}
 8009242:	4618      	mov	r0, r3
 8009244:	3710      	adds	r7, #16
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}
 800924a:	bf00      	nop
 800924c:	200009d8 	.word	0x200009d8

08009250 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009250:	b480      	push	{r7}
 8009252:	b083      	sub	sp, #12
 8009254:	af00      	add	r7, sp, #0
 8009256:	4603      	mov	r3, r0
 8009258:	6039      	str	r1, [r7, #0]
 800925a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	2212      	movs	r2, #18
 8009260:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009262:	4b03      	ldr	r3, [pc, #12]	; (8009270 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009264:	4618      	mov	r0, r3
 8009266:	370c      	adds	r7, #12
 8009268:	46bd      	mov	sp, r7
 800926a:	bc80      	pop	{r7}
 800926c:	4770      	bx	lr
 800926e:	bf00      	nop
 8009270:	2000018c 	.word	0x2000018c

08009274 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009274:	b480      	push	{r7}
 8009276:	b083      	sub	sp, #12
 8009278:	af00      	add	r7, sp, #0
 800927a:	4603      	mov	r3, r0
 800927c:	6039      	str	r1, [r7, #0]
 800927e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	2204      	movs	r2, #4
 8009284:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009286:	4b03      	ldr	r3, [pc, #12]	; (8009294 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009288:	4618      	mov	r0, r3
 800928a:	370c      	adds	r7, #12
 800928c:	46bd      	mov	sp, r7
 800928e:	bc80      	pop	{r7}
 8009290:	4770      	bx	lr
 8009292:	bf00      	nop
 8009294:	200001a0 	.word	0x200001a0

08009298 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b082      	sub	sp, #8
 800929c:	af00      	add	r7, sp, #0
 800929e:	4603      	mov	r3, r0
 80092a0:	6039      	str	r1, [r7, #0]
 80092a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80092a4:	79fb      	ldrb	r3, [r7, #7]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d105      	bne.n	80092b6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80092aa:	683a      	ldr	r2, [r7, #0]
 80092ac:	4907      	ldr	r1, [pc, #28]	; (80092cc <USBD_FS_ProductStrDescriptor+0x34>)
 80092ae:	4808      	ldr	r0, [pc, #32]	; (80092d0 <USBD_FS_ProductStrDescriptor+0x38>)
 80092b0:	f7ff fd7a 	bl	8008da8 <USBD_GetString>
 80092b4:	e004      	b.n	80092c0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80092b6:	683a      	ldr	r2, [r7, #0]
 80092b8:	4904      	ldr	r1, [pc, #16]	; (80092cc <USBD_FS_ProductStrDescriptor+0x34>)
 80092ba:	4805      	ldr	r0, [pc, #20]	; (80092d0 <USBD_FS_ProductStrDescriptor+0x38>)
 80092bc:	f7ff fd74 	bl	8008da8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80092c0:	4b02      	ldr	r3, [pc, #8]	; (80092cc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3708      	adds	r7, #8
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}
 80092ca:	bf00      	nop
 80092cc:	2000109c 	.word	0x2000109c
 80092d0:	0800a96c 	.word	0x0800a96c

080092d4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b082      	sub	sp, #8
 80092d8:	af00      	add	r7, sp, #0
 80092da:	4603      	mov	r3, r0
 80092dc:	6039      	str	r1, [r7, #0]
 80092de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80092e0:	683a      	ldr	r2, [r7, #0]
 80092e2:	4904      	ldr	r1, [pc, #16]	; (80092f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80092e4:	4804      	ldr	r0, [pc, #16]	; (80092f8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80092e6:	f7ff fd5f 	bl	8008da8 <USBD_GetString>
  return USBD_StrDesc;
 80092ea:	4b02      	ldr	r3, [pc, #8]	; (80092f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3708      	adds	r7, #8
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}
 80092f4:	2000109c 	.word	0x2000109c
 80092f8:	0800a984 	.word	0x0800a984

080092fc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b082      	sub	sp, #8
 8009300:	af00      	add	r7, sp, #0
 8009302:	4603      	mov	r3, r0
 8009304:	6039      	str	r1, [r7, #0]
 8009306:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	221a      	movs	r2, #26
 800930c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800930e:	f000 f843 	bl	8009398 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009312:	4b02      	ldr	r3, [pc, #8]	; (800931c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009314:	4618      	mov	r0, r3
 8009316:	3708      	adds	r7, #8
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}
 800931c:	200001a4 	.word	0x200001a4

08009320 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b082      	sub	sp, #8
 8009324:	af00      	add	r7, sp, #0
 8009326:	4603      	mov	r3, r0
 8009328:	6039      	str	r1, [r7, #0]
 800932a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800932c:	79fb      	ldrb	r3, [r7, #7]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d105      	bne.n	800933e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009332:	683a      	ldr	r2, [r7, #0]
 8009334:	4907      	ldr	r1, [pc, #28]	; (8009354 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009336:	4808      	ldr	r0, [pc, #32]	; (8009358 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009338:	f7ff fd36 	bl	8008da8 <USBD_GetString>
 800933c:	e004      	b.n	8009348 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800933e:	683a      	ldr	r2, [r7, #0]
 8009340:	4904      	ldr	r1, [pc, #16]	; (8009354 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009342:	4805      	ldr	r0, [pc, #20]	; (8009358 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009344:	f7ff fd30 	bl	8008da8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009348:	4b02      	ldr	r3, [pc, #8]	; (8009354 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800934a:	4618      	mov	r0, r3
 800934c:	3708      	adds	r7, #8
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}
 8009352:	bf00      	nop
 8009354:	2000109c 	.word	0x2000109c
 8009358:	0800a998 	.word	0x0800a998

0800935c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b082      	sub	sp, #8
 8009360:	af00      	add	r7, sp, #0
 8009362:	4603      	mov	r3, r0
 8009364:	6039      	str	r1, [r7, #0]
 8009366:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009368:	79fb      	ldrb	r3, [r7, #7]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d105      	bne.n	800937a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800936e:	683a      	ldr	r2, [r7, #0]
 8009370:	4907      	ldr	r1, [pc, #28]	; (8009390 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009372:	4808      	ldr	r0, [pc, #32]	; (8009394 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009374:	f7ff fd18 	bl	8008da8 <USBD_GetString>
 8009378:	e004      	b.n	8009384 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800937a:	683a      	ldr	r2, [r7, #0]
 800937c:	4904      	ldr	r1, [pc, #16]	; (8009390 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800937e:	4805      	ldr	r0, [pc, #20]	; (8009394 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009380:	f7ff fd12 	bl	8008da8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009384:	4b02      	ldr	r3, [pc, #8]	; (8009390 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009386:	4618      	mov	r0, r3
 8009388:	3708      	adds	r7, #8
 800938a:	46bd      	mov	sp, r7
 800938c:	bd80      	pop	{r7, pc}
 800938e:	bf00      	nop
 8009390:	2000109c 	.word	0x2000109c
 8009394:	0800a9a4 	.word	0x0800a9a4

08009398 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b084      	sub	sp, #16
 800939c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800939e:	4b0f      	ldr	r3, [pc, #60]	; (80093dc <Get_SerialNum+0x44>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80093a4:	4b0e      	ldr	r3, [pc, #56]	; (80093e0 <Get_SerialNum+0x48>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80093aa:	4b0e      	ldr	r3, [pc, #56]	; (80093e4 <Get_SerialNum+0x4c>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80093b0:	68fa      	ldr	r2, [r7, #12]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	4413      	add	r3, r2
 80093b6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d009      	beq.n	80093d2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80093be:	2208      	movs	r2, #8
 80093c0:	4909      	ldr	r1, [pc, #36]	; (80093e8 <Get_SerialNum+0x50>)
 80093c2:	68f8      	ldr	r0, [r7, #12]
 80093c4:	f000 f814 	bl	80093f0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80093c8:	2204      	movs	r2, #4
 80093ca:	4908      	ldr	r1, [pc, #32]	; (80093ec <Get_SerialNum+0x54>)
 80093cc:	68b8      	ldr	r0, [r7, #8]
 80093ce:	f000 f80f 	bl	80093f0 <IntToUnicode>
  }
}
 80093d2:	bf00      	nop
 80093d4:	3710      	adds	r7, #16
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd80      	pop	{r7, pc}
 80093da:	bf00      	nop
 80093dc:	1ffff7e8 	.word	0x1ffff7e8
 80093e0:	1ffff7ec 	.word	0x1ffff7ec
 80093e4:	1ffff7f0 	.word	0x1ffff7f0
 80093e8:	200001a6 	.word	0x200001a6
 80093ec:	200001b6 	.word	0x200001b6

080093f0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80093f0:	b480      	push	{r7}
 80093f2:	b087      	sub	sp, #28
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	60f8      	str	r0, [r7, #12]
 80093f8:	60b9      	str	r1, [r7, #8]
 80093fa:	4613      	mov	r3, r2
 80093fc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80093fe:	2300      	movs	r3, #0
 8009400:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009402:	2300      	movs	r3, #0
 8009404:	75fb      	strb	r3, [r7, #23]
 8009406:	e027      	b.n	8009458 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	0f1b      	lsrs	r3, r3, #28
 800940c:	2b09      	cmp	r3, #9
 800940e:	d80b      	bhi.n	8009428 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	0f1b      	lsrs	r3, r3, #28
 8009414:	b2da      	uxtb	r2, r3
 8009416:	7dfb      	ldrb	r3, [r7, #23]
 8009418:	005b      	lsls	r3, r3, #1
 800941a:	4619      	mov	r1, r3
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	440b      	add	r3, r1
 8009420:	3230      	adds	r2, #48	; 0x30
 8009422:	b2d2      	uxtb	r2, r2
 8009424:	701a      	strb	r2, [r3, #0]
 8009426:	e00a      	b.n	800943e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	0f1b      	lsrs	r3, r3, #28
 800942c:	b2da      	uxtb	r2, r3
 800942e:	7dfb      	ldrb	r3, [r7, #23]
 8009430:	005b      	lsls	r3, r3, #1
 8009432:	4619      	mov	r1, r3
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	440b      	add	r3, r1
 8009438:	3237      	adds	r2, #55	; 0x37
 800943a:	b2d2      	uxtb	r2, r2
 800943c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	011b      	lsls	r3, r3, #4
 8009442:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009444:	7dfb      	ldrb	r3, [r7, #23]
 8009446:	005b      	lsls	r3, r3, #1
 8009448:	3301      	adds	r3, #1
 800944a:	68ba      	ldr	r2, [r7, #8]
 800944c:	4413      	add	r3, r2
 800944e:	2200      	movs	r2, #0
 8009450:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009452:	7dfb      	ldrb	r3, [r7, #23]
 8009454:	3301      	adds	r3, #1
 8009456:	75fb      	strb	r3, [r7, #23]
 8009458:	7dfa      	ldrb	r2, [r7, #23]
 800945a:	79fb      	ldrb	r3, [r7, #7]
 800945c:	429a      	cmp	r2, r3
 800945e:	d3d3      	bcc.n	8009408 <IntToUnicode+0x18>
  }
}
 8009460:	bf00      	nop
 8009462:	bf00      	nop
 8009464:	371c      	adds	r7, #28
 8009466:	46bd      	mov	sp, r7
 8009468:	bc80      	pop	{r7}
 800946a:	4770      	bx	lr

0800946c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b084      	sub	sp, #16
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	4a0d      	ldr	r2, [pc, #52]	; (80094b0 <HAL_PCD_MspInit+0x44>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d113      	bne.n	80094a6 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800947e:	4b0d      	ldr	r3, [pc, #52]	; (80094b4 <HAL_PCD_MspInit+0x48>)
 8009480:	69db      	ldr	r3, [r3, #28]
 8009482:	4a0c      	ldr	r2, [pc, #48]	; (80094b4 <HAL_PCD_MspInit+0x48>)
 8009484:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009488:	61d3      	str	r3, [r2, #28]
 800948a:	4b0a      	ldr	r3, [pc, #40]	; (80094b4 <HAL_PCD_MspInit+0x48>)
 800948c:	69db      	ldr	r3, [r3, #28]
 800948e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009492:	60fb      	str	r3, [r7, #12]
 8009494:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8009496:	2200      	movs	r2, #0
 8009498:	2100      	movs	r1, #0
 800949a:	2014      	movs	r0, #20
 800949c:	f7f8 fe5f 	bl	800215e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80094a0:	2014      	movs	r0, #20
 80094a2:	f7f8 fe78 	bl	8002196 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80094a6:	bf00      	nop
 80094a8:	3710      	adds	r7, #16
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
 80094ae:	bf00      	nop
 80094b0:	40005c00 	.word	0x40005c00
 80094b4:	40021000 	.word	0x40021000

080094b8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b082      	sub	sp, #8
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80094cc:	4619      	mov	r1, r3
 80094ce:	4610      	mov	r0, r2
 80094d0:	f7fe fd39 	bl	8007f46 <USBD_LL_SetupStage>
}
 80094d4:	bf00      	nop
 80094d6:	3708      	adds	r7, #8
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}

080094dc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b082      	sub	sp, #8
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
 80094e4:	460b      	mov	r3, r1
 80094e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 80094ee:	78fa      	ldrb	r2, [r7, #3]
 80094f0:	6879      	ldr	r1, [r7, #4]
 80094f2:	4613      	mov	r3, r2
 80094f4:	009b      	lsls	r3, r3, #2
 80094f6:	4413      	add	r3, r2
 80094f8:	00db      	lsls	r3, r3, #3
 80094fa:	440b      	add	r3, r1
 80094fc:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8009500:	681a      	ldr	r2, [r3, #0]
 8009502:	78fb      	ldrb	r3, [r7, #3]
 8009504:	4619      	mov	r1, r3
 8009506:	f7fe fd6b 	bl	8007fe0 <USBD_LL_DataOutStage>
}
 800950a:	bf00      	nop
 800950c:	3708      	adds	r7, #8
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009512:	b580      	push	{r7, lr}
 8009514:	b082      	sub	sp, #8
 8009516:	af00      	add	r7, sp, #0
 8009518:	6078      	str	r0, [r7, #4]
 800951a:	460b      	mov	r3, r1
 800951c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8009524:	78fa      	ldrb	r2, [r7, #3]
 8009526:	6879      	ldr	r1, [r7, #4]
 8009528:	4613      	mov	r3, r2
 800952a:	009b      	lsls	r3, r3, #2
 800952c:	4413      	add	r3, r2
 800952e:	00db      	lsls	r3, r3, #3
 8009530:	440b      	add	r3, r1
 8009532:	333c      	adds	r3, #60	; 0x3c
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	78fb      	ldrb	r3, [r7, #3]
 8009538:	4619      	mov	r1, r3
 800953a:	f7fe fdc2 	bl	80080c2 <USBD_LL_DataInStage>
}
 800953e:	bf00      	nop
 8009540:	3708      	adds	r7, #8
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}

08009546 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009546:	b580      	push	{r7, lr}
 8009548:	b082      	sub	sp, #8
 800954a:	af00      	add	r7, sp, #0
 800954c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009554:	4618      	mov	r0, r3
 8009556:	f7fe fed2 	bl	80082fe <USBD_LL_SOF>
}
 800955a:	bf00      	nop
 800955c:	3708      	adds	r7, #8
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}

08009562 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009562:	b580      	push	{r7, lr}
 8009564:	b084      	sub	sp, #16
 8009566:	af00      	add	r7, sp, #0
 8009568:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800956a:	2301      	movs	r3, #1
 800956c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	689b      	ldr	r3, [r3, #8]
 8009572:	2b02      	cmp	r3, #2
 8009574:	d001      	beq.n	800957a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009576:	f7f7 fbeb 	bl	8000d50 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009580:	7bfa      	ldrb	r2, [r7, #15]
 8009582:	4611      	mov	r1, r2
 8009584:	4618      	mov	r0, r3
 8009586:	f7fe fe82 	bl	800828e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009590:	4618      	mov	r0, r3
 8009592:	f7fe fe3b 	bl	800820c <USBD_LL_Reset>
}
 8009596:	bf00      	nop
 8009598:	3710      	adds	r7, #16
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}
	...

080095a0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b082      	sub	sp, #8
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80095ae:	4618      	mov	r0, r3
 80095b0:	f7fe fe7c 	bl	80082ac <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	699b      	ldr	r3, [r3, #24]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d005      	beq.n	80095c8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80095bc:	4b04      	ldr	r3, [pc, #16]	; (80095d0 <HAL_PCD_SuspendCallback+0x30>)
 80095be:	691b      	ldr	r3, [r3, #16]
 80095c0:	4a03      	ldr	r2, [pc, #12]	; (80095d0 <HAL_PCD_SuspendCallback+0x30>)
 80095c2:	f043 0306 	orr.w	r3, r3, #6
 80095c6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80095c8:	bf00      	nop
 80095ca:	3708      	adds	r7, #8
 80095cc:	46bd      	mov	sp, r7
 80095ce:	bd80      	pop	{r7, pc}
 80095d0:	e000ed00 	.word	0xe000ed00

080095d4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b082      	sub	sp, #8
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80095e2:	4618      	mov	r0, r3
 80095e4:	f7fe fe76 	bl	80082d4 <USBD_LL_Resume>
}
 80095e8:	bf00      	nop
 80095ea:	3708      	adds	r7, #8
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}

080095f0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b082      	sub	sp, #8
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80095f8:	4a28      	ldr	r2, [pc, #160]	; (800969c <USBD_LL_Init+0xac>)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	4a26      	ldr	r2, [pc, #152]	; (800969c <USBD_LL_Init+0xac>)
 8009604:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8009608:	4b24      	ldr	r3, [pc, #144]	; (800969c <USBD_LL_Init+0xac>)
 800960a:	4a25      	ldr	r2, [pc, #148]	; (80096a0 <USBD_LL_Init+0xb0>)
 800960c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800960e:	4b23      	ldr	r3, [pc, #140]	; (800969c <USBD_LL_Init+0xac>)
 8009610:	2208      	movs	r2, #8
 8009612:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009614:	4b21      	ldr	r3, [pc, #132]	; (800969c <USBD_LL_Init+0xac>)
 8009616:	2202      	movs	r2, #2
 8009618:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800961a:	4b20      	ldr	r3, [pc, #128]	; (800969c <USBD_LL_Init+0xac>)
 800961c:	2200      	movs	r2, #0
 800961e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009620:	4b1e      	ldr	r3, [pc, #120]	; (800969c <USBD_LL_Init+0xac>)
 8009622:	2200      	movs	r2, #0
 8009624:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009626:	4b1d      	ldr	r3, [pc, #116]	; (800969c <USBD_LL_Init+0xac>)
 8009628:	2200      	movs	r2, #0
 800962a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800962c:	481b      	ldr	r0, [pc, #108]	; (800969c <USBD_LL_Init+0xac>)
 800962e:	f7f9 f9e7 	bl	8002a00 <HAL_PCD_Init>
 8009632:	4603      	mov	r3, r0
 8009634:	2b00      	cmp	r3, #0
 8009636:	d001      	beq.n	800963c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009638:	f7f7 fb8a 	bl	8000d50 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009642:	2318      	movs	r3, #24
 8009644:	2200      	movs	r2, #0
 8009646:	2100      	movs	r1, #0
 8009648:	f7fa fd29 	bl	800409e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009652:	2358      	movs	r3, #88	; 0x58
 8009654:	2200      	movs	r2, #0
 8009656:	2180      	movs	r1, #128	; 0x80
 8009658:	f7fa fd21 	bl	800409e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009662:	23c0      	movs	r3, #192	; 0xc0
 8009664:	2200      	movs	r2, #0
 8009666:	2181      	movs	r1, #129	; 0x81
 8009668:	f7fa fd19 	bl	800409e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009672:	f44f 7388 	mov.w	r3, #272	; 0x110
 8009676:	2200      	movs	r2, #0
 8009678:	2101      	movs	r1, #1
 800967a:	f7fa fd10 	bl	800409e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009684:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009688:	2200      	movs	r2, #0
 800968a:	2182      	movs	r1, #130	; 0x82
 800968c:	f7fa fd07 	bl	800409e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009690:	2300      	movs	r3, #0
}
 8009692:	4618      	mov	r0, r3
 8009694:	3708      	adds	r7, #8
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
 800969a:	bf00      	nop
 800969c:	2000129c 	.word	0x2000129c
 80096a0:	40005c00 	.word	0x40005c00

080096a4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096ac:	2300      	movs	r3, #0
 80096ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096b0:	2300      	movs	r3, #0
 80096b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80096ba:	4618      	mov	r0, r3
 80096bc:	f7f9 faab 	bl	8002c16 <HAL_PCD_Start>
 80096c0:	4603      	mov	r3, r0
 80096c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096c4:	7bfb      	ldrb	r3, [r7, #15]
 80096c6:	4618      	mov	r0, r3
 80096c8:	f000 f94e 	bl	8009968 <USBD_Get_USB_Status>
 80096cc:	4603      	mov	r3, r0
 80096ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80096d2:	4618      	mov	r0, r3
 80096d4:	3710      	adds	r7, #16
 80096d6:	46bd      	mov	sp, r7
 80096d8:	bd80      	pop	{r7, pc}

080096da <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80096da:	b580      	push	{r7, lr}
 80096dc:	b084      	sub	sp, #16
 80096de:	af00      	add	r7, sp, #0
 80096e0:	6078      	str	r0, [r7, #4]
 80096e2:	4608      	mov	r0, r1
 80096e4:	4611      	mov	r1, r2
 80096e6:	461a      	mov	r2, r3
 80096e8:	4603      	mov	r3, r0
 80096ea:	70fb      	strb	r3, [r7, #3]
 80096ec:	460b      	mov	r3, r1
 80096ee:	70bb      	strb	r3, [r7, #2]
 80096f0:	4613      	mov	r3, r2
 80096f2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096f4:	2300      	movs	r3, #0
 80096f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096f8:	2300      	movs	r3, #0
 80096fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009702:	78bb      	ldrb	r3, [r7, #2]
 8009704:	883a      	ldrh	r2, [r7, #0]
 8009706:	78f9      	ldrb	r1, [r7, #3]
 8009708:	f7f9 fc25 	bl	8002f56 <HAL_PCD_EP_Open>
 800970c:	4603      	mov	r3, r0
 800970e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009710:	7bfb      	ldrb	r3, [r7, #15]
 8009712:	4618      	mov	r0, r3
 8009714:	f000 f928 	bl	8009968 <USBD_Get_USB_Status>
 8009718:	4603      	mov	r3, r0
 800971a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800971c:	7bbb      	ldrb	r3, [r7, #14]
}
 800971e:	4618      	mov	r0, r3
 8009720:	3710      	adds	r7, #16
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}

08009726 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009726:	b580      	push	{r7, lr}
 8009728:	b084      	sub	sp, #16
 800972a:	af00      	add	r7, sp, #0
 800972c:	6078      	str	r0, [r7, #4]
 800972e:	460b      	mov	r3, r1
 8009730:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009732:	2300      	movs	r3, #0
 8009734:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009736:	2300      	movs	r3, #0
 8009738:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009740:	78fa      	ldrb	r2, [r7, #3]
 8009742:	4611      	mov	r1, r2
 8009744:	4618      	mov	r0, r3
 8009746:	f7f9 fc6c 	bl	8003022 <HAL_PCD_EP_Close>
 800974a:	4603      	mov	r3, r0
 800974c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800974e:	7bfb      	ldrb	r3, [r7, #15]
 8009750:	4618      	mov	r0, r3
 8009752:	f000 f909 	bl	8009968 <USBD_Get_USB_Status>
 8009756:	4603      	mov	r3, r0
 8009758:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800975a:	7bbb      	ldrb	r3, [r7, #14]
}
 800975c:	4618      	mov	r0, r3
 800975e:	3710      	adds	r7, #16
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	460b      	mov	r3, r1
 800976e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009770:	2300      	movs	r3, #0
 8009772:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009774:	2300      	movs	r3, #0
 8009776:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800977e:	78fa      	ldrb	r2, [r7, #3]
 8009780:	4611      	mov	r1, r2
 8009782:	4618      	mov	r0, r3
 8009784:	f7f9 fd2c 	bl	80031e0 <HAL_PCD_EP_SetStall>
 8009788:	4603      	mov	r3, r0
 800978a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800978c:	7bfb      	ldrb	r3, [r7, #15]
 800978e:	4618      	mov	r0, r3
 8009790:	f000 f8ea 	bl	8009968 <USBD_Get_USB_Status>
 8009794:	4603      	mov	r3, r0
 8009796:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009798:	7bbb      	ldrb	r3, [r7, #14]
}
 800979a:	4618      	mov	r0, r3
 800979c:	3710      	adds	r7, #16
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}

080097a2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097a2:	b580      	push	{r7, lr}
 80097a4:	b084      	sub	sp, #16
 80097a6:	af00      	add	r7, sp, #0
 80097a8:	6078      	str	r0, [r7, #4]
 80097aa:	460b      	mov	r3, r1
 80097ac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097ae:	2300      	movs	r3, #0
 80097b0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097b2:	2300      	movs	r3, #0
 80097b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80097bc:	78fa      	ldrb	r2, [r7, #3]
 80097be:	4611      	mov	r1, r2
 80097c0:	4618      	mov	r0, r3
 80097c2:	f7f9 fd6d 	bl	80032a0 <HAL_PCD_EP_ClrStall>
 80097c6:	4603      	mov	r3, r0
 80097c8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097ca:	7bfb      	ldrb	r3, [r7, #15]
 80097cc:	4618      	mov	r0, r3
 80097ce:	f000 f8cb 	bl	8009968 <USBD_Get_USB_Status>
 80097d2:	4603      	mov	r3, r0
 80097d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80097d8:	4618      	mov	r0, r3
 80097da:	3710      	adds	r7, #16
 80097dc:	46bd      	mov	sp, r7
 80097de:	bd80      	pop	{r7, pc}

080097e0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097e0:	b480      	push	{r7}
 80097e2:	b085      	sub	sp, #20
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
 80097e8:	460b      	mov	r3, r1
 80097ea:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80097f2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80097f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	da0c      	bge.n	8009816 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80097fc:	78fb      	ldrb	r3, [r7, #3]
 80097fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009802:	68f9      	ldr	r1, [r7, #12]
 8009804:	1c5a      	adds	r2, r3, #1
 8009806:	4613      	mov	r3, r2
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	4413      	add	r3, r2
 800980c:	00db      	lsls	r3, r3, #3
 800980e:	440b      	add	r3, r1
 8009810:	3302      	adds	r3, #2
 8009812:	781b      	ldrb	r3, [r3, #0]
 8009814:	e00b      	b.n	800982e <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009816:	78fb      	ldrb	r3, [r7, #3]
 8009818:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800981c:	68f9      	ldr	r1, [r7, #12]
 800981e:	4613      	mov	r3, r2
 8009820:	009b      	lsls	r3, r3, #2
 8009822:	4413      	add	r3, r2
 8009824:	00db      	lsls	r3, r3, #3
 8009826:	440b      	add	r3, r1
 8009828:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800982c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800982e:	4618      	mov	r0, r3
 8009830:	3714      	adds	r7, #20
 8009832:	46bd      	mov	sp, r7
 8009834:	bc80      	pop	{r7}
 8009836:	4770      	bx	lr

08009838 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	460b      	mov	r3, r1
 8009842:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009844:	2300      	movs	r3, #0
 8009846:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009848:	2300      	movs	r3, #0
 800984a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009852:	78fa      	ldrb	r2, [r7, #3]
 8009854:	4611      	mov	r1, r2
 8009856:	4618      	mov	r0, r3
 8009858:	f7f9 fb58 	bl	8002f0c <HAL_PCD_SetAddress>
 800985c:	4603      	mov	r3, r0
 800985e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009860:	7bfb      	ldrb	r3, [r7, #15]
 8009862:	4618      	mov	r0, r3
 8009864:	f000 f880 	bl	8009968 <USBD_Get_USB_Status>
 8009868:	4603      	mov	r3, r0
 800986a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800986c:	7bbb      	ldrb	r3, [r7, #14]
}
 800986e:	4618      	mov	r0, r3
 8009870:	3710      	adds	r7, #16
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}

08009876 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009876:	b580      	push	{r7, lr}
 8009878:	b086      	sub	sp, #24
 800987a:	af00      	add	r7, sp, #0
 800987c:	60f8      	str	r0, [r7, #12]
 800987e:	607a      	str	r2, [r7, #4]
 8009880:	461a      	mov	r2, r3
 8009882:	460b      	mov	r3, r1
 8009884:	72fb      	strb	r3, [r7, #11]
 8009886:	4613      	mov	r3, r2
 8009888:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800988a:	2300      	movs	r3, #0
 800988c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800988e:	2300      	movs	r3, #0
 8009890:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009898:	893b      	ldrh	r3, [r7, #8]
 800989a:	7af9      	ldrb	r1, [r7, #11]
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	f7f9 fc5c 	bl	800315a <HAL_PCD_EP_Transmit>
 80098a2:	4603      	mov	r3, r0
 80098a4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098a6:	7dfb      	ldrb	r3, [r7, #23]
 80098a8:	4618      	mov	r0, r3
 80098aa:	f000 f85d 	bl	8009968 <USBD_Get_USB_Status>
 80098ae:	4603      	mov	r3, r0
 80098b0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80098b2:	7dbb      	ldrb	r3, [r7, #22]
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3718      	adds	r7, #24
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b086      	sub	sp, #24
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	60f8      	str	r0, [r7, #12]
 80098c4:	607a      	str	r2, [r7, #4]
 80098c6:	461a      	mov	r2, r3
 80098c8:	460b      	mov	r3, r1
 80098ca:	72fb      	strb	r3, [r7, #11]
 80098cc:	4613      	mov	r3, r2
 80098ce:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098d0:	2300      	movs	r3, #0
 80098d2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098d4:	2300      	movs	r3, #0
 80098d6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80098de:	893b      	ldrh	r3, [r7, #8]
 80098e0:	7af9      	ldrb	r1, [r7, #11]
 80098e2:	687a      	ldr	r2, [r7, #4]
 80098e4:	f7f9 fbe5 	bl	80030b2 <HAL_PCD_EP_Receive>
 80098e8:	4603      	mov	r3, r0
 80098ea:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098ec:	7dfb      	ldrb	r3, [r7, #23]
 80098ee:	4618      	mov	r0, r3
 80098f0:	f000 f83a 	bl	8009968 <USBD_Get_USB_Status>
 80098f4:	4603      	mov	r3, r0
 80098f6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80098f8:	7dbb      	ldrb	r3, [r7, #22]
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3718      	adds	r7, #24
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}

08009902 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009902:	b580      	push	{r7, lr}
 8009904:	b082      	sub	sp, #8
 8009906:	af00      	add	r7, sp, #0
 8009908:	6078      	str	r0, [r7, #4]
 800990a:	460b      	mov	r3, r1
 800990c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009914:	78fa      	ldrb	r2, [r7, #3]
 8009916:	4611      	mov	r1, r2
 8009918:	4618      	mov	r0, r3
 800991a:	f7f9 fc07 	bl	800312c <HAL_PCD_EP_GetRxCount>
 800991e:	4603      	mov	r3, r0
}
 8009920:	4618      	mov	r0, r3
 8009922:	3708      	adds	r7, #8
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009928:	b480      	push	{r7}
 800992a:	b083      	sub	sp, #12
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009930:	4b02      	ldr	r3, [pc, #8]	; (800993c <USBD_static_malloc+0x14>)
}
 8009932:	4618      	mov	r0, r3
 8009934:	370c      	adds	r7, #12
 8009936:	46bd      	mov	sp, r7
 8009938:	bc80      	pop	{r7}
 800993a:	4770      	bx	lr
 800993c:	2000026c 	.word	0x2000026c

08009940 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009940:	b480      	push	{r7}
 8009942:	b083      	sub	sp, #12
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]

}
 8009948:	bf00      	nop
 800994a:	370c      	adds	r7, #12
 800994c:	46bd      	mov	sp, r7
 800994e:	bc80      	pop	{r7}
 8009950:	4770      	bx	lr

08009952 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009952:	b480      	push	{r7}
 8009954:	b083      	sub	sp, #12
 8009956:	af00      	add	r7, sp, #0
 8009958:	6078      	str	r0, [r7, #4]
 800995a:	460b      	mov	r3, r1
 800995c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800995e:	bf00      	nop
 8009960:	370c      	adds	r7, #12
 8009962:	46bd      	mov	sp, r7
 8009964:	bc80      	pop	{r7}
 8009966:	4770      	bx	lr

08009968 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009968:	b480      	push	{r7}
 800996a:	b085      	sub	sp, #20
 800996c:	af00      	add	r7, sp, #0
 800996e:	4603      	mov	r3, r0
 8009970:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009972:	2300      	movs	r3, #0
 8009974:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009976:	79fb      	ldrb	r3, [r7, #7]
 8009978:	2b03      	cmp	r3, #3
 800997a:	d817      	bhi.n	80099ac <USBD_Get_USB_Status+0x44>
 800997c:	a201      	add	r2, pc, #4	; (adr r2, 8009984 <USBD_Get_USB_Status+0x1c>)
 800997e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009982:	bf00      	nop
 8009984:	08009995 	.word	0x08009995
 8009988:	0800999b 	.word	0x0800999b
 800998c:	080099a1 	.word	0x080099a1
 8009990:	080099a7 	.word	0x080099a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009994:	2300      	movs	r3, #0
 8009996:	73fb      	strb	r3, [r7, #15]
    break;
 8009998:	e00b      	b.n	80099b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800999a:	2302      	movs	r3, #2
 800999c:	73fb      	strb	r3, [r7, #15]
    break;
 800999e:	e008      	b.n	80099b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80099a0:	2301      	movs	r3, #1
 80099a2:	73fb      	strb	r3, [r7, #15]
    break;
 80099a4:	e005      	b.n	80099b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80099a6:	2302      	movs	r3, #2
 80099a8:	73fb      	strb	r3, [r7, #15]
    break;
 80099aa:	e002      	b.n	80099b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80099ac:	2302      	movs	r3, #2
 80099ae:	73fb      	strb	r3, [r7, #15]
    break;
 80099b0:	bf00      	nop
  }
  return usb_status;
 80099b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3714      	adds	r7, #20
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bc80      	pop	{r7}
 80099bc:	4770      	bx	lr
 80099be:	bf00      	nop

080099c0 <__errno>:
 80099c0:	4b01      	ldr	r3, [pc, #4]	; (80099c8 <__errno+0x8>)
 80099c2:	6818      	ldr	r0, [r3, #0]
 80099c4:	4770      	bx	lr
 80099c6:	bf00      	nop
 80099c8:	200001c0 	.word	0x200001c0

080099cc <__libc_init_array>:
 80099cc:	b570      	push	{r4, r5, r6, lr}
 80099ce:	2600      	movs	r6, #0
 80099d0:	4d0c      	ldr	r5, [pc, #48]	; (8009a04 <__libc_init_array+0x38>)
 80099d2:	4c0d      	ldr	r4, [pc, #52]	; (8009a08 <__libc_init_array+0x3c>)
 80099d4:	1b64      	subs	r4, r4, r5
 80099d6:	10a4      	asrs	r4, r4, #2
 80099d8:	42a6      	cmp	r6, r4
 80099da:	d109      	bne.n	80099f0 <__libc_init_array+0x24>
 80099dc:	f000 ff90 	bl	800a900 <_init>
 80099e0:	2600      	movs	r6, #0
 80099e2:	4d0a      	ldr	r5, [pc, #40]	; (8009a0c <__libc_init_array+0x40>)
 80099e4:	4c0a      	ldr	r4, [pc, #40]	; (8009a10 <__libc_init_array+0x44>)
 80099e6:	1b64      	subs	r4, r4, r5
 80099e8:	10a4      	asrs	r4, r4, #2
 80099ea:	42a6      	cmp	r6, r4
 80099ec:	d105      	bne.n	80099fa <__libc_init_array+0x2e>
 80099ee:	bd70      	pop	{r4, r5, r6, pc}
 80099f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80099f4:	4798      	blx	r3
 80099f6:	3601      	adds	r6, #1
 80099f8:	e7ee      	b.n	80099d8 <__libc_init_array+0xc>
 80099fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80099fe:	4798      	blx	r3
 8009a00:	3601      	adds	r6, #1
 8009a02:	e7f2      	b.n	80099ea <__libc_init_array+0x1e>
 8009a04:	0800aa5c 	.word	0x0800aa5c
 8009a08:	0800aa5c 	.word	0x0800aa5c
 8009a0c:	0800aa5c 	.word	0x0800aa5c
 8009a10:	0800aa60 	.word	0x0800aa60

08009a14 <memcpy>:
 8009a14:	440a      	add	r2, r1
 8009a16:	4291      	cmp	r1, r2
 8009a18:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a1c:	d100      	bne.n	8009a20 <memcpy+0xc>
 8009a1e:	4770      	bx	lr
 8009a20:	b510      	push	{r4, lr}
 8009a22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a26:	4291      	cmp	r1, r2
 8009a28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a2c:	d1f9      	bne.n	8009a22 <memcpy+0xe>
 8009a2e:	bd10      	pop	{r4, pc}

08009a30 <memset>:
 8009a30:	4603      	mov	r3, r0
 8009a32:	4402      	add	r2, r0
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d100      	bne.n	8009a3a <memset+0xa>
 8009a38:	4770      	bx	lr
 8009a3a:	f803 1b01 	strb.w	r1, [r3], #1
 8009a3e:	e7f9      	b.n	8009a34 <memset+0x4>

08009a40 <iprintf>:
 8009a40:	b40f      	push	{r0, r1, r2, r3}
 8009a42:	4b0a      	ldr	r3, [pc, #40]	; (8009a6c <iprintf+0x2c>)
 8009a44:	b513      	push	{r0, r1, r4, lr}
 8009a46:	681c      	ldr	r4, [r3, #0]
 8009a48:	b124      	cbz	r4, 8009a54 <iprintf+0x14>
 8009a4a:	69a3      	ldr	r3, [r4, #24]
 8009a4c:	b913      	cbnz	r3, 8009a54 <iprintf+0x14>
 8009a4e:	4620      	mov	r0, r4
 8009a50:	f000 f866 	bl	8009b20 <__sinit>
 8009a54:	ab05      	add	r3, sp, #20
 8009a56:	4620      	mov	r0, r4
 8009a58:	9a04      	ldr	r2, [sp, #16]
 8009a5a:	68a1      	ldr	r1, [r4, #8]
 8009a5c:	9301      	str	r3, [sp, #4]
 8009a5e:	f000 f981 	bl	8009d64 <_vfiprintf_r>
 8009a62:	b002      	add	sp, #8
 8009a64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a68:	b004      	add	sp, #16
 8009a6a:	4770      	bx	lr
 8009a6c:	200001c0 	.word	0x200001c0

08009a70 <std>:
 8009a70:	2300      	movs	r3, #0
 8009a72:	b510      	push	{r4, lr}
 8009a74:	4604      	mov	r4, r0
 8009a76:	e9c0 3300 	strd	r3, r3, [r0]
 8009a7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a7e:	6083      	str	r3, [r0, #8]
 8009a80:	8181      	strh	r1, [r0, #12]
 8009a82:	6643      	str	r3, [r0, #100]	; 0x64
 8009a84:	81c2      	strh	r2, [r0, #14]
 8009a86:	6183      	str	r3, [r0, #24]
 8009a88:	4619      	mov	r1, r3
 8009a8a:	2208      	movs	r2, #8
 8009a8c:	305c      	adds	r0, #92	; 0x5c
 8009a8e:	f7ff ffcf 	bl	8009a30 <memset>
 8009a92:	4b05      	ldr	r3, [pc, #20]	; (8009aa8 <std+0x38>)
 8009a94:	6224      	str	r4, [r4, #32]
 8009a96:	6263      	str	r3, [r4, #36]	; 0x24
 8009a98:	4b04      	ldr	r3, [pc, #16]	; (8009aac <std+0x3c>)
 8009a9a:	62a3      	str	r3, [r4, #40]	; 0x28
 8009a9c:	4b04      	ldr	r3, [pc, #16]	; (8009ab0 <std+0x40>)
 8009a9e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009aa0:	4b04      	ldr	r3, [pc, #16]	; (8009ab4 <std+0x44>)
 8009aa2:	6323      	str	r3, [r4, #48]	; 0x30
 8009aa4:	bd10      	pop	{r4, pc}
 8009aa6:	bf00      	nop
 8009aa8:	0800a311 	.word	0x0800a311
 8009aac:	0800a333 	.word	0x0800a333
 8009ab0:	0800a36b 	.word	0x0800a36b
 8009ab4:	0800a38f 	.word	0x0800a38f

08009ab8 <_cleanup_r>:
 8009ab8:	4901      	ldr	r1, [pc, #4]	; (8009ac0 <_cleanup_r+0x8>)
 8009aba:	f000 b8af 	b.w	8009c1c <_fwalk_reent>
 8009abe:	bf00      	nop
 8009ac0:	0800a669 	.word	0x0800a669

08009ac4 <__sfmoreglue>:
 8009ac4:	b570      	push	{r4, r5, r6, lr}
 8009ac6:	2568      	movs	r5, #104	; 0x68
 8009ac8:	1e4a      	subs	r2, r1, #1
 8009aca:	4355      	muls	r5, r2
 8009acc:	460e      	mov	r6, r1
 8009ace:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009ad2:	f000 f8c5 	bl	8009c60 <_malloc_r>
 8009ad6:	4604      	mov	r4, r0
 8009ad8:	b140      	cbz	r0, 8009aec <__sfmoreglue+0x28>
 8009ada:	2100      	movs	r1, #0
 8009adc:	e9c0 1600 	strd	r1, r6, [r0]
 8009ae0:	300c      	adds	r0, #12
 8009ae2:	60a0      	str	r0, [r4, #8]
 8009ae4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009ae8:	f7ff ffa2 	bl	8009a30 <memset>
 8009aec:	4620      	mov	r0, r4
 8009aee:	bd70      	pop	{r4, r5, r6, pc}

08009af0 <__sfp_lock_acquire>:
 8009af0:	4801      	ldr	r0, [pc, #4]	; (8009af8 <__sfp_lock_acquire+0x8>)
 8009af2:	f000 b8b3 	b.w	8009c5c <__retarget_lock_acquire_recursive>
 8009af6:	bf00      	nop
 8009af8:	20001590 	.word	0x20001590

08009afc <__sfp_lock_release>:
 8009afc:	4801      	ldr	r0, [pc, #4]	; (8009b04 <__sfp_lock_release+0x8>)
 8009afe:	f000 b8ae 	b.w	8009c5e <__retarget_lock_release_recursive>
 8009b02:	bf00      	nop
 8009b04:	20001590 	.word	0x20001590

08009b08 <__sinit_lock_acquire>:
 8009b08:	4801      	ldr	r0, [pc, #4]	; (8009b10 <__sinit_lock_acquire+0x8>)
 8009b0a:	f000 b8a7 	b.w	8009c5c <__retarget_lock_acquire_recursive>
 8009b0e:	bf00      	nop
 8009b10:	2000158b 	.word	0x2000158b

08009b14 <__sinit_lock_release>:
 8009b14:	4801      	ldr	r0, [pc, #4]	; (8009b1c <__sinit_lock_release+0x8>)
 8009b16:	f000 b8a2 	b.w	8009c5e <__retarget_lock_release_recursive>
 8009b1a:	bf00      	nop
 8009b1c:	2000158b 	.word	0x2000158b

08009b20 <__sinit>:
 8009b20:	b510      	push	{r4, lr}
 8009b22:	4604      	mov	r4, r0
 8009b24:	f7ff fff0 	bl	8009b08 <__sinit_lock_acquire>
 8009b28:	69a3      	ldr	r3, [r4, #24]
 8009b2a:	b11b      	cbz	r3, 8009b34 <__sinit+0x14>
 8009b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b30:	f7ff bff0 	b.w	8009b14 <__sinit_lock_release>
 8009b34:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009b38:	6523      	str	r3, [r4, #80]	; 0x50
 8009b3a:	4b13      	ldr	r3, [pc, #76]	; (8009b88 <__sinit+0x68>)
 8009b3c:	4a13      	ldr	r2, [pc, #76]	; (8009b8c <__sinit+0x6c>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	62a2      	str	r2, [r4, #40]	; 0x28
 8009b42:	42a3      	cmp	r3, r4
 8009b44:	bf08      	it	eq
 8009b46:	2301      	moveq	r3, #1
 8009b48:	4620      	mov	r0, r4
 8009b4a:	bf08      	it	eq
 8009b4c:	61a3      	streq	r3, [r4, #24]
 8009b4e:	f000 f81f 	bl	8009b90 <__sfp>
 8009b52:	6060      	str	r0, [r4, #4]
 8009b54:	4620      	mov	r0, r4
 8009b56:	f000 f81b 	bl	8009b90 <__sfp>
 8009b5a:	60a0      	str	r0, [r4, #8]
 8009b5c:	4620      	mov	r0, r4
 8009b5e:	f000 f817 	bl	8009b90 <__sfp>
 8009b62:	2200      	movs	r2, #0
 8009b64:	2104      	movs	r1, #4
 8009b66:	60e0      	str	r0, [r4, #12]
 8009b68:	6860      	ldr	r0, [r4, #4]
 8009b6a:	f7ff ff81 	bl	8009a70 <std>
 8009b6e:	2201      	movs	r2, #1
 8009b70:	2109      	movs	r1, #9
 8009b72:	68a0      	ldr	r0, [r4, #8]
 8009b74:	f7ff ff7c 	bl	8009a70 <std>
 8009b78:	2202      	movs	r2, #2
 8009b7a:	2112      	movs	r1, #18
 8009b7c:	68e0      	ldr	r0, [r4, #12]
 8009b7e:	f7ff ff77 	bl	8009a70 <std>
 8009b82:	2301      	movs	r3, #1
 8009b84:	61a3      	str	r3, [r4, #24]
 8009b86:	e7d1      	b.n	8009b2c <__sinit+0xc>
 8009b88:	0800a9c4 	.word	0x0800a9c4
 8009b8c:	08009ab9 	.word	0x08009ab9

08009b90 <__sfp>:
 8009b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b92:	4607      	mov	r7, r0
 8009b94:	f7ff ffac 	bl	8009af0 <__sfp_lock_acquire>
 8009b98:	4b1e      	ldr	r3, [pc, #120]	; (8009c14 <__sfp+0x84>)
 8009b9a:	681e      	ldr	r6, [r3, #0]
 8009b9c:	69b3      	ldr	r3, [r6, #24]
 8009b9e:	b913      	cbnz	r3, 8009ba6 <__sfp+0x16>
 8009ba0:	4630      	mov	r0, r6
 8009ba2:	f7ff ffbd 	bl	8009b20 <__sinit>
 8009ba6:	3648      	adds	r6, #72	; 0x48
 8009ba8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009bac:	3b01      	subs	r3, #1
 8009bae:	d503      	bpl.n	8009bb8 <__sfp+0x28>
 8009bb0:	6833      	ldr	r3, [r6, #0]
 8009bb2:	b30b      	cbz	r3, 8009bf8 <__sfp+0x68>
 8009bb4:	6836      	ldr	r6, [r6, #0]
 8009bb6:	e7f7      	b.n	8009ba8 <__sfp+0x18>
 8009bb8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009bbc:	b9d5      	cbnz	r5, 8009bf4 <__sfp+0x64>
 8009bbe:	4b16      	ldr	r3, [pc, #88]	; (8009c18 <__sfp+0x88>)
 8009bc0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009bc4:	60e3      	str	r3, [r4, #12]
 8009bc6:	6665      	str	r5, [r4, #100]	; 0x64
 8009bc8:	f000 f847 	bl	8009c5a <__retarget_lock_init_recursive>
 8009bcc:	f7ff ff96 	bl	8009afc <__sfp_lock_release>
 8009bd0:	2208      	movs	r2, #8
 8009bd2:	4629      	mov	r1, r5
 8009bd4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009bd8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009bdc:	6025      	str	r5, [r4, #0]
 8009bde:	61a5      	str	r5, [r4, #24]
 8009be0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009be4:	f7ff ff24 	bl	8009a30 <memset>
 8009be8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009bec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009bf0:	4620      	mov	r0, r4
 8009bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bf4:	3468      	adds	r4, #104	; 0x68
 8009bf6:	e7d9      	b.n	8009bac <__sfp+0x1c>
 8009bf8:	2104      	movs	r1, #4
 8009bfa:	4638      	mov	r0, r7
 8009bfc:	f7ff ff62 	bl	8009ac4 <__sfmoreglue>
 8009c00:	4604      	mov	r4, r0
 8009c02:	6030      	str	r0, [r6, #0]
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d1d5      	bne.n	8009bb4 <__sfp+0x24>
 8009c08:	f7ff ff78 	bl	8009afc <__sfp_lock_release>
 8009c0c:	230c      	movs	r3, #12
 8009c0e:	603b      	str	r3, [r7, #0]
 8009c10:	e7ee      	b.n	8009bf0 <__sfp+0x60>
 8009c12:	bf00      	nop
 8009c14:	0800a9c4 	.word	0x0800a9c4
 8009c18:	ffff0001 	.word	0xffff0001

08009c1c <_fwalk_reent>:
 8009c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c20:	4606      	mov	r6, r0
 8009c22:	4688      	mov	r8, r1
 8009c24:	2700      	movs	r7, #0
 8009c26:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009c2a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009c2e:	f1b9 0901 	subs.w	r9, r9, #1
 8009c32:	d505      	bpl.n	8009c40 <_fwalk_reent+0x24>
 8009c34:	6824      	ldr	r4, [r4, #0]
 8009c36:	2c00      	cmp	r4, #0
 8009c38:	d1f7      	bne.n	8009c2a <_fwalk_reent+0xe>
 8009c3a:	4638      	mov	r0, r7
 8009c3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c40:	89ab      	ldrh	r3, [r5, #12]
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d907      	bls.n	8009c56 <_fwalk_reent+0x3a>
 8009c46:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c4a:	3301      	adds	r3, #1
 8009c4c:	d003      	beq.n	8009c56 <_fwalk_reent+0x3a>
 8009c4e:	4629      	mov	r1, r5
 8009c50:	4630      	mov	r0, r6
 8009c52:	47c0      	blx	r8
 8009c54:	4307      	orrs	r7, r0
 8009c56:	3568      	adds	r5, #104	; 0x68
 8009c58:	e7e9      	b.n	8009c2e <_fwalk_reent+0x12>

08009c5a <__retarget_lock_init_recursive>:
 8009c5a:	4770      	bx	lr

08009c5c <__retarget_lock_acquire_recursive>:
 8009c5c:	4770      	bx	lr

08009c5e <__retarget_lock_release_recursive>:
 8009c5e:	4770      	bx	lr

08009c60 <_malloc_r>:
 8009c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c62:	1ccd      	adds	r5, r1, #3
 8009c64:	f025 0503 	bic.w	r5, r5, #3
 8009c68:	3508      	adds	r5, #8
 8009c6a:	2d0c      	cmp	r5, #12
 8009c6c:	bf38      	it	cc
 8009c6e:	250c      	movcc	r5, #12
 8009c70:	2d00      	cmp	r5, #0
 8009c72:	4606      	mov	r6, r0
 8009c74:	db01      	blt.n	8009c7a <_malloc_r+0x1a>
 8009c76:	42a9      	cmp	r1, r5
 8009c78:	d903      	bls.n	8009c82 <_malloc_r+0x22>
 8009c7a:	230c      	movs	r3, #12
 8009c7c:	6033      	str	r3, [r6, #0]
 8009c7e:	2000      	movs	r0, #0
 8009c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c82:	f000 fdb1 	bl	800a7e8 <__malloc_lock>
 8009c86:	4921      	ldr	r1, [pc, #132]	; (8009d0c <_malloc_r+0xac>)
 8009c88:	680a      	ldr	r2, [r1, #0]
 8009c8a:	4614      	mov	r4, r2
 8009c8c:	b99c      	cbnz	r4, 8009cb6 <_malloc_r+0x56>
 8009c8e:	4f20      	ldr	r7, [pc, #128]	; (8009d10 <_malloc_r+0xb0>)
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	b923      	cbnz	r3, 8009c9e <_malloc_r+0x3e>
 8009c94:	4621      	mov	r1, r4
 8009c96:	4630      	mov	r0, r6
 8009c98:	f000 fb2a 	bl	800a2f0 <_sbrk_r>
 8009c9c:	6038      	str	r0, [r7, #0]
 8009c9e:	4629      	mov	r1, r5
 8009ca0:	4630      	mov	r0, r6
 8009ca2:	f000 fb25 	bl	800a2f0 <_sbrk_r>
 8009ca6:	1c43      	adds	r3, r0, #1
 8009ca8:	d123      	bne.n	8009cf2 <_malloc_r+0x92>
 8009caa:	230c      	movs	r3, #12
 8009cac:	4630      	mov	r0, r6
 8009cae:	6033      	str	r3, [r6, #0]
 8009cb0:	f000 fda0 	bl	800a7f4 <__malloc_unlock>
 8009cb4:	e7e3      	b.n	8009c7e <_malloc_r+0x1e>
 8009cb6:	6823      	ldr	r3, [r4, #0]
 8009cb8:	1b5b      	subs	r3, r3, r5
 8009cba:	d417      	bmi.n	8009cec <_malloc_r+0x8c>
 8009cbc:	2b0b      	cmp	r3, #11
 8009cbe:	d903      	bls.n	8009cc8 <_malloc_r+0x68>
 8009cc0:	6023      	str	r3, [r4, #0]
 8009cc2:	441c      	add	r4, r3
 8009cc4:	6025      	str	r5, [r4, #0]
 8009cc6:	e004      	b.n	8009cd2 <_malloc_r+0x72>
 8009cc8:	6863      	ldr	r3, [r4, #4]
 8009cca:	42a2      	cmp	r2, r4
 8009ccc:	bf0c      	ite	eq
 8009cce:	600b      	streq	r3, [r1, #0]
 8009cd0:	6053      	strne	r3, [r2, #4]
 8009cd2:	4630      	mov	r0, r6
 8009cd4:	f000 fd8e 	bl	800a7f4 <__malloc_unlock>
 8009cd8:	f104 000b 	add.w	r0, r4, #11
 8009cdc:	1d23      	adds	r3, r4, #4
 8009cde:	f020 0007 	bic.w	r0, r0, #7
 8009ce2:	1ac2      	subs	r2, r0, r3
 8009ce4:	d0cc      	beq.n	8009c80 <_malloc_r+0x20>
 8009ce6:	1a1b      	subs	r3, r3, r0
 8009ce8:	50a3      	str	r3, [r4, r2]
 8009cea:	e7c9      	b.n	8009c80 <_malloc_r+0x20>
 8009cec:	4622      	mov	r2, r4
 8009cee:	6864      	ldr	r4, [r4, #4]
 8009cf0:	e7cc      	b.n	8009c8c <_malloc_r+0x2c>
 8009cf2:	1cc4      	adds	r4, r0, #3
 8009cf4:	f024 0403 	bic.w	r4, r4, #3
 8009cf8:	42a0      	cmp	r0, r4
 8009cfa:	d0e3      	beq.n	8009cc4 <_malloc_r+0x64>
 8009cfc:	1a21      	subs	r1, r4, r0
 8009cfe:	4630      	mov	r0, r6
 8009d00:	f000 faf6 	bl	800a2f0 <_sbrk_r>
 8009d04:	3001      	adds	r0, #1
 8009d06:	d1dd      	bne.n	8009cc4 <_malloc_r+0x64>
 8009d08:	e7cf      	b.n	8009caa <_malloc_r+0x4a>
 8009d0a:	bf00      	nop
 8009d0c:	2000048c 	.word	0x2000048c
 8009d10:	20000490 	.word	0x20000490

08009d14 <__sfputc_r>:
 8009d14:	6893      	ldr	r3, [r2, #8]
 8009d16:	b410      	push	{r4}
 8009d18:	3b01      	subs	r3, #1
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	6093      	str	r3, [r2, #8]
 8009d1e:	da07      	bge.n	8009d30 <__sfputc_r+0x1c>
 8009d20:	6994      	ldr	r4, [r2, #24]
 8009d22:	42a3      	cmp	r3, r4
 8009d24:	db01      	blt.n	8009d2a <__sfputc_r+0x16>
 8009d26:	290a      	cmp	r1, #10
 8009d28:	d102      	bne.n	8009d30 <__sfputc_r+0x1c>
 8009d2a:	bc10      	pop	{r4}
 8009d2c:	f000 bb34 	b.w	800a398 <__swbuf_r>
 8009d30:	6813      	ldr	r3, [r2, #0]
 8009d32:	1c58      	adds	r0, r3, #1
 8009d34:	6010      	str	r0, [r2, #0]
 8009d36:	7019      	strb	r1, [r3, #0]
 8009d38:	4608      	mov	r0, r1
 8009d3a:	bc10      	pop	{r4}
 8009d3c:	4770      	bx	lr

08009d3e <__sfputs_r>:
 8009d3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d40:	4606      	mov	r6, r0
 8009d42:	460f      	mov	r7, r1
 8009d44:	4614      	mov	r4, r2
 8009d46:	18d5      	adds	r5, r2, r3
 8009d48:	42ac      	cmp	r4, r5
 8009d4a:	d101      	bne.n	8009d50 <__sfputs_r+0x12>
 8009d4c:	2000      	movs	r0, #0
 8009d4e:	e007      	b.n	8009d60 <__sfputs_r+0x22>
 8009d50:	463a      	mov	r2, r7
 8009d52:	4630      	mov	r0, r6
 8009d54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d58:	f7ff ffdc 	bl	8009d14 <__sfputc_r>
 8009d5c:	1c43      	adds	r3, r0, #1
 8009d5e:	d1f3      	bne.n	8009d48 <__sfputs_r+0xa>
 8009d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009d64 <_vfiprintf_r>:
 8009d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d68:	460d      	mov	r5, r1
 8009d6a:	4614      	mov	r4, r2
 8009d6c:	4698      	mov	r8, r3
 8009d6e:	4606      	mov	r6, r0
 8009d70:	b09d      	sub	sp, #116	; 0x74
 8009d72:	b118      	cbz	r0, 8009d7c <_vfiprintf_r+0x18>
 8009d74:	6983      	ldr	r3, [r0, #24]
 8009d76:	b90b      	cbnz	r3, 8009d7c <_vfiprintf_r+0x18>
 8009d78:	f7ff fed2 	bl	8009b20 <__sinit>
 8009d7c:	4b89      	ldr	r3, [pc, #548]	; (8009fa4 <_vfiprintf_r+0x240>)
 8009d7e:	429d      	cmp	r5, r3
 8009d80:	d11b      	bne.n	8009dba <_vfiprintf_r+0x56>
 8009d82:	6875      	ldr	r5, [r6, #4]
 8009d84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d86:	07d9      	lsls	r1, r3, #31
 8009d88:	d405      	bmi.n	8009d96 <_vfiprintf_r+0x32>
 8009d8a:	89ab      	ldrh	r3, [r5, #12]
 8009d8c:	059a      	lsls	r2, r3, #22
 8009d8e:	d402      	bmi.n	8009d96 <_vfiprintf_r+0x32>
 8009d90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d92:	f7ff ff63 	bl	8009c5c <__retarget_lock_acquire_recursive>
 8009d96:	89ab      	ldrh	r3, [r5, #12]
 8009d98:	071b      	lsls	r3, r3, #28
 8009d9a:	d501      	bpl.n	8009da0 <_vfiprintf_r+0x3c>
 8009d9c:	692b      	ldr	r3, [r5, #16]
 8009d9e:	b9eb      	cbnz	r3, 8009ddc <_vfiprintf_r+0x78>
 8009da0:	4629      	mov	r1, r5
 8009da2:	4630      	mov	r0, r6
 8009da4:	f000 fb5c 	bl	800a460 <__swsetup_r>
 8009da8:	b1c0      	cbz	r0, 8009ddc <_vfiprintf_r+0x78>
 8009daa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009dac:	07dc      	lsls	r4, r3, #31
 8009dae:	d50e      	bpl.n	8009dce <_vfiprintf_r+0x6a>
 8009db0:	f04f 30ff 	mov.w	r0, #4294967295
 8009db4:	b01d      	add	sp, #116	; 0x74
 8009db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dba:	4b7b      	ldr	r3, [pc, #492]	; (8009fa8 <_vfiprintf_r+0x244>)
 8009dbc:	429d      	cmp	r5, r3
 8009dbe:	d101      	bne.n	8009dc4 <_vfiprintf_r+0x60>
 8009dc0:	68b5      	ldr	r5, [r6, #8]
 8009dc2:	e7df      	b.n	8009d84 <_vfiprintf_r+0x20>
 8009dc4:	4b79      	ldr	r3, [pc, #484]	; (8009fac <_vfiprintf_r+0x248>)
 8009dc6:	429d      	cmp	r5, r3
 8009dc8:	bf08      	it	eq
 8009dca:	68f5      	ldreq	r5, [r6, #12]
 8009dcc:	e7da      	b.n	8009d84 <_vfiprintf_r+0x20>
 8009dce:	89ab      	ldrh	r3, [r5, #12]
 8009dd0:	0598      	lsls	r0, r3, #22
 8009dd2:	d4ed      	bmi.n	8009db0 <_vfiprintf_r+0x4c>
 8009dd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009dd6:	f7ff ff42 	bl	8009c5e <__retarget_lock_release_recursive>
 8009dda:	e7e9      	b.n	8009db0 <_vfiprintf_r+0x4c>
 8009ddc:	2300      	movs	r3, #0
 8009dde:	9309      	str	r3, [sp, #36]	; 0x24
 8009de0:	2320      	movs	r3, #32
 8009de2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009de6:	2330      	movs	r3, #48	; 0x30
 8009de8:	f04f 0901 	mov.w	r9, #1
 8009dec:	f8cd 800c 	str.w	r8, [sp, #12]
 8009df0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009fb0 <_vfiprintf_r+0x24c>
 8009df4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009df8:	4623      	mov	r3, r4
 8009dfa:	469a      	mov	sl, r3
 8009dfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e00:	b10a      	cbz	r2, 8009e06 <_vfiprintf_r+0xa2>
 8009e02:	2a25      	cmp	r2, #37	; 0x25
 8009e04:	d1f9      	bne.n	8009dfa <_vfiprintf_r+0x96>
 8009e06:	ebba 0b04 	subs.w	fp, sl, r4
 8009e0a:	d00b      	beq.n	8009e24 <_vfiprintf_r+0xc0>
 8009e0c:	465b      	mov	r3, fp
 8009e0e:	4622      	mov	r2, r4
 8009e10:	4629      	mov	r1, r5
 8009e12:	4630      	mov	r0, r6
 8009e14:	f7ff ff93 	bl	8009d3e <__sfputs_r>
 8009e18:	3001      	adds	r0, #1
 8009e1a:	f000 80aa 	beq.w	8009f72 <_vfiprintf_r+0x20e>
 8009e1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e20:	445a      	add	r2, fp
 8009e22:	9209      	str	r2, [sp, #36]	; 0x24
 8009e24:	f89a 3000 	ldrb.w	r3, [sl]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	f000 80a2 	beq.w	8009f72 <_vfiprintf_r+0x20e>
 8009e2e:	2300      	movs	r3, #0
 8009e30:	f04f 32ff 	mov.w	r2, #4294967295
 8009e34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e38:	f10a 0a01 	add.w	sl, sl, #1
 8009e3c:	9304      	str	r3, [sp, #16]
 8009e3e:	9307      	str	r3, [sp, #28]
 8009e40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e44:	931a      	str	r3, [sp, #104]	; 0x68
 8009e46:	4654      	mov	r4, sl
 8009e48:	2205      	movs	r2, #5
 8009e4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e4e:	4858      	ldr	r0, [pc, #352]	; (8009fb0 <_vfiprintf_r+0x24c>)
 8009e50:	f000 fcbc 	bl	800a7cc <memchr>
 8009e54:	9a04      	ldr	r2, [sp, #16]
 8009e56:	b9d8      	cbnz	r0, 8009e90 <_vfiprintf_r+0x12c>
 8009e58:	06d1      	lsls	r1, r2, #27
 8009e5a:	bf44      	itt	mi
 8009e5c:	2320      	movmi	r3, #32
 8009e5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e62:	0713      	lsls	r3, r2, #28
 8009e64:	bf44      	itt	mi
 8009e66:	232b      	movmi	r3, #43	; 0x2b
 8009e68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e6c:	f89a 3000 	ldrb.w	r3, [sl]
 8009e70:	2b2a      	cmp	r3, #42	; 0x2a
 8009e72:	d015      	beq.n	8009ea0 <_vfiprintf_r+0x13c>
 8009e74:	4654      	mov	r4, sl
 8009e76:	2000      	movs	r0, #0
 8009e78:	f04f 0c0a 	mov.w	ip, #10
 8009e7c:	9a07      	ldr	r2, [sp, #28]
 8009e7e:	4621      	mov	r1, r4
 8009e80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e84:	3b30      	subs	r3, #48	; 0x30
 8009e86:	2b09      	cmp	r3, #9
 8009e88:	d94e      	bls.n	8009f28 <_vfiprintf_r+0x1c4>
 8009e8a:	b1b0      	cbz	r0, 8009eba <_vfiprintf_r+0x156>
 8009e8c:	9207      	str	r2, [sp, #28]
 8009e8e:	e014      	b.n	8009eba <_vfiprintf_r+0x156>
 8009e90:	eba0 0308 	sub.w	r3, r0, r8
 8009e94:	fa09 f303 	lsl.w	r3, r9, r3
 8009e98:	4313      	orrs	r3, r2
 8009e9a:	46a2      	mov	sl, r4
 8009e9c:	9304      	str	r3, [sp, #16]
 8009e9e:	e7d2      	b.n	8009e46 <_vfiprintf_r+0xe2>
 8009ea0:	9b03      	ldr	r3, [sp, #12]
 8009ea2:	1d19      	adds	r1, r3, #4
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	9103      	str	r1, [sp, #12]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	bfbb      	ittet	lt
 8009eac:	425b      	neglt	r3, r3
 8009eae:	f042 0202 	orrlt.w	r2, r2, #2
 8009eb2:	9307      	strge	r3, [sp, #28]
 8009eb4:	9307      	strlt	r3, [sp, #28]
 8009eb6:	bfb8      	it	lt
 8009eb8:	9204      	strlt	r2, [sp, #16]
 8009eba:	7823      	ldrb	r3, [r4, #0]
 8009ebc:	2b2e      	cmp	r3, #46	; 0x2e
 8009ebe:	d10c      	bne.n	8009eda <_vfiprintf_r+0x176>
 8009ec0:	7863      	ldrb	r3, [r4, #1]
 8009ec2:	2b2a      	cmp	r3, #42	; 0x2a
 8009ec4:	d135      	bne.n	8009f32 <_vfiprintf_r+0x1ce>
 8009ec6:	9b03      	ldr	r3, [sp, #12]
 8009ec8:	3402      	adds	r4, #2
 8009eca:	1d1a      	adds	r2, r3, #4
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	9203      	str	r2, [sp, #12]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	bfb8      	it	lt
 8009ed4:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ed8:	9305      	str	r3, [sp, #20]
 8009eda:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009fc0 <_vfiprintf_r+0x25c>
 8009ede:	2203      	movs	r2, #3
 8009ee0:	4650      	mov	r0, sl
 8009ee2:	7821      	ldrb	r1, [r4, #0]
 8009ee4:	f000 fc72 	bl	800a7cc <memchr>
 8009ee8:	b140      	cbz	r0, 8009efc <_vfiprintf_r+0x198>
 8009eea:	2340      	movs	r3, #64	; 0x40
 8009eec:	eba0 000a 	sub.w	r0, r0, sl
 8009ef0:	fa03 f000 	lsl.w	r0, r3, r0
 8009ef4:	9b04      	ldr	r3, [sp, #16]
 8009ef6:	3401      	adds	r4, #1
 8009ef8:	4303      	orrs	r3, r0
 8009efa:	9304      	str	r3, [sp, #16]
 8009efc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f00:	2206      	movs	r2, #6
 8009f02:	482c      	ldr	r0, [pc, #176]	; (8009fb4 <_vfiprintf_r+0x250>)
 8009f04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f08:	f000 fc60 	bl	800a7cc <memchr>
 8009f0c:	2800      	cmp	r0, #0
 8009f0e:	d03f      	beq.n	8009f90 <_vfiprintf_r+0x22c>
 8009f10:	4b29      	ldr	r3, [pc, #164]	; (8009fb8 <_vfiprintf_r+0x254>)
 8009f12:	bb1b      	cbnz	r3, 8009f5c <_vfiprintf_r+0x1f8>
 8009f14:	9b03      	ldr	r3, [sp, #12]
 8009f16:	3307      	adds	r3, #7
 8009f18:	f023 0307 	bic.w	r3, r3, #7
 8009f1c:	3308      	adds	r3, #8
 8009f1e:	9303      	str	r3, [sp, #12]
 8009f20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f22:	443b      	add	r3, r7
 8009f24:	9309      	str	r3, [sp, #36]	; 0x24
 8009f26:	e767      	b.n	8009df8 <_vfiprintf_r+0x94>
 8009f28:	460c      	mov	r4, r1
 8009f2a:	2001      	movs	r0, #1
 8009f2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f30:	e7a5      	b.n	8009e7e <_vfiprintf_r+0x11a>
 8009f32:	2300      	movs	r3, #0
 8009f34:	f04f 0c0a 	mov.w	ip, #10
 8009f38:	4619      	mov	r1, r3
 8009f3a:	3401      	adds	r4, #1
 8009f3c:	9305      	str	r3, [sp, #20]
 8009f3e:	4620      	mov	r0, r4
 8009f40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f44:	3a30      	subs	r2, #48	; 0x30
 8009f46:	2a09      	cmp	r2, #9
 8009f48:	d903      	bls.n	8009f52 <_vfiprintf_r+0x1ee>
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d0c5      	beq.n	8009eda <_vfiprintf_r+0x176>
 8009f4e:	9105      	str	r1, [sp, #20]
 8009f50:	e7c3      	b.n	8009eda <_vfiprintf_r+0x176>
 8009f52:	4604      	mov	r4, r0
 8009f54:	2301      	movs	r3, #1
 8009f56:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f5a:	e7f0      	b.n	8009f3e <_vfiprintf_r+0x1da>
 8009f5c:	ab03      	add	r3, sp, #12
 8009f5e:	9300      	str	r3, [sp, #0]
 8009f60:	462a      	mov	r2, r5
 8009f62:	4630      	mov	r0, r6
 8009f64:	4b15      	ldr	r3, [pc, #84]	; (8009fbc <_vfiprintf_r+0x258>)
 8009f66:	a904      	add	r1, sp, #16
 8009f68:	f3af 8000 	nop.w
 8009f6c:	4607      	mov	r7, r0
 8009f6e:	1c78      	adds	r0, r7, #1
 8009f70:	d1d6      	bne.n	8009f20 <_vfiprintf_r+0x1bc>
 8009f72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f74:	07d9      	lsls	r1, r3, #31
 8009f76:	d405      	bmi.n	8009f84 <_vfiprintf_r+0x220>
 8009f78:	89ab      	ldrh	r3, [r5, #12]
 8009f7a:	059a      	lsls	r2, r3, #22
 8009f7c:	d402      	bmi.n	8009f84 <_vfiprintf_r+0x220>
 8009f7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f80:	f7ff fe6d 	bl	8009c5e <__retarget_lock_release_recursive>
 8009f84:	89ab      	ldrh	r3, [r5, #12]
 8009f86:	065b      	lsls	r3, r3, #25
 8009f88:	f53f af12 	bmi.w	8009db0 <_vfiprintf_r+0x4c>
 8009f8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f8e:	e711      	b.n	8009db4 <_vfiprintf_r+0x50>
 8009f90:	ab03      	add	r3, sp, #12
 8009f92:	9300      	str	r3, [sp, #0]
 8009f94:	462a      	mov	r2, r5
 8009f96:	4630      	mov	r0, r6
 8009f98:	4b08      	ldr	r3, [pc, #32]	; (8009fbc <_vfiprintf_r+0x258>)
 8009f9a:	a904      	add	r1, sp, #16
 8009f9c:	f000 f882 	bl	800a0a4 <_printf_i>
 8009fa0:	e7e4      	b.n	8009f6c <_vfiprintf_r+0x208>
 8009fa2:	bf00      	nop
 8009fa4:	0800a9e8 	.word	0x0800a9e8
 8009fa8:	0800aa08 	.word	0x0800aa08
 8009fac:	0800a9c8 	.word	0x0800a9c8
 8009fb0:	0800aa28 	.word	0x0800aa28
 8009fb4:	0800aa32 	.word	0x0800aa32
 8009fb8:	00000000 	.word	0x00000000
 8009fbc:	08009d3f 	.word	0x08009d3f
 8009fc0:	0800aa2e 	.word	0x0800aa2e

08009fc4 <_printf_common>:
 8009fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fc8:	4616      	mov	r6, r2
 8009fca:	4699      	mov	r9, r3
 8009fcc:	688a      	ldr	r2, [r1, #8]
 8009fce:	690b      	ldr	r3, [r1, #16]
 8009fd0:	4607      	mov	r7, r0
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	bfb8      	it	lt
 8009fd6:	4613      	movlt	r3, r2
 8009fd8:	6033      	str	r3, [r6, #0]
 8009fda:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009fde:	460c      	mov	r4, r1
 8009fe0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009fe4:	b10a      	cbz	r2, 8009fea <_printf_common+0x26>
 8009fe6:	3301      	adds	r3, #1
 8009fe8:	6033      	str	r3, [r6, #0]
 8009fea:	6823      	ldr	r3, [r4, #0]
 8009fec:	0699      	lsls	r1, r3, #26
 8009fee:	bf42      	ittt	mi
 8009ff0:	6833      	ldrmi	r3, [r6, #0]
 8009ff2:	3302      	addmi	r3, #2
 8009ff4:	6033      	strmi	r3, [r6, #0]
 8009ff6:	6825      	ldr	r5, [r4, #0]
 8009ff8:	f015 0506 	ands.w	r5, r5, #6
 8009ffc:	d106      	bne.n	800a00c <_printf_common+0x48>
 8009ffe:	f104 0a19 	add.w	sl, r4, #25
 800a002:	68e3      	ldr	r3, [r4, #12]
 800a004:	6832      	ldr	r2, [r6, #0]
 800a006:	1a9b      	subs	r3, r3, r2
 800a008:	42ab      	cmp	r3, r5
 800a00a:	dc28      	bgt.n	800a05e <_printf_common+0x9a>
 800a00c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a010:	1e13      	subs	r3, r2, #0
 800a012:	6822      	ldr	r2, [r4, #0]
 800a014:	bf18      	it	ne
 800a016:	2301      	movne	r3, #1
 800a018:	0692      	lsls	r2, r2, #26
 800a01a:	d42d      	bmi.n	800a078 <_printf_common+0xb4>
 800a01c:	4649      	mov	r1, r9
 800a01e:	4638      	mov	r0, r7
 800a020:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a024:	47c0      	blx	r8
 800a026:	3001      	adds	r0, #1
 800a028:	d020      	beq.n	800a06c <_printf_common+0xa8>
 800a02a:	6823      	ldr	r3, [r4, #0]
 800a02c:	68e5      	ldr	r5, [r4, #12]
 800a02e:	f003 0306 	and.w	r3, r3, #6
 800a032:	2b04      	cmp	r3, #4
 800a034:	bf18      	it	ne
 800a036:	2500      	movne	r5, #0
 800a038:	6832      	ldr	r2, [r6, #0]
 800a03a:	f04f 0600 	mov.w	r6, #0
 800a03e:	68a3      	ldr	r3, [r4, #8]
 800a040:	bf08      	it	eq
 800a042:	1aad      	subeq	r5, r5, r2
 800a044:	6922      	ldr	r2, [r4, #16]
 800a046:	bf08      	it	eq
 800a048:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a04c:	4293      	cmp	r3, r2
 800a04e:	bfc4      	itt	gt
 800a050:	1a9b      	subgt	r3, r3, r2
 800a052:	18ed      	addgt	r5, r5, r3
 800a054:	341a      	adds	r4, #26
 800a056:	42b5      	cmp	r5, r6
 800a058:	d11a      	bne.n	800a090 <_printf_common+0xcc>
 800a05a:	2000      	movs	r0, #0
 800a05c:	e008      	b.n	800a070 <_printf_common+0xac>
 800a05e:	2301      	movs	r3, #1
 800a060:	4652      	mov	r2, sl
 800a062:	4649      	mov	r1, r9
 800a064:	4638      	mov	r0, r7
 800a066:	47c0      	blx	r8
 800a068:	3001      	adds	r0, #1
 800a06a:	d103      	bne.n	800a074 <_printf_common+0xb0>
 800a06c:	f04f 30ff 	mov.w	r0, #4294967295
 800a070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a074:	3501      	adds	r5, #1
 800a076:	e7c4      	b.n	800a002 <_printf_common+0x3e>
 800a078:	2030      	movs	r0, #48	; 0x30
 800a07a:	18e1      	adds	r1, r4, r3
 800a07c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a080:	1c5a      	adds	r2, r3, #1
 800a082:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a086:	4422      	add	r2, r4
 800a088:	3302      	adds	r3, #2
 800a08a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a08e:	e7c5      	b.n	800a01c <_printf_common+0x58>
 800a090:	2301      	movs	r3, #1
 800a092:	4622      	mov	r2, r4
 800a094:	4649      	mov	r1, r9
 800a096:	4638      	mov	r0, r7
 800a098:	47c0      	blx	r8
 800a09a:	3001      	adds	r0, #1
 800a09c:	d0e6      	beq.n	800a06c <_printf_common+0xa8>
 800a09e:	3601      	adds	r6, #1
 800a0a0:	e7d9      	b.n	800a056 <_printf_common+0x92>
	...

0800a0a4 <_printf_i>:
 800a0a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0a8:	460c      	mov	r4, r1
 800a0aa:	7e27      	ldrb	r7, [r4, #24]
 800a0ac:	4691      	mov	r9, r2
 800a0ae:	2f78      	cmp	r7, #120	; 0x78
 800a0b0:	4680      	mov	r8, r0
 800a0b2:	469a      	mov	sl, r3
 800a0b4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a0b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a0ba:	d807      	bhi.n	800a0cc <_printf_i+0x28>
 800a0bc:	2f62      	cmp	r7, #98	; 0x62
 800a0be:	d80a      	bhi.n	800a0d6 <_printf_i+0x32>
 800a0c0:	2f00      	cmp	r7, #0
 800a0c2:	f000 80d9 	beq.w	800a278 <_printf_i+0x1d4>
 800a0c6:	2f58      	cmp	r7, #88	; 0x58
 800a0c8:	f000 80a4 	beq.w	800a214 <_printf_i+0x170>
 800a0cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a0d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a0d4:	e03a      	b.n	800a14c <_printf_i+0xa8>
 800a0d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a0da:	2b15      	cmp	r3, #21
 800a0dc:	d8f6      	bhi.n	800a0cc <_printf_i+0x28>
 800a0de:	a001      	add	r0, pc, #4	; (adr r0, 800a0e4 <_printf_i+0x40>)
 800a0e0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a0e4:	0800a13d 	.word	0x0800a13d
 800a0e8:	0800a151 	.word	0x0800a151
 800a0ec:	0800a0cd 	.word	0x0800a0cd
 800a0f0:	0800a0cd 	.word	0x0800a0cd
 800a0f4:	0800a0cd 	.word	0x0800a0cd
 800a0f8:	0800a0cd 	.word	0x0800a0cd
 800a0fc:	0800a151 	.word	0x0800a151
 800a100:	0800a0cd 	.word	0x0800a0cd
 800a104:	0800a0cd 	.word	0x0800a0cd
 800a108:	0800a0cd 	.word	0x0800a0cd
 800a10c:	0800a0cd 	.word	0x0800a0cd
 800a110:	0800a25f 	.word	0x0800a25f
 800a114:	0800a181 	.word	0x0800a181
 800a118:	0800a241 	.word	0x0800a241
 800a11c:	0800a0cd 	.word	0x0800a0cd
 800a120:	0800a0cd 	.word	0x0800a0cd
 800a124:	0800a281 	.word	0x0800a281
 800a128:	0800a0cd 	.word	0x0800a0cd
 800a12c:	0800a181 	.word	0x0800a181
 800a130:	0800a0cd 	.word	0x0800a0cd
 800a134:	0800a0cd 	.word	0x0800a0cd
 800a138:	0800a249 	.word	0x0800a249
 800a13c:	680b      	ldr	r3, [r1, #0]
 800a13e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a142:	1d1a      	adds	r2, r3, #4
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	600a      	str	r2, [r1, #0]
 800a148:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a14c:	2301      	movs	r3, #1
 800a14e:	e0a4      	b.n	800a29a <_printf_i+0x1f6>
 800a150:	6825      	ldr	r5, [r4, #0]
 800a152:	6808      	ldr	r0, [r1, #0]
 800a154:	062e      	lsls	r6, r5, #24
 800a156:	f100 0304 	add.w	r3, r0, #4
 800a15a:	d50a      	bpl.n	800a172 <_printf_i+0xce>
 800a15c:	6805      	ldr	r5, [r0, #0]
 800a15e:	600b      	str	r3, [r1, #0]
 800a160:	2d00      	cmp	r5, #0
 800a162:	da03      	bge.n	800a16c <_printf_i+0xc8>
 800a164:	232d      	movs	r3, #45	; 0x2d
 800a166:	426d      	negs	r5, r5
 800a168:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a16c:	230a      	movs	r3, #10
 800a16e:	485e      	ldr	r0, [pc, #376]	; (800a2e8 <_printf_i+0x244>)
 800a170:	e019      	b.n	800a1a6 <_printf_i+0x102>
 800a172:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a176:	6805      	ldr	r5, [r0, #0]
 800a178:	600b      	str	r3, [r1, #0]
 800a17a:	bf18      	it	ne
 800a17c:	b22d      	sxthne	r5, r5
 800a17e:	e7ef      	b.n	800a160 <_printf_i+0xbc>
 800a180:	680b      	ldr	r3, [r1, #0]
 800a182:	6825      	ldr	r5, [r4, #0]
 800a184:	1d18      	adds	r0, r3, #4
 800a186:	6008      	str	r0, [r1, #0]
 800a188:	0628      	lsls	r0, r5, #24
 800a18a:	d501      	bpl.n	800a190 <_printf_i+0xec>
 800a18c:	681d      	ldr	r5, [r3, #0]
 800a18e:	e002      	b.n	800a196 <_printf_i+0xf2>
 800a190:	0669      	lsls	r1, r5, #25
 800a192:	d5fb      	bpl.n	800a18c <_printf_i+0xe8>
 800a194:	881d      	ldrh	r5, [r3, #0]
 800a196:	2f6f      	cmp	r7, #111	; 0x6f
 800a198:	bf0c      	ite	eq
 800a19a:	2308      	moveq	r3, #8
 800a19c:	230a      	movne	r3, #10
 800a19e:	4852      	ldr	r0, [pc, #328]	; (800a2e8 <_printf_i+0x244>)
 800a1a0:	2100      	movs	r1, #0
 800a1a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a1a6:	6866      	ldr	r6, [r4, #4]
 800a1a8:	2e00      	cmp	r6, #0
 800a1aa:	bfa8      	it	ge
 800a1ac:	6821      	ldrge	r1, [r4, #0]
 800a1ae:	60a6      	str	r6, [r4, #8]
 800a1b0:	bfa4      	itt	ge
 800a1b2:	f021 0104 	bicge.w	r1, r1, #4
 800a1b6:	6021      	strge	r1, [r4, #0]
 800a1b8:	b90d      	cbnz	r5, 800a1be <_printf_i+0x11a>
 800a1ba:	2e00      	cmp	r6, #0
 800a1bc:	d04d      	beq.n	800a25a <_printf_i+0x1b6>
 800a1be:	4616      	mov	r6, r2
 800a1c0:	fbb5 f1f3 	udiv	r1, r5, r3
 800a1c4:	fb03 5711 	mls	r7, r3, r1, r5
 800a1c8:	5dc7      	ldrb	r7, [r0, r7]
 800a1ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a1ce:	462f      	mov	r7, r5
 800a1d0:	42bb      	cmp	r3, r7
 800a1d2:	460d      	mov	r5, r1
 800a1d4:	d9f4      	bls.n	800a1c0 <_printf_i+0x11c>
 800a1d6:	2b08      	cmp	r3, #8
 800a1d8:	d10b      	bne.n	800a1f2 <_printf_i+0x14e>
 800a1da:	6823      	ldr	r3, [r4, #0]
 800a1dc:	07df      	lsls	r7, r3, #31
 800a1de:	d508      	bpl.n	800a1f2 <_printf_i+0x14e>
 800a1e0:	6923      	ldr	r3, [r4, #16]
 800a1e2:	6861      	ldr	r1, [r4, #4]
 800a1e4:	4299      	cmp	r1, r3
 800a1e6:	bfde      	ittt	le
 800a1e8:	2330      	movle	r3, #48	; 0x30
 800a1ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a1ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a1f2:	1b92      	subs	r2, r2, r6
 800a1f4:	6122      	str	r2, [r4, #16]
 800a1f6:	464b      	mov	r3, r9
 800a1f8:	4621      	mov	r1, r4
 800a1fa:	4640      	mov	r0, r8
 800a1fc:	f8cd a000 	str.w	sl, [sp]
 800a200:	aa03      	add	r2, sp, #12
 800a202:	f7ff fedf 	bl	8009fc4 <_printf_common>
 800a206:	3001      	adds	r0, #1
 800a208:	d14c      	bne.n	800a2a4 <_printf_i+0x200>
 800a20a:	f04f 30ff 	mov.w	r0, #4294967295
 800a20e:	b004      	add	sp, #16
 800a210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a214:	4834      	ldr	r0, [pc, #208]	; (800a2e8 <_printf_i+0x244>)
 800a216:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a21a:	680e      	ldr	r6, [r1, #0]
 800a21c:	6823      	ldr	r3, [r4, #0]
 800a21e:	f856 5b04 	ldr.w	r5, [r6], #4
 800a222:	061f      	lsls	r7, r3, #24
 800a224:	600e      	str	r6, [r1, #0]
 800a226:	d514      	bpl.n	800a252 <_printf_i+0x1ae>
 800a228:	07d9      	lsls	r1, r3, #31
 800a22a:	bf44      	itt	mi
 800a22c:	f043 0320 	orrmi.w	r3, r3, #32
 800a230:	6023      	strmi	r3, [r4, #0]
 800a232:	b91d      	cbnz	r5, 800a23c <_printf_i+0x198>
 800a234:	6823      	ldr	r3, [r4, #0]
 800a236:	f023 0320 	bic.w	r3, r3, #32
 800a23a:	6023      	str	r3, [r4, #0]
 800a23c:	2310      	movs	r3, #16
 800a23e:	e7af      	b.n	800a1a0 <_printf_i+0xfc>
 800a240:	6823      	ldr	r3, [r4, #0]
 800a242:	f043 0320 	orr.w	r3, r3, #32
 800a246:	6023      	str	r3, [r4, #0]
 800a248:	2378      	movs	r3, #120	; 0x78
 800a24a:	4828      	ldr	r0, [pc, #160]	; (800a2ec <_printf_i+0x248>)
 800a24c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a250:	e7e3      	b.n	800a21a <_printf_i+0x176>
 800a252:	065e      	lsls	r6, r3, #25
 800a254:	bf48      	it	mi
 800a256:	b2ad      	uxthmi	r5, r5
 800a258:	e7e6      	b.n	800a228 <_printf_i+0x184>
 800a25a:	4616      	mov	r6, r2
 800a25c:	e7bb      	b.n	800a1d6 <_printf_i+0x132>
 800a25e:	680b      	ldr	r3, [r1, #0]
 800a260:	6826      	ldr	r6, [r4, #0]
 800a262:	1d1d      	adds	r5, r3, #4
 800a264:	6960      	ldr	r0, [r4, #20]
 800a266:	600d      	str	r5, [r1, #0]
 800a268:	0635      	lsls	r5, r6, #24
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	d501      	bpl.n	800a272 <_printf_i+0x1ce>
 800a26e:	6018      	str	r0, [r3, #0]
 800a270:	e002      	b.n	800a278 <_printf_i+0x1d4>
 800a272:	0671      	lsls	r1, r6, #25
 800a274:	d5fb      	bpl.n	800a26e <_printf_i+0x1ca>
 800a276:	8018      	strh	r0, [r3, #0]
 800a278:	2300      	movs	r3, #0
 800a27a:	4616      	mov	r6, r2
 800a27c:	6123      	str	r3, [r4, #16]
 800a27e:	e7ba      	b.n	800a1f6 <_printf_i+0x152>
 800a280:	680b      	ldr	r3, [r1, #0]
 800a282:	1d1a      	adds	r2, r3, #4
 800a284:	600a      	str	r2, [r1, #0]
 800a286:	681e      	ldr	r6, [r3, #0]
 800a288:	2100      	movs	r1, #0
 800a28a:	4630      	mov	r0, r6
 800a28c:	6862      	ldr	r2, [r4, #4]
 800a28e:	f000 fa9d 	bl	800a7cc <memchr>
 800a292:	b108      	cbz	r0, 800a298 <_printf_i+0x1f4>
 800a294:	1b80      	subs	r0, r0, r6
 800a296:	6060      	str	r0, [r4, #4]
 800a298:	6863      	ldr	r3, [r4, #4]
 800a29a:	6123      	str	r3, [r4, #16]
 800a29c:	2300      	movs	r3, #0
 800a29e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2a2:	e7a8      	b.n	800a1f6 <_printf_i+0x152>
 800a2a4:	4632      	mov	r2, r6
 800a2a6:	4649      	mov	r1, r9
 800a2a8:	4640      	mov	r0, r8
 800a2aa:	6923      	ldr	r3, [r4, #16]
 800a2ac:	47d0      	blx	sl
 800a2ae:	3001      	adds	r0, #1
 800a2b0:	d0ab      	beq.n	800a20a <_printf_i+0x166>
 800a2b2:	6823      	ldr	r3, [r4, #0]
 800a2b4:	079b      	lsls	r3, r3, #30
 800a2b6:	d413      	bmi.n	800a2e0 <_printf_i+0x23c>
 800a2b8:	68e0      	ldr	r0, [r4, #12]
 800a2ba:	9b03      	ldr	r3, [sp, #12]
 800a2bc:	4298      	cmp	r0, r3
 800a2be:	bfb8      	it	lt
 800a2c0:	4618      	movlt	r0, r3
 800a2c2:	e7a4      	b.n	800a20e <_printf_i+0x16a>
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	4632      	mov	r2, r6
 800a2c8:	4649      	mov	r1, r9
 800a2ca:	4640      	mov	r0, r8
 800a2cc:	47d0      	blx	sl
 800a2ce:	3001      	adds	r0, #1
 800a2d0:	d09b      	beq.n	800a20a <_printf_i+0x166>
 800a2d2:	3501      	adds	r5, #1
 800a2d4:	68e3      	ldr	r3, [r4, #12]
 800a2d6:	9903      	ldr	r1, [sp, #12]
 800a2d8:	1a5b      	subs	r3, r3, r1
 800a2da:	42ab      	cmp	r3, r5
 800a2dc:	dcf2      	bgt.n	800a2c4 <_printf_i+0x220>
 800a2de:	e7eb      	b.n	800a2b8 <_printf_i+0x214>
 800a2e0:	2500      	movs	r5, #0
 800a2e2:	f104 0619 	add.w	r6, r4, #25
 800a2e6:	e7f5      	b.n	800a2d4 <_printf_i+0x230>
 800a2e8:	0800aa39 	.word	0x0800aa39
 800a2ec:	0800aa4a 	.word	0x0800aa4a

0800a2f0 <_sbrk_r>:
 800a2f0:	b538      	push	{r3, r4, r5, lr}
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	4d05      	ldr	r5, [pc, #20]	; (800a30c <_sbrk_r+0x1c>)
 800a2f6:	4604      	mov	r4, r0
 800a2f8:	4608      	mov	r0, r1
 800a2fa:	602b      	str	r3, [r5, #0]
 800a2fc:	f7f6 ff96 	bl	800122c <_sbrk>
 800a300:	1c43      	adds	r3, r0, #1
 800a302:	d102      	bne.n	800a30a <_sbrk_r+0x1a>
 800a304:	682b      	ldr	r3, [r5, #0]
 800a306:	b103      	cbz	r3, 800a30a <_sbrk_r+0x1a>
 800a308:	6023      	str	r3, [r4, #0]
 800a30a:	bd38      	pop	{r3, r4, r5, pc}
 800a30c:	20001594 	.word	0x20001594

0800a310 <__sread>:
 800a310:	b510      	push	{r4, lr}
 800a312:	460c      	mov	r4, r1
 800a314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a318:	f000 fabe 	bl	800a898 <_read_r>
 800a31c:	2800      	cmp	r0, #0
 800a31e:	bfab      	itete	ge
 800a320:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a322:	89a3      	ldrhlt	r3, [r4, #12]
 800a324:	181b      	addge	r3, r3, r0
 800a326:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a32a:	bfac      	ite	ge
 800a32c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a32e:	81a3      	strhlt	r3, [r4, #12]
 800a330:	bd10      	pop	{r4, pc}

0800a332 <__swrite>:
 800a332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a336:	461f      	mov	r7, r3
 800a338:	898b      	ldrh	r3, [r1, #12]
 800a33a:	4605      	mov	r5, r0
 800a33c:	05db      	lsls	r3, r3, #23
 800a33e:	460c      	mov	r4, r1
 800a340:	4616      	mov	r6, r2
 800a342:	d505      	bpl.n	800a350 <__swrite+0x1e>
 800a344:	2302      	movs	r3, #2
 800a346:	2200      	movs	r2, #0
 800a348:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a34c:	f000 f9c8 	bl	800a6e0 <_lseek_r>
 800a350:	89a3      	ldrh	r3, [r4, #12]
 800a352:	4632      	mov	r2, r6
 800a354:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a358:	81a3      	strh	r3, [r4, #12]
 800a35a:	4628      	mov	r0, r5
 800a35c:	463b      	mov	r3, r7
 800a35e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a366:	f000 b869 	b.w	800a43c <_write_r>

0800a36a <__sseek>:
 800a36a:	b510      	push	{r4, lr}
 800a36c:	460c      	mov	r4, r1
 800a36e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a372:	f000 f9b5 	bl	800a6e0 <_lseek_r>
 800a376:	1c43      	adds	r3, r0, #1
 800a378:	89a3      	ldrh	r3, [r4, #12]
 800a37a:	bf15      	itete	ne
 800a37c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a37e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a382:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a386:	81a3      	strheq	r3, [r4, #12]
 800a388:	bf18      	it	ne
 800a38a:	81a3      	strhne	r3, [r4, #12]
 800a38c:	bd10      	pop	{r4, pc}

0800a38e <__sclose>:
 800a38e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a392:	f000 b8d3 	b.w	800a53c <_close_r>
	...

0800a398 <__swbuf_r>:
 800a398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a39a:	460e      	mov	r6, r1
 800a39c:	4614      	mov	r4, r2
 800a39e:	4605      	mov	r5, r0
 800a3a0:	b118      	cbz	r0, 800a3aa <__swbuf_r+0x12>
 800a3a2:	6983      	ldr	r3, [r0, #24]
 800a3a4:	b90b      	cbnz	r3, 800a3aa <__swbuf_r+0x12>
 800a3a6:	f7ff fbbb 	bl	8009b20 <__sinit>
 800a3aa:	4b21      	ldr	r3, [pc, #132]	; (800a430 <__swbuf_r+0x98>)
 800a3ac:	429c      	cmp	r4, r3
 800a3ae:	d12b      	bne.n	800a408 <__swbuf_r+0x70>
 800a3b0:	686c      	ldr	r4, [r5, #4]
 800a3b2:	69a3      	ldr	r3, [r4, #24]
 800a3b4:	60a3      	str	r3, [r4, #8]
 800a3b6:	89a3      	ldrh	r3, [r4, #12]
 800a3b8:	071a      	lsls	r2, r3, #28
 800a3ba:	d52f      	bpl.n	800a41c <__swbuf_r+0x84>
 800a3bc:	6923      	ldr	r3, [r4, #16]
 800a3be:	b36b      	cbz	r3, 800a41c <__swbuf_r+0x84>
 800a3c0:	6923      	ldr	r3, [r4, #16]
 800a3c2:	6820      	ldr	r0, [r4, #0]
 800a3c4:	b2f6      	uxtb	r6, r6
 800a3c6:	1ac0      	subs	r0, r0, r3
 800a3c8:	6963      	ldr	r3, [r4, #20]
 800a3ca:	4637      	mov	r7, r6
 800a3cc:	4283      	cmp	r3, r0
 800a3ce:	dc04      	bgt.n	800a3da <__swbuf_r+0x42>
 800a3d0:	4621      	mov	r1, r4
 800a3d2:	4628      	mov	r0, r5
 800a3d4:	f000 f948 	bl	800a668 <_fflush_r>
 800a3d8:	bb30      	cbnz	r0, 800a428 <__swbuf_r+0x90>
 800a3da:	68a3      	ldr	r3, [r4, #8]
 800a3dc:	3001      	adds	r0, #1
 800a3de:	3b01      	subs	r3, #1
 800a3e0:	60a3      	str	r3, [r4, #8]
 800a3e2:	6823      	ldr	r3, [r4, #0]
 800a3e4:	1c5a      	adds	r2, r3, #1
 800a3e6:	6022      	str	r2, [r4, #0]
 800a3e8:	701e      	strb	r6, [r3, #0]
 800a3ea:	6963      	ldr	r3, [r4, #20]
 800a3ec:	4283      	cmp	r3, r0
 800a3ee:	d004      	beq.n	800a3fa <__swbuf_r+0x62>
 800a3f0:	89a3      	ldrh	r3, [r4, #12]
 800a3f2:	07db      	lsls	r3, r3, #31
 800a3f4:	d506      	bpl.n	800a404 <__swbuf_r+0x6c>
 800a3f6:	2e0a      	cmp	r6, #10
 800a3f8:	d104      	bne.n	800a404 <__swbuf_r+0x6c>
 800a3fa:	4621      	mov	r1, r4
 800a3fc:	4628      	mov	r0, r5
 800a3fe:	f000 f933 	bl	800a668 <_fflush_r>
 800a402:	b988      	cbnz	r0, 800a428 <__swbuf_r+0x90>
 800a404:	4638      	mov	r0, r7
 800a406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a408:	4b0a      	ldr	r3, [pc, #40]	; (800a434 <__swbuf_r+0x9c>)
 800a40a:	429c      	cmp	r4, r3
 800a40c:	d101      	bne.n	800a412 <__swbuf_r+0x7a>
 800a40e:	68ac      	ldr	r4, [r5, #8]
 800a410:	e7cf      	b.n	800a3b2 <__swbuf_r+0x1a>
 800a412:	4b09      	ldr	r3, [pc, #36]	; (800a438 <__swbuf_r+0xa0>)
 800a414:	429c      	cmp	r4, r3
 800a416:	bf08      	it	eq
 800a418:	68ec      	ldreq	r4, [r5, #12]
 800a41a:	e7ca      	b.n	800a3b2 <__swbuf_r+0x1a>
 800a41c:	4621      	mov	r1, r4
 800a41e:	4628      	mov	r0, r5
 800a420:	f000 f81e 	bl	800a460 <__swsetup_r>
 800a424:	2800      	cmp	r0, #0
 800a426:	d0cb      	beq.n	800a3c0 <__swbuf_r+0x28>
 800a428:	f04f 37ff 	mov.w	r7, #4294967295
 800a42c:	e7ea      	b.n	800a404 <__swbuf_r+0x6c>
 800a42e:	bf00      	nop
 800a430:	0800a9e8 	.word	0x0800a9e8
 800a434:	0800aa08 	.word	0x0800aa08
 800a438:	0800a9c8 	.word	0x0800a9c8

0800a43c <_write_r>:
 800a43c:	b538      	push	{r3, r4, r5, lr}
 800a43e:	4604      	mov	r4, r0
 800a440:	4608      	mov	r0, r1
 800a442:	4611      	mov	r1, r2
 800a444:	2200      	movs	r2, #0
 800a446:	4d05      	ldr	r5, [pc, #20]	; (800a45c <_write_r+0x20>)
 800a448:	602a      	str	r2, [r5, #0]
 800a44a:	461a      	mov	r2, r3
 800a44c:	f7f6 fea1 	bl	8001192 <_write>
 800a450:	1c43      	adds	r3, r0, #1
 800a452:	d102      	bne.n	800a45a <_write_r+0x1e>
 800a454:	682b      	ldr	r3, [r5, #0]
 800a456:	b103      	cbz	r3, 800a45a <_write_r+0x1e>
 800a458:	6023      	str	r3, [r4, #0]
 800a45a:	bd38      	pop	{r3, r4, r5, pc}
 800a45c:	20001594 	.word	0x20001594

0800a460 <__swsetup_r>:
 800a460:	4b32      	ldr	r3, [pc, #200]	; (800a52c <__swsetup_r+0xcc>)
 800a462:	b570      	push	{r4, r5, r6, lr}
 800a464:	681d      	ldr	r5, [r3, #0]
 800a466:	4606      	mov	r6, r0
 800a468:	460c      	mov	r4, r1
 800a46a:	b125      	cbz	r5, 800a476 <__swsetup_r+0x16>
 800a46c:	69ab      	ldr	r3, [r5, #24]
 800a46e:	b913      	cbnz	r3, 800a476 <__swsetup_r+0x16>
 800a470:	4628      	mov	r0, r5
 800a472:	f7ff fb55 	bl	8009b20 <__sinit>
 800a476:	4b2e      	ldr	r3, [pc, #184]	; (800a530 <__swsetup_r+0xd0>)
 800a478:	429c      	cmp	r4, r3
 800a47a:	d10f      	bne.n	800a49c <__swsetup_r+0x3c>
 800a47c:	686c      	ldr	r4, [r5, #4]
 800a47e:	89a3      	ldrh	r3, [r4, #12]
 800a480:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a484:	0719      	lsls	r1, r3, #28
 800a486:	d42c      	bmi.n	800a4e2 <__swsetup_r+0x82>
 800a488:	06dd      	lsls	r5, r3, #27
 800a48a:	d411      	bmi.n	800a4b0 <__swsetup_r+0x50>
 800a48c:	2309      	movs	r3, #9
 800a48e:	6033      	str	r3, [r6, #0]
 800a490:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a494:	f04f 30ff 	mov.w	r0, #4294967295
 800a498:	81a3      	strh	r3, [r4, #12]
 800a49a:	e03e      	b.n	800a51a <__swsetup_r+0xba>
 800a49c:	4b25      	ldr	r3, [pc, #148]	; (800a534 <__swsetup_r+0xd4>)
 800a49e:	429c      	cmp	r4, r3
 800a4a0:	d101      	bne.n	800a4a6 <__swsetup_r+0x46>
 800a4a2:	68ac      	ldr	r4, [r5, #8]
 800a4a4:	e7eb      	b.n	800a47e <__swsetup_r+0x1e>
 800a4a6:	4b24      	ldr	r3, [pc, #144]	; (800a538 <__swsetup_r+0xd8>)
 800a4a8:	429c      	cmp	r4, r3
 800a4aa:	bf08      	it	eq
 800a4ac:	68ec      	ldreq	r4, [r5, #12]
 800a4ae:	e7e6      	b.n	800a47e <__swsetup_r+0x1e>
 800a4b0:	0758      	lsls	r0, r3, #29
 800a4b2:	d512      	bpl.n	800a4da <__swsetup_r+0x7a>
 800a4b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4b6:	b141      	cbz	r1, 800a4ca <__swsetup_r+0x6a>
 800a4b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4bc:	4299      	cmp	r1, r3
 800a4be:	d002      	beq.n	800a4c6 <__swsetup_r+0x66>
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	f000 f99d 	bl	800a800 <_free_r>
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	6363      	str	r3, [r4, #52]	; 0x34
 800a4ca:	89a3      	ldrh	r3, [r4, #12]
 800a4cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a4d0:	81a3      	strh	r3, [r4, #12]
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	6063      	str	r3, [r4, #4]
 800a4d6:	6923      	ldr	r3, [r4, #16]
 800a4d8:	6023      	str	r3, [r4, #0]
 800a4da:	89a3      	ldrh	r3, [r4, #12]
 800a4dc:	f043 0308 	orr.w	r3, r3, #8
 800a4e0:	81a3      	strh	r3, [r4, #12]
 800a4e2:	6923      	ldr	r3, [r4, #16]
 800a4e4:	b94b      	cbnz	r3, 800a4fa <__swsetup_r+0x9a>
 800a4e6:	89a3      	ldrh	r3, [r4, #12]
 800a4e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a4ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a4f0:	d003      	beq.n	800a4fa <__swsetup_r+0x9a>
 800a4f2:	4621      	mov	r1, r4
 800a4f4:	4630      	mov	r0, r6
 800a4f6:	f000 f929 	bl	800a74c <__smakebuf_r>
 800a4fa:	89a0      	ldrh	r0, [r4, #12]
 800a4fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a500:	f010 0301 	ands.w	r3, r0, #1
 800a504:	d00a      	beq.n	800a51c <__swsetup_r+0xbc>
 800a506:	2300      	movs	r3, #0
 800a508:	60a3      	str	r3, [r4, #8]
 800a50a:	6963      	ldr	r3, [r4, #20]
 800a50c:	425b      	negs	r3, r3
 800a50e:	61a3      	str	r3, [r4, #24]
 800a510:	6923      	ldr	r3, [r4, #16]
 800a512:	b943      	cbnz	r3, 800a526 <__swsetup_r+0xc6>
 800a514:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a518:	d1ba      	bne.n	800a490 <__swsetup_r+0x30>
 800a51a:	bd70      	pop	{r4, r5, r6, pc}
 800a51c:	0781      	lsls	r1, r0, #30
 800a51e:	bf58      	it	pl
 800a520:	6963      	ldrpl	r3, [r4, #20]
 800a522:	60a3      	str	r3, [r4, #8]
 800a524:	e7f4      	b.n	800a510 <__swsetup_r+0xb0>
 800a526:	2000      	movs	r0, #0
 800a528:	e7f7      	b.n	800a51a <__swsetup_r+0xba>
 800a52a:	bf00      	nop
 800a52c:	200001c0 	.word	0x200001c0
 800a530:	0800a9e8 	.word	0x0800a9e8
 800a534:	0800aa08 	.word	0x0800aa08
 800a538:	0800a9c8 	.word	0x0800a9c8

0800a53c <_close_r>:
 800a53c:	b538      	push	{r3, r4, r5, lr}
 800a53e:	2300      	movs	r3, #0
 800a540:	4d05      	ldr	r5, [pc, #20]	; (800a558 <_close_r+0x1c>)
 800a542:	4604      	mov	r4, r0
 800a544:	4608      	mov	r0, r1
 800a546:	602b      	str	r3, [r5, #0]
 800a548:	f7f6 fe3f 	bl	80011ca <_close>
 800a54c:	1c43      	adds	r3, r0, #1
 800a54e:	d102      	bne.n	800a556 <_close_r+0x1a>
 800a550:	682b      	ldr	r3, [r5, #0]
 800a552:	b103      	cbz	r3, 800a556 <_close_r+0x1a>
 800a554:	6023      	str	r3, [r4, #0]
 800a556:	bd38      	pop	{r3, r4, r5, pc}
 800a558:	20001594 	.word	0x20001594

0800a55c <__sflush_r>:
 800a55c:	898a      	ldrh	r2, [r1, #12]
 800a55e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a562:	4605      	mov	r5, r0
 800a564:	0710      	lsls	r0, r2, #28
 800a566:	460c      	mov	r4, r1
 800a568:	d458      	bmi.n	800a61c <__sflush_r+0xc0>
 800a56a:	684b      	ldr	r3, [r1, #4]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	dc05      	bgt.n	800a57c <__sflush_r+0x20>
 800a570:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a572:	2b00      	cmp	r3, #0
 800a574:	dc02      	bgt.n	800a57c <__sflush_r+0x20>
 800a576:	2000      	movs	r0, #0
 800a578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a57c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a57e:	2e00      	cmp	r6, #0
 800a580:	d0f9      	beq.n	800a576 <__sflush_r+0x1a>
 800a582:	2300      	movs	r3, #0
 800a584:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a588:	682f      	ldr	r7, [r5, #0]
 800a58a:	602b      	str	r3, [r5, #0]
 800a58c:	d032      	beq.n	800a5f4 <__sflush_r+0x98>
 800a58e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a590:	89a3      	ldrh	r3, [r4, #12]
 800a592:	075a      	lsls	r2, r3, #29
 800a594:	d505      	bpl.n	800a5a2 <__sflush_r+0x46>
 800a596:	6863      	ldr	r3, [r4, #4]
 800a598:	1ac0      	subs	r0, r0, r3
 800a59a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a59c:	b10b      	cbz	r3, 800a5a2 <__sflush_r+0x46>
 800a59e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a5a0:	1ac0      	subs	r0, r0, r3
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	4602      	mov	r2, r0
 800a5a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a5a8:	4628      	mov	r0, r5
 800a5aa:	6a21      	ldr	r1, [r4, #32]
 800a5ac:	47b0      	blx	r6
 800a5ae:	1c43      	adds	r3, r0, #1
 800a5b0:	89a3      	ldrh	r3, [r4, #12]
 800a5b2:	d106      	bne.n	800a5c2 <__sflush_r+0x66>
 800a5b4:	6829      	ldr	r1, [r5, #0]
 800a5b6:	291d      	cmp	r1, #29
 800a5b8:	d82c      	bhi.n	800a614 <__sflush_r+0xb8>
 800a5ba:	4a2a      	ldr	r2, [pc, #168]	; (800a664 <__sflush_r+0x108>)
 800a5bc:	40ca      	lsrs	r2, r1
 800a5be:	07d6      	lsls	r6, r2, #31
 800a5c0:	d528      	bpl.n	800a614 <__sflush_r+0xb8>
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	6062      	str	r2, [r4, #4]
 800a5c6:	6922      	ldr	r2, [r4, #16]
 800a5c8:	04d9      	lsls	r1, r3, #19
 800a5ca:	6022      	str	r2, [r4, #0]
 800a5cc:	d504      	bpl.n	800a5d8 <__sflush_r+0x7c>
 800a5ce:	1c42      	adds	r2, r0, #1
 800a5d0:	d101      	bne.n	800a5d6 <__sflush_r+0x7a>
 800a5d2:	682b      	ldr	r3, [r5, #0]
 800a5d4:	b903      	cbnz	r3, 800a5d8 <__sflush_r+0x7c>
 800a5d6:	6560      	str	r0, [r4, #84]	; 0x54
 800a5d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a5da:	602f      	str	r7, [r5, #0]
 800a5dc:	2900      	cmp	r1, #0
 800a5de:	d0ca      	beq.n	800a576 <__sflush_r+0x1a>
 800a5e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a5e4:	4299      	cmp	r1, r3
 800a5e6:	d002      	beq.n	800a5ee <__sflush_r+0x92>
 800a5e8:	4628      	mov	r0, r5
 800a5ea:	f000 f909 	bl	800a800 <_free_r>
 800a5ee:	2000      	movs	r0, #0
 800a5f0:	6360      	str	r0, [r4, #52]	; 0x34
 800a5f2:	e7c1      	b.n	800a578 <__sflush_r+0x1c>
 800a5f4:	6a21      	ldr	r1, [r4, #32]
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	4628      	mov	r0, r5
 800a5fa:	47b0      	blx	r6
 800a5fc:	1c41      	adds	r1, r0, #1
 800a5fe:	d1c7      	bne.n	800a590 <__sflush_r+0x34>
 800a600:	682b      	ldr	r3, [r5, #0]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d0c4      	beq.n	800a590 <__sflush_r+0x34>
 800a606:	2b1d      	cmp	r3, #29
 800a608:	d001      	beq.n	800a60e <__sflush_r+0xb2>
 800a60a:	2b16      	cmp	r3, #22
 800a60c:	d101      	bne.n	800a612 <__sflush_r+0xb6>
 800a60e:	602f      	str	r7, [r5, #0]
 800a610:	e7b1      	b.n	800a576 <__sflush_r+0x1a>
 800a612:	89a3      	ldrh	r3, [r4, #12]
 800a614:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a618:	81a3      	strh	r3, [r4, #12]
 800a61a:	e7ad      	b.n	800a578 <__sflush_r+0x1c>
 800a61c:	690f      	ldr	r7, [r1, #16]
 800a61e:	2f00      	cmp	r7, #0
 800a620:	d0a9      	beq.n	800a576 <__sflush_r+0x1a>
 800a622:	0793      	lsls	r3, r2, #30
 800a624:	bf18      	it	ne
 800a626:	2300      	movne	r3, #0
 800a628:	680e      	ldr	r6, [r1, #0]
 800a62a:	bf08      	it	eq
 800a62c:	694b      	ldreq	r3, [r1, #20]
 800a62e:	eba6 0807 	sub.w	r8, r6, r7
 800a632:	600f      	str	r7, [r1, #0]
 800a634:	608b      	str	r3, [r1, #8]
 800a636:	f1b8 0f00 	cmp.w	r8, #0
 800a63a:	dd9c      	ble.n	800a576 <__sflush_r+0x1a>
 800a63c:	4643      	mov	r3, r8
 800a63e:	463a      	mov	r2, r7
 800a640:	4628      	mov	r0, r5
 800a642:	6a21      	ldr	r1, [r4, #32]
 800a644:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a646:	47b0      	blx	r6
 800a648:	2800      	cmp	r0, #0
 800a64a:	dc06      	bgt.n	800a65a <__sflush_r+0xfe>
 800a64c:	89a3      	ldrh	r3, [r4, #12]
 800a64e:	f04f 30ff 	mov.w	r0, #4294967295
 800a652:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a656:	81a3      	strh	r3, [r4, #12]
 800a658:	e78e      	b.n	800a578 <__sflush_r+0x1c>
 800a65a:	4407      	add	r7, r0
 800a65c:	eba8 0800 	sub.w	r8, r8, r0
 800a660:	e7e9      	b.n	800a636 <__sflush_r+0xda>
 800a662:	bf00      	nop
 800a664:	20400001 	.word	0x20400001

0800a668 <_fflush_r>:
 800a668:	b538      	push	{r3, r4, r5, lr}
 800a66a:	690b      	ldr	r3, [r1, #16]
 800a66c:	4605      	mov	r5, r0
 800a66e:	460c      	mov	r4, r1
 800a670:	b913      	cbnz	r3, 800a678 <_fflush_r+0x10>
 800a672:	2500      	movs	r5, #0
 800a674:	4628      	mov	r0, r5
 800a676:	bd38      	pop	{r3, r4, r5, pc}
 800a678:	b118      	cbz	r0, 800a682 <_fflush_r+0x1a>
 800a67a:	6983      	ldr	r3, [r0, #24]
 800a67c:	b90b      	cbnz	r3, 800a682 <_fflush_r+0x1a>
 800a67e:	f7ff fa4f 	bl	8009b20 <__sinit>
 800a682:	4b14      	ldr	r3, [pc, #80]	; (800a6d4 <_fflush_r+0x6c>)
 800a684:	429c      	cmp	r4, r3
 800a686:	d11b      	bne.n	800a6c0 <_fflush_r+0x58>
 800a688:	686c      	ldr	r4, [r5, #4]
 800a68a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d0ef      	beq.n	800a672 <_fflush_r+0xa>
 800a692:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a694:	07d0      	lsls	r0, r2, #31
 800a696:	d404      	bmi.n	800a6a2 <_fflush_r+0x3a>
 800a698:	0599      	lsls	r1, r3, #22
 800a69a:	d402      	bmi.n	800a6a2 <_fflush_r+0x3a>
 800a69c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a69e:	f7ff fadd 	bl	8009c5c <__retarget_lock_acquire_recursive>
 800a6a2:	4628      	mov	r0, r5
 800a6a4:	4621      	mov	r1, r4
 800a6a6:	f7ff ff59 	bl	800a55c <__sflush_r>
 800a6aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a6ac:	4605      	mov	r5, r0
 800a6ae:	07da      	lsls	r2, r3, #31
 800a6b0:	d4e0      	bmi.n	800a674 <_fflush_r+0xc>
 800a6b2:	89a3      	ldrh	r3, [r4, #12]
 800a6b4:	059b      	lsls	r3, r3, #22
 800a6b6:	d4dd      	bmi.n	800a674 <_fflush_r+0xc>
 800a6b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6ba:	f7ff fad0 	bl	8009c5e <__retarget_lock_release_recursive>
 800a6be:	e7d9      	b.n	800a674 <_fflush_r+0xc>
 800a6c0:	4b05      	ldr	r3, [pc, #20]	; (800a6d8 <_fflush_r+0x70>)
 800a6c2:	429c      	cmp	r4, r3
 800a6c4:	d101      	bne.n	800a6ca <_fflush_r+0x62>
 800a6c6:	68ac      	ldr	r4, [r5, #8]
 800a6c8:	e7df      	b.n	800a68a <_fflush_r+0x22>
 800a6ca:	4b04      	ldr	r3, [pc, #16]	; (800a6dc <_fflush_r+0x74>)
 800a6cc:	429c      	cmp	r4, r3
 800a6ce:	bf08      	it	eq
 800a6d0:	68ec      	ldreq	r4, [r5, #12]
 800a6d2:	e7da      	b.n	800a68a <_fflush_r+0x22>
 800a6d4:	0800a9e8 	.word	0x0800a9e8
 800a6d8:	0800aa08 	.word	0x0800aa08
 800a6dc:	0800a9c8 	.word	0x0800a9c8

0800a6e0 <_lseek_r>:
 800a6e0:	b538      	push	{r3, r4, r5, lr}
 800a6e2:	4604      	mov	r4, r0
 800a6e4:	4608      	mov	r0, r1
 800a6e6:	4611      	mov	r1, r2
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	4d05      	ldr	r5, [pc, #20]	; (800a700 <_lseek_r+0x20>)
 800a6ec:	602a      	str	r2, [r5, #0]
 800a6ee:	461a      	mov	r2, r3
 800a6f0:	f7f6 fd8f 	bl	8001212 <_lseek>
 800a6f4:	1c43      	adds	r3, r0, #1
 800a6f6:	d102      	bne.n	800a6fe <_lseek_r+0x1e>
 800a6f8:	682b      	ldr	r3, [r5, #0]
 800a6fa:	b103      	cbz	r3, 800a6fe <_lseek_r+0x1e>
 800a6fc:	6023      	str	r3, [r4, #0]
 800a6fe:	bd38      	pop	{r3, r4, r5, pc}
 800a700:	20001594 	.word	0x20001594

0800a704 <__swhatbuf_r>:
 800a704:	b570      	push	{r4, r5, r6, lr}
 800a706:	460e      	mov	r6, r1
 800a708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a70c:	4614      	mov	r4, r2
 800a70e:	2900      	cmp	r1, #0
 800a710:	461d      	mov	r5, r3
 800a712:	b096      	sub	sp, #88	; 0x58
 800a714:	da07      	bge.n	800a726 <__swhatbuf_r+0x22>
 800a716:	2300      	movs	r3, #0
 800a718:	602b      	str	r3, [r5, #0]
 800a71a:	89b3      	ldrh	r3, [r6, #12]
 800a71c:	061a      	lsls	r2, r3, #24
 800a71e:	d410      	bmi.n	800a742 <__swhatbuf_r+0x3e>
 800a720:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a724:	e00e      	b.n	800a744 <__swhatbuf_r+0x40>
 800a726:	466a      	mov	r2, sp
 800a728:	f000 f8c8 	bl	800a8bc <_fstat_r>
 800a72c:	2800      	cmp	r0, #0
 800a72e:	dbf2      	blt.n	800a716 <__swhatbuf_r+0x12>
 800a730:	9a01      	ldr	r2, [sp, #4]
 800a732:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a736:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a73a:	425a      	negs	r2, r3
 800a73c:	415a      	adcs	r2, r3
 800a73e:	602a      	str	r2, [r5, #0]
 800a740:	e7ee      	b.n	800a720 <__swhatbuf_r+0x1c>
 800a742:	2340      	movs	r3, #64	; 0x40
 800a744:	2000      	movs	r0, #0
 800a746:	6023      	str	r3, [r4, #0]
 800a748:	b016      	add	sp, #88	; 0x58
 800a74a:	bd70      	pop	{r4, r5, r6, pc}

0800a74c <__smakebuf_r>:
 800a74c:	898b      	ldrh	r3, [r1, #12]
 800a74e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a750:	079d      	lsls	r5, r3, #30
 800a752:	4606      	mov	r6, r0
 800a754:	460c      	mov	r4, r1
 800a756:	d507      	bpl.n	800a768 <__smakebuf_r+0x1c>
 800a758:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a75c:	6023      	str	r3, [r4, #0]
 800a75e:	6123      	str	r3, [r4, #16]
 800a760:	2301      	movs	r3, #1
 800a762:	6163      	str	r3, [r4, #20]
 800a764:	b002      	add	sp, #8
 800a766:	bd70      	pop	{r4, r5, r6, pc}
 800a768:	466a      	mov	r2, sp
 800a76a:	ab01      	add	r3, sp, #4
 800a76c:	f7ff ffca 	bl	800a704 <__swhatbuf_r>
 800a770:	9900      	ldr	r1, [sp, #0]
 800a772:	4605      	mov	r5, r0
 800a774:	4630      	mov	r0, r6
 800a776:	f7ff fa73 	bl	8009c60 <_malloc_r>
 800a77a:	b948      	cbnz	r0, 800a790 <__smakebuf_r+0x44>
 800a77c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a780:	059a      	lsls	r2, r3, #22
 800a782:	d4ef      	bmi.n	800a764 <__smakebuf_r+0x18>
 800a784:	f023 0303 	bic.w	r3, r3, #3
 800a788:	f043 0302 	orr.w	r3, r3, #2
 800a78c:	81a3      	strh	r3, [r4, #12]
 800a78e:	e7e3      	b.n	800a758 <__smakebuf_r+0xc>
 800a790:	4b0d      	ldr	r3, [pc, #52]	; (800a7c8 <__smakebuf_r+0x7c>)
 800a792:	62b3      	str	r3, [r6, #40]	; 0x28
 800a794:	89a3      	ldrh	r3, [r4, #12]
 800a796:	6020      	str	r0, [r4, #0]
 800a798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a79c:	81a3      	strh	r3, [r4, #12]
 800a79e:	9b00      	ldr	r3, [sp, #0]
 800a7a0:	6120      	str	r0, [r4, #16]
 800a7a2:	6163      	str	r3, [r4, #20]
 800a7a4:	9b01      	ldr	r3, [sp, #4]
 800a7a6:	b15b      	cbz	r3, 800a7c0 <__smakebuf_r+0x74>
 800a7a8:	4630      	mov	r0, r6
 800a7aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7ae:	f000 f897 	bl	800a8e0 <_isatty_r>
 800a7b2:	b128      	cbz	r0, 800a7c0 <__smakebuf_r+0x74>
 800a7b4:	89a3      	ldrh	r3, [r4, #12]
 800a7b6:	f023 0303 	bic.w	r3, r3, #3
 800a7ba:	f043 0301 	orr.w	r3, r3, #1
 800a7be:	81a3      	strh	r3, [r4, #12]
 800a7c0:	89a0      	ldrh	r0, [r4, #12]
 800a7c2:	4305      	orrs	r5, r0
 800a7c4:	81a5      	strh	r5, [r4, #12]
 800a7c6:	e7cd      	b.n	800a764 <__smakebuf_r+0x18>
 800a7c8:	08009ab9 	.word	0x08009ab9

0800a7cc <memchr>:
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	b510      	push	{r4, lr}
 800a7d0:	b2c9      	uxtb	r1, r1
 800a7d2:	4402      	add	r2, r0
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	d101      	bne.n	800a7de <memchr+0x12>
 800a7da:	2000      	movs	r0, #0
 800a7dc:	e003      	b.n	800a7e6 <memchr+0x1a>
 800a7de:	7804      	ldrb	r4, [r0, #0]
 800a7e0:	3301      	adds	r3, #1
 800a7e2:	428c      	cmp	r4, r1
 800a7e4:	d1f6      	bne.n	800a7d4 <memchr+0x8>
 800a7e6:	bd10      	pop	{r4, pc}

0800a7e8 <__malloc_lock>:
 800a7e8:	4801      	ldr	r0, [pc, #4]	; (800a7f0 <__malloc_lock+0x8>)
 800a7ea:	f7ff ba37 	b.w	8009c5c <__retarget_lock_acquire_recursive>
 800a7ee:	bf00      	nop
 800a7f0:	2000158c 	.word	0x2000158c

0800a7f4 <__malloc_unlock>:
 800a7f4:	4801      	ldr	r0, [pc, #4]	; (800a7fc <__malloc_unlock+0x8>)
 800a7f6:	f7ff ba32 	b.w	8009c5e <__retarget_lock_release_recursive>
 800a7fa:	bf00      	nop
 800a7fc:	2000158c 	.word	0x2000158c

0800a800 <_free_r>:
 800a800:	b538      	push	{r3, r4, r5, lr}
 800a802:	4605      	mov	r5, r0
 800a804:	2900      	cmp	r1, #0
 800a806:	d043      	beq.n	800a890 <_free_r+0x90>
 800a808:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a80c:	1f0c      	subs	r4, r1, #4
 800a80e:	2b00      	cmp	r3, #0
 800a810:	bfb8      	it	lt
 800a812:	18e4      	addlt	r4, r4, r3
 800a814:	f7ff ffe8 	bl	800a7e8 <__malloc_lock>
 800a818:	4a1e      	ldr	r2, [pc, #120]	; (800a894 <_free_r+0x94>)
 800a81a:	6813      	ldr	r3, [r2, #0]
 800a81c:	4610      	mov	r0, r2
 800a81e:	b933      	cbnz	r3, 800a82e <_free_r+0x2e>
 800a820:	6063      	str	r3, [r4, #4]
 800a822:	6014      	str	r4, [r2, #0]
 800a824:	4628      	mov	r0, r5
 800a826:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a82a:	f7ff bfe3 	b.w	800a7f4 <__malloc_unlock>
 800a82e:	42a3      	cmp	r3, r4
 800a830:	d90a      	bls.n	800a848 <_free_r+0x48>
 800a832:	6821      	ldr	r1, [r4, #0]
 800a834:	1862      	adds	r2, r4, r1
 800a836:	4293      	cmp	r3, r2
 800a838:	bf01      	itttt	eq
 800a83a:	681a      	ldreq	r2, [r3, #0]
 800a83c:	685b      	ldreq	r3, [r3, #4]
 800a83e:	1852      	addeq	r2, r2, r1
 800a840:	6022      	streq	r2, [r4, #0]
 800a842:	6063      	str	r3, [r4, #4]
 800a844:	6004      	str	r4, [r0, #0]
 800a846:	e7ed      	b.n	800a824 <_free_r+0x24>
 800a848:	461a      	mov	r2, r3
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	b10b      	cbz	r3, 800a852 <_free_r+0x52>
 800a84e:	42a3      	cmp	r3, r4
 800a850:	d9fa      	bls.n	800a848 <_free_r+0x48>
 800a852:	6811      	ldr	r1, [r2, #0]
 800a854:	1850      	adds	r0, r2, r1
 800a856:	42a0      	cmp	r0, r4
 800a858:	d10b      	bne.n	800a872 <_free_r+0x72>
 800a85a:	6820      	ldr	r0, [r4, #0]
 800a85c:	4401      	add	r1, r0
 800a85e:	1850      	adds	r0, r2, r1
 800a860:	4283      	cmp	r3, r0
 800a862:	6011      	str	r1, [r2, #0]
 800a864:	d1de      	bne.n	800a824 <_free_r+0x24>
 800a866:	6818      	ldr	r0, [r3, #0]
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	4401      	add	r1, r0
 800a86c:	6011      	str	r1, [r2, #0]
 800a86e:	6053      	str	r3, [r2, #4]
 800a870:	e7d8      	b.n	800a824 <_free_r+0x24>
 800a872:	d902      	bls.n	800a87a <_free_r+0x7a>
 800a874:	230c      	movs	r3, #12
 800a876:	602b      	str	r3, [r5, #0]
 800a878:	e7d4      	b.n	800a824 <_free_r+0x24>
 800a87a:	6820      	ldr	r0, [r4, #0]
 800a87c:	1821      	adds	r1, r4, r0
 800a87e:	428b      	cmp	r3, r1
 800a880:	bf01      	itttt	eq
 800a882:	6819      	ldreq	r1, [r3, #0]
 800a884:	685b      	ldreq	r3, [r3, #4]
 800a886:	1809      	addeq	r1, r1, r0
 800a888:	6021      	streq	r1, [r4, #0]
 800a88a:	6063      	str	r3, [r4, #4]
 800a88c:	6054      	str	r4, [r2, #4]
 800a88e:	e7c9      	b.n	800a824 <_free_r+0x24>
 800a890:	bd38      	pop	{r3, r4, r5, pc}
 800a892:	bf00      	nop
 800a894:	2000048c 	.word	0x2000048c

0800a898 <_read_r>:
 800a898:	b538      	push	{r3, r4, r5, lr}
 800a89a:	4604      	mov	r4, r0
 800a89c:	4608      	mov	r0, r1
 800a89e:	4611      	mov	r1, r2
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	4d05      	ldr	r5, [pc, #20]	; (800a8b8 <_read_r+0x20>)
 800a8a4:	602a      	str	r2, [r5, #0]
 800a8a6:	461a      	mov	r2, r3
 800a8a8:	f7f6 fc56 	bl	8001158 <_read>
 800a8ac:	1c43      	adds	r3, r0, #1
 800a8ae:	d102      	bne.n	800a8b6 <_read_r+0x1e>
 800a8b0:	682b      	ldr	r3, [r5, #0]
 800a8b2:	b103      	cbz	r3, 800a8b6 <_read_r+0x1e>
 800a8b4:	6023      	str	r3, [r4, #0]
 800a8b6:	bd38      	pop	{r3, r4, r5, pc}
 800a8b8:	20001594 	.word	0x20001594

0800a8bc <_fstat_r>:
 800a8bc:	b538      	push	{r3, r4, r5, lr}
 800a8be:	2300      	movs	r3, #0
 800a8c0:	4d06      	ldr	r5, [pc, #24]	; (800a8dc <_fstat_r+0x20>)
 800a8c2:	4604      	mov	r4, r0
 800a8c4:	4608      	mov	r0, r1
 800a8c6:	4611      	mov	r1, r2
 800a8c8:	602b      	str	r3, [r5, #0]
 800a8ca:	f7f6 fc89 	bl	80011e0 <_fstat>
 800a8ce:	1c43      	adds	r3, r0, #1
 800a8d0:	d102      	bne.n	800a8d8 <_fstat_r+0x1c>
 800a8d2:	682b      	ldr	r3, [r5, #0]
 800a8d4:	b103      	cbz	r3, 800a8d8 <_fstat_r+0x1c>
 800a8d6:	6023      	str	r3, [r4, #0]
 800a8d8:	bd38      	pop	{r3, r4, r5, pc}
 800a8da:	bf00      	nop
 800a8dc:	20001594 	.word	0x20001594

0800a8e0 <_isatty_r>:
 800a8e0:	b538      	push	{r3, r4, r5, lr}
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	4d05      	ldr	r5, [pc, #20]	; (800a8fc <_isatty_r+0x1c>)
 800a8e6:	4604      	mov	r4, r0
 800a8e8:	4608      	mov	r0, r1
 800a8ea:	602b      	str	r3, [r5, #0]
 800a8ec:	f7f6 fc87 	bl	80011fe <_isatty>
 800a8f0:	1c43      	adds	r3, r0, #1
 800a8f2:	d102      	bne.n	800a8fa <_isatty_r+0x1a>
 800a8f4:	682b      	ldr	r3, [r5, #0]
 800a8f6:	b103      	cbz	r3, 800a8fa <_isatty_r+0x1a>
 800a8f8:	6023      	str	r3, [r4, #0]
 800a8fa:	bd38      	pop	{r3, r4, r5, pc}
 800a8fc:	20001594 	.word	0x20001594

0800a900 <_init>:
 800a900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a902:	bf00      	nop
 800a904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a906:	bc08      	pop	{r3}
 800a908:	469e      	mov	lr, r3
 800a90a:	4770      	bx	lr

0800a90c <_fini>:
 800a90c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a90e:	bf00      	nop
 800a910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a912:	bc08      	pop	{r3}
 800a914:	469e      	mov	lr, r3
 800a916:	4770      	bx	lr
