[
  {
    "type": "mcq",
    "question": "Why is ROM technically described as \"program memory\"?\nA)",
    "options": [
      {
        "id": "A",
        "text": "Because it has a faster access time than RAM."
      },
      {
        "id": "B",
        "text": "Because it is volatile and clears data upon restart."
      },
      {
        "id": "C",
        "text": "Because it is designed to hold the code."
      },
      {
        "id": "D",
        "text": "Because it uses P-regions for data storage."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 2
  },
  {
    "type": "mcq",
    "question": "Which feature primarily differentiates a Floating Gate MOSFET (FGM) from a\nconventional MOSFET?\nA)",
    "options": [
      {
        "id": "A",
        "text": "The FGM lacks a Source and Drain region."
      },
      {
        "id": "B",
        "text": "The FGM has a gate that is electrically isolated and not directly connected to control"
      },
      {
        "id": "C",
        "text": "The FGM allows current to flow from the P-region to the N-region without voltage."
      },
      {
        "id": "D",
        "text": "The FGM cannot store a binary value."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 3
  },
  {
    "type": "mcq",
    "question": "What implies the \"non-volatile\" nature of the Floating Gate MOSFET?\nA)",
    "options": [
      {
        "id": "A",
        "text": "The continuous application of power to the gate."
      },
      {
        "id": "B",
        "text": "The flow of electrons from Source to Drain."
      },
      {
        "id": "C",
        "text": "The connection of the gate to the ground (P region)."
      },
      {
        "id": "D",
        "text": "The oxide layer surrounding the gate."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 4
  },
  {
    "type": "mcq",
    "question": "Why is the term \"Floating\" used to describe the gate in this specific transistor\nstructure?\nA)",
    "options": [
      {
        "id": "A",
        "text": "Because it is suspended between two isolating materials."
      },
      {
        "id": "B",
        "text": "Because it physically moves between the source and drain."
      },
      {
        "id": "C",
        "text": "Because it floats on top of the N+ regions without touching the P body."
      },
      {
        "id": "D",
        "text": "Because its voltage fluctuates randomly."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 5
  },
  {
    "type": "mcq",
    "question": "In the standard MOSFET structure described, what is the function of the voltage\napplied to the gate?\nA)",
    "options": [
      {
        "id": "A",
        "text": "It charges the P region to become an insulator."
      },
      {
        "id": "B",
        "text": "It permanently stores data in the drain."
      },
      {
        "id": "C",
        "text": "It creates a conductive path for electrons to flow between the source and drain."
      },
      {
        "id": "D",
        "text": "It converts the N+ regions into P regions."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 6
  },
  {
    "type": "mcq",
    "question": "Which statement correctly compares the access time of ROM and RAM?\nA)",
    "options": [
      {
        "id": "A",
        "text": "ROM is faster than RAM."
      },
      {
        "id": "B",
        "text": "ROM and RAM have the same access time."
      },
      {
        "id": "C",
        "text": "ROM is slower than RAM."
      },
      {
        "id": "D",
        "text": "ROM access time is variable, while RAM is constant."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 7
  },
  {
    "type": "mcq",
    "question": "What is the function of the oxide layer surrounding the floating gate?\nA)",
    "options": [
      {
        "id": "A",
        "text": "It conducts electricity to the gate."
      },
      {
        "id": "B",
        "text": "It acts as the drain for the current."
      },
      {
        "id": "C",
        "text": "It converts the charge into heat."
      },
      {
        "id": "D",
        "text": "It allows the gate to retain charge by isolating it."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 8
  },
  {
    "type": "mcq",
    "question": "Why is ROM considered non-volatile memory?\nA)",
    "options": [
      {
        "id": "A",
        "text": "Because it uses RAM internally"
      },
      {
        "id": "B",
        "text": "Because it stores data using electric current continuously"
      },
      {
        "id": "C",
        "text": "Because it retains stored information even when power is removed"
      },
      {
        "id": "D",
        "text": "Because it has a faster access time than RAM"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 9
  },
  {
    "type": "mcq",
    "question": "In a Floating Gate MOSFET, what represents the bit value (0 or 1)?\nA)",
    "options": [
      {
        "id": "A",
        "text": "The voltage of the drain."
      },
      {
        "id": "B",
        "text": "The size of the P region."
      },
      {
        "id": "C",
        "text": "The speed of the electron flow."
      },
      {
        "id": "D",
        "text": "The charge stored inside the floating gate."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 10
  },
  {
    "type": "mcq",
    "question": "Why is the \"Floating Gate\" capable of non-volatile storage?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It is constantly powered by a small battery inside the chip."
      },
      {
        "id": "B",
        "text": "It is surrounded by an insulating oxide layer that traps charge even without power."
      },
      {
        "id": "C",
        "text": "It is connected to the ground, allowing current to flow continuously."
      },
      {
        "id": "D",
        "text": "It is made of magnetic material that resists electrical chan"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 11
  },
  {
    "type": "mcq",
    "question": "Physically, what happens to the electrons during the \"Programming State\"?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "They are repelled from the Floating Gate into the Source."
      },
      {
        "id": "B",
        "text": "They are neutralized by positive charges in the Control Gate."
      },
      {
        "id": "C",
        "text": "They flow freely from Source to Drain without stopping."
      },
      {
        "id": "D",
        "text": "They break through the first isolating region and get trapped in the Floating Gate."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 12
  },
  {
    "type": "mcq",
    "question": "If a Floating Gate contains trapped negative charges (electrons), how does the\nsystem interpret this state?\nA) A",
    "options": [
      {
        "id": "A",
        "text": "As a Logic 1 (Erased State)."
      },
      {
        "id": "B",
        "text": "As a Logic 0 (Programmed State)."
      },
      {
        "id": "C",
        "text": "As a \"High Impedance\" state."
      },
      {
        "id": "D",
        "text": "As a system error."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 13
  },
  {
    "type": "mcq",
    "question": "Which physics principle explains the \"Erasing\" mechanism ?\nA) G",
    "options": [
      {
        "id": "A",
        "text": "Gravity pulling electrons down to the ground."
      },
      {
        "id": "B",
        "text": "Magnetic fields repelling the electrons."
      },
      {
        "id": "C",
        "text": "Unlike poles attract."
      },
      {
        "id": "D",
        "text": "Heat expanding the oxide layer to release charge."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 14
  },
  {
    "type": "mcq",
    "question": "To erase the data (reset to Logic 1), what specific voltage condition is applied?\nA) H",
    "options": [
      {
        "id": "A",
        "text": "High positive voltage is applied to the Drain."
      },
      {
        "id": "B",
        "text": "High negative voltage is applied to the Control Gate."
      },
      {
        "id": "C",
        "text": "Power is completely removed from the circuit."
      },
      {
        "id": "D",
        "text": "The Source and Drain are short-circuited."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 15
  },
  {
    "type": "mcq",
    "question": "In the \"Programmed State,\" the value of the bit is considered _____, and the\ncharge in the floating gate is _____.\nA) O",
    "options": [
      {
        "id": "A",
        "text": "One; Positive"
      },
      {
        "id": "B",
        "text": "Zero; Positive"
      },
      {
        "id": "C",
        "text": "One; Negative"
      },
      {
        "id": "D",
        "text": "Zero; Negative"
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 16
  },
  {
    "type": "mcq",
    "question": "What is the function of the \"Control Gate\" in a Floating Gate MOSFET?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "To store the data permanently."
      },
      {
        "id": "B",
        "text": "To connect directly to the floating gate to charge it."
      },
      {
        "id": "C",
        "text": "To isolate the transistor from the rest of the circuit."
      },
      {
        "id": "D",
        "text": "To apply voltage that influences the floating gate."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 17
  },
  {
    "type": "mcq",
    "question": "How is code physically written onto a standard ROM chip when using a \"burner\" or\n\"flasher\"?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The burner uses magnetic fields to align electrons."
      },
      {
        "id": "B",
        "text": "The burner applies high voltage to physically break an isolator."
      },
      {
        "id": "C",
        "text": "The burner uses a laser to etch the surface of the chip."
      },
      {
        "id": "D",
        "text": "The burner sends standard 5V logic signals to request a data save."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 18
  },
  {
    "type": "mcq",
    "question": "You are designing a cheap electronic toy for children that will be mass-produced (1\nmillion units). The code will never change. Which memory type is most cost-effective?\nA) P",
    "options": [
      {
        "id": "A",
        "text": "PROM"
      },
      {
        "id": "B",
        "text": "RAM"
      },
      {
        "id": "C",
        "text": "Mask Programmable ROM"
      },
      {
        "id": "D",
        "text": "Flash Memory"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 19
  },
  {
    "type": "mcq",
    "question": "A software engineer discovers a critical bug in the code of a device that uses Mask\nProgrammable ROM. What is the only solution?\nA) S",
    "options": [
      {
        "id": "A",
        "text": "Send a software update to the user to overwrite the bad code."
      },
      {
        "id": "B",
        "text": "Use a high-voltage burner to reset the chip."
      },
      {
        "id": "C",
        "text": "The entire chip must be discarded and replaced with a new one."
      },
      {
        "id": "D",
        "text": "Erase the specific sector containing the bug and rewrite it."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 20
  },
  {
    "type": "mcq",
    "question": "What is the fundamental difference between Mask Programmable ROM and PROM\nregarding who performs the programming?\nA) M",
    "options": [
      {
        "id": "A",
        "text": "Mask ROM is programmed by the user; PROM is programmed by the factory."
      },
      {
        "id": "B",
        "text": "Mask ROM is programmed by the factory; PROM is programmed by the user."
      },
      {
        "id": "C",
        "text": "Both are programmed by the user, but PROM is faster."
      },
      {
        "id": "D",
        "text": "Both are programmed by the factory, but Mask ROM is cheaper."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 21
  },
  {
    "type": "mcq",
    "question": "In a PROM chip, the memory structure is based on \"Fuses.\" If a fuse is \"burned,\"\nwhat logical value does it represent ?\nA) L",
    "options": [
      {
        "id": "A",
        "text": "Logic 0"
      },
      {
        "id": "B",
        "text": "Logic 1"
      },
      {
        "id": "C",
        "text": "High Impedance"
      },
      {
        "id": "D",
        "text": "It returns to a blank state"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 22
  },
  {
    "type": "mcq",
    "question": "Why is PROM considered an \"OTP\" (One Time Programmable) memory?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because it requires a password (OTP) to access."
      },
      {
        "id": "B",
        "text": "Because it can only be read one time before self-destructing."
      },
      {
        "id": "C",
        "text": "Because once the internal fuses are burned, they cannot be physically restored."
      },
      {
        "id": "D",
        "text": "Because it can only store one byte of data."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 23
  },
  {
    "type": "mcq",
    "question": "Which device is used to write or \"burn\" code onto a ROM chip?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The Microprocessor"
      },
      {
        "id": "B",
        "text": "The Compiler"
      },
      {
        "id": "C",
        "text": "The Burner or Flasher"
      },
      {
        "id": "D",
        "text": "The Operating System"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 24
  },
  {
    "type": "mcq",
    "question": "What is the advantage of EPROM over the PROM and Mask ROM ?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It is cheaper to manufacture in large quantities."
      },
      {
        "id": "B",
        "text": "It has a faster access time than RAM."
      },
      {
        "id": "C",
        "text": "It does not require any power to retain data."
      },
      {
        "id": "D",
        "text": "The chip can be erased and reprogrammed multiple times."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 25
  },
  {
    "type": "mcq",
    "question": "Why is it necessary to cover the window of an EPROM chip when it is in use (not\nbeing erased)?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "To keep the chip warm."
      },
      {
        "id": "B",
        "text": "To prevent external radiation and noise from accidentally corrupting the data."
      },
      {
        "id": "C",
        "text": "To prevent the ultraviolet light from leaking out of the chip."
      },
      {
        "id": "D",
        "text": "Because the window is conductive and might short-circuit the board."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 26
  },
  {
    "type": "mcq",
    "question": "Why is Flash memory preferred over E^2PROM for mass storage devices despite\nhaving lower endurance?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because Flash uses byte-level access which is more precise."
      },
      {
        "id": "B",
        "text": "Because Flash is significantly cheaper per bit, allowing for higher density."
      },
      {
        "id": "C",
        "text": "Because Flash never wears out, unlike E^2PROM."
      },
      {
        "id": "D",
        "text": "Because Flash is volatile and faster to clear."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 27
  },
  {
    "type": "mcq",
    "question": "What is the primary operational trade-off you face when writing data to Flash\nmemory compared to E^2PROM?\nA) F",
    "options": [
      {
        "id": "A",
        "text": "Flash requires a battery to write data."
      },
      {
        "id": "B",
        "text": "Flash cannot store binary code, only text."
      },
      {
        "id": "C",
        "text": "Flash is much slower to read than E^2PROM."
      },
      {
        "id": "D",
        "text": "To change a single piece of data in Flash, you must erase and rewrite an entire"
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 28
  },
  {
    "type": "mcq",
    "question": "NVRAM is described as having the advantages of both RAM and ROM How is this\nphysically achieved in the \"SRAM + Battery\" type?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It uses a special magnetic material that doesn't need power."
      },
      {
        "id": "B",
        "text": "It uses a standard volatile SRAM chip but keeps it powered continuously using a"
      },
      {
        "id": "C",
        "text": "It writes data to a hard drive immediately."
      },
      {
        "id": "D",
        "text": "It uses a capacitor that generates electricity from heat."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 29
  },
  {
    "type": "mcq",
    "question": "Regarding \"Endurance\" (the number of times memory can be erased/written),\nwhich scenario correctly matches the memory type?\nA) E",
    "options": [
      {
        "id": "A",
        "text": "E^2PROM is best for frequently updated configuration data because it has higher"
      },
      {
        "id": "B",
        "text": "Flash is best for data that changes every second because it has high endurance"
      },
      {
        "id": "C",
        "text": "Both have infinite endurance and never degrade."
      },
      {
        "id": "D",
        "text": "NVRAM has the lowest endurance of all types."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 30
  },
  {
    "type": "mcq",
    "question": "Why is Flash memory generally considered faster for large data transfers than\nE^2PROM?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because Flash uses \"Block Access,\" dealing with large chunks of data at once."
      },
      {
        "id": "B",
        "text": "Because Flash is located inside the CPU registers."
      },
      {
        "id": "C",
        "text": "Because E^2PROM requires a manual switch to be erased."
      },
      {
        "id": "D",
        "text": "Because Flash uses a battery to boost speed."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 31
  },
  {
    "type": "mcq",
    "question": "In the hybrid NVRAM type defined as \"(SRAM + E^2PROM + Small Battery)\", what\noccurs exactly when the main power is disconnected?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The data is lost immediately, as SRAM is volatile."
      },
      {
        "id": "B",
        "text": "The battery powers the system indefinitely to keep the SRAM running."
      },
      {
        "id": "C",
        "text": "The system uses the battery energy to transfer critical data from the volatile SRAM"
      },
      {
        "id": "D",
        "text": "The E^2PROM transfers its empty space to the SRAM."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 32
  },
  {
    "type": "mcq",
    "question": "If you have a variable stored in Flash memory and you want to change its value\nfrom 0 to 1, why is this operation complex?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because Flash is Read-Only and cannot be changed."
      },
      {
        "id": "B",
        "text": "Because you must erase the whole block which sets bits to 1."
      },
      {
        "id": "C",
        "text": "Because you need a UV light to erase Flash memory."
      },
      {
        "id": "D",
        "text": "Because Flash memory is volatile and the data doesn't exist."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 33
  },
  {
    "type": "mcq",
    "question": "How does the CPU interact differently with Internal E^2PROM versus External\nE^2PROM?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "Internal is accessed via communication protocols (like I2C/SPI); External is on the"
      },
      {
        "id": "B",
        "text": "Internal is accessed directly via the master bus; External requires communication"
      },
      {
        "id": "C",
        "text": "There is no difference; both are accessed exactly the same way."
      },
      {
        "id": "D",
        "text": "External E^2PROM is wireless."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 34
  },
  {
    "type": "mcq",
    "question": "CPU speed is faster than RAM speed. What problem does this speed mismatch\ncreate that Cache Memory solves?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The CPU heats up waiting for the RAM."
      },
      {
        "id": "B",
        "text": "The RAM overwrites data because the CPU is too fast."
      },
      {
        "id": "C",
        "text": "The CPU wastes time waiting for data to arrive from the slower main memory."
      },
      {
        "id": "D",
        "text": "The Bus system gets overloaded with too much data."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 35
  },
  {
    "type": "mcq",
    "question": "When the CPU requests a specific address (e.g., 3001), the Cache controller fetches\nthat address plus the next few addresses (e.g., 3002, 3003). What is the reasoning\nbehind this behavior?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "To fill up the empty space in the Cache as quickly as possible."
      },
      {
        "id": "B",
        "text": "To test if the RAM is working correctly."
      },
      {
        "id": "C",
        "text": "Because it is highly probable that the CPU will need the sequential instructions/data"
      },
      {
        "id": "D",
        "text": "Because the bus cannot transfer a single address alone; it must transfer a block."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 36
  },
  {
    "type": "mcq",
    "question": "If the \"Hit Ratio\" of a system is very low (e.g., 10%), what does this indicate\nabout the system's performance?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The system is performing excellently; the CPU rarely accesses RAM."
      },
      {
        "id": "B",
        "text": "The system experiences frequent cache misses."
      },
      {
        "id": "C",
        "text": "The Cache memory is too large."
      },
      {
        "id": "D",
        "text": "The CPU is running too slowly."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 37
  },
  {
    "type": "mcq",
    "question": "What is the specific role of the \"Controller\" inside the Cache system?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "To manage the logic of fetching addresses from main memory."
      },
      {
        "id": "B",
        "text": "To permanently store the Operating System code."
      },
      {
        "id": "C",
        "text": "To increase the voltage going to the CPU."
      },
      {
        "id": "D",
        "text": "To calculate the mathematical operations for the CPU."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 38
  },
  {
    "type": "mcq",
    "question": "Physically, where is the Cache Memory located in the computer architecture\ndescribed?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "Inside the Hard Disk Drive."
      },
      {
        "id": "B",
        "text": "Strictly on the motherboard, far away from the CPU."
      },
      {
        "id": "C",
        "text": "Between the RAM and the Hard Disk."
      },
      {
        "id": "D",
        "text": "Between the CPU and the Main Memory."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 39
  },
  {
    "type": "mcq",
    "question": "In a scenario where a \"Cache Miss\" occurs, what is the immediate next step\nthe system must take?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The system crashes and restarts."
      },
      {
        "id": "B",
        "text": "The Controller fetches the required data from the slower Main Memory into"
      },
      {
        "id": "C",
        "text": "The CPU skips that instruction and moves to the next one."
      },
      {
        "id": "D",
        "text": "The data is marked as \"deleted.\""
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 40
  },
  {
    "type": "mcq",
    "question": "Physically, Cache Memory is constructed using which type of technology?\nA) S",
    "options": [
      {
        "id": "A",
        "text": "Static RAM"
      },
      {
        "id": "B",
        "text": "Dynamic RAM"
      },
      {
        "id": "C",
        "text": "Flash Memory"
      },
      {
        "id": "D",
        "text": "Magnetic Tape"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 41
  },
  {
    "type": "mcq",
    "question": "Why is Cache Memory typically smaller in size compared to Main Memory?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because it is slower."
      },
      {
        "id": "B",
        "text": "Because it is high cost per bit ."
      },
      {
        "id": "C",
        "text": "Because the CPU cannot address large memories."
      },
      {
        "id": "D",
        "text": "Because it is volatile."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 42
  },
  {
    "type": "mcq",
    "question": "A CPU makes 200 memory references (access attempts). If the data is found in\nthe Cache 170 times (Hits) and not found 30 times (Misses), what is the Hit Ratio?\nA) 1",
    "options": [
      {
        "id": "A",
        "text": "15%"
      },
      {
        "id": "B",
        "text": "30%"
      },
      {
        "id": "C",
        "text": "85%"
      },
      {
        "id": "D",
        "text": "90%"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 43
  },
  {
    "type": "mcq",
    "question": "In a multi-core processor architecture, where is Level 1 (L1) cache typically\nlocated?\nA) O",
    "options": [
      {
        "id": "A",
        "text": "Outside the microprocessor on the motherboard."
      },
      {
        "id": "B",
        "text": "Inside the MCU but shared between all cores."
      },
      {
        "id": "C",
        "text": "Inside each individual core."
      },
      {
        "id": "D",
        "text": "On the hard drive controller."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 44
  },
  {
    "type": "mcq",
    "question": "Which of the following correctly orders the memory types from FASTEST to\nSLOWEST ?\nA) L",
    "options": [
      {
        "id": "A",
        "text": "L3 Cache > L2 Cache > L1 Cache > RAM"
      },
      {
        "id": "B",
        "text": "RAM > L1 Cache > Register Files > ROM"
      },
      {
        "id": "C",
        "text": "Register Files > L1 Cache > L2 Cache > L3 Cache"
      },
      {
        "id": "D",
        "text": "ROM > RAM > L3 Cache > Register Files"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 45
  },
  {
    "type": "mcq",
    "question": "How is the \"notification\" for cache coherence physically managed?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The Operating System sends a software interrupt."
      },
      {
        "id": "B",
        "text": "The Cache Controller of the modifying core communicates with the controllers"
      },
      {
        "id": "C",
        "text": "The user must manually update the variable."
      },
      {
        "id": "D",
        "text": "The L3 cache overwrites L1 automatically every second."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 46
  },
  {
    "type": "mcq",
    "question": "What major problem can occur in multi-core processors when Core 1 and Core\n2 cache the same address?\nA) D",
    "options": [
      {
        "id": "A",
        "text": "Data inconsistency."
      },
      {
        "id": "B",
        "text": "One core will stop working."
      },
      {
        "id": "C",
        "text": "The processor will overheat immediately."
      },
      {
        "id": "D",
        "text": "The L3 cache will become full."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 47
  },
  {
    "type": "mcq",
    "question": "If Core 1 modifies a value in its L1 cache that is also stored in Core 2's cache,\nwhich mechanism ensures that Core 2 is notified of this change?\nA) C",
    "options": [
      {
        "id": "A",
        "text": "Cache Miss"
      },
      {
        "id": "B",
        "text": "Cache Coherence"
      },
      {
        "id": "C",
        "text": "Block Access"
      },
      {
        "id": "D",
        "text": "Register Files"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 48
  },
  {
    "type": "mcq",
    "question": "Why does the FPU \"lowers CPU load\"?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because the FPU takes over the job of cooling the processor."
      },
      {
        "id": "B",
        "text": "Because the FPU shuts down the main CPU during calculations."
      },
      {
        "id": "C",
        "text": "Because the main CPU can offload complex math tasks to the FPU."
      },
      {
        "id": "D",
        "text": "Because the FPU increases the clock speed of the entire system."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 49
  },
  {
    "type": "mcq",
    "question": "You are comparing a modern Intel Core processor with an ancient Intel 8086\nsystem. Regarding the FPU, what is the key architectural difference?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The modern processor has no FPU; the 8086 had a built-in one."
      },
      {
        "id": "B",
        "text": "The modern processor has the FPU integrated inside the chip; the 8086"
      },
      {
        "id": "C",
        "text": "The modern processor uses software for math; the 8086 used hardware."
      },
      {
        "id": "D",
        "text": "Both systems use external FPU chips."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 50
  },
  {
    "type": "mcq",
    "question": "Which of the following applications would see the massive performance\nimprovement by adding an FPU to the hardware?\nA) A",
    "options": [
      {
        "id": "A",
        "text": "A 3D flight simulator game involving complex physics."
      },
      {
        "id": "B",
        "text": "A digital thermometer display."
      },
      {
        "id": "C",
        "text": "A simple text editor (Notepad)."
      },
      {
        "id": "D",
        "text": "A basic calculator doing 1 + 1."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 51
  },
  {
    "type": "mcq",
    "question": "If a system lacks a hardware FPU, how does it handle a calculation like\nsquare_root(3.14)?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It returns an error and crashes."
      },
      {
        "id": "B",
        "text": "It approximates the result using integer estimation, which is very fast."
      },
      {
        "id": "C",
        "text": "It performs the calculation using software algorithms on the main CPU, which is"
      },
      {
        "id": "D",
        "text": "It sends the data to the RAM to calculate."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 52
  },
  {
    "type": "mcq",
    "question": "Why are Trigonometric functions listed as FPU functions?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because they are simple additions."
      },
      {
        "id": "B",
        "text": "Because they are integer-based logic operations."
      },
      {
        "id": "C",
        "text": "Because they involve complex non-linear mathematical curves requiring"
      },
      {
        "id": "D",
        "text": "Because they are used to control the fan speed."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 53
  },
  {
    "type": "mcq",
    "question": "Which of the following best describes the logical sequence of a memory\noperation when an MPU is present?\nA) A",
    "options": [
      {
        "id": "A",
        "text": "Access Cache → Check MPU → Access RAM."
      },
      {
        "id": "B",
        "text": "CPU initiates access → MPU validates permissions → Access proceeds to RAM."
      },
      {
        "id": "C",
        "text": "CPU writes to RAM → MPU checks the data later for errors."
      },
      {
        "id": "D",
        "text": "MPU encrypts address → CPU decrypts address → Access RAM."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 54
  },
  {
    "type": "mcq",
    "question": "The MPU's location. Which statement is physically accurate?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The MPU is a hardware component integrated inside the microcontroller."
      },
      {
        "id": "B",
        "text": "The MPU is a software program running in the background."
      },
      {
        "id": "C",
        "text": "The MPU is a separate chip soldered on the motherboard between the CPU"
      },
      {
        "id": "D",
        "text": "The MPU is located inside the power supply unit to control voltage."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 55
  },
  {
    "type": "mcq",
    "question": "What happens if the MPU detects a violation (e.g., a program tries to write to\na Read-Only region)?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The access is blocked, preventing the memory modification."
      },
      {
        "id": "B",
        "text": "The access is allowed, but a warning is logged"
      },
      {
        "id": "C",
        "text": "The CPU automatically shuts down permanently."
      },
      {
        "id": "D",
        "text": "The MPU modifies the data to make it safe."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 56
  },
  {
    "type": "mcq",
    "question": "If an Operating System (OS) wants to ensure that a specific memory region\ncontaining \"Kernel Code\" cannot be modified by a user application, how does it\nuse the MPU?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It physically removes the write wires from that memory region."
      },
      {
        "id": "B",
        "text": "It configures the MPU registers to mark that region as \"Read-Only\" for"
      },
      {
        "id": "C",
        "text": "It moves the Kernel Code to the Hard Drive."
      },
      {
        "id": "D",
        "text": "It tells the Cache to stop working for that region."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 57
  },
  {
    "type": "mcq",
    "question": "By restricting which parts of memory a program can read or write, the MPU\nhelps achieve:\nA) H",
    "options": [
      {
        "id": "A",
        "text": "Higher voltage consumption."
      },
      {
        "id": "B",
        "text": "Fault isolation and system security."
      },
      {
        "id": "C",
        "text": "Faster internet speeds."
      },
      {
        "id": "D",
        "text": "Larger storage capacity."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 58
  },
  {
    "type": "mcq",
    "question": "In a complex system running both Linux and an RTOS on the same\nmicrocontroller, what is the primary function of the MPU in this specific context?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "To increase the clock speed for the Linux kernel."
      },
      {
        "id": "B",
        "text": "To act as a network bridge between the two operating systems."
      },
      {
        "id": "C",
        "text": "To physically map and enforce memory ranges so that Linux and RTOS."
      },
      {
        "id": "D",
        "text": "To merge the two operating systems into a single code base."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 59
  },
  {
    "type": "mcq",
    "question": "where is the \"Hypervisor\" layer placed in the system hierarchy?\nA) O",
    "options": [
      {
        "id": "A",
        "text": "On top of the Operating Systems (Application layer)."
      },
      {
        "id": "B",
        "text": "Inside the Cloud."
      },
      {
        "id": "C",
        "text": "Beneath each Operating System (between the OS and the hardware)."
      },
      {
        "id": "D",
        "text": "Inside the MPU registers."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 60
  },
  {
    "type": "mcq",
    "question": "If a task running in \"User Mode\" (Unprivileged) attempts to write data to a\nmemory region configured as \"Read-Only\" and \"Privileged Access Only,\" what is\nthe immediate hardware consequence described?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The system generates a \"Bus Fault,\" and the system is stopped."
      },
      {
        "id": "B",
        "text": "The MPU automatically fixes the permission and allows the write."
      },
      {
        "id": "C",
        "text": "The data is written to a temporary buffer instead."
      },
      {
        "id": "D",
        "text": "The CPU switches to a backup core."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 61
  },
  {
    "type": "mcq",
    "question": "How does the physical nature of the MPU?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It is a software script running inside the Linux kernel."
      },
      {
        "id": "B",
        "text": "It is a hardware circuit that splits RAM into ranges of addresses."
      },
      {
        "id": "C",
        "text": "It is an external firewall device connected via USB."
      },
      {
        "id": "D",
        "text": "It is a type of volatile cache memory."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 62
  },
  {
    "type": "mcq",
    "question": "If you configure a memory region as \"Executable allowed\" but \"Read-Only,\"\nwhich of the following actions is valid?\nA) R",
    "options": [
      {
        "id": "A",
        "text": "Running a program code stored in that region."
      },
      {
        "id": "B",
        "text": "Saving a new variable value into that region."
      },
      {
        "id": "C",
        "text": "Deleting the region."
      },
      {
        "id": "D",
        "text": "Both A and B."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 63
  },
  {
    "type": "mcq",
    "question": "Which of the following is NOT listed as a direct provision/benefit of the MPU?\nA) F",
    "options": [
      {
        "id": "A",
        "text": "Fault detection."
      },
      {
        "id": "B",
        "text": "Memory protection."
      },
      {
        "id": "C",
        "text": "Increasing the physical size of the RAM."
      },
      {
        "id": "D",
        "text": "Improved reliability and security."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 64
  },
  {
    "type": "mcq",
    "question": "What is the core function of the Memory Management Unit (MMU)?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "To increase the physical size of the RAM chip."
      },
      {
        "id": "B",
        "text": "To translate virtual addresses used by software into physical addresses in hardware."
      },
      {
        "id": "C",
        "text": "To protect the CPU from overheating."
      },
      {
        "id": "D",
        "text": "To manage the voltage supply to the memory."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 65
  },
  {
    "type": "mcq",
    "question": "In the context of MMU and Paging, where is the \"rest\" of the application data\nstored when it is not currently active in the 1 GB physical RAM?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It is deleted permanently."
      },
      {
        "id": "B",
        "text": "It is stored in the CPU registers."
      },
      {
        "id": "C",
        "text": "It is stored on the ROM."
      },
      {
        "id": "D",
        "text": "It is stored in the Disk."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 66
  },
  {
    "type": "mcq",
    "question": "If you are selecting a microcontroller for a project and you absolutely need to run a\nstandard desktop-style Linux distribution, which two features does the text say you\nmust check for?\nA) C",
    "options": [
      {
        "id": "A",
        "text": "Core Speed and Presence of an MMU."
      },
      {
        "id": "B",
        "text": "RAM size and WiFi capability."
      },
      {
        "id": "C",
        "text": "Presence of an FPU and Bluetooth."
      },
      {
        "id": "D",
        "text": "Battery life and Screen resolution."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 67
  },
  {
    "type": "mcq",
    "question": "Without an MMU, how does a standard microcontroller handle memory\naddresses?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It uses virtual addresses just like a PC."
      },
      {
        "id": "B",
        "text": "It uses physical addresses directly."
      },
      {
        "id": "C",
        "text": "It cannot use RAM at all."
      },
      {
        "id": "D",
        "text": "It uses cloud storage."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 68
  },
  {
    "type": "mcq",
    "question": "Why is the presence of an MMU considered a critical factor for running full\noperating systems like Linux on a microcontroller?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because Linux requires virtual memory management to map its processes and"
      },
      {
        "id": "B",
        "text": "Because Linux cannot run on ARM processors."
      },
      {
        "id": "C",
        "text": "Because the MMU contains the Linux kernel code."
      },
      {
        "id": "D",
        "text": "Because Linux requires a touch screen."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 69
  },
  {
    "type": "mcq",
    "question": "You have a system with only 1 GB of physical RAM, but you want to run a large game\nthat requires 8 GB of memory space. How does the MMU handle this situation?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It compresses the game’s 8 GB memory requirements into 1 GB using file compression"
      },
      {
        "id": "B",
        "text": "It uses virtual memory to give the application the illusion of 8 GB of memory, while managing"
      },
      {
        "id": "C",
        "text": "It expands the system’s RAM by downloading additional memory resources from the internet."
      },
      {
        "id": "D",
        "text": "It prevents the application from running and causes an immediate system crash."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 70
  },
  {
    "type": "mcq",
    "question": "In the flow of operation described for a dual-core system, the Core\ncommunicates with the OS, and then the access request is sent to:\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The hard drive controller to directly read or write data."
      },
      {
        "id": "B",
        "text": "The Hypervisor, then the MPU to validate the address range."
      },
      {
        "id": "C",
        "text": "The user interface layer to request permission for access."
      },
      {
        "id": "D",
        "text": "The neighboring core to synchronize execution and memory access."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 71
  },
  {
    "type": "mcq",
    "question": "What is the name of the technique used by the Operating System to manage\nmemory chunks between RAM and Disk?\nA) P",
    "options": [
      {
        "id": "A",
        "text": "Paging"
      },
      {
        "id": "B",
        "text": "Caching"
      },
      {
        "id": "C",
        "text": "Thrashing"
      },
      {
        "id": "D",
        "text": "Polling"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 72
  },
  {
    "type": "mcq",
    "question": "If a microcontroller lacks an MMU, which limitation is it most likely to face\nregarding Operating Systems?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It cannot perform math operations."
      },
      {
        "id": "B",
        "text": "It cannot use interruptions."
      },
      {
        "id": "C",
        "text": "It cannot run standard, full-featured operating systems like Linux."
      },
      {
        "id": "D",
        "text": "It consumes too much power."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 73
  },
  {
    "type": "mcq",
    "question": "Control Bus signals described (Active Low), if the system is currently\nperforming a \"Memory Write\" operation, what logic levels would you expect to\nsee on the control lines?\nA) A",
    "options": [
      {
        "id": "A",
        "text": "All lines are set to 0."
      },
      {
        "id": "B",
        "text": "All lines are set to 1."
      },
      {
        "id": "C",
        "text": "The specific Write line ( MWTC) is 0, and all other lines are 1."
      },
      {
        "id": "D",
        "text": "The specific Write line ( MWTC) is 1, and all other lines are 0."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 74
  },
  {
    "type": "mcq",
    "question": "Which bus is responsible for carrying the actual instruction code or variable\nvalue between the CPU and Memory?\nA) A",
    "options": [
      {
        "id": "A",
        "text": "Address Bus"
      },
      {
        "id": "B",
        "text": "Control Bus"
      },
      {
        "id": "C",
        "text": "Data Bus"
      },
      {
        "id": "D",
        "text": "System Clock"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 75
  },
  {
    "type": "mcq",
    "question": "When the CPU wants to send a document to a Printer (Output Device), how\ndo the buses behave?\nA) A",
    "options": [
      {
        "id": "A",
        "text": "Address Bus selects the Printer; Data Bus carries text from CPU to Printer;"
      },
      {
        "id": "B",
        "text": "Address Bus selects the Printer; Data Bus reads status from Printer; Control"
      },
      {
        "id": "C",
        "text": "The CPU waits for the Printer to take control of the Address Bus."
      },
      {
        "id": "D",
        "text": "The Control Bus carries the actual text data."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 76
  },
  {
    "type": "mcq",
    "question": "What is the definition of \"Active Low\" logic ?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The signal is active when the voltage is High (Logic 1)."
      },
      {
        "id": "B",
        "text": "The signal is active when the voltage is Low (Logic 0)."
      },
      {
        "id": "C",
        "text": "The signal is active only when the system is powered down."
      },
      {
        "id": "D",
        "text": "The signal is always 0, regardless of activity."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 77
  },
  {
    "type": "mcq",
    "question": "Why does the text distinguish between \"MRDC\" (Memory Read) and \"IORC\"\n(I/O Read) instead of just having one universal \"Read\" signal?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because Memory and Peripherals are addressed differently and need distinct"
      },
      {
        "id": "B",
        "text": "Because I/O devices are faster than Memory."
      },
      {
        "id": "C",
        "text": "Because the Data Bus cannot handle I/O data."
      },
      {
        "id": "D",
        "text": "Because MRDC is for writing and IORC is for reading."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 78
  },
  {
    "type": "mcq",
    "question": "If the CPU places the value 0x1000 on the Address Bus and asserts the MRDC\n(Read) signal, what is the expected response?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The RAM at location 0x1000 will overwrite the CPU."
      },
      {
        "id": "B",
        "text": "The Memory at address 0x1000 will place its stored data onto the Data Bus for"
      },
      {
        "id": "C",
        "text": "The Printer will print the number 1000."
      },
      {
        "id": "D",
        "text": "The specific address 0x1000 is erased."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 79
  },
  {
    "type": "mcq",
    "question": "The CPU is connected to Memory using a \"Bus Set.\" What are the three\nspecific buses that make up this set?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "Input Bus, Output Bus, Power Bus"
      },
      {
        "id": "B",
        "text": "Address Bus, Control Bus, Data Bus"
      },
      {
        "id": "C",
        "text": "RAM Bus, ROM Bus, CPU Bus"
      },
      {
        "id": "D",
        "text": "System Bus, Universal Bus, Serial Bus"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 80
  },
  {
    "type": "mcq",
    "question": "Which of the following best describes the directionality of the \"Data Bus\" in a\ngeneral sense?\nA) U",
    "options": [
      {
        "id": "A",
        "text": "Uni-Directional (Microprocessor → RAM)"
      },
      {
        "id": "B",
        "text": "Uni-Directional (ROM → Microprocessor)"
      },
      {
        "id": "C",
        "text": "Bi-Directional (RAM → Microprocessor)"
      },
      {
        "id": "D",
        "text": "Omni-Directional"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 81
  },
  {
    "type": "mcq",
    "question": "When the microprocessor interacts specifically with ROM (Read Only\nMemory), how does the Data Bus behave?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It remains Bi-Directional."
      },
      {
        "id": "B",
        "text": "It becomes Uni-Directional (Microprocessor reads from ROM only)."
      },
      {
        "id": "C",
        "text": "It becomes Uni-Directional (Microprocessor writes to ROM only)."
      },
      {
        "id": "D",
        "text": "It disconnects completely."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 82
  },
  {
    "type": "mcq",
    "question": "What is the direction of the \"Address Bus\"?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Bi-Directional (CPU ↔ Memory)"
      },
      {
        "id": "B",
        "text": "Omni-Directional"
      },
      {
        "id": "C",
        "text": "Uni-Directional"
      },
      {
        "id": "D",
        "text": "It depends on the voltage."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 83
  },
  {
    "type": "mcq",
    "question": "Which control signal is used specifically for writing data to RAM?\nA) M",
    "options": [
      {
        "id": "A",
        "text": "MRDC"
      },
      {
        "id": "B",
        "text": "IORC"
      },
      {
        "id": "C",
        "text": "MWTC"
      },
      {
        "id": "D",
        "text": "ALC"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 84
  },
  {
    "type": "mcq",
    "question": "Why is the Data Bus considered \"Bi-Directional\" when connecting to RAM, but\neffectively \"Uni-Directional\" when connecting to ROM?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because ROM is faster than RAM."
      },
      {
        "id": "B",
        "text": "Because the CPU can both Read from and Write to RAM, but can only Read"
      },
      {
        "id": "C",
        "text": "Because ROM uses a different voltage than RAM."
      },
      {
        "id": "D",
        "text": "Because the Address Bus interferes with the ROM data."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 85
  },
  {
    "type": "mcq",
    "question": "In a Von-Neumann system, if the CPU is currently executing an instruction\nfetched from ROM, can it immediately fetch data from RAM at the exact same\ninstant?\nA) Y",
    "options": [
      {
        "id": "A",
        "text": "Yes, because RAM and ROM have different address ranges."
      },
      {
        "id": "B",
        "text": "Yes, because the bus is split into two channels."
      },
      {
        "id": "C",
        "text": "No, because there is only one bus set."
      },
      {
        "id": "D",
        "text": "No, because RAM is slower than ROM."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 86
  },
  {
    "type": "mcq",
    "question": "The Von-Neumann as \"Memory Mapped.\" What does this imply for the\naddresses of RAM and ROM?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "They have distinct, non-overlapping ranges ."
      },
      {
        "id": "B",
        "text": "They have identical addresses ."
      },
      {
        "id": "C",
        "text": "The CPU cannot distinguish between them."
      },
      {
        "id": "D",
        "text": "They are mapped to different ports on the motherboard."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 87
  },
  {
    "type": "mcq",
    "question": "Why is the Harvard Architecture described as being able to solve the\n\"bottleneck\" found in Von-Neumann systems?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because it uses a faster CPU clock."
      },
      {
        "id": "B",
        "text": "Because the CPU is connected with two different address buses."
      },
      {
        "id": "C",
        "text": "Because it removes ROM entirely from the system."
      },
      {
        "id": "D",
        "text": "Because it compresses the data on the bus."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 88
  },
  {
    "type": "mcq",
    "question": "Which assembly instructions indicate that the CPU is communicating with\nRAM in a Harvard system?\nA) L",
    "options": [
      {
        "id": "A",
        "text": "Load / Store"
      },
      {
        "id": "B",
        "text": "Read / Write"
      },
      {
        "id": "C",
        "text": "Input / Output"
      },
      {
        "id": "D",
        "text": "Fetch / Decode"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 89
  },
  {
    "type": "mcq",
    "question": "If you are writing software for a Harvard-based controller and you use the\nassembly instructions \"Read\" or \"Write\", which memory is the target?\nA) R",
    "options": [
      {
        "id": "A",
        "text": "RAM"
      },
      {
        "id": "B",
        "text": "The Hard Disk"
      },
      {
        "id": "C",
        "text": "ROM"
      },
      {
        "id": "D",
        "text": "The Cache"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 90
  },
  {
    "type": "mcq",
    "question": "Regarding writing to memory: The text states that the CPU cannot natively\n\"Write\" to ROM during normal operation. How is code typically placed onto a\nFlash ROM initially?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The CPU uses the \"Store\" command."
      },
      {
        "id": "B",
        "text": "Using an additional part like a \"burner\" or flash driver to burn the program."
      },
      {
        "id": "C",
        "text": "The RAM copies itself to the ROM automatically."
      },
      {
        "id": "D",
        "text": "It is impossible to write to Flash memory."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 91
  },
  {
    "type": "mcq",
    "question": "Which architecture allows the specific advantage of \"Completing a fetch cycle\nin ROM while simultaneously accessing data in RAM\"?\nA) V",
    "options": [
      {
        "id": "A",
        "text": "Von-Neumann Architecture"
      },
      {
        "id": "B",
        "text": "Single-Bus Architecture"
      },
      {
        "id": "C",
        "text": "Harvard Architecture"
      },
      {
        "id": "D",
        "text": "Memory-Mapped Architecture"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 92
  },
  {
    "type": "mcq",
    "question": "What is the defining characteristic of the Von Neumann architecture in terms\nof memory organization?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It separates data memory and instruction memory into two independent memory"
      },
      {
        "id": "B",
        "text": "It uses a single shared memory system where instructions, data, and I/O devices"
      },
      {
        "id": "C",
        "text": "It implements a port-mapped addressing scheme with overlapping address ranges."
      },
      {
        "id": "D",
        "text": "It relies on wireless connections between the CPU and memory components."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 93
  },
  {
    "type": "mcq",
    "question": "In the Harvard Architecture, RAM and ROM are described as having the \"same\naddress range\" (e.g., both might have an address 100). How does this affect the\nCPU?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The CPU causes a system failure due to an address conflict between memories."
      },
      {
        "id": "B",
        "text": "The CPU relies on the specific software instruction being executed to"
      },
      {
        "id": "C",
        "text": "The CPU arbitrarily selects one of the available memories to access."
      },
      {
        "id": "D",
        "text": "The CPU combines the contents of both memories into a single data output."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 94
  },
  {
    "type": "mcq",
    "question": "In a Von-Neumann system, if RAM uses addresses 0-255 and ROM uses 256-\n511, what is this configuration called?\nA) P",
    "options": [
      {
        "id": "A",
        "text": "Port Mapped"
      },
      {
        "id": "B",
        "text": "Memory Mapped"
      },
      {
        "id": "C",
        "text": "Cloud Storage"
      },
      {
        "id": "D",
        "text": "Virtual Memory"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 95
  },
  {
    "type": "mcq",
    "question": "Why is the Harvard Architecture generally capable of higher performance and\neasier pipelining compared to Von-Neumann?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because it runs at a higher voltage."
      },
      {
        "id": "B",
        "text": "Because it uses a single shared bus that streamlines the data flow."
      },
      {
        "id": "C",
        "text": "Because it has separate buses for Instructions and Data, allowing simultaneous"
      },
      {
        "id": "D",
        "text": "Because it is cheaper to manufacture."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 96
  },
  {
    "type": "mcq",
    "question": "If your project has a very strict budget and minimizing hardware cost (fewer\ncables/pins) is the #1 priority, which architecture should you choose?\nA) H",
    "options": [
      {
        "id": "A",
        "text": "Harvard Architecture"
      },
      {
        "id": "B",
        "text": "Von-Neumann Architecture"
      },
      {
        "id": "C",
        "text": "Dual-Core Architecture"
      },
      {
        "id": "D",
        "text": "Pipeline Architecture"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 97
  },
  {
    "type": "mcq",
    "question": "What is the primary cause of the \"waste of time\" described in the Von-\nNeumann architecture?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The CPU must wait for the single bus to become free."
      },
      {
        "id": "B",
        "text": "The cables are too long, causing signal delay."
      },
      {
        "id": "C",
        "text": "The CPU is constantly modifying its own code."
      },
      {
        "id": "D",
        "text": "The ROM is physically disconnected from the system."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 98
  },
  {
    "type": "mcq",
    "question": "\"No memory alignment problems\" as a benefit of Harvard Architecture. Why\nis this the case?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because the separate memory systems reduce conflicts between code and data"
      },
      {
        "id": "B",
        "text": "Because the memory is arranged in a circle."
      },
      {
        "id": "C",
        "text": "Because Von-Neumann systems do not use memory addresses."
      },
      {
        "id": "D",
        "text": "Because it uses a single shared bus for everything."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 99
  },
  {
    "type": "mcq",
    "question": "Why does the Harvard Architecture require \"more cables\" on the\nmotherboard or chip?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because the cables must be thicker to handle the speed."
      },
      {
        "id": "B",
        "text": "Because it needs two independent sets of buses for parallel connection."
      },
      {
        "id": "C",
        "text": "To connect the external power supply."
      },
      {
        "id": "D",
        "text": "Because it uses older, inefficient technology."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 100
  },
  {
    "type": "mcq",
    "question": "In a Von Neumann system, which feature enables the use of self-modifying\ncode?\nA) Th",
    "options": [
      {
        "id": "A",
        "text": "The high implementation cost of the system allows advanced processing features."
      },
      {
        "id": "B",
        "text": "The system does not distinguish between an instruction and a data value, as they"
      },
      {
        "id": "C",
        "text": "The physical separation of RAM and ROM prevents unintended code modification."
      },
      {
        "id": "D",
        "text": "The CPU pipeline automatically alters program instructions during execution."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "page": 101
  },
  {
    "type": "mcq",
    "question": "In a Harvard Architecture system configured for Memory-Mapped I/O, which assembly\ninstructions does the CPU use to communicate with Input/Output peripherals?\nA)",
    "options": [
      {
        "id": "A",
        "text": "IN and OUT"
      },
      {
        "id": "B",
        "text": "READ and WRITE"
      },
      {
        "id": "C",
        "text": "LOAD and STORE"
      },
      {
        "id": "D",
        "text": "PUSH and POP"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 2
  },
  {
    "type": "mcq",
    "question": "If you are a programmer prioritizing \"Ease of Development\" (writing in C Language)\nover maximum hardware speed, which connection method/bus would you choose\naccording to the \"2nd architecture\"?\nA)",
    "options": [
      {
        "id": "A",
        "text": "Bus no. 3 (Port-Mapped)"
      },
      {
        "id": "B",
        "text": "Bus no. 1 (Memory-Mapped)"
      },
      {
        "id": "C",
        "text": "The ROM Bus"
      },
      {
        "id": "D",
        "text": "A Wireless connection"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 3
  },
  {
    "type": "mcq",
    "question": "In a Port-Mapped architecture, how does the CPU distinguish between accessing RAM\naddress 0x100 and I/O Port address 0x100?\nA)",
    "options": [
      {
        "id": "A",
        "text": "It uses the specific instruction type to activate the correct bus."
      },
      {
        "id": "B",
        "text": "It checks if the address is odd or even."
      },
      {
        "id": "C",
        "text": "It cannot distinguish them; this causes a system crash."
      },
      {
        "id": "D",
        "text": "It relies on the compiler to change the address number."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 4
  },
  {
    "type": "mcq",
    "question": "What is the major performance advantage of using Port-Mapped I/O (Bus set no. 3)\ncompared to Memory-Mapped?\nA)",
    "options": [
      {
        "id": "A",
        "text": "It allows the CPU to access RAM, ROM, and I/O simultaneously."
      },
      {
        "id": "B",
        "text": "It allows the use of Python scripts."
      },
      {
        "id": "C",
        "text": "It reduces the number of pins on the chip."
      },
      {
        "id": "D",
        "text": "It merges RAM and I/O into one memory."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 5
  },
  {
    "type": "mcq",
    "question": "When using Memory-Mapped I/O, how are the addresses of RAM and I/O organized?\nA)",
    "options": [
      {
        "id": "A",
        "text": "They share the exact same address numbers."
      },
      {
        "id": "B",
        "text": "I/O does not have addresses."
      },
      {
        "id": "C",
        "text": "They are mapped to different ranges within the same map."
      },
      {
        "id": "D",
        "text": "RAM takes all addresses, and I/O uses a separate cable."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 6
  },
  {
    "type": "mcq",
    "question": "In \"Memory-Mapped\" I/O connection, which assembly instructions does the CPU use to\ncommunicate with I/O devices?\nA)",
    "options": [
      {
        "id": "A",
        "text": "Read & Write"
      },
      {
        "id": "B",
        "text": "In & Out"
      },
      {
        "id": "C",
        "text": "Load & Store"
      },
      {
        "id": "D",
        "text": "Push & Pop"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 7
  },
  {
    "type": "mcq",
    "question": "In a \"Port-Mapped\" system, how does the CPU know which component (RAM, ROM, or I/O)\nit is addressing?\nA)",
    "options": [
      {
        "id": "A",
        "text": "By the specific address number only."
      },
      {
        "id": "B",
        "text": "By the specific assembly instruction used."
      },
      {
        "id": "C",
        "text": "By checking the device temperature."
      },
      {
        "id": "D",
        "text": "It relies on the operating system to guess."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 8
  },
  {
    "type": "mcq",
    "question": "In a Von Neumann PC, once the Operating System is loaded, the processor interacts almost\nexclusively with the RAM. What does this imply about the nature of \"data\" and \"instructions\"\nin this architecture?\nA)",
    "options": [
      {
        "id": "A",
        "text": "They must be stored in separate physical chips to avoid corruption."
      },
      {
        "id": "B",
        "text": "They share the same communication pathway, potentially creating a bottleneck."
      },
      {
        "id": "C",
        "text": "The processor cannot distinguish between a command and a piece of data."
      },
      {
        "id": "D",
        "text": "The Hard Disk becomes the primary Fetch source for the Pipelining process."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 9
  },
  {
    "type": "mcq",
    "question": "Consider a processor with a 3-stage pipeline (Fetch, Decode, Execute). During the 3rd clock\ncycle of a program's execution, what is the status of the first three instructions?\nA)",
    "options": [
      {
        "id": "A",
        "text": "Instruction 1 is fetching, Instruction 2 is decoding, Instruction 3 is executing."
      },
      {
        "id": "B",
        "text": "Instruction 1 is executing, Instruction 2 is decoding, Instruction 3 is fetching."
      },
      {
        "id": "C",
        "text": "All three instructions are being executed simultaneously to save time."
      },
      {
        "id": "D",
        "text": "The CPU is idle while waiting for the first instruction to finish the full cycle."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 10
  },
  {
    "type": "mcq",
    "question": "If a specific architecture \"cannot support pipelining\", what is the most likely consequence\nfor its performance?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The CPU will produce more heat."
      },
      {
        "id": "B",
        "text": "The bus width will automatically decrease to 32-bits."
      },
      {
        "id": "C",
        "text": "The CPU will be unable to load the Operating System from the Hard Disk."
      },
      {
        "id": "D",
        "text": "Each instruction must completely finish all stages before the next one begins."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 11
  },
  {
    "type": "mcq",
    "question": "Why is Harvard architecture more \"suitable\" for Microcontrollers dealing with ROM and\nFlash?\nA) F",
    "options": [
      {
        "id": "A",
        "text": "Flash memory requires two wires while RAM requires only one."
      },
      {
        "id": "B",
        "text": "Harvard allows simultaneous access to permanent program code and temporary data."
      },
      {
        "id": "C",
        "text": "ROM cannot be used in a Von Neumann architecture."
      },
      {
        "id": "D",
        "text": "Flash memory is too large to fit on a PC motherboard."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 12
  },
  {
    "type": "mcq",
    "question": "A system encounters a \"huge number of wires\" (64 × 2) due to its high bit-count. This is a\ncritique of which architectural choice in a large-scale system?\nA) U",
    "options": [
      {
        "id": "A",
        "text": "Using separate buses for data and instructions in a large-scale system."
      },
      {
        "id": "B",
        "text": "Using Instruction Pipelining in a 64-bit PC."
      },
      {
        "id": "C",
        "text": "Using a single bus (Von Neumann) for both RAM and I/O."
      },
      {
        "id": "D",
        "text": "Loading the OS into the RAM instead of the ROM."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 13
  },
  {
    "type": "mcq",
    "question": "Based on the logic of the text, if we moved a PC's processor and RAM onto a single,\nmicroscopic silicon chip (System on Chip), which architecture would become more attractive?\nA) V",
    "options": [
      {
        "id": "A",
        "text": "Von Neumann, because the scale is now small."
      },
      {
        "id": "B",
        "text": "Von Neumann, because Flash memory is only used in large PCs."
      },
      {
        "id": "C",
        "text": "Neither, as pipelining only works on large motherboards."
      },
      {
        "id": "D",
        "text": "Harvard, because the \"space between components\" issues are resolved."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 14
  },
  {
    "type": "mcq",
    "question": "A developer writes a program strictly in C-Language without using any special assembly\ncommands. When compiled, the code accesses I/O devices using standard pointer operations.\nWhich I/O connection method is this system using?\nA) P",
    "options": [
      {
        "id": "A",
        "text": "Port-Mapped I/O, because C is a high-level language."
      },
      {
        "id": "B",
        "text": "Memory-Mapped I/O, because the compiler converts C code into Load & Store instructions."
      },
      {
        "id": "C",
        "text": "Port-Mapped I/O, because it requires a specific range of addresses."
      },
      {
        "id": "D",
        "text": "The \"2nd Way\" using Bus Set 3."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 15
  },
  {
    "type": "mcq",
    "question": "Consider a system where the RAM has addresses 0x0000 to 0xFFFF. In a Memory-Mapped\ndesign, if you add an I/O device, what happens to the available memory space?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The memory space doubles."
      },
      {
        "id": "B",
        "text": "Nothing changes; RAM and I/O overlap perfectly."
      },
      {
        "id": "C",
        "text": "The I/O device gets a totally separate address 0x0000."
      },
      {
        "id": "D",
        "text": "You must sacrifice a portion of the RAM addresses to map the I/O device."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 16
  },
  {
    "type": "mcq",
    "question": "You are designing a high-speed controller that must read a sensor value (Input) and update\na variable in memory (RAM) in the exact same clock cycle. Which architecture must you\nchoose?\nA) M",
    "options": [
      {
        "id": "A",
        "text": "Memory-Mapped, because it uses a single bus for simplicity."
      },
      {
        "id": "B",
        "text": "Memory-Mapped, because Load and Store are faster than In and Out."
      },
      {
        "id": "C",
        "text": "Von Neumann, because it is faster than Harvard."
      },
      {
        "id": "D",
        "text": "Port-Mapped, because it uses different bus sets for RAM and I/O."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 17
  },
  {
    "type": "mcq",
    "question": "If you were designing a system where minimizing the physical number of traces/wires on\nthe PCB motherboard is the critical constraint , which architecture is the logical choice?\nA) V",
    "options": [
      {
        "id": "A",
        "text": "Von Neumann Architecture"
      },
      {
        "id": "B",
        "text": "Harvard Architecture"
      },
      {
        "id": "C",
        "text": "Modified Harvard Architecture"
      },
      {
        "id": "D",
        "text": "Dual-Port Architecture"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 18
  },
  {
    "type": "mcq",
    "question": "In a pipelined processor, while the CPU is decoding the first instruction, what is typically\nhappening to the second instruction?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It is being Executed."
      },
      {
        "id": "B",
        "text": "It is being Fetched."
      },
      {
        "id": "C",
        "text": "It is waiting in the Hard Disk."
      },
      {
        "id": "D",
        "text": "It is being erased."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 19
  },
  {
    "type": "mcq",
    "question": "You have a microcontroller rated at 12 MIPS. If this microcontroller is a standard RISC\nmachine, what can you infer about its Clock Speed?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It is running at exactly 1 MHz."
      },
      {
        "id": "B",
        "text": "It is likely running close to 12 MHz."
      },
      {
        "id": "C",
        "text": "It must be running at 24 MHz because of the Von Neumann bottleneck."
      },
      {
        "id": "D",
        "text": "It is running at 4 MHz because there are 3 stages (F, D, E)."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 20
  },
  {
    "type": "mcq",
    "question": "A system architect is debugging a processor design. They notice that every time the CPU\nattempts to \"Fetch\" a new instruction while simultaneously writing a result to memory, the\nsystem pauses (stalls). What is the most likely architectural cause of this bottleneck?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The system is using Harvard Architecture, which requires two separate cycles for safety."
      },
      {
        "id": "B",
        "text": "The system is using a Von Neumann, creating a resource conflict between the code and data."
      },
      {
        "id": "C",
        "text": "The processor is running in RISC mode, which is too fast for the memory."
      },
      {
        "id": "D",
        "text": "The pipeline depth is too short."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 21
  },
  {
    "type": "mcq",
    "question": "Given two microcontrollers running at the exact same clock frequency (e.g., 16 MHz), one\nutilizing RISC architecture and the other CISC. Which architecture achieves a higher MIPS\nrating, and what is the primary reason?\nA) R",
    "options": [
      {
        "id": "A",
        "text": "RISC; because it supports pipelining, allowing most instructions to execute in a single clock"
      },
      {
        "id": "B",
        "text": "CISC; because its instructions naturally require multiple clock cycles to complete."
      },
      {
        "id": "C",
        "text": "CISC; because it eliminates the need to access RAM during execution."
      },
      {
        "id": "D",
        "text": "RISC; because it uses Von Neumann architecture which is inherently faster for calculation."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 22
  },
  {
    "type": "mcq",
    "question": "A developer is writing a program to add two large numbers (e.g., 50,000 + 50,000) which\nrequires 16 bits of data. If they use an \"8-bit Microcontroller\" as defined in the text, how will\nthe Arithmetic Logic Unit (ALU) handle this operation?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It will execute the addition in a single cycle because the clock speed is fast enough."
      },
      {
        "id": "B",
        "text": "It will automatically upgrade the bus width to 16-bits for this instruction."
      },
      {
        "id": "C",
        "text": "It must divide the operation into multiple steps."
      },
      {
        "id": "D",
        "text": "It will fail because an 8-bit microcontroller cannot handle numbers larger than 255."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 23
  },
  {
    "type": "mcq",
    "question": "If T (Period) represents the time of one cycle, and the system clock frequency is 8 MHz, how\nis T calculated?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "T = 8,000,000 seconds"
      },
      {
        "id": "B",
        "text": "T = 1 / 8 seconds"
      },
      {
        "id": "C",
        "text": "T = 1 / 8,000,000 seconds"
      },
      {
        "id": "D",
        "text": "T = 8 × 10⁶ seconds"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 24
  },
  {
    "type": "mcq",
    "question": "If you have a 64-bit microcontroller, what is the size of the two operands that enter the\nALU?\nA) O",
    "options": [
      {
        "id": "A",
        "text": "One is 32-bit and the other is 32-bit."
      },
      {
        "id": "B",
        "text": "Each operand is 8-bit."
      },
      {
        "id": "C",
        "text": "Each operand is 64-bit."
      },
      {
        "id": "D",
        "text": "The operand size depends on the clock speed."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 25
  },
  {
    "type": "mcq",
    "question": "A student uses MATLAB to model a processor's behavior. Which method of clock generation\n?\nA) C",
    "options": [
      {
        "id": "A",
        "text": "Circuit Generation."
      },
      {
        "id": "B",
        "text": "Simulation."
      },
      {
        "id": "C",
        "text": "Code Generation (Arduino)."
      },
      {
        "id": "D",
        "text": "Manual Logic Gate construction."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 26
  },
  {
    "type": "mcq",
    "question": "In a RISC architecture where \"one instruction takes one cycle,\" if you increase the Clock\nFrequency from 8 MHz to 16 MHz, what happens to the execution speed (MIPS)?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It doubles."
      },
      {
        "id": "B",
        "text": "It stays the same."
      },
      {
        "id": "C",
        "text": "It decreases by half."
      },
      {
        "id": "D",
        "text": "It becomes unstable."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 27
  },
  {
    "type": "mcq",
    "question": "In the acronym MIPS (Millions Instructions Per Second), what type of \"Instructions\" are\nbeing counted?\nA) C",
    "options": [
      {
        "id": "A",
        "text": "C++ lines of code."
      },
      {
        "id": "B",
        "text": "High-level language statements."
      },
      {
        "id": "C",
        "text": "Assembly instructions."
      },
      {
        "id": "D",
        "text": "User mouse clicks."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 28
  },
  {
    "type": "mcq",
    "question": "You are designing a toy controller that will be used inside a heavy industrial drill. The device\nwill experience extreme physical shaking and vibration constantly. Based on the \"Noise\nImmunity (Vibration)\" spec, which clock source is the safest choice to avoid mechanical failure?\nA) R",
    "options": [
      {
        "id": "A",
        "text": "RC Oscillator"
      },
      {
        "id": "B",
        "text": "Ceramic Resonator"
      },
      {
        "id": "C",
        "text": "Crystal Oscillator"
      },
      {
        "id": "D",
        "text": "Neither; all oscillators fail under vibration."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 29
  },
  {
    "type": "mcq",
    "question": "A USB communication module requires the clock signal to stabilize extremely quickly\n(lowest settling time) as soon as the device powers on to prevent connection errors. Which\ncomponent offers the fastest startup performance?\nA) R",
    "options": [
      {
        "id": "A",
        "text": "RC Oscillator"
      },
      {
        "id": "B",
        "text": "Ceramic Resonator"
      },
      {
        "id": "C",
        "text": "Crystal Oscillator"
      },
      {
        "id": "D",
        "text": "Neither."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 30
  },
  {
    "type": "mcq",
    "question": "Why are Ceramic Resonators and Crystal Oscillators classified as \"Mechanical\", unlike the\n\"Electrical\" RC Oscillator?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because they rely on magnetic field interactions inside conductive materials to generate"
      },
      {
        "id": "B",
        "text": "Because they function by physically vibrating a natural material to generate the wave."
      },
      {
        "id": "C",
        "text": "Because they generate oscillations using only electrical resistance and capacitance effects."
      },
      {
        "id": "D",
        "text": "Because they depend on purely electronic charge movement without any physical"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 31
  },
  {
    "type": "mcq",
    "question": "A satellite navigation system requires precise timing that is unaffected by the extreme heat\nand cold of space (Temperature Immunity). Which component should be immediately\ndisqualified?\nA) C",
    "options": [
      {
        "id": "A",
        "text": "Crystal Oscillator"
      },
      {
        "id": "B",
        "text": "Ceramic Resonator"
      },
      {
        "id": "C",
        "text": "RC Oscillator"
      },
      {
        "id": "D",
        "text": "Both A and B"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 32
  },
  {
    "type": "mcq",
    "question": "An engineer notices that their clock signal becomes unstable and frequency drifts\nwhenever the device is placed near a strong magnet or heavy electrical machinery (high EMI).\nWhat is the most likely culprit?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The system is using a Crystal Oscillator."
      },
      {
        "id": "B",
        "text": "The system is using a Ceramic Resonator."
      },
      {
        "id": "C",
        "text": "The system is using an RC Oscillator."
      },
      {
        "id": "D",
        "text": "The system is using a 555 timer with a Crystal."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 33
  },
  {
    "type": "mcq",
    "question": "What is the relationship between \"Settling Time\" and \"Performance\" according to the\nCrystal Oscillator description?\nA) A",
    "options": [
      {
        "id": "A",
        "text": "As performance increases , the time it takes to stabilize increases."
      },
      {
        "id": "B",
        "text": "As performance increases , the time it takes to stabilize decreases."
      },
      {
        "id": "C",
        "text": "Settling time is constant across all devices."
      },
      {
        "id": "D",
        "text": "High accuracy requires a long settling time to \"warm up.\""
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 34
  },
  {
    "type": "mcq",
    "question": "Which of the following components are primarily used in an RC Oscillator feedback network\nto generate a clock signal?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "Inductors and Capacitors"
      },
      {
        "id": "B",
        "text": "Resistors and Capacitors"
      },
      {
        "id": "C",
        "text": "Crystals and Resistors"
      },
      {
        "id": "D",
        "text": "Ceramic Resonators and Amplifiers"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 35
  },
  {
    "type": "mcq",
    "question": "The Embedded Systems commonly use a Harvard CPU internally (separate buses for Code\nand Data), yet I/O devices are \"Memory Mapped\" into the Data space. What is the practical\nconsequence of this design for a programmer?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The programmer must use special IN and OUT assembly instructions to talk to the GPIO."
      },
      {
        "id": "B",
        "text": "The programmer treats I/O registers exactly like variables in RAM, using Load and Store."
      },
      {
        "id": "C",
        "text": "The CPU must stop fetching code instructions whenever it communicates with an I/O device."
      },
      {
        "id": "D",
        "text": "The I/O devices are mapped into the \"Program Memory\" space, making them read-only."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 36
  },
  {
    "type": "mcq",
    "question": "A digital designer is verifying the System Bus connection. The CPU attempts to send a\ncommand to a GPIO peripheral. In this specific transaction, how are the roles defined?\nA) C",
    "options": [
      {
        "id": "A",
        "text": "CPU is Slave; GPIO is Master."
      },
      {
        "id": "B",
        "text": "CPU is Master; System Bus is Master; GPIO is Master."
      },
      {
        "id": "C",
        "text": "CPU is Master ; GPIO is Slave."
      },
      {
        "id": "D",
        "text": "GPIO is Master ; CPU is Slave."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 37
  },
  {
    "type": "mcq",
    "question": "A GPIO peripheral has a designated Base Address of 0x4000. The register capable of\ntoggling the output pin is located at Offset 0x04. What address must the CPU place on the\naddress bus to write to this specific register?\nA) 0",
    "options": [
      {
        "id": "A",
        "text": "0x4004"
      },
      {
        "id": "B",
        "text": "0x0004"
      },
      {
        "id": "C",
        "text": "0x4000"
      },
      {
        "id": "D",
        "text": "0x3FFC"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 38
  },
  {
    "type": "mcq",
    "question": "If a system were using \"Port Mapped\" I/O instead of the \"Memory Mapped\" method , how\nwould the CPU's interaction with the I/O change?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The CPU would require distinct instructions separate from the RAM."
      },
      {
        "id": "B",
        "text": "The CPU would use the same Load / Store instructions but with different addresses."
      },
      {
        "id": "C",
        "text": "The I/O devices would sit inside the ROM address space instead of the RAM space."
      },
      {
        "id": "D",
        "text": "The CPU would need to be a Von Neumann architecture."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 39
  },
  {
    "type": "mcq",
    "question": "In a bus architecture connecting a CPU to a GPIO peripheral, which role does the CPU's port\nplay?\nA) S",
    "options": [
      {
        "id": "A",
        "text": "Slave Port ."
      },
      {
        "id": "B",
        "text": "Master Port."
      },
      {
        "id": "C",
        "text": "Neutral Port."
      },
      {
        "id": "D",
        "text": "Router Port."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 40
  },
  {
    "type": "mcq",
    "question": "In an embedded system with a Harvard CPU, where do I/O peripherals typically appear?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "Inside the program address space (Flash/ROM)."
      },
      {
        "id": "B",
        "text": "On a dedicated I/O bus separate from memory."
      },
      {
        "id": "C",
        "text": "Inside the data address space (RAM space)."
      },
      {
        "id": "D",
        "text": "Within the CPU registers."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 41
  },
  {
    "type": "mcq",
    "question": "If the CPU is the \"Master to AXI\" and the System Bus interface is the \"Slave to AXI,\" who is\nresponsible for ensuring the data reaches the correct destination?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The CPU (Master), because it schedules all internal transfers and directly forwards data to"
      },
      {
        "id": "B",
        "text": "The AXI Slave port, because it decodes the address and routes the traffic to the correct"
      },
      {
        "id": "C",
        "text": "The GPIO Peripheral, because it interprets bus signals and redirects transactions across the"
      },
      {
        "id": "D",
        "text": "The Programmer, because they define the memory map and manually control data routing"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 42
  },
  {
    "type": "mcq",
    "question": "Consider a scenario where two different GPIO ports (Port A and Port B) are connected to\nthe same System Bus.\nPort A has Base 0x1000.\nPort B has Base 0x2000.\nBoth have a Direction Register (DR) at Offset 0x00.\nHow does the CPU distinguish between writing to Port A's DR versus Port B's DR?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It cannot distinguish; writing to Offset 0x00 writes to both."
      },
      {
        "id": "B",
        "text": "By the Base Address portion."
      },
      {
        "id": "C",
        "text": "By sending a special \"Select Port\" command before the \"Write Data\" command."
      },
      {
        "id": "D",
        "text": "By using different bus wires for each port."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 43
  },
  {
    "type": "mcq",
    "question": "A developer is reading the TRM for a new microcontroller. They find the \"Memory Map\"\nsection, but it only lists the Base Address for the GPIO Port A (0x4000) and its Size (0x400).\nWhy does the Memory Map section not typically list the specific address of the \"Direction\nRegister\"?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because the specific register addresses are calculated using Offsets found in the detailed"
      },
      {
        "id": "B",
        "text": "Because the Direction Register is located in the CPU, not the peripheral."
      },
      {
        "id": "C",
        "text": "Because the Direction Register address is dynamic and changes every time the device"
      },
      {
        "id": "D",
        "text": "Because the TRM is missing critical information."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 44
  },
  {
    "type": "mcq",
    "question": "What is the function of the registers within a peripheral?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "To execute the physical hardware process directly."
      },
      {
        "id": "B",
        "text": "To store the Technical Reference Manual (TRM)."
      },
      {
        "id": "C",
        "text": "To allow the software to control the hardware by writing 0 or 1."
      },
      {
        "id": "D",
        "text": "To generate the clock signal for the bus."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 45
  },
  {
    "type": "mcq",
    "question": "What crucial information does the Embedded System Engineer look up in the TRM?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The price of the microcontroller."
      },
      {
        "id": "B",
        "text": "The bus addresses and GPIO register offsets."
      },
      {
        "id": "C",
        "text": "The source code for the operating system."
      },
      {
        "id": "D",
        "text": "The physical dimensions of the chip."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 46
  },
  {
    "type": "mcq",
    "question": "In the TRM sections described, what does\n\"Section 1: Memory Mapped\" typically contain?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The specific offsets for the Direction Register only."
      },
      {
        "id": "B",
        "text": "The power consumption metrics."
      },
      {
        "id": "C",
        "text": "The C++ code for the drivers."
      },
      {
        "id": "D",
        "text": "The base address and size for all peripherals."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 47
  },
  {
    "type": "mcq",
    "question": "When connecting a CPU to a system bus of type AXI, how should the CPU interface be\nconfigured?\nA) M",
    "options": [
      {
        "id": "A",
        "text": "Master to AXI"
      },
      {
        "id": "B",
        "text": "Slave to AXI"
      },
      {
        "id": "C",
        "text": "Master to Peripheral"
      },
      {
        "id": "D",
        "text": "Slave to Peripheral"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 48
  },
  {
    "type": "mcq",
    "question": "A System Integrator is trying to connect a generic \"M1\" Master to a \"GPIO\" Slave.\nThe Master speaks \"Protocol X\" and the Slave speaks \"Protocol AHP\".\nIf they connect them directly wire-to-wire, communication fails.\nAccording to the text, what architectural component is missing?\nA) A",
    "options": [
      {
        "id": "A",
        "text": "A Bus Matrix"
      },
      {
        "id": "B",
        "text": "An AXI Interconnect"
      },
      {
        "id": "C",
        "text": "A Bridge"
      },
      {
        "id": "D",
        "text": "A second CPU to translate"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 49
  },
  {
    "type": "mcq",
    "question": "The CPU core is internally Harvard (separate buses for code/data),\nyet the programmer sees a Memory Mapped (Von Neumann-style) unified address space.\nWhich hardware component is responsible for creating this \"illusion\"?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The ALU"
      },
      {
        "id": "B",
        "text": "The Bus Matrix"
      },
      {
        "id": "C",
        "text": "The GPIO Slave"
      },
      {
        "id": "D",
        "text": "The Bridge"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 50
  },
  {
    "type": "mcq",
    "question": "In a complex AXI system, the text states that the CPU, DSP, and GPU are all \"Masters\".\nIf the AXI Interconnect (the bus itself) sits in the middle,\nhow does the Interconnect define its relationship to these Masters?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The Interconnect acts as a Master to them."
      },
      {
        "id": "B",
        "text": "The Interconnect provides \"Slave Interfaces\" to accept commands from the CPU, DSP, and GPU."
      },
      {
        "id": "C",
        "text": "The Interconnect selectively processes requests and services only one processing unit at a time."
      },
      {
        "id": "D",
        "text": "The Interconnect converts all Masters into Slaves."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 51
  },
  {
    "type": "mcq",
    "question": "A designer is writing Verilog code for a System Bus.\nThey decide to add a new GPU (Master) to the system.\nAccording to the logic in the text, what must be added to the Bus Interconnect design\nto support this new GPU?\nA) A",
    "options": [
      {
        "id": "A",
        "text": "A new Slave Interface on the bus to receive transactions from the GPU"
      },
      {
        "id": "B",
        "text": "A new Master Port on the bus to control the GPU"
      },
      {
        "id": "C",
        "text": "A new Bridge to convert the GPU to a CPU"
      },
      {
        "id": "D",
        "text": "Nothing; the bus automatically detects new hardware"
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 52
  },
  {
    "type": "mcq",
    "question": "What component is required if a slave peripheral uses an interface type (e.g., AHP) that is\ndifferent from the system bus master's interface?\nA) A",
    "options": [
      {
        "id": "A",
        "text": "A Bus Matrix"
      },
      {
        "id": "B",
        "text": "A Bridge"
      },
      {
        "id": "C",
        "text": "A DSP"
      },
      {
        "id": "D",
        "text": "An Arbiter"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 53
  },
  {
    "type": "mcq",
    "question": "An Interrupt \"temporarily halts the normal execution.\" If the processor is in the middle of a\nmathematical calculation when an interrupt occurs, what happens after the special routine (ISR) is\nfinished?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The processor restarts the mathematical calculation from the very beginning."
      },
      {
        "id": "B",
        "text": "The processor abandons the calculation and moves to the next task in the main program."
      },
      {
        "id": "C",
        "text": "The processor returns to the main program and resumes the calculation."
      },
      {
        "id": "D",
        "text": "The processor shuts down to prevent data corruption."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 54
  },
  {
    "type": "mcq",
    "question": "A critical safety sensor in a factory must trigger an alarm immediately if a machine overheats.\nWhy is \"Polling\" considered risky for this specific \"high-priority task\"?\nA) P",
    "options": [
      {
        "id": "A",
        "text": "Polling depends on periodic software checks, which are inherently slower than direct"
      },
      {
        "id": "B",
        "text": "Polling, the processor might not check the sensor status in time to prevent an accident."
      },
      {
        "id": "C",
        "text": "Polling interrupts the main program too frequently."
      },
      {
        "id": "D",
        "text": "Polling cannot read data from sensors, only from serial ports."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 55
  },
  {
    "type": "mcq",
    "question": "A battery-powered embedded system needs to conserve energy. Why would an engineer\nprefer using an \"Interrupt\" over \"Polling\" to detect a button press that happens only once a day?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because Polling requires the CPU to \"continuously check\" the button status in a loop, wasting"
      },
      {
        "id": "B",
        "text": "Because interrupts are handled entirely in software and reduce the need for continuous"
      },
      {
        "id": "C",
        "text": "Because Polling cannot detect high-priority tasks."
      },
      {
        "id": "D",
        "text": "Because Interrupts allow the device to stop the current operation permanently."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 56
  },
  {
    "type": "mcq",
    "question": "What is the name of the special routine that the processor executes when an interrupt\noccurs?\nA) P",
    "options": [
      {
        "id": "A",
        "text": "Polling Loop"
      },
      {
        "id": "B",
        "text": "Main Program"
      },
      {
        "id": "C",
        "text": "Interrupt Service Routine"
      },
      {
        "id": "D",
        "text": "Status Register"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 57
  },
  {
    "type": "mcq",
    "question": "How does \"Polling\" determine if a device needs attention?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The device sends a high-priority signal to the CPU."
      },
      {
        "id": "B",
        "text": "The device forces the CPU to stop its current operation immediately."
      },
      {
        "id": "C",
        "text": "The processor waits for a user to manually input a command."
      },
      {
        "id": "D",
        "text": "The processor continuously checks the status of the device in a loop."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 58
  },
  {
    "type": "mcq",
    "question": "In the \"Interrupt Processing Flow,\" step 4 involves \"Context Saving\" (registers and flags). If a\npoorly written ISR skips this step, but executes the rest of the routine perfectly, what is the\nmost likely outcome when the CPU returns to the main program?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The main program will run faster because it skipped a step."
      },
      {
        "id": "B",
        "text": "The main program may crash or produce incorrect calculation results."
      },
      {
        "id": "C",
        "text": "The Interrupt Vector Table will point to the wrong address."
      },
      {
        "id": "D",
        "text": "The hardware sensor will stop generating signals."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 59
  },
  {
    "type": "mcq",
    "question": "Compare \"Software Interrupts\" and \"Internal Interrupts\". Which scenario best fits a\n\"Software Interrupt\"?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The voltage drops below 3.3V, triggering a Brown-out reset."
      },
      {
        "id": "B",
        "text": "A wire is disconnected from the GPIO pin."
      },
      {
        "id": "C",
        "text": "A timer hardware module reaches its maximum count (Overflow)."
      },
      {
        "id": "D",
        "text": "The user's code intentionally executes a specific command to request a service from the OS."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 60
  },
  {
    "type": "mcq",
    "question": "If an \"External Interrupt\" (e.g., from a sensor) occurs exactly while the CPU is executing\nStep 4 (Context Saving) of a previous interrupt, what typically happens (assuming standard\npriority logic)?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The CPU must finish the critical context-saving."
      },
      {
        "id": "B",
        "text": "The CPU immediately abandons saving context and jumps to the new interrupt."
      },
      {
        "id": "C",
        "text": "The new interrupt is deleted and ignored forever."
      },
      {
        "id": "D",
        "text": "The Vector Table is erased."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 61
  },
  {
    "type": "mcq",
    "question": "A battery-powered system is designed to detect a rare intrusion event that happens\nperhaps once a year. Why is an Interrupt-based design superior to Polling in terms of\n\"Efficiency\" for this specific scenario?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because interrupts allow the CPU to sleep and conserve battery until the event occurs."
      },
      {
        "id": "B",
        "text": "Because polling requires the CPU to increase its clock speed to catch the event."
      },
      {
        "id": "C",
        "text": "Because interrupts generate more power for the battery when the signal arrives."
      },
      {
        "id": "D",
        "text": "Because polling stops the intrusion sensor from functioning correctly in the dark."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 62
  },
  {
    "type": "mcq",
    "question": "A student claims that a single-core microcontroller using interrupts is performing \"Parallel\nProcessing\" (doing two things at the exact same instant). Based on definition of \"Multitasking,\"\nwhy is this statement technically incorrect?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because the processor creates an illusion of parallelism by rapid context switching."
      },
      {
        "id": "B",
        "text": "Because interrupts block all other tasks until the system is fully reset."
      },
      {
        "id": "C",
        "text": "Because parallel processing requires the use of Software Interrupts only."
      },
      {
        "id": "D",
        "text": "Because the Interrupt Vector Table prevents two tasks from loading at once."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 63
  },
  {
    "type": "mcq",
    "question": "Consider a safety system for an airbag. Why is \"Real-time Response\" (a benefit of\nInterrupts) considered critical here, making Polling a dangerous choice?\nA) P",
    "options": [
      {
        "id": "A",
        "text": "Polling loops might be stuck executing other code when the crash happens, delaying the"
      },
      {
        "id": "B",
        "text": "Polling generates too much heat, which could accidentally trigger the airbag explosives."
      },
      {
        "id": "C",
        "text": "Interrupts are the only mechanism that can read data from a mechanical crash sensor."
      },
      {
        "id": "D",
        "text": "Interrupts allow the airbag to deploy before the crash actually happens (predictive)."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 64
  },
  {
    "type": "mcq",
    "question": "Which of the following scenarios describes a \"Software Interrupt\" as, rather than an\nInternal or Hardware interrupt?\nA) A",
    "options": [
      {
        "id": "A",
        "text": "A temperature sensor sends a high voltage signal to a pin."
      },
      {
        "id": "B",
        "text": "A watchdog timer overflows because the system hung."
      },
      {
        "id": "C",
        "text": "A user program executes a specific instruction to request a service."
      },
      {
        "id": "D",
        "text": "A button is pressed by the user to reset the screen."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 65
  },
  {
    "type": "mcq",
    "question": "If an ISR (Interrupt Service Routine) is written with a while(1) infinite loop inside it, how\ndoes this affect the \"Resource Management\" of the processor?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It improves management by keeping the CPU focused on one task."
      },
      {
        "id": "B",
        "text": "It fails to return control, causing the main program to hang indefinitely."
      },
      {
        "id": "C",
        "text": "It allows the main program to run in the background simultaneously."
      },
      {
        "id": "D",
        "text": "It forces the processor to create a new thread for the main program."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 66
  },
  {
    "type": "mcq",
    "question": "How does \"Context Switching\" enable the \"Multitasking\" capability ?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "By allowing the ISR to run on a separate processor core."
      },
      {
        "id": "B",
        "text": "By permanently deleting the old task to make room for the new one."
      },
      {
        "id": "C",
        "text": "By saving the old task's state so it can be seamlessly resumed later."
      },
      {
        "id": "D",
        "text": "By increasing the clock speed to run both tasks in the same cycle."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 67
  },
  {
    "type": "mcq",
    "question": "A \"Watchdog Timeout\" is classified as an \"Internal Interrupt.\", what is the function of this\nspecific type of interrupt?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "To read external user inputs from keyboards or mice."
      },
      {
        "id": "B",
        "text": "To recover the system from errors or software faults."
      },
      {
        "id": "C",
        "text": "To generate a clock signal for external peripherals."
      },
      {
        "id": "D",
        "text": "To facilitate communication between two different chips."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 68
  },
  {
    "type": "mcq",
    "question": "In the \"Interrupt Processing Flow,\" what is the functional relationship between the\n\"Interrupt Signal\" and the \"Interrupt Vector Lookup\"?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The Signal is the physical trigger; the Lookup is finding where the code is."
      },
      {
        "id": "B",
        "text": "The Signal executes the code; the Lookup saves the register context."
      },
      {
        "id": "C",
        "text": "The Signal restores the context; the Lookup generates the trigger."
      },
      {
        "id": "D",
        "text": "The Signal is software-only; the Lookup is hardware-only."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 69
  },
  {
    "type": "mcq",
    "question": "A system designer wants to ensure the CPU is not wasting energy by constantly checking if\na button has been pressed. Which approach should they use to improve \"Efficiency\"?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "Increase the clock speed of the Polling loop."
      },
      {
        "id": "B",
        "text": "Use an Interrupt mechanism."
      },
      {
        "id": "C",
        "text": "Use a second processor just for the button."
      },
      {
        "id": "D",
        "text": "Remove the button from the system."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 70
  },
  {
    "type": "mcq",
    "question": "What is the correct logical sequence of events when an interrupt occurs?\nA) E",
    "options": [
      {
        "id": "A",
        "text": "Execute ISR → Save Context → Lookup Vector → Trigger."
      },
      {
        "id": "B",
        "text": "Trigger → Lookup Vector → Save Context → Execute ISR → Restore Context."
      },
      {
        "id": "C",
        "text": "Trigger → Restore Context → Execute ISR → Save Context."
      },
      {
        "id": "D",
        "text": "Execute ISR → Trigger → Return to Main."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 71
  },
  {
    "type": "mcq",
    "question": "What is the specific function of the \"Interrupt Vector Table\"?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It saves the current state of the registers."
      },
      {
        "id": "B",
        "text": "It maps each interrupt source to its corresponding Interrupt Service Routine (ISR)."
      },
      {
        "id": "C",
        "text": "It generates the clock signal for the system."
      },
      {
        "id": "D",
        "text": "It acts as a buffer for sensor data."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 72
  },
  {
    "type": "mcq",
    "question": "During a \"Critical Section\" of code where a shared variable is being updated, the\nprogrammer chooses to \"Disable Interrupts\" globally. What is the primary risk if this disabled\nperiod lasts too long?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The Interrupt Vector Table will be erased from memory due to inactivity."
      },
      {
        "id": "B",
        "text": "The microcontroller will enter a sleep mode and fail to wake up again."
      },
      {
        "id": "C",
        "text": "Important external events might be missed or delayed beyond their valid window."
      },
      {
        "id": "D",
        "text": "The shared variable will become read-only and cannot be updated by the main program."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 73
  },
  {
    "type": "mcq",
    "question": "A system has two interrupts: a \"Timer\" (High Priority) and a \"Button\" (Low Priority). If the\nuser presses the button, and the Timer interrupt fires while the Button ISR is already executing,\nwhat happens in a system that supports \"Interrupt Nesting\"?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The Button ISR is paused, the Timer ISR executes to completion."
      },
      {
        "id": "B",
        "text": "The Timer ISR is ignored until the Button ISR finishes because the button was pressed first."
      },
      {
        "id": "C",
        "text": "The system resets because two interrupts cannot be active at the same time."
      },
      {
        "id": "D",
        "text": "The Timer ISR and Button ISR execute simultaneously on the same processor core."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 74
  },
  {
    "type": "mcq",
    "question": "What is the functional difference between \"Disabling Interrupts\" and \"Masking Interrupts\"\n?\nA) D",
    "options": [
      {
        "id": "A",
        "text": "Disabling turns off the power to the CPU; Masking turns off the power to the peripherals."
      },
      {
        "id": "B",
        "text": "Disabling affects the Vector Table; Masking affects the Context Switching mechanism."
      },
      {
        "id": "C",
        "text": "Disabling stops all interrupts; Masking disables only specific interrupts based on priority."
      },
      {
        "id": "D",
        "text": "Disabling is permanent until reboot; Masking is temporary for a few milliseconds."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 75
  },
  {
    "type": "mcq",
    "question": "Why are \"Memory Errors\" (like ECC faults) typically assigned to Non-Maskable Interrupts\n(NMI) instead of Maskable Interrupts?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because memory errors are low-priority events that can be handled whenever the CPU is"
      },
      {
        "id": "B",
        "text": "Because if the memory is corrupted, the system cannot safely execute any other code."
      },
      {
        "id": "C",
        "text": "Because Maskable Interrupts cannot access the RAM, only the Flash memory."
      },
      {
        "id": "D",
        "text": "Because NMIs are faster to execute than Maskable interrupts."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 76
  },
  {
    "type": "mcq",
    "question": "What is the function of a Watchdog Timer in an embedded system?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "To handle periodic tasks by generating regular hardware interrupts."
      },
      {
        "id": "B",
        "text": "To manage serial communication events such as data reception."
      },
      {
        "id": "C",
        "text": "To reset the system automatically in case of a software malfunction."
      },
      {
        "id": "D",
        "text": "To process signals from external devices like switches and sensors."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 77
  },
  {
    "type": "mcq",
    "question": "How does the length of an Interrupt Service Routine (ISR) affect system performance?\nA) L",
    "options": [
      {
        "id": "A",
        "text": "Longer ISRs increase the latency for subsequent waiting interrupts."
      },
      {
        "id": "B",
        "text": "Longer ISRs decrease the time required for context switching."
      },
      {
        "id": "C",
        "text": "Shorter ISRs prevent the processor from saving its state correctly."
      },
      {
        "id": "D",
        "text": "Shorter ISRs cause the Watchdog Timer to reset the system often."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 78
  },
  {
    "type": "mcq",
    "question": "Which of the following is classified as an \"External Communication Interface\"?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "I2C"
      },
      {
        "id": "B",
        "text": "SPI"
      },
      {
        "id": "C",
        "text": "RS232 C"
      },
      {
        "id": "D",
        "text": "UART"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 79
  },
  {
    "type": "mcq",
    "question": "A system architect is designing a circuit that requires simultaneous transmission and\nreception of data (Full Duplex) between a microcontroller and a high-speed memory card. The\nnumber of available pins is not a concern. Based on the text, which interface is the optimal\nchoice and why?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "I2C; because it uses only two wires, simplifying the board layout significantly."
      },
      {
        "id": "B",
        "text": "SPI; because it supports Full Duplex mode allowing simultaneous data flow."
      },
      {
        "id": "C",
        "text": "UART; because it can handle interrupts and manage device speed efficiently."
      },
      {
        "id": "D",
        "text": "I2C; because it supports a \"High Speed\" mode of 3.4 Mbps for the memory."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 80
  },
  {
    "type": "mcq",
    "question": "UART is described as \"Asynchronous\" and \"does not need a clock signal.\" If two devices are\ncommunicating via UART, how do they ensure they are reading the data bits correctly without a\nshared clock?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "They use the \"Parity Bit\" to effectively synchronize the timing of every single bit."
      },
      {
        "id": "B",
        "text": "They use \"Start and Stop bits\" to frame the data and separate it from the silence."
      },
      {
        "id": "C",
        "text": "They rely on the \"Interrupts\" from the mouse to trigger the reading of each byte."
      },
      {
        "id": "D",
        "text": "They share a hidden \"Universal Serial Bus\" clock line inside the hardware chip."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 81
  },
  {
    "type": "mcq",
    "question": "What is the primary physical characteristic of the I2C bus architecture?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It uses four wires for full-duplex data transmission."
      },
      {
        "id": "B",
        "text": "It uses separate transmit and receive lines without a clock."
      },
      {
        "id": "C",
        "text": "It uses a single wire for both data and clock signals."
      },
      {
        "id": "D",
        "text": "It uses two bi-directional wires: SDA and SCL."
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 82
  },
  {
    "type": "mcq",
    "question": "How does the Serial Peripheral Interface (SPI) handle data transmission?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It operates in full duplex mode, sending and receiving data simultaneously."
      },
      {
        "id": "B",
        "text": "It operates in half duplex mode, sending data only one way at a time."
      },
      {
        "id": "C",
        "text": "It operates asynchronously without requiring a synchronized clock signal."
      },
      {
        "id": "D",
        "text": "It operates using a single master and single slave on a two-wire bus."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 83
  },
  {
    "type": "mcq",
    "question": "Which of the following is listed as a major disadvantage of using the SPI bus?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It has a very low data transfer speed compared to I2C."
      },
      {
        "id": "B",
        "text": "It lacks a built-in acknowledgement mechanism for data transfer."
      },
      {
        "id": "C",
        "text": "It requires complex voltage shifting for standard operation."
      },
      {
        "id": "D",
        "text": "It supports collision detection which slows down the bus."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 84
  },
  {
    "type": "mcq",
    "question": "What is the hardware function of a UART regarding data format conversion?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It converts parallel bytes from the computer into a serial bit stream."
      },
      {
        "id": "B",
        "text": "It converts analog audio signals into digital data for the CPU."
      },
      {
        "id": "C",
        "text": "It converts high-voltage external signals to low-voltage internal logic."
      },
      {
        "id": "D",
        "text": "It converts USB data packets into Ethernet frames for networking."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 85
  },
  {
    "type": "mcq",
    "question": "How does UART typically handle error checking for transmissions?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It requests a re-transmission for every packet sent."
      },
      {
        "id": "B",
        "text": "It uses a complex 32-bit Cyclic Redundancy Check (CRC)."
      },
      {
        "id": "C",
        "text": "It adds a parity bit to the signal and checks incoming bytes."
      },
      {
        "id": "D",
        "text": "It relies entirely on the user to visually verify the data."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 86
  },
  {
    "type": "mcq",
    "question": "Which interface is described as common for high-speed communication with memory\ncards?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "I2C"
      },
      {
        "id": "B",
        "text": "UART"
      },
      {
        "id": "C",
        "text": "SPI"
      },
      {
        "id": "D",
        "text": "One Wire Interface"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 87
  },
  {
    "type": "mcq",
    "question": "A designer is building a compact smartwatch where the circuit board is extremely small. They\nchoose Serial Communication over Parallel Communication. What is the primary architectural\njustification for this decision?\nA) S",
    "options": [
      {
        "id": "A",
        "text": "Serial Communication sends multiple bits at the same time, making the watch run faster and smoother."
      },
      {
        "id": "B",
        "text": "Serial Communication requires \"fewer wires\" and is less complex/costly."
      },
      {
        "id": "C",
        "text": "Serial Communication is the only method that supports \"tough\" protocols like CAN, which are required"
      },
      {
        "id": "D",
        "text": "Parallel Communication is illegal to use in modern embedded systems due to its high power"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 88
  },
  {
    "type": "mcq",
    "question": "What is the role of a communication protocol in an embedded system?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "To physically connect different sensors to the power supply unit."
      },
      {
        "id": "B",
        "text": "To provide a set of rules that ensures smooth data exchange without errors."
      },
      {
        "id": "C",
        "text": "To compile the system's software code into machine language."
      },
      {
        "id": "D",
        "text": "To increase the processing speed of the central microcontroller unit."
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 89
  },
  {
    "type": "mcq",
    "question": "Which of the following best describes the \"Serial Communication\" method?\nA) D",
    "options": [
      {
        "id": "A",
        "text": "Data is sent bit by bit, one after another, using fewer wires."
      },
      {
        "id": "B",
        "text": "Multiple bits are sent at the same time using many wires."
      },
      {
        "id": "C",
        "text": "Data is stored permanently in the device's Read-Only Memory."
      },
      {
        "id": "D",
        "text": "Signals are transmitted wirelessly without any physical connections."
      }
    ],
    "answer": "A",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 90
  },
  {
    "type": "mcq",
    "question": "Which protocol is described in the text as \"tough\" and frequently used in cars and\nfactories?\nA) U",
    "options": [
      {
        "id": "A",
        "text": "UART"
      },
      {
        "id": "B",
        "text": "SPI"
      },
      {
        "id": "C",
        "text": "I2C"
      },
      {
        "id": "D",
        "text": "CAN"
      }
    ],
    "answer": "D",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 91
  },
  {
    "type": "mcq",
    "question": "Why is Parallel Communication less commonly used in embedded systems compared to\nSerial Communication?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because it is much slower than serial communication methods."
      },
      {
        "id": "B",
        "text": "Because it cannot handle error checking or data validation."
      },
      {
        "id": "C",
        "text": "Because it requires more wires and is more complex and costly."
      },
      {
        "id": "D",
        "text": "Because it is only compatible with very old analog sensors."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 92
  },
  {
    "type": "mcq",
    "question": "What are the key factors to consider when choosing a communication protocol?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The physical size and weight of the microcontroller chip."
      },
      {
        "id": "B",
        "text": "The brand popularity of the specific sensor manufacturer."
      },
      {
        "id": "C",
        "text": "The required data speed, transmission distance, and reliability."
      },
      {
        "id": "D",
        "text": "The number of user buttons available on the interface panel."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 93
  },
  {
    "type": "mcq",
    "question": "An engineer is designing an \"Airbag Deployment System\" for a luxury vehicle. The system\nmust operate reliably despite heavy electrical noise from the engine and must continue\nfunctioning even if minor faults occur on the bus. Which protocol is the mandatory choice\nhere?\nA) S",
    "options": [
      {
        "id": "A",
        "text": "SPI; because it is the fastest protocol available for real-time safety systems."
      },
      {
        "id": "B",
        "text": "Wi-Fi; because it avoids physical wires that could be cut during a crash."
      },
      {
        "id": "C",
        "text": "CAN; because it is explicitly \"fault-tolerant\" and robust against noise interference."
      },
      {
        "id": "D",
        "text": "USB; because it can provide power to the airbag sensors directly."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 94
  },
  {
    "type": "mcq",
    "question": "You are developing a portable \"Heart Rate Monitor\" that runs on a small coin-cell battery.\nThe device needs to send small packets of data to a phone nearby (within 5 meters). Why is\nBluetooth (BLE) a better engineering choice than Wi-Fi for this specific application?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Bluetooth has a range of up to 100km, making it safer for medical use."
      },
      {
        "id": "B",
        "text": "Wi-Fi cannot transfer medical data due to security restrictions in the protocol."
      },
      {
        "id": "C",
        "text": "Bluetooth Low Energy is optimized for \"low power consumption,\" extending battery life"
      },
      {
        "id": "D",
        "text": "Wi-Fi requires a wired connection to the internet, which limits portability."
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 95
  },
  {
    "type": "mcq",
    "question": "A student needs to transfer 4GB of video files from a drone camera to a computer as fast as\npossible. They have the option to use I2C, UART, or USB. Based on the \"Data Rate\" selection\ncriteria , which should they choose?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "I2C"
      },
      {
        "id": "B",
        "text": "USB"
      },
      {
        "id": "C",
        "text": "UART"
      },
      {
        "id": "D",
        "text": "BLE"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 96
  },
  {
    "type": "mcq",
    "question": "When designing a system, which protocols are recommended if you need to send a lot of\ndata quickly?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "I2C or USB"
      },
      {
        "id": "B",
        "text": "UART or Zigbee"
      },
      {
        "id": "C",
        "text": "SPI or USB"
      },
      {
        "id": "D",
        "text": "CAN or LoRa"
      }
    ],
    "answer": "C",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 97
  },
  {
    "type": "mcq",
    "question": "Which set of protocols does as \"good choices\" for short-distance communication?\nA) W",
    "options": [
      {
        "id": "A",
        "text": "Wi-Fi or LoRa"
      },
      {
        "id": "B",
        "text": "UART or SPI"
      },
      {
        "id": "C",
        "text": "CAN or USB"
      },
      {
        "id": "D",
        "text": "GPS or 5G"
      }
    ],
    "answer": "B",
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "page": 98
  },
  {
    "type": "mcq",
    "question": "What are the three core components of an embedded system?\na)",
    "options": [
      {
        "id": "A",
        "text": "Hardware, Software, Electrical Components"
      },
      {
        "id": "B",
        "text": "Hardware, Software, Mechanical Components"
      },
      {
        "id": "C",
        "text": "Software, Firmware, Mechanical Components"
      },
      {
        "id": "D",
        "text": "Processor, Memory, I/O"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 1
  },
  {
    "type": "mcq",
    "question": "According to the lecture, what is a key characteristic of an embedded\nsystem?\na)",
    "options": [
      {
        "id": "A",
        "text": "It is designed for general use."
      },
      {
        "id": "B",
        "text": "It can run a variety of user-installed applications."
      },
      {
        "id": "C",
        "text": "It is designed to perform a specific task."
      },
      {
        "id": "D",
        "text": "Its applications are easily alterable by the user."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 1
  },
  {
    "type": "mcq",
    "question": "In a washing machine, which part is considered the \"Software\" component?\na)",
    "options": [
      {
        "id": "A",
        "text": "The buttons and display"
      },
      {
        "id": "B",
        "text": "The internal drum and chassis"
      },
      {
        "id": "C",
        "text": "The chip that holds the code to control operations"
      },
      {
        "id": "D",
        "text": "The electric motor"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 1
  },
  {
    "type": "mcq",
    "question": "A general-purpose computing system and an embedded system are\nprimarily distinguished by:\na)",
    "options": [
      {
        "id": "A",
        "text": "The presence of a processor"
      },
      {
        "id": "B",
        "text": "Their power consumption"
      },
      {
        "id": "C",
        "text": "Whether they are designed for a specific task or general use"
      },
      {
        "id": "D",
        "text": "Their physical size"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 1
  },
  {
    "type": "mcq",
    "question": "Which of the following is NOT listed as a typical constraint or challenge in\nembedded system design?\na)",
    "options": [
      {
        "id": "A",
        "text": "Power"
      },
      {
        "id": "B",
        "text": "Cost"
      },
      {
        "id": "C",
        "text": "User Interface Beauty"
      },
      {
        "id": "D",
        "text": "Size"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 2
  },
  {
    "type": "mcq",
    "question": "What does SoC stand for?\na)",
    "options": [
      {
        "id": "A",
        "text": "System on Card"
      },
      {
        "id": "B",
        "text": "System on Chip"
      },
      {
        "id": "C",
        "text": "Software on Controller"
      },
      {
        "id": "D",
        "text": "Single-output Computer"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 2
  },
  {
    "type": "mcq",
    "question": "Compared to a System Board (SB), a System on Chip (SoC) is generally:\na)",
    "options": [
      {
        "id": "A",
        "text": "Larger in size and more expensive"
      },
      {
        "id": "B",
        "text": "Larger in size and less expensive"
      },
      {
        "id": "C",
        "text": "Smaller in size and consumes more power"
      },
      {
        "id": "D",
        "text": "Smaller in size and less expensive"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 2
  },
  {
    "type": "mcq",
    "question": "Which implementation method (SB or SoC) offers better configurability\nduring the design phase?\na)",
    "options": [
      {
        "id": "A",
        "text": "System Board (SB)"
      },
      {
        "id": "B",
        "text": "System on Chip (SoC)"
      },
      {
        "id": "C",
        "text": "Both are equally configurable"
      },
      {
        "id": "D",
        "text": "Neither is configurable"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 2
  },
  {
    "type": "mcq",
    "question": "What is an Integrated Circuit (IC)?\na)",
    "options": [
      {
        "id": "A",
        "text": "A large board with multiple components"
      },
      {
        "id": "B",
        "text": "A single chip that contains an electronic circuit"
      },
      {
        "id": "C",
        "text": "A type of mechanical component"
      },
      {
        "id": "D",
        "text": "A programming language for hardware"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 2
  },
  {
    "type": "mcq",
    "question": "VLSI stands for:\na) V",
    "options": [
      {
        "id": "A",
        "text": "Very Long System Integration"
      },
      {
        "id": "B",
        "text": "Variable Logic Signal Interface"
      },
      {
        "id": "C",
        "text": "Very Large-Scale Integration"
      },
      {
        "id": "D",
        "text": "Volatile Local Storage Interconnect"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 3
  },
  {
    "type": "mcq",
    "question": "Which of the following is a benefit of VLSI technology?\na) I",
    "options": [
      {
        "id": "A",
        "text": "Increased power consumption"
      },
      {
        "id": "B",
        "text": "Larger physical size"
      },
      {
        "id": "C",
        "text": "Wide range of functionality in a small size"
      },
      {
        "id": "D",
        "text": "Higher cost per unit"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 3
  },
  {
    "type": "mcq",
    "question": "A Microcontroller Unit (MCU) typically contains all of the following\nEXCEPT:\na) A",
    "options": [
      {
        "id": "A",
        "text": "A Microprocessor (MPU)"
      },
      {
        "id": "B",
        "text": "Memory"
      },
      {
        "id": "C",
        "text": "Input/Output (I/O) interfaces"
      },
      {
        "id": "D",
        "text": "A separate, external System Board"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 3
  },
  {
    "type": "mcq",
    "question": "What is the relationship between an MPU and an MCU?\na) T",
    "options": [
      {
        "id": "A",
        "text": "They are the same thing."
      },
      {
        "id": "B",
        "text": "An MCU is a part of an MPU."
      },
      {
        "id": "C",
        "text": "An MPU is a part of an MCU."
      },
      {
        "id": "D",
        "text": "They are completely independent components."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 3
  },
  {
    "type": "mcq",
    "question": "In a system with multiple processors, the primary/master processor is\ncalled the:\na) G",
    "options": [
      {
        "id": "A",
        "text": "GPU"
      },
      {
        "id": "B",
        "text": "DSP"
      },
      {
        "id": "C",
        "text": "CPU"
      },
      {
        "id": "D",
        "text": "VPU"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 3
  },
  {
    "type": "mcq",
    "question": "A GPU is a specialized microprocessor that assists the primary processor\nwith:\na) G",
    "options": [
      {
        "id": "A",
        "text": "General-purpose calculations"
      },
      {
        "id": "B",
        "text": "Digital signal processing"
      },
      {
        "id": "C",
        "text": "Graphics-related operations"
      },
      {
        "id": "D",
        "text": "Power management"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 4
  },
  {
    "type": "mcq",
    "question": "A Digital Signal Processor (DSP) is designed to handle:\na) U",
    "options": [
      {
        "id": "A",
        "text": "User input and output"
      },
      {
        "id": "B",
        "text": "Complex computations"
      },
      {
        "id": "C",
        "text": "Only memory management"
      },
      {
        "id": "D",
        "text": "Mechanical component control"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 4
  },
  {
    "type": "mcq",
    "question": "Which of the following is an example of an Integrated Circuit (IC)?\na) A",
    "options": [
      {
        "id": "A",
        "text": "A breadboard"
      },
      {
        "id": "B",
        "text": "A vacuum tube"
      },
      {
        "id": "C",
        "text": "The 555 Timer"
      },
      {
        "id": "D",
        "text": "An electric wire"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 4
  },
  {
    "type": "mcq",
    "question": "What was the primary component used in old processors before the\ninvention of the transistor?\na) I",
    "options": [
      {
        "id": "A",
        "text": "Integrated Circuits"
      },
      {
        "id": "B",
        "text": "Vacuum Tubes"
      },
      {
        "id": "C",
        "text": "Microcontrollers"
      },
      {
        "id": "D",
        "text": "Breadboards"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 4
  },
  {
    "type": "mcq",
    "question": "Which factor is critical for some embedded systems but not for general-\npurpose computers?\na) P",
    "options": [
      {
        "id": "A",
        "text": "Presence of an Operating System"
      },
      {
        "id": "B",
        "text": "Response Time"
      },
      {
        "id": "C",
        "text": "Ability to run multiple applications"
      },
      {
        "id": "D",
        "text": "High power consumption"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 4
  },
  {
    "type": "tf",
    "question": "An embedded system is always a combination of hardware and software, but\nnever includes mechanical components.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 5
  },
  {
    "type": "tf",
    "question": "A washing machine is given as an example of an embedded system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 5
  },
  {
    "type": "tf",
    "question": "The software in an embedded system is stored on a chip (microprocessor or\nmicrocontroller).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 5
  },
  {
    "type": "tf",
    "question": "A general-purpose computer, like a laptop, is designed to perform one\nspecific task only.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 5
  },
  {
    "type": "tf",
    "question": "Embedded systems always contain a general-purpose operating system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 5
  },
  {
    "type": "tf",
    "question": "The user can easily alter the applications running on an embedded system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 5
  },
  {
    "type": "tf",
    "question": "Power consumption is typically higher in embedded systems than in general-\npurpose computers.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 5
  },
  {
    "type": "tf",
    "question": "System on Chip (SoC) integrates all high-level function elements onto a single\nchip.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 5
  },
  {
    "type": "tf",
    "question": "A System Board (SB) is generally smaller and cheaper than a System on Chip\n(SoC).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 5
  },
  {
    "type": "tf",
    "question": "Configurability is a key advantage of a System on Chip (SoC) over a System\nBoard (SB).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 5
  },
  {
    "type": "tf",
    "question": "A Microprocessor (MPU) contains a full computing system with memory and\nI/O on a single chip.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 5
  },
  {
    "type": "tf",
    "question": "A Microcontroller (MCU) contains a Microprocessor (MPU) as one of its\ncomponents.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 6
  },
  {
    "type": "tf",
    "question": "A computing system can have more than one CPU (primary processor).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 6
  },
  {
    "type": "tf",
    "question": "A GPU is also known as a VPU or Visual Processing Unit.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 6
  },
  {
    "type": "tf",
    "question": "A Digital Signal Processor (DSP) is designed to handle simple, non-complex\ncomputations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 6
  },
  {
    "type": "tf",
    "question": "The 555 Timer is an example of an Integrated Circuit (IC).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 6
  },
  {
    "type": "tf",
    "question": "VLSI technology allows for millions of transistors to be placed on a single\nchip.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 6
  },
  {
    "type": "tf",
    "question": "Vacuum tubes are smaller and more efficient than transistors.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 6
  },
  {
    "type": "mcq",
    "question": "What is the primary function of the ALU (Arithmetic and Logic Unit) in a\nmicroprocessor?\na)",
    "options": [
      {
        "id": "A",
        "text": "Control the flow of instructions"
      },
      {
        "id": "B",
        "text": "Manage data storage in registers"
      },
      {
        "id": "C",
        "text": "Perform arithmetic and logical operations"
      },
      {
        "id": "D",
        "text": "Handle complex computations like Fourier transforms"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 7
  },
  {
    "type": "mcq",
    "question": "Why is a DSP (Digital Signal Processor) often used alongside a primary\nprocessor?\na)",
    "options": [
      {
        "id": "A",
        "text": "To replace the primary processor"
      },
      {
        "id": "B",
        "text": "To manage the system's memory"
      },
      {
        "id": "C",
        "text": "To decrease the load on the primary processor by handling complex"
      },
      {
        "id": "D",
        "text": "To act as the main control unit"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 7
  },
  {
    "type": "mcq",
    "question": "A system that integrates an MP, Memory, I/O, GPU, and DSP on a single\nchip is called a:\na)",
    "options": [
      {
        "id": "A",
        "text": "Microcontroller Unit (MCU)"
      },
      {
        "id": "B",
        "text": "Central Processing Unit (CPU)"
      },
      {
        "id": "C",
        "text": "System on Chip (SoC)"
      },
      {
        "id": "D",
        "text": "Electrical Control Unit (ECU)"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 7
  },
  {
    "type": "mcq",
    "question": "Which type of software application typically runs on a high-performance\nSystem on Chip (SoC)?\na)",
    "options": [
      {
        "id": "A",
        "text": "BareMetal Software"
      },
      {
        "id": "B",
        "text": "Assembly Language Programs"
      },
      {
        "id": "C",
        "text": "OS Applications"
      },
      {
        "id": "D",
        "text": "Firmware without a kernel"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 7
  },
  {
    "type": "mcq",
    "question": "According to the lecture, which type of software will be the focus when\ndealing with a microcontroller that is not highly performant?\na)",
    "options": [
      {
        "id": "A",
        "text": "OS Applications"
      },
      {
        "id": "B",
        "text": "Embedded Linux"
      },
      {
        "id": "C",
        "text": "Android Applications"
      },
      {
        "id": "D",
        "text": "BareMetal Software"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 8
  },
  {
    "type": "mcq",
    "question": "What is an example of an OS Application mentioned in the lecture?\na)",
    "options": [
      {
        "id": "A",
        "text": "Arduino Sketch"
      },
      {
        "id": "B",
        "text": "BareMetal program"
      },
      {
        "id": "C",
        "text": "Embedded Linux"
      },
      {
        "id": "D",
        "text": "DSP algorithm"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 8
  },
  {
    "type": "mcq",
    "question": "An Arduino kit is an example of a:\na)",
    "options": [
      {
        "id": "A",
        "text": "System on Chip (SoC)"
      },
      {
        "id": "B",
        "text": "Kit containing a Microcontroller and pins"
      },
      {
        "id": "C",
        "text": "Digital Signal Processor"
      },
      {
        "id": "D",
        "text": "Electrical Control Unit"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 8
  },
  {
    "type": "mcq",
    "question": "In large systems like cars, what term is used for a unit that consists of a kit\nwith added sensors and actuators?\na)",
    "options": [
      {
        "id": "A",
        "text": "System on Chip (SoC)"
      },
      {
        "id": "B",
        "text": "Central Processing Unit (CPU)"
      },
      {
        "id": "C",
        "text": "Electrical Control Unit (ECU)"
      },
      {
        "id": "D",
        "text": "Microcontroller Unit (MCU)"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 8
  },
  {
    "type": "mcq",
    "question": "A sensor is a device that:\na)",
    "options": [
      {
        "id": "A",
        "text": "Converts electrical signals into physical events"
      },
      {
        "id": "B",
        "text": "Controls the system's output"
      },
      {
        "id": "C",
        "text": "Converts physical events into electrical signals"
      },
      {
        "id": "D",
        "text": "Processes arithmetic operations"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 8
  },
  {
    "type": "mcq",
    "question": "An actuator, such as a motor, performs what function?\na) T",
    "options": [
      {
        "id": "A",
        "text": "Takes input from the environment"
      },
      {
        "id": "B",
        "text": "Converts electrical signals into physical events"
      },
      {
        "id": "C",
        "text": "Processes logical operations"
      },
      {
        "id": "D",
        "text": "Stores data for the system"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 9
  },
  {
    "type": "mcq",
    "question": "The first recognized embedded system was the:\na) I",
    "options": [
      {
        "id": "A",
        "text": "Intel 4004 microprocessor"
      },
      {
        "id": "B",
        "text": "Busicom calculator"
      },
      {
        "id": "C",
        "text": "Apollo Guidance Computer (AGC)"
      },
      {
        "id": "D",
        "text": "Digital Telephone Keypad"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 9
  },
  {
    "type": "mcq",
    "question": "The world's first commercially available microprocessor, the Intel 4004,\nhad a:\na) 8",
    "options": [
      {
        "id": "A",
        "text": "8-bit architecture"
      },
      {
        "id": "B",
        "text": "16-bit architecture"
      },
      {
        "id": "C",
        "text": "32-bit architecture"
      },
      {
        "id": "D",
        "text": "4-bit architecture"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 9
  },
  {
    "type": "mcq",
    "question": "Which generation of embedded systems was built around 8-bit\nmicroprocessors and 4-bit microcontrollers?\na) F",
    "options": [
      {
        "id": "A",
        "text": "First Generation"
      },
      {
        "id": "B",
        "text": "Second Generation"
      },
      {
        "id": "C",
        "text": "Third Generation"
      },
      {
        "id": "D",
        "text": "Fourth Generation"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 9
  },
  {
    "type": "mcq",
    "question": "An ASIC (Application Specific Integrated Circuit) is:\na) A",
    "options": [
      {
        "id": "A",
        "text": "A general-purpose microprocessor"
      },
      {
        "id": "B",
        "text": "Custom-designed for a specific application"
      },
      {
        "id": "C",
        "text": "Used only in robotics"
      },
      {
        "id": "D",
        "text": "Another name for a microcontroller"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 9
  },
  {
    "type": "mcq",
    "question": "System on Chips (SoCs), reconfigurable processors, and multicore\nprocessors are characteristic of which generation of embedded systems?\na) F",
    "options": [
      {
        "id": "A",
        "text": "First Generation"
      },
      {
        "id": "B",
        "text": "Second Generation"
      },
      {
        "id": "C",
        "text": "Third Generation"
      },
      {
        "id": "D",
        "text": "Fourth Generation"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 10
  },
  {
    "type": "mcq",
    "question": "An electronic toy is an example of which classification based on\ncomplexity and performance?\na) S",
    "options": [
      {
        "id": "A",
        "text": "Small-scale"
      },
      {
        "id": "B",
        "text": "Medium-scale"
      },
      {
        "id": "C",
        "text": "Large-scale"
      },
      {
        "id": "D",
        "text": "Mission-critical"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 10
  },
  {
    "type": "mcq",
    "question": "Industrial machines, which are slightly complex and usually contain an\noperating system, are classified as:\na) S",
    "options": [
      {
        "id": "A",
        "text": "Small-scale"
      },
      {
        "id": "B",
        "text": "Medium-scale"
      },
      {
        "id": "C",
        "text": "Large-scale"
      },
      {
        "id": "D",
        "text": "Hard Real Time"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 10
  },
  {
    "type": "mcq",
    "question": "In which type of system can missing a task execution deadline have\ncatastrophic consequences?\na) S",
    "options": [
      {
        "id": "A",
        "text": "Soft Real Time System"
      },
      {
        "id": "B",
        "text": "Event-Triggered System"
      },
      {
        "id": "C",
        "text": "Hard Real Time System"
      },
      {
        "id": "D",
        "text": "Small-scale System"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 10
  },
  {
    "type": "mcq",
    "question": "What does the classification \"Event-Triggered\" mean for an embedded\nsystem?\na) A",
    "options": [
      {
        "id": "A",
        "text": "Activities are dynamic and depend on the occurrence of events."
      },
      {
        "id": "B",
        "text": "Activities follow a strict, pre-defined schedule."
      },
      {
        "id": "C",
        "text": "The system is only used for small-scale applications."
      },
      {
        "id": "D",
        "text": "It is another term for a Hard Real Time System."
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 11
  },
  {
    "type": "tf",
    "question": "A DSP (Digital Signal Processor) is considered a primary processor in most\nsystems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 11
  },
  {
    "type": "tf",
    "question": "A System on Chip (SoC) is a type of high-performance Microcontroller Unit\n(MCU).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 11
  },
  {
    "type": "tf",
    "question": "BareMetal software runs directly on the hardware without an operating\nsystem kernel.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 11
  },
  {
    "type": "tf",
    "question": "SoCs are typically used for running BareMetal software applications.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 11
  },
  {
    "type": "tf",
    "question": "An Arduino kit is an example of a System on Chip (SoC).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 11
  },
  {
    "type": "tf",
    "question": "An Electrical Control Unit (ECU) in a car is a kit with added sensors and\nactuators.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 11
  },
  {
    "type": "tf",
    "question": "A thermometer is an example of an actuator.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 11
  },
  {
    "type": "tf",
    "question": "An actuator gives output to the environment.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 11
  },
  {
    "type": "tf",
    "question": "The Apollo Guidance Computer (AGC) used the first commercially available\nmicroprocessor, the Intel 4004.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 12
  },
  {
    "type": "tf",
    "question": "The Intel 4004 microprocessor was initially designed for business\ncalculators.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 12
  },
  {
    "type": "tf",
    "question": "Second-generation embedded systems were built around 32-bit\nmicroprocessors.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 12
  },
  {
    "type": "tf",
    "question": "ASICs are general-purpose integrated circuits used in a wide variety of\napplications.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 12
  },
  {
    "type": "tf",
    "question": "The trend in fourth-generation embedded systems includes miniaturization.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 12
  },
  {
    "type": "tf",
    "question": "A mission-critical application is an example of a small-scale embedded\nsystem.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 12
  },
  {
    "type": "tf",
    "question": "Medium-scale embedded systems are usually built without an operating\nsystem.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 12
  },
  {
    "type": "tf",
    "question": "The classification based on deterministic behavior is only applicable for real-\ntime systems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 12
  },
  {
    "type": "tf",
    "question": "In a Soft Real Time System, missing a deadline is always catastrophic.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 12
  },
  {
    "type": "tf",
    "question": "A Hard Real Time System can tolerate missing deadlines to a certain degree.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 12
  },
  {
    "type": "tf",
    "question": "In a Time-Triggered system, activities are dynamic and depend on events.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 12
  },
  {
    "type": "tf",
    "question": "Event-Triggered systems have activities that follow a statically computed\nschedule.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 13
  },
  {
    "type": "mcq",
    "question": "Which of the following is NOT listed as a primary purpose of an embedded\nsystem?\na)",
    "options": [
      {
        "id": "A",
        "text": "Data Communication"
      },
      {
        "id": "B",
        "text": "User Interface Design"
      },
      {
        "id": "C",
        "text": "Marketing and Sales"
      },
      {
        "id": "D",
        "text": "Monitoring"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 14
  },
  {
    "type": "mcq",
    "question": "In an embedded system for control, what is the role of an actuator?\na)",
    "options": [
      {
        "id": "A",
        "text": "To capture changes in input variables"
      },
      {
        "id": "B",
        "text": "To store the collected data"
      },
      {
        "id": "C",
        "text": "To impose control on the output based on input changes"
      },
      {
        "id": "D",
        "text": "To provide a user interface"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 14
  },
  {
    "type": "mcq",
    "question": "What is a typical example of an embedded system used for monitoring?\na)",
    "options": [
      {
        "id": "A",
        "text": "Washing Machine"
      },
      {
        "id": "B",
        "text": "Air Conditioner"
      },
      {
        "id": "C",
        "text": "Electrocardiogram (ECG) Machine"
      },
      {
        "id": "D",
        "text": "Network Router"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 14
  },
  {
    "type": "mcq",
    "question": "Which application domain includes products like Network Routers and\nSwitches?\na)",
    "options": [
      {
        "id": "A",
        "text": "Consumer Electronics"
      },
      {
        "id": "B",
        "text": "Healthcare"
      },
      {
        "id": "C",
        "text": "Computer Networking Systems"
      },
      {
        "id": "D",
        "text": "Home Automation"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 14
  },
  {
    "type": "mcq",
    "question": "Which component is specifically mentioned for use in computationally\nintensive embedded systems for signal processing?\na)",
    "options": [
      {
        "id": "A",
        "text": "Microcontrollers (MCUs)"
      },
      {
        "id": "B",
        "text": "Central Processing Units (CPUs)"
      },
      {
        "id": "C",
        "text": "Digital Signal Processors (DSPs)"
      },
      {
        "id": "D",
        "text": "Graphics Processing Units (GPUs)"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 15
  },
  {
    "type": "mcq",
    "question": "What is the first major step in the embedded system design process as per\nthe top-down view?\na)",
    "options": [
      {
        "id": "A",
        "text": "Specification"
      },
      {
        "id": "B",
        "text": "Requirements"
      },
      {
        "id": "C",
        "text": "Architecture"
      },
      {
        "id": "D",
        "text": "System Integration"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 15
  },
  {
    "type": "mcq",
    "question": "Which of the following is a non-functional requirement?\na)",
    "options": [
      {
        "id": "A",
        "text": "Data Communication Protocol"
      },
      {
        "id": "B",
        "text": "Power Consumption"
      },
      {
        "id": "C",
        "text": "Input Sensor Type"
      },
      {
        "id": "D",
        "text": "Control Function Algorithm"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 15
  },
  {
    "type": "mcq",
    "question": "Non-Recurring Engineering (NRE) costs are associated with:\na)",
    "options": [
      {
        "id": "A",
        "text": "The per-unit cost of components"
      },
      {
        "id": "B",
        "text": "The assembly line manufacturing"
      },
      {
        "id": "C",
        "text": "The personnel and costs of designing the system"
      },
      {
        "id": "D",
        "text": "Marketing and distribution of the final product"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 15
  },
  {
    "type": "mcq",
    "question": "In the sample GPS Moving Map requirements, what was the specified\nscreen update performance?\na) W",
    "options": [
      {
        "id": "A",
        "text": "Within 0.1 seconds"
      },
      {
        "id": "B",
        "text": "Within 0.25 seconds"
      },
      {
        "id": "C",
        "text": "Within 1 second"
      },
      {
        "id": "D",
        "text": "Within 5 seconds"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 16
  },
  {
    "type": "mcq",
    "question": "An embedded system that uses a specialized keyboard and display is an\nexample of which purpose?\na) D",
    "options": [
      {
        "id": "A",
        "text": "Data Collection"
      },
      {
        "id": "B",
        "text": "Data Communication"
      },
      {
        "id": "C",
        "text": "Application Specific User Interface"
      },
      {
        "id": "D",
        "text": "Control"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 16
  },
  {
    "type": "mcq",
    "question": "Data in an embedded system can be collected for all of the following\nEXCEPT:\na) S",
    "options": [
      {
        "id": "A",
        "text": "Storage"
      },
      {
        "id": "B",
        "text": "Immediate Deletion"
      },
      {
        "id": "C",
        "text": "Marketing Analysis"
      },
      {
        "id": "D",
        "text": "Transmission"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 16
  },
  {
    "type": "mcq",
    "question": "Which interface is NOT mentioned as a means for data communication in\nembedded systems?\na) E",
    "options": [
      {
        "id": "A",
        "text": "Ethernet"
      },
      {
        "id": "B",
        "text": "Wi-Fi"
      },
      {
        "id": "C",
        "text": "Bluetooth"
      },
      {
        "id": "D",
        "text": "USB-C"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 16
  },
  {
    "type": "mcq",
    "question": "What is the role of a sensor in a control embedded system?\na) T",
    "options": [
      {
        "id": "A",
        "text": "To impose control on the variable"
      },
      {
        "id": "B",
        "text": "To act as the system's power source"
      },
      {
        "id": "C",
        "text": "To capture changes in the input variable"
      },
      {
        "id": "D",
        "text": "To provide a user display"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 17
  },
  {
    "type": "mcq",
    "question": "Which of these is an example from the Automotive Industry application of\nembedded systems?\na) S",
    "options": [
      {
        "id": "A",
        "text": "Sprinklers"
      },
      {
        "id": "B",
        "text": "Engine Control"
      },
      {
        "id": "C",
        "text": "Telephone Switches"
      },
      {
        "id": "D",
        "text": "Smart Card Readers"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 17
  },
  {
    "type": "mcq",
    "question": "The \"Purpose\" section in a requirements form should be:\na) A",
    "options": [
      {
        "id": "A",
        "text": "A detailed, multi-page report"
      },
      {
        "id": "B",
        "text": "A brief one or two-line description"
      },
      {
        "id": "C",
        "text": "A list of all potential users"
      },
      {
        "id": "D",
        "text": "A full architectural diagram"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 17
  },
  {
    "type": "mcq",
    "question": "Which of the following is a \"soft\" performance metric?\na) A",
    "options": [
      {
        "id": "A",
        "text": "A hard deadline for an operation"
      },
      {
        "id": "B",
        "text": "The clock speed of the processor"
      },
      {
        "id": "C",
        "text": "Approximate time to perform a user-level function"
      },
      {
        "id": "D",
        "text": "Power consumption in watts"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 17
  },
  {
    "type": "mcq",
    "question": "In the context of the design process, the \"Architecture\" step comes after:\na) C",
    "options": [
      {
        "id": "A",
        "text": "Components"
      },
      {
        "id": "B",
        "text": "System Integration"
      },
      {
        "id": "C",
        "text": "Specification"
      },
      {
        "id": "D",
        "text": "Manufacturing"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 17
  },
  {
    "type": "mcq",
    "question": "A system designed to fit a standard rack with no strict weight limits is an\nexample of a constraint on:\na) P",
    "options": [
      {
        "id": "A",
        "text": "Performance"
      },
      {
        "id": "B",
        "text": "Power"
      },
      {
        "id": "C",
        "text": "Physical Size and Weight"
      },
      {
        "id": "D",
        "text": "Cost"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 18
  },
  {
    "type": "tf",
    "question": "Embedded systems are only used in consumer electronics.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 18
  },
  {
    "type": "tf",
    "question": "The ABS in a car uses an Electronic Control Unit (ECU).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 18
  },
  {
    "type": "tf",
    "question": "Data collection in an embedded system can involve both analog and digital\ndata.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 18
  },
  {
    "type": "tf",
    "question": "An embedded system designed for monitoring can also impose control over\nthe variables it monitors.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 18
  },
  {
    "type": "tf",
    "question": "Digital Signal Processors (DSPs) are typically used in systems with low\ncomputational demands.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 18
  },
  {
    "type": "tf",
    "question": "The \"Bottom-up design\" approach starts with the system requirements.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 18
  },
  {
    "type": "tf",
    "question": "Functional requirements are always sufficient for designing a system; non-\nfunctional requirements are optional.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 18
  },
  {
    "type": "tf",
    "question": "Performance is considered a non-functional requirement.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 18
  },
  {
    "type": "tf",
    "question": "Manufacturing cost is the only cost considered during the design of an\nembedded system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 19
  },
  {
    "type": "tf",
    "question": "The physical size and weight of a system are more critical for a handheld\ndevice than for an industrial rack system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 19
  },
  {
    "type": "tf",
    "question": "Power consumption is only a critical requirement for battery-powered\nsystems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 19
  },
  {
    "type": "tf",
    "question": "Giving a name to a project is considered unhelpful in the requirements\nphase.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 19
  },
  {
    "type": "tf",
    "question": "Inputs to a system can include mechanical inputs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 19
  },
  {
    "type": "tf",
    "question": "The \"Functions\" section of a requirements form describes how user inputs\naffect the system's operations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 19
  },
  {
    "type": "tf",
    "question": "Performance requirements are only important to measure after the system\nis fully implemented.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 19
  },
  {
    "type": "tf",
    "question": "A $10 target cost will likely lead to a different system architecture than a\n$100 target cost.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 19
  },
  {
    "type": "tf",
    "question": "The decision between battery power and wall power has little influence on\nsystem architecture.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 19
  },
  {
    "type": "tf",
    "question": "The sample GPS Moving Map had a specified manufacturing cost of $50.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 19
  },
  {
    "type": "tf",
    "question": "Data communication in embedded systems can be either wired or wireless.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 19
  },
  {
    "type": "tf",
    "question": "In a control system like an air conditioner, the compressor acts as a sensor.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 20
  },
  {
    "type": "mcq",
    "question": "What is the primary purpose of a system specification?\nA)",
    "options": [
      {
        "id": "A",
        "text": "To list the hardware components."
      },
      {
        "id": "B",
        "text": "To serve as a contract between the customer and architects, accurately"
      },
      {
        "id": "C",
        "text": "To provide the final user manual."
      },
      {
        "id": "D",
        "text": "To detail the software architecture."
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 21
  },
  {
    "type": "mcq",
    "question": "In a GPS moving map system, which component is responsible for converting\ndata into a visual format?\nA)",
    "options": [
      {
        "id": "A",
        "text": "Search Engine"
      },
      {
        "id": "B",
        "text": "GPS Receiver"
      },
      {
        "id": "C",
        "text": "Renderer"
      },
      {
        "id": "D",
        "text": "User Interface"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 21
  },
  {
    "type": "mcq",
    "question": "What is a key characteristic of a microcontroller compared to a\nmicroprocessor?\nA)",
    "options": [
      {
        "id": "A",
        "text": "It is a general-purpose device."
      },
      {
        "id": "B",
        "text": "It requires many external chips to operate."
      },
      {
        "id": "C",
        "text": "It is a specific-purpose device with integrated components."
      },
      {
        "id": "D",
        "text": "It has limited power-saving features."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 21
  },
  {
    "type": "mcq",
    "question": "The three main buses in a computing system are:\nA)",
    "options": [
      {
        "id": "A",
        "text": "Data, Memory, System"
      },
      {
        "id": "B",
        "text": "Input, Output, Control"
      },
      {
        "id": "C",
        "text": "Data, Address, Control"
      },
      {
        "id": "D",
        "text": "Address, Memory, I/O"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 21
  },
  {
    "type": "mcq",
    "question": "Which component fetches the instruction from memory?\nA)",
    "options": [
      {
        "id": "A",
        "text": "Arithmetic Logic Unit (ALU)"
      },
      {
        "id": "B",
        "text": "Register File (RF)"
      },
      {
        "id": "C",
        "text": "Control Unit (CU)"
      },
      {
        "id": "D",
        "text": "Instruction Decoder (ID)"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 22
  },
  {
    "type": "mcq",
    "question": "After an instruction is fetched, what happens to the Program Counter (PC)?\nA)",
    "options": [
      {
        "id": "A",
        "text": "It is reset to zero."
      },
      {
        "id": "B",
        "text": "It is decremented by 1."
      },
      {
        "id": "C",
        "text": "It is incremented by 1."
      },
      {
        "id": "D",
        "text": "It is loaded with the data from the instruction."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 22
  },
  {
    "type": "mcq",
    "question": "In the hardware architecture of a GPS moving map, which component\ntemporarily stores image data before it is displayed?\nA)",
    "options": [
      {
        "id": "A",
        "text": "CPU"
      },
      {
        "id": "B",
        "text": "Memory"
      },
      {
        "id": "C",
        "text": "Frame Buffer"
      },
      {
        "id": "D",
        "text": "Panel I/O"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 22
  },
  {
    "type": "mcq",
    "question": "What is the role of the Instruction Register (IR)?\nA)",
    "options": [
      {
        "id": "A",
        "text": "To perform arithmetic operations."
      },
      {
        "id": "B",
        "text": "To hold the address of the next instruction."
      },
      {
        "id": "C",
        "text": "To hold a copy of the instruction that has been fetched."
      },
      {
        "id": "D",
        "text": "To decode the instruction."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 22
  },
  {
    "type": "mcq",
    "question": "Which of these is a functional unit inside a processor?\nA) R",
    "options": [
      {
        "id": "A",
        "text": "RAM"
      },
      {
        "id": "B",
        "text": "Bus"
      },
      {
        "id": "C",
        "text": "Frame Buffer"
      },
      {
        "id": "D",
        "text": "Register Files (RF)"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 22
  },
  {
    "type": "mcq",
    "question": "What is the first step in the Instruction Life Cycle?\nA) D",
    "options": [
      {
        "id": "A",
        "text": "Decode"
      },
      {
        "id": "B",
        "text": "Execute"
      },
      {
        "id": "C",
        "text": "Fetch"
      },
      {
        "id": "D",
        "text": "Store"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 23
  },
  {
    "type": "mcq",
    "question": "The \"Database Search\" component in the GPS software architecture is\nresponsible for:\nA) D",
    "options": [
      {
        "id": "A",
        "text": "Determining the current location."
      },
      {
        "id": "B",
        "text": "Finding relevant map data based on the position."
      },
      {
        "id": "C",
        "text": "Converting data into pixels."
      },
      {
        "id": "D",
        "text": "Managing user input."
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 23
  },
  {
    "type": "mcq",
    "question": "Why is system integration a critical phase?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because all components are designed from scratch at this stage."
      },
      {
        "id": "B",
        "text": "Because it is the cheapest phase."
      },
      {
        "id": "C",
        "text": "Because many bugs appear only when components are put together."
      },
      {
        "id": "D",
        "text": "Because the specification is written at this stage."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 23
  },
  {
    "type": "mcq",
    "question": "What is a major advantage of using a microcontroller?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It is ideal for complex, general-purpose computing."
      },
      {
        "id": "B",
        "text": "It includes many power-saving features."
      },
      {
        "id": "C",
        "text": "It requires many external components to function."
      },
      {
        "id": "D",
        "text": "It has no internal memory."
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 23
  },
  {
    "type": "mcq",
    "question": "What two things are needed to decode an instruction?\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The PC value and the ALU result."
      },
      {
        "id": "B",
        "text": "The Instruction Set and the Instruction Format."
      },
      {
        "id": "C",
        "text": "The User Interface and the Timer."
      },
      {
        "id": "D",
        "text": "The Data Bus and the Address Bus."
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 23
  },
  {
    "type": "mcq",
    "question": "The component that manages input and output between the display panel\nand the user interface is called:\nA) F",
    "options": [
      {
        "id": "A",
        "text": "Frame Buffer"
      },
      {
        "id": "B",
        "text": "CPU"
      },
      {
        "id": "C",
        "text": "GPS Receiver"
      },
      {
        "id": "D",
        "text": "Panel I/O"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 24
  },
  {
    "type": "mcq",
    "question": "Where is the set of instructions (in 0s and 1s) typically stored?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "In the ALU"
      },
      {
        "id": "B",
        "text": "In the Control Unit (CU)"
      },
      {
        "id": "C",
        "text": "In ROM (Read-Only Memory)"
      },
      {
        "id": "D",
        "text": "In the Frame Buffer"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 24
  },
  {
    "type": "mcq",
    "question": "The \"Position\" data in the GPS software architecture most likely comes\nfrom:\nA) T",
    "options": [
      {
        "id": "A",
        "text": "The User Interface"
      },
      {
        "id": "B",
        "text": "The Renderer"
      },
      {
        "id": "C",
        "text": "The GPS Receiver"
      },
      {
        "id": "D",
        "text": "The Timer"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 24
  },
  {
    "type": "mcq",
    "question": "What does the Instruction Decoder (ID) do after understanding an\ninstruction?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "It increments the Program Counter."
      },
      {
        "id": "B",
        "text": "It fetches the next instruction."
      },
      {
        "id": "C",
        "text": "It sends a signal to the ALU indicating the operation."
      },
      {
        "id": "D",
        "text": "It stores the result in memory."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 24
  },
  {
    "type": "mcq",
    "question": "Before starting to code or design circuits, what should be done?\nA) I",
    "options": [
      {
        "id": "A",
        "text": "Immediately begin system integration."
      },
      {
        "id": "B",
        "text": "Spend time architecting the system."
      },
      {
        "id": "C",
        "text": "Order all the hardware components."
      },
      {
        "id": "D",
        "text": "Write the user manual."
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 24
  },
  {
    "type": "tf",
    "question": "The system specification is an informal document that does not need to be\nprecise.\n\naccurate)",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 25
  },
  {
    "type": "tf",
    "question": "A microprocessor is an independent device that does not require other chips\nfor its operation.\n\n(like memory) to function )",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 25
  },
  {
    "type": "tf",
    "question": "The Renderer in a GPS system is responsible for finding map data based on\nlocation.\n\nvisual image )",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 25
  },
  {
    "type": "tf",
    "question": "The CPU is connected to memory and I/O using buses.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 25
  },
  {
    "type": "tf",
    "question": "The Program Counter (PC) holds the current instruction being executed.\n\nexecuted )",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 25
  },
  {
    "type": "tf",
    "question": "A microcontroller is generally a specific-purpose device.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 25
  },
  {
    "type": "tf",
    "question": "The Control Unit (CU) is responsible for fetching instructions.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 25
  },
  {
    "type": "tf",
    "question": "The Instruction Register (IR) is located outside the microprocessor.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 25
  },
  {
    "type": "tf",
    "question": "The \"Execute\" stage comes before the \"Fetch\" stage in the instruction cycle.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 25
  },
  {
    "type": "tf",
    "question": "The frame buffer is a software component that renders pixels.\n\nThe Renderer is the software that creates pixels )",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 25
  },
  {
    "type": "tf",
    "question": "The timer in the GPS software architecture may be used to update the map\nperiodically.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 26
  },
  {
    "type": "tf",
    "question": "All components in a system must be designed from scratch.\n\nexisting designs )",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 26
  },
  {
    "type": "tf",
    "question": "The Address Bus is one of the three main buses in a computing system.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 26
  },
  {
    "type": "tf",
    "question": "The ALU is part of the Register Files.\n\nCPU )",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 26
  },
  {
    "type": "tf",
    "question": "The main reason to fetch an instruction from memory to a CPU register is\nthat it is easier to deal with data inside the CPU than on the bus.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 26
  },
  {
    "type": "tf",
    "question": "The Instruction Decoder (ID) is located inside the Arithmetic Logic Unit\n(ALU).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 26
  },
  {
    "type": "tf",
    "question": "The Program Counter (PC) is a special register inside the processor.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 26
  },
  {
    "type": "tf",
    "question": "Microprocessors typically have more power-saving features than\nmicrocontrollers.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 26
  },
  {
    "type": "tf",
    "question": "System integration is a phase where bugs are rarely found.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 26
  },
  {
    "type": "tf",
    "question": "The specification must be verifiable against the system requirements.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 26
  },
  {
    "type": "mcq",
    "question": "What are the three main components of a processor?\nA)",
    "options": [
      {
        "id": "A",
        "text": "ALU, RAM, CU"
      },
      {
        "id": "B",
        "text": "ALU, CU, Register Files"
      },
      {
        "id": "C",
        "text": "PC, IR, ALU"
      },
      {
        "id": "D",
        "text": "CU, ID, Bus"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 27
  },
  {
    "type": "mcq",
    "question": "The Program Counter (PC) is a special type of:\nA)",
    "options": [
      {
        "id": "A",
        "text": "Memory location in ROM"
      },
      {
        "id": "B",
        "text": "Register inside the microprocessor"
      },
      {
        "id": "C",
        "text": "Part of the Arithmetic Logic Unit (ALU)"
      },
      {
        "id": "D",
        "text": "Instruction in the Control Unit (CU)"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 27
  },
  {
    "type": "mcq",
    "question": "What is the correct sequence of the instruction life cycle?\nA)",
    "options": [
      {
        "id": "A",
        "text": "Execute, Decode, Fetch"
      },
      {
        "id": "B",
        "text": "Decode, Fetch, Execute"
      },
      {
        "id": "C",
        "text": "Fetch, Execute, Decode"
      },
      {
        "id": "D",
        "text": "Fetch, Decode, Execute"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 27
  },
  {
    "type": "mcq",
    "question": "Which unit is responsible for fetching an instruction from memory?\nA)",
    "options": [
      {
        "id": "A",
        "text": "Arithmetic Logic Unit (ALU)"
      },
      {
        "id": "B",
        "text": "Register Files (RF)"
      },
      {
        "id": "C",
        "text": "Control Unit (CU)"
      },
      {
        "id": "D",
        "text": "Instruction Decoder (ID)"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 27
  },
  {
    "type": "mcq",
    "question": "After the CPU fetches an instruction, what happens to the Program Counter\n(PC)?\nA)",
    "options": [
      {
        "id": "A",
        "text": "It is reset to zero."
      },
      {
        "id": "B",
        "text": "It is decremented by 1."
      },
      {
        "id": "C",
        "text": "It is incremented by 1."
      },
      {
        "id": "D",
        "text": "It is loaded with the instruction's operand."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 27
  },
  {
    "type": "mcq",
    "question": "The fetched instruction is temporarily stored inside the CPU in a register\ncalled the:\nA)",
    "options": [
      {
        "id": "A",
        "text": "Program Counter (PC)"
      },
      {
        "id": "B",
        "text": "Accumulator (Acc)"
      },
      {
        "id": "C",
        "text": "Instruction Register (IR)"
      },
      {
        "id": "D",
        "text": "Instruction Decoder (ID)"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 28
  },
  {
    "type": "mcq",
    "question": "The process of understanding an instruction and determining the operation\nto be performed is called:\nA)",
    "options": [
      {
        "id": "A",
        "text": "Fetching"
      },
      {
        "id": "B",
        "text": "Executing"
      },
      {
        "id": "C",
        "text": "Decoding"
      },
      {
        "id": "D",
        "text": "Incrementing"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 28
  },
  {
    "type": "mcq",
    "question": "Which component is specifically responsible for decoding an instruction?\nA)",
    "options": [
      {
        "id": "A",
        "text": "The ALU"
      },
      {
        "id": "B",
        "text": "The Program Counter (PC)"
      },
      {
        "id": "C",
        "text": "The Instruction Decoder (ID) inside the CU"
      },
      {
        "id": "D",
        "text": "The Accumulator"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 28
  },
  {
    "type": "mcq",
    "question": "To decode an instruction, the Instruction Decoder needs to know the:\nA)",
    "options": [
      {
        "id": "A",
        "text": "Processor's clock speed and bus width"
      },
      {
        "id": "B",
        "text": "Instruction Set and Instruction Format"
      },
      {
        "id": "C",
        "text": "Size of the RAM and ROM"
      },
      {
        "id": "D",
        "text": "Current values in all general-purpose registers"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 28
  },
  {
    "type": "mcq",
    "question": "In an 8-bit instruction format \"00011101\", if the first 3 bits are the op-\ncode for ADD, what operation will the ALU perform?\nA) S",
    "options": [
      {
        "id": "A",
        "text": "SUBTRACT"
      },
      {
        "id": "B",
        "text": "AND"
      },
      {
        "id": "C",
        "text": "ADD"
      },
      {
        "id": "D",
        "text": "OR"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 28
  },
  {
    "type": "mcq",
    "question": "In older processors, the results of ALU operations were typically stored in\na special register called the:\nA) P",
    "options": [
      {
        "id": "A",
        "text": "Program Counter (PC)"
      },
      {
        "id": "B",
        "text": "Instruction Register (IR)"
      },
      {
        "id": "C",
        "text": "Accumulator (Acc)"
      },
      {
        "id": "D",
        "text": "Instruction Decoder (ID)"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 29
  },
  {
    "type": "mcq",
    "question": "The main reason cited for using a high-level language like C over assembly\nis that:\nA) A",
    "options": [
      {
        "id": "A",
        "text": "Assembly is too slow."
      },
      {
        "id": "B",
        "text": "C code is always smaller."
      },
      {
        "id": "C",
        "text": "Assembly language varies with different microprocessors."
      },
      {
        "id": "D",
        "text": "C does not need a compiler."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 29
  },
  {
    "type": "mcq",
    "question": "The two main types of Instruction Set Architecture (ISA) are:\nA) H",
    "options": [
      {
        "id": "A",
        "text": "Harvard and Von-Neumann"
      },
      {
        "id": "B",
        "text": "Hard-Wired and Memory-Mapped"
      },
      {
        "id": "C",
        "text": "RISC and CISC"
      },
      {
        "id": "D",
        "text": "Fetch and Execute"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 29
  },
  {
    "type": "mcq",
    "question": "A RISC processor typically requires a ________ compiler because it\nunderstands ________ instructions.\nA) s",
    "options": [
      {
        "id": "A",
        "text": "simple, many"
      },
      {
        "id": "B",
        "text": "strong, fewer"
      },
      {
        "id": "C",
        "text": "weak, complex"
      },
      {
        "id": "D",
        "text": "memory-mapped, hard-wired"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 29
  },
  {
    "type": "mcq",
    "question": "The Memory-Mapped method for instruction decoding is generally\n________ than the Hard-Wired method.\nA) f",
    "options": [
      {
        "id": "A",
        "text": "faster"
      },
      {
        "id": "B",
        "text": "cheaper for complex instructions"
      },
      {
        "id": "C",
        "text": "more power-efficient"
      },
      {
        "id": "D",
        "text": "less complex in hardware"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 30
  },
  {
    "type": "mcq",
    "question": "According to the notes, which architecture is commonly associated with\nRISC processors?\nA) V",
    "options": [
      {
        "id": "A",
        "text": "Von-Neumann Architecture"
      },
      {
        "id": "B",
        "text": "Harvard Architecture"
      },
      {
        "id": "C",
        "text": "Both Harvard and Von-Neumann"
      },
      {
        "id": "D",
        "text": "Neither"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 30
  },
  {
    "type": "mcq",
    "question": "A key characteristic of a CISC architecture is:\nA) A",
    "options": [
      {
        "id": "A",
        "text": "A small, highly optimized set of instructions."
      },
      {
        "id": "B",
        "text": "A single instruction can execute multiple low-level operations."
      },
      {
        "id": "C",
        "text": "It requires a very strong compiler."
      },
      {
        "id": "D",
        "text": "It is only used in embedded systems."
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 30
  },
  {
    "type": "mcq",
    "question": "Why is fetching from memory to a register inside the CPU necessary?\nA) B",
    "options": [
      {
        "id": "A",
        "text": "Because registers are faster than memory."
      },
      {
        "id": "B",
        "text": "Because it is hard to deal with the Bus directly."
      },
      {
        "id": "C",
        "text": "Because the ALU cannot access memory directly."
      },
      {
        "id": "D",
        "text": "All of the above."
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 30
  },
  {
    "type": "mcq",
    "question": "For embedded systems, which ISA is generally preferred according to the\nlecture?\nA) C",
    "options": [
      {
        "id": "A",
        "text": "CISC because of its high performance."
      },
      {
        "id": "B",
        "text": "RISC because it requires a smaller number of instructions."
      },
      {
        "id": "C",
        "text": "CISC because of its simpler compiler."
      },
      {
        "id": "D",
        "text": "RISC because it has a larger ALU."
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 31
  },
  {
    "type": "tf",
    "question": "The Control Unit (CU) is part of the processor responsible for arithmetic\ncalculations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 31
  },
  {
    "type": "tf",
    "question": "The Program Counter (PC) holds the memory address of the next instruction to\nbe executed.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 31
  },
  {
    "type": "tf",
    "question": "The instruction \"Fetch\" phase occurs after the \"Execute\" phase.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 31
  },
  {
    "type": "tf",
    "question": "The Instruction Register (IR) is located outside the microprocessor.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 31
  },
  {
    "type": "tf",
    "question": "The Instruction Decoder (ID) sends control signals to the ALU to tell it what\noperation to perform.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 31
  },
  {
    "type": "tf",
    "question": "The Instruction Format defines the binary structure of an instruction, such as\n8-bit or 32-bit.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 31
  },
  {
    "type": "tf",
    "question": "In all modern processors, the Accumulator is the only register that can store\nALU results.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 31
  },
  {
    "type": "tf",
    "question": "Different microprocessors can have the same machine language for the same\noperation.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 31
  },
  {
    "type": "tf",
    "question": "The performance advantage of assembly language over C is still a critical factor\nwith modern high-performance compilers.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 32
  },
  {
    "type": "tf",
    "question": "The compiler is a hardware component that helps in understanding\ninstructions.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 32
  },
  {
    "type": "tf",
    "question": "RISC stands for Reduced Instruction Set Computing.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 32
  },
  {
    "type": "tf",
    "question": "A CISC architecture generally requires a more complex hardware design for\nthe Instruction Decoder compared to RISC.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 32
  },
  {
    "type": "tf",
    "question": "The Hard-Wired method for instruction decoding is typically slower than\nthe Memory-Mapped method.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 32
  },
  {
    "type": "tf",
    "question": "RISC processors have a large number of instructions, often over 100.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 32
  },
  {
    "type": "tf",
    "question": "CISC architectures can use either Harvard or Von-Neumann architecture.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 32
  },
  {
    "type": "tf",
    "question": "The main goal of RISC design is to operate at a higher speed by using a\nsmaller set of instructions.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 32
  },
  {
    "type": "tf",
    "question": "In the instruction life cycle, the PC is incremented during the decode stage.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 32
  },
  {
    "type": "tf",
    "question": "The connection between the CPU and memory is made using a system bus.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 32
  },
  {
    "type": "tf",
    "question": "The term CISC was coined before the term RISC.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 32
  },
  {
    "type": "tf",
    "question": "For a multiplication instruction, a RISC processor would execute it directly\nwithout any help from the compiler.\n\nthe compiler to convert multiplication into multiple additions).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 32
  },
  {
    "type": "mcq",
    "question": "What is the primary function of General Purpose Registers (GPRs)?\na)",
    "options": [
      {
        "id": "A",
        "text": "Hold the address of the next instruction"
      },
      {
        "id": "B",
        "text": "Store temporary data, like ALU results"
      },
      {
        "id": "C",
        "text": "Store the Process Status Word (PSW)"
      },
      {
        "id": "D",
        "text": "Manage I/O operations"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 33
  },
  {
    "type": "mcq",
    "question": "The Program Counter (PC) register holds:\na)",
    "options": [
      {
        "id": "A",
        "text": "The last data element added to the stack"
      },
      {
        "id": "B",
        "text": "The current instruction being executed"
      },
      {
        "id": "C",
        "text": "The address of the next instruction to be executed"
      },
      {
        "id": "D",
        "text": "The results from the ALU"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 33
  },
  {
    "type": "mcq",
    "question": "What does the register keyword in C language suggest to the compiler?\na)",
    "options": [
      {
        "id": "A",
        "text": "The variable must be stored in a GPR"
      },
      {
        "id": "B",
        "text": "The variable should be stored in ROM"
      },
      {
        "id": "C",
        "text": "The variable is preferred to be stored in a register for faster access"
      },
      {
        "id": "D",
        "text": "The variable is a special function register"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 33
  },
  {
    "type": "mcq",
    "question": "If the compiler cannot honor the register keyword request, where is the\nvariable stored?\na)",
    "options": [
      {
        "id": "A",
        "text": "It is discarded"
      },
      {
        "id": "B",
        "text": "In the Accumulator (ACC)"
      },
      {
        "id": "C",
        "text": "In the main memory (RAM)"
      },
      {
        "id": "D",
        "text": "In the Instruction Register (IR)"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 33
  },
  {
    "type": "mcq",
    "question": "The Stack Pointer (SP) holds the memory address of:\na)",
    "options": [
      {
        "id": "A",
        "text": "The first instruction in a program"
      },
      {
        "id": "B",
        "text": "The top of the stack"
      },
      {
        "id": "C",
        "text": "The base of the stack"
      },
      {
        "id": "D",
        "text": "The Program Counter"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 33
  },
  {
    "type": "mcq",
    "question": "Which register stores an instruction after it has been fetched from memory?\na)",
    "options": [
      {
        "id": "A",
        "text": "Program Counter (PC)"
      },
      {
        "id": "B",
        "text": "Accumulator (ACC)"
      },
      {
        "id": "C",
        "text": "Instruction Register (IR)"
      },
      {
        "id": "D",
        "text": "Stack Pointer (SP)"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 34
  },
  {
    "type": "mcq",
    "question": "The Process Status Word (PSW) is primarily a set of:\na)",
    "options": [
      {
        "id": "A",
        "text": "General-purpose registers"
      },
      {
        "id": "B",
        "text": "Memory addresses"
      },
      {
        "id": "C",
        "text": "Flags (bits indicating status)"
      },
      {
        "id": "D",
        "text": "I/O port addresses"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 34
  },
  {
    "type": "mcq",
    "question": "In an 8-bit microprocessor architecture, the width of a memory location is:\na)",
    "options": [
      {
        "id": "A",
        "text": "1 bit"
      },
      {
        "id": "B",
        "text": "4 bits"
      },
      {
        "id": "C",
        "text": "8 bits (1 byte)"
      },
      {
        "id": "D",
        "text": "16 bits"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 34
  },
  {
    "type": "mcq",
    "question": "What is the primary role of a Jump (JMP) instruction?\na)",
    "options": [
      {
        "id": "A",
        "text": "Perform an arithmetic calculation"
      },
      {
        "id": "B",
        "text": "Store data in the accumulator"
      },
      {
        "id": "C",
        "text": "Change the value of the Program Counter (PC)"
      },
      {
        "id": "D",
        "text": "Reset the processor flags"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 34
  },
  {
    "type": "mcq",
    "question": "How does an 8-bit CPU typically handle a 16-bit operand?\na) I",
    "options": [
      {
        "id": "A",
        "text": "It ignores the extra bits"
      },
      {
        "id": "B",
        "text": "It uses slicing, breaking the operation into multiple steps"
      },
      {
        "id": "C",
        "text": "It automatically upgrades to 16-bit mode"
      },
      {
        "id": "D",
        "text": "It stores the operand in the PSW"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 34
  },
  {
    "type": "mcq",
    "question": "Which of the following is a Special Purpose Register (SPR)?\na) D",
    "options": [
      {
        "id": "A",
        "text": "Data Register"
      },
      {
        "id": "B",
        "text": "Program Counter (PC)"
      },
      {
        "id": "C",
        "text": "Temporary Register A"
      },
      {
        "id": "D",
        "text": "All of the above"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 35
  },
  {
    "type": "mcq",
    "question": "The Sign Flag in the PSW is used to indicate:\na) W",
    "options": [
      {
        "id": "A",
        "text": "Whether an interrupt occurred"
      },
      {
        "id": "B",
        "text": "The sign (positive or negative) of the last ALU result"
      },
      {
        "id": "C",
        "text": "The speed of the processor"
      },
      {
        "id": "D",
        "text": "The size of the stack"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 35
  },
  {
    "type": "mcq",
    "question": "In a modern processor, the Accumulator (ACC):\na) I",
    "options": [
      {
        "id": "A",
        "text": "Is the most important GPR"
      },
      {
        "id": "B",
        "text": "Is always used for ALU results"
      },
      {
        "id": "C",
        "text": "Is often unavailable as a distinct register"
      },
      {
        "id": "D",
        "text": "Holds the stack pointer address"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 35
  },
  {
    "type": "mcq",
    "question": "The stack in a computer system operates on which principle?\na) F",
    "options": [
      {
        "id": "A",
        "text": "FIFO (First-In, First-Out)"
      },
      {
        "id": "B",
        "text": "LIFO (Last-In, First-Out)"
      },
      {
        "id": "C",
        "text": "Round Robin"
      },
      {
        "id": "D",
        "text": "Priority-based"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 35
  },
  {
    "type": "mcq",
    "question": "Which component of a computing system is responsible for temporarily\nstoring data that is frequently accessed by the CPU?\na) I",
    "options": [
      {
        "id": "A",
        "text": "I/O Module"
      },
      {
        "id": "B",
        "text": "Bus Set"
      },
      {
        "id": "C",
        "text": "Memory (RAM)"
      },
      {
        "id": "D",
        "text": "Registers"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 35
  },
  {
    "type": "mcq",
    "question": "What is the maximum size of the two operands in the ALU for an 8-bit\narchitecture?\na) 4",
    "options": [
      {
        "id": "A",
        "text": "4 bits each"
      },
      {
        "id": "B",
        "text": "8 bits each"
      },
      {
        "id": "C",
        "text": "16 bits each"
      },
      {
        "id": "D",
        "text": "32 bits each"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 36
  },
  {
    "type": "mcq",
    "question": "The INC (increment) instruction in some processor designs:\na) A",
    "options": [
      {
        "id": "A",
        "text": "Always requires the ALU"
      },
      {
        "id": "B",
        "text": "Can be executed by specialized hardware without using the ALU"
      },
      {
        "id": "C",
        "text": "Is stored in the PSW"
      },
      {
        "id": "D",
        "text": "Cannot be applied to memory locations"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 36
  },
  {
    "type": "mcq",
    "question": "Where is the Program Counter (PC) typically located?\na) I",
    "options": [
      {
        "id": "A",
        "text": "In the RAM"
      },
      {
        "id": "B",
        "text": "In the ROM"
      },
      {
        "id": "C",
        "text": "In the I/O module"
      },
      {
        "id": "D",
        "text": "In the ALU"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 36
  },
  {
    "type": "mcq",
    "question": "A value of '1' in the Sign Flag typically indicates:\na) A",
    "options": [
      {
        "id": "A",
        "text": "A positive result"
      },
      {
        "id": "B",
        "text": "An overflow"
      },
      {
        "id": "C",
        "text": "A negative result"
      },
      {
        "id": "D",
        "text": "A zero result"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 36
  },
  {
    "type": "mcq",
    "question": "The main reason for using GPRs is to:\na) P",
    "options": [
      {
        "id": "A",
        "text": "Permanently save program data"
      },
      {
        "id": "B",
        "text": "Reduce access time to frequently used data"
      },
      {
        "id": "C",
        "text": "Control I/O devices directly"
      },
      {
        "id": "D",
        "text": "Manage the computer's power supply"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 36
  },
  {
    "type": "tf",
    "question": "General Purpose Registers (GPRs) are used to permanently store the final\nresults of computations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 37
  },
  {
    "type": "tf",
    "question": "The register keyword in C guarantees that a variable will be stored in a CPU\nregister.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 37
  },
  {
    "type": "tf",
    "question": "The Stack Pointer (SP) holds the memory address of the bottom of the stack.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 37
  },
  {
    "type": "tf",
    "question": "The Program Counter (PC) is a special purpose register that holds the address\nof the next instruction.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 37
  },
  {
    "type": "tf",
    "question": "The Instruction Register (IR) holds the data that is being sent to an I/O\ndevice.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 37
  },
  {
    "type": "tf",
    "question": "The Process Status Word (PSW) contains flags that are set based on the\nresults of ALU operations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 37
  },
  {
    "type": "tf",
    "question": "All instructions, including JMP and INC, are executed inside the ALU.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 37
  },
  {
    "type": "tf",
    "question": "In an 8-bit architecture, each memory location has a size of 1 byte.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 37
  },
  {
    "type": "tf",
    "question": "The Accumulator (ACC) is a commonly used, distinct register in all modern\nprocessors.\n\nregister) )",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 37
  },
  {
    "type": "tf",
    "question": "A Jump (JMP) instruction performs an arithmetic computation to find the\nnew address.\n\ncomputation )",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 38
  },
  {
    "type": "tf",
    "question": "Slicing is a technique used to handle operands larger than the CPU's native\nword size.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 38
  },
  {
    "type": "tf",
    "question": "The Sign Flag is a bit in the PSW where '0' signifies a negative result.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 38
  },
  {
    "type": "tf",
    "question": "The memory in a computing system is only used for storing program\ninstructions.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 38
  },
  {
    "type": "tf",
    "question": "The INC instruction never requires the use of the ALU.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 38
  },
  {
    "type": "tf",
    "question": "Special Purpose Registers (SPRs) can be used for any general computation\ntask.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 38
  },
  {
    "type": "tf",
    "question": "The width of the memory register is determined by the microprocessor's\narchitecture.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 38
  },
  {
    "type": "tf",
    "question": "The main purpose of a register is to provide slow but large-capacity storage.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 38
  },
  {
    "type": "tf",
    "question": "The stack is a region of memory that uses a FIFO (First-In, First-Out)\nstructure.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 38
  },
  {
    "type": "tf",
    "question": "The CPU fetches an instruction from memory and places it in the Program\nCounter (PC).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 38
  },
  {
    "type": "tf",
    "question": "In an 8-bit system, two 8-bit operands are the maximum that can be\nprocessed by the ALU in a single operation.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 38
  },
  {
    "type": "mcq",
    "question": "What are the three types of buses that connect the CPU and memory?\na)",
    "options": [
      {
        "id": "A",
        "text": "System Bus, I/O Bus, Memory Bus"
      },
      {
        "id": "B",
        "text": "Data Bus, Address Bus, Control Bus"
      },
      {
        "id": "C",
        "text": "Input Bus, Output Bus, Processing Bus"
      },
      {
        "id": "D",
        "text": "Read Bus, Write Bus, Execute Bus"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 39
  },
  {
    "type": "mcq",
    "question": "Why is the write access time generally longer than the read access time?\na)",
    "options": [
      {
        "id": "A",
        "text": "Because writing requires more power."
      },
      {
        "id": "B",
        "text": "Because the write operation might need to clear existing data first."
      },
      {
        "id": "C",
        "text": "Because the data bus is wider for write operations."
      },
      {
        "id": "D",
        "text": "Because the CPU is slower at sending data than receiving it."
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 39
  },
  {
    "type": "mcq",
    "question": "In a processor system, what is the primary function of the address bus?\na)",
    "options": [
      {
        "id": "A",
        "text": "It carries the data to be written or has been read."
      },
      {
        "id": "B",
        "text": "It manages the timing of operations."
      },
      {
        "id": "C",
        "text": "It determines the location in memory for the operation."
      },
      {
        "id": "D",
        "text": "It provides power to the memory cells."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 39
  },
  {
    "type": "mcq",
    "question": "What does the size of a bus (e.g., 32-bit) typically refer to?\na)",
    "options": [
      {
        "id": "A",
        "text": "The number of memory addresses it can access."
      },
      {
        "id": "B",
        "text": "The physical length of the bus in centimeters."
      },
      {
        "id": "C",
        "text": "The number of wires, determining how many bits can be transferred at once."
      },
      {
        "id": "D",
        "text": "The clock speed of the bus in MHz."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 39
  },
  {
    "type": "mcq",
    "question": "What is the fundamental storage element in a Dynamic RAM (DRAM) cell?\na)",
    "options": [
      {
        "id": "A",
        "text": "A D-Flip Flop"
      },
      {
        "id": "B",
        "text": "A Transistor"
      },
      {
        "id": "C",
        "text": "A Capacitor"
      },
      {
        "id": "D",
        "text": "A Resistor"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 39
  },
  {
    "type": "mcq",
    "question": "What is the main problem with using capacitors in DRAM?\na)",
    "options": [
      {
        "id": "A",
        "text": "They are too large."
      },
      {
        "id": "B",
        "text": "They lose their charge over time."
      },
      {
        "id": "C",
        "text": "They are too expensive."
      },
      {
        "id": "D",
        "text": "They generate too much heat."
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 40
  },
  {
    "type": "mcq",
    "question": "What component is used to prevent data loss in DRAM due to charge\nleakage?\na)",
    "options": [
      {
        "id": "A",
        "text": "A Cooling Fan"
      },
      {
        "id": "B",
        "text": "A Flip-Flop Circuit"
      },
      {
        "id": "C",
        "text": "A Refreshment Circuit"
      },
      {
        "id": "D",
        "text": "A Voltage Regulator"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 40
  },
  {
    "type": "mcq",
    "question": "When both the CPU and the DRAM Refreshment Circuit need to access\nmemory, which one typically has higher priority?\na)",
    "options": [
      {
        "id": "A",
        "text": "The CPU"
      },
      {
        "id": "B",
        "text": "The Refreshment Circuit"
      },
      {
        "id": "C",
        "text": "They have equal priority."
      },
      {
        "id": "D",
        "text": "The I/O Controller"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 40
  },
  {
    "type": "mcq",
    "question": "What is a key advantage of SRAM over DRAM?\na)",
    "options": [
      {
        "id": "A",
        "text": "Lower cost per bit"
      },
      {
        "id": "B",
        "text": "Higher density"
      },
      {
        "id": "C",
        "text": "Does not require a refresh circuit"
      },
      {
        "id": "D",
        "text": "Simpler hardware design"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 40
  },
  {
    "type": "mcq",
    "question": "Why is SRAM more expensive per bit than DRAM?\na) I",
    "options": [
      {
        "id": "A",
        "text": "It requires a complex refresh circuit."
      },
      {
        "id": "B",
        "text": "It is based on capacitors which are costly."
      },
      {
        "id": "C",
        "text": "It uses more transistors (e.g., 6) per memory cell."
      },
      {
        "id": "D",
        "text": "It has a lower access speed."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 40
  },
  {
    "type": "mcq",
    "question": "Which memory type is described as \"volatile\"?\na) R",
    "options": [
      {
        "id": "A",
        "text": "ROM"
      },
      {
        "id": "B",
        "text": "Flash Memory"
      },
      {
        "id": "C",
        "text": "RAM"
      },
      {
        "id": "D",
        "text": "E²PROM"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 41
  },
  {
    "type": "mcq",
    "question": "According to the notes, what is the role of a \"Port\" in a microcontroller?\na) T",
    "options": [
      {
        "id": "A",
        "text": "To refresh the DRAM."
      },
      {
        "id": "B",
        "text": "To store program instructions."
      },
      {
        "id": "C",
        "text": "To allow the CPU to deal with the external world."
      },
      {
        "id": "D",
        "text": "To act as the system clock."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 41
  },
  {
    "type": "mcq",
    "question": "How is an 8-bit register constructed in memory, as per the lecture?\na) F",
    "options": [
      {
        "id": "A",
        "text": "From 8 capacitors."
      },
      {
        "id": "B",
        "text": "From 8 D-flip flops."
      },
      {
        "id": "C",
        "text": "From 8 address buses."
      },
      {
        "id": "D",
        "text": "From 8 control buses."
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 41
  },
  {
    "type": "mcq",
    "question": "Which of the following is a Non-Volatile memory type?\na) S",
    "options": [
      {
        "id": "A",
        "text": "SRAM"
      },
      {
        "id": "B",
        "text": "DRAM"
      },
      {
        "id": "C",
        "text": "PROM"
      },
      {
        "id": "D",
        "text": "NVRAM"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 41
  },
  {
    "type": "mcq",
    "question": "One of the three key advantages of memory mentioned is:\na) C",
    "options": [
      {
        "id": "A",
        "text": "Color"
      },
      {
        "id": "B",
        "text": "Capacity"
      },
      {
        "id": "C",
        "text": "Brand"
      },
      {
        "id": "D",
        "text": "Weight"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 41
  },
  {
    "type": "mcq",
    "question": "What determines the maximum memory size a system can have?\na) T",
    "options": [
      {
        "id": "A",
        "text": "The speed of the data bus."
      },
      {
        "id": "B",
        "text": "The number of address lines in the address bus."
      },
      {
        "id": "C",
        "text": "The width of the control bus."
      },
      {
        "id": "D",
        "text": "The CPU's clock speed."
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 42
  },
  {
    "type": "mcq",
    "question": "Which type of memory is classified as \"Hybrid\"?\na) S",
    "options": [
      {
        "id": "A",
        "text": "SRAM"
      },
      {
        "id": "B",
        "text": "Mask Programmable ROM"
      },
      {
        "id": "C",
        "text": "Flash Memory"
      },
      {
        "id": "D",
        "text": "DRAM"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 42
  },
  {
    "type": "mcq",
    "question": "What is the primary reason RAM is faster than ROM?\na) R",
    "options": [
      {
        "id": "A",
        "text": "RAM has a larger capacity."
      },
      {
        "id": "B",
        "text": "RAM is more expensive."
      },
      {
        "id": "C",
        "text": "The components RAM consists of."
      },
      {
        "id": "D",
        "text": "ROM is always accessed by the refresh circuit first."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 42
  },
  {
    "type": "mcq",
    "question": "Which pin of a MOSFET is used to control the flow of current from Source to\nDrain?\na) S",
    "options": [
      {
        "id": "A",
        "text": "Source"
      },
      {
        "id": "B",
        "text": "Drain"
      },
      {
        "id": "C",
        "text": "Gate"
      },
      {
        "id": "D",
        "text": "Base"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 42
  },
  {
    "type": "mcq",
    "question": "If you have 4K memory chips and need a 16K memory, how can you achieve\nthis?\na) B",
    "options": [
      {
        "id": "A",
        "text": "By increasing the bus speed."
      },
      {
        "id": "B",
        "text": "By using a refresh circuit."
      },
      {
        "id": "C",
        "text": "By organizing and connecting four 4K chips together."
      },
      {
        "id": "D",
        "text": "By replacing the capacitors with transistors."
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 42
  },
  {
    "type": "tf",
    "question": "The write access time for memory is typically less than the read access time.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 43
  },
  {
    "type": "tf",
    "question": "A bus is a single wire used for communication between the CPU and memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 43
  },
  {
    "type": "tf",
    "question": "The Control Bus carries the actual data being read from or written to\nmemory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 43
  },
  {
    "type": "tf",
    "question": "DRAM is based on the use of flip-flops to store each bit of data.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 43
  },
  {
    "type": "tf",
    "question": "A Refreshment Circuit is required for SRAM to prevent data loss.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 43
  },
  {
    "type": "tf",
    "question": "In a system with DRAM, the CPU has higher access priority over the\nRefreshment Circuit.\n\naccess priority over the CPU.)",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 43
  },
  {
    "type": "tf",
    "question": "One advantage of DRAM is its low cost per bit.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 43
  },
  {
    "type": "tf",
    "question": "SRAM has a higher density and lower power consumption than DRAM.\n\nconsumption than DRAM (as DRAM needs refresh cycles).)",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 43
  },
  {
    "type": "tf",
    "question": "Non-Volatile memory retains its data even when power is disconnected.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 43
  },
  {
    "type": "tf",
    "question": "A port in a microcontroller is used to increase the internal CPU speed.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 43
  },
  {
    "type": "tf",
    "question": "Each bit in a memory cell can be constructed from a single D-flip-flop.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 43
  },
  {
    "type": "tf",
    "question": "The capacity of a memory system is determined by the size of the data bus.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 44
  },
  {
    "type": "tf",
    "question": "Flash memory is an example of a Hybrid memory type.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 44
  },
  {
    "type": "tf",
    "question": "The main problem with DRAM is that its transistors require constant\ncooling.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 44
  },
  {
    "type": "tf",
    "question": "RAM is also known as Read & Write Memory (RWM).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 44
  },
  {
    "type": "tf",
    "question": "Volatile memory does not keep its data if there is no power.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 44
  },
  {
    "type": "tf",
    "question": "In the MOSFET diagram, the \"Gate\" is the pin where the electric current\nexits.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 44
  },
  {
    "type": "tf",
    "question": "Organizing memory involves connecting multiple smaller memory chips to\ncreate a larger memory space.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 44
  },
  {
    "type": "tf",
    "question": "The speed gain of memory has been increasing rapidly over time.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 44
  },
  {
    "type": "tf",
    "question": "EPROM is listed under the Volatile Memory (RAM) category.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 44
  },
  {
    "type": "mcq",
    "question": "What type of memory holds the code in an embedded system?\na)",
    "options": [
      {
        "id": "A",
        "text": "RAM"
      },
      {
        "id": "B",
        "text": "ROM"
      },
      {
        "id": "C",
        "text": "SRAM"
      },
      {
        "id": "D",
        "text": "DRAM"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 45
  },
  {
    "type": "mcq",
    "question": "Which memory type is slower in access time compared to RAM?\na)",
    "options": [
      {
        "id": "A",
        "text": "EEPROM"
      },
      {
        "id": "B",
        "text": "Flash"
      },
      {
        "id": "C",
        "text": "ROM"
      },
      {
        "id": "D",
        "text": "NVRAM"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 45
  },
  {
    "type": "mcq",
    "question": "What is the key component used in non-volatile memory like Flash?\na)",
    "options": [
      {
        "id": "A",
        "text": "BJT"
      },
      {
        "id": "B",
        "text": "MOSFET"
      },
      {
        "id": "C",
        "text": "Diode"
      },
      {
        "id": "D",
        "text": "Resistor"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 45
  },
  {
    "type": "mcq",
    "question": "In a Floating Gate MOSFET, what gate stores the charge?\na)",
    "options": [
      {
        "id": "A",
        "text": "Control Gate"
      },
      {
        "id": "B",
        "text": "Floating Gate"
      },
      {
        "id": "C",
        "text": "Source Gate"
      },
      {
        "id": "D",
        "text": "Drain Gate"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 45
  },
  {
    "type": "mcq",
    "question": "What does a –ve charge in the floating gate represent?\na)",
    "options": [
      {
        "id": "A",
        "text": "Logic 1"
      },
      {
        "id": "B",
        "text": "Logic 0"
      },
      {
        "id": "C",
        "text": "High impedance"
      },
      {
        "id": "D",
        "text": "Floating state"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 45
  },
  {
    "type": "mcq",
    "question": "Which of the following is a one-time programmable memory?\na)",
    "options": [
      {
        "id": "A",
        "text": "EPROM"
      },
      {
        "id": "B",
        "text": "EEPROM"
      },
      {
        "id": "C",
        "text": "PROM"
      },
      {
        "id": "D",
        "text": "Flash"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 46
  },
  {
    "type": "mcq",
    "question": "What is used to erase an EPROM?\na)",
    "options": [
      {
        "id": "A",
        "text": "Electric current"
      },
      {
        "id": "B",
        "text": "Magnetic field"
      },
      {
        "id": "C",
        "text": "Ultraviolet light"
      },
      {
        "id": "D",
        "text": "Infrared light"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 46
  },
  {
    "type": "mcq",
    "question": "Which memory type is byte-accessible for erasing and writing?\na)",
    "options": [
      {
        "id": "A",
        "text": "Flash"
      },
      {
        "id": "B",
        "text": "EEPROM"
      },
      {
        "id": "C",
        "text": "PROM"
      },
      {
        "id": "D",
        "text": "Mask ROM"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 46
  },
  {
    "type": "mcq",
    "question": "Flash memory is accessed by:\na)",
    "options": [
      {
        "id": "A",
        "text": "Byte"
      },
      {
        "id": "B",
        "text": "Bit"
      },
      {
        "id": "C",
        "text": "Sector"
      },
      {
        "id": "D",
        "text": "Page"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 46
  },
  {
    "type": "mcq",
    "question": "What is the main advantage of NVRAM?\na) L",
    "options": [
      {
        "id": "A",
        "text": "Low cost"
      },
      {
        "id": "B",
        "text": "High endurance"
      },
      {
        "id": "C",
        "text": "Non-volatility with RAM speed"
      },
      {
        "id": "D",
        "text": "Radiation resistance"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 46
  },
  {
    "type": "mcq",
    "question": "Which memory is typically used in BIOS chips?\na) E",
    "options": [
      {
        "id": "A",
        "text": "EPROM"
      },
      {
        "id": "B",
        "text": "PROM"
      },
      {
        "id": "C",
        "text": "Mask ROM"
      },
      {
        "id": "D",
        "text": "EEPROM"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 47
  },
  {
    "type": "mcq",
    "question": "Who burns the code into a Mask ROM?\na) U",
    "options": [
      {
        "id": "A",
        "text": "User"
      },
      {
        "id": "B",
        "text": "Factory"
      },
      {
        "id": "C",
        "text": "Burner software"
      },
      {
        "id": "D",
        "text": "Microcontroller"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 47
  },
  {
    "type": "mcq",
    "question": "What is the endurance of EEPROM?\na) 1",
    "options": [
      {
        "id": "A",
        "text": "10,000 cycles"
      },
      {
        "id": "B",
        "text": "100,000 cycles"
      },
      {
        "id": "C",
        "text": "1,000 cycles"
      },
      {
        "id": "D",
        "text": "Unlimited"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 47
  },
  {
    "type": "mcq",
    "question": "Which memory type is most susceptible to radiation?\na) P",
    "options": [
      {
        "id": "A",
        "text": "PROM"
      },
      {
        "id": "B",
        "text": "EPROM"
      },
      {
        "id": "C",
        "text": "EEPROM"
      },
      {
        "id": "D",
        "text": "Flash"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 47
  },
  {
    "type": "mcq",
    "question": "What is the main disadvantage of Flash memory?\na) H",
    "options": [
      {
        "id": "A",
        "text": "High cost"
      },
      {
        "id": "B",
        "text": "Low density"
      },
      {
        "id": "C",
        "text": "Sector-based erasure"
      },
      {
        "id": "D",
        "text": "Volatility"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 47
  },
  {
    "type": "mcq",
    "question": "NVRAM is typically made up of:\na) D",
    "options": [
      {
        "id": "A",
        "text": "DRAM + Battery"
      },
      {
        "id": "B",
        "text": "SRAM + EEPROM + Battery"
      },
      {
        "id": "C",
        "text": "Flash + Battery"
      },
      {
        "id": "D",
        "text": "ROM + SRAM"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 48
  },
  {
    "type": "mcq",
    "question": "Which memory type is classified as Hybrid?\na) M",
    "options": [
      {
        "id": "A",
        "text": "Mask ROM"
      },
      {
        "id": "B",
        "text": "SRAM"
      },
      {
        "id": "C",
        "text": "EEPROM"
      },
      {
        "id": "D",
        "text": "PROM"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 48
  },
  {
    "type": "mcq",
    "question": "Why is the Floating Gate called \"floating\"?\na) I",
    "options": [
      {
        "id": "A",
        "text": "It is electrically isolated"
      },
      {
        "id": "B",
        "text": "It is connected to ground"
      },
      {
        "id": "C",
        "text": "It moves physically"
      },
      {
        "id": "D",
        "text": "It is voltage-controlled"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 48
  },
  {
    "type": "mcq",
    "question": "What does a PROM use to represent 0 and 1?\na) T",
    "options": [
      {
        "id": "A",
        "text": "Transistors"
      },
      {
        "id": "B",
        "text": "Fuses"
      },
      {
        "id": "C",
        "text": "Capacitors"
      },
      {
        "id": "D",
        "text": "Diodes"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 48
  },
  {
    "type": "mcq",
    "question": "Which memory is faster: ROM or NVRAM?\na) R",
    "options": [
      {
        "id": "A",
        "text": "ROM"
      },
      {
        "id": "B",
        "text": "NVRAM"
      },
      {
        "id": "C",
        "text": "Both are equal"
      },
      {
        "id": "D",
        "text": "Depends on the size"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 48
  },
  {
    "type": "tf",
    "question": "ROM access time is faster than RAM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "Floating Gate MOSFET is used in volatile memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "In a Floating Gate MOSFET, the floating gate is directly connected to external\ncircuitry.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "A –ve charge in the floating gate represents logic 1.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "Mask ROM can be reprogrammed after manufacturing.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "PROM is programmed by the factory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "EPROM can be erased using electric signals.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "EEPROM is byte-accessible.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "Flash memory is erased byte by byte.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "NVRAM is a combination of DRAM and a battery.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "ROM holds data temporarily while the system is running.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "The floating gate is surrounded by a conductive layer.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "EEPROM has higher endurance than Flash memory.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "Flash memory is more expensive per bit than EEPROM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 49
  },
  {
    "type": "tf",
    "question": "NVRAM is slower than ROM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 50
  },
  {
    "type": "tf",
    "question": "PROM is also known as OTP (One-Time Programmable).",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 50
  },
  {
    "type": "tf",
    "question": "EPROM is immune to radiation and noise.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 50
  },
  {
    "type": "tf",
    "question": "Mask ROM is used in children's games and BIOS chips.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 50
  },
  {
    "type": "tf",
    "question": "In a MOSFET, the P region acts as the source and drain.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 50
  },
  {
    "type": "tf",
    "question": "EEPROM is erased by applying ultraviolet light.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 50
  },
  {
    "type": "mcq",
    "question": "What type of memory is cache typically made from?\na)",
    "options": [
      {
        "id": "A",
        "text": "DRAM"
      },
      {
        "id": "B",
        "text": "SRAM"
      },
      {
        "id": "C",
        "text": "ROM"
      },
      {
        "id": "D",
        "text": "Flash"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 51
  },
  {
    "type": "mcq",
    "question": "Where is cache memory located?\na)",
    "options": [
      {
        "id": "A",
        "text": "Between CPU and hard disk"
      },
      {
        "id": "B",
        "text": "Between CPU and main memory"
      },
      {
        "id": "C",
        "text": "Between RAM and ROM"
      },
      {
        "id": "D",
        "text": "Inside the hard disk"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 51
  },
  {
    "type": "mcq",
    "question": "Why is cache memory used?\na)",
    "options": [
      {
        "id": "A",
        "text": "Because RAM is faster than CPU"
      },
      {
        "id": "B",
        "text": "Because CPU is faster than RAM"
      },
      {
        "id": "C",
        "text": "To replace RAM entirely"
      },
      {
        "id": "D",
        "text": "To store permanent data"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 51
  },
  {
    "type": "mcq",
    "question": "When a CPU finds data in cache, it is called a:\na)",
    "options": [
      {
        "id": "A",
        "text": "Miss"
      },
      {
        "id": "B",
        "text": "Hit"
      },
      {
        "id": "C",
        "text": "Fault"
      },
      {
        "id": "D",
        "text": "Error"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 51
  },
  {
    "type": "mcq",
    "question": "What does the cache controller do?\na)",
    "options": [
      {
        "id": "A",
        "text": "Stores data permanently"
      },
      {
        "id": "B",
        "text": "Moves data between cache and main memory"
      },
      {
        "id": "C",
        "text": "Replaces the CPU"
      },
      {
        "id": "D",
        "text": "Only works with ROM"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 51
  },
  {
    "type": "mcq",
    "question": "What is the term for the percentage of cache accesses that are hits?\na)",
    "options": [
      {
        "id": "A",
        "text": "Miss ratio"
      },
      {
        "id": "B",
        "text": "Access rate"
      },
      {
        "id": "C",
        "text": "Hit ratio"
      },
      {
        "id": "D",
        "text": "Cache efficiency"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 52
  },
  {
    "type": "mcq",
    "question": "Which cache level is typically the fastest?\na)",
    "options": [
      {
        "id": "A",
        "text": "L1"
      },
      {
        "id": "B",
        "text": "L2"
      },
      {
        "id": "C",
        "text": "L3"
      },
      {
        "id": "D",
        "text": "L4"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 52
  },
  {
    "type": "mcq",
    "question": "Where is L1 cache usually located?\na)",
    "options": [
      {
        "id": "A",
        "text": "Outside the microprocessor"
      },
      {
        "id": "B",
        "text": "Inside each CPU core"
      },
      {
        "id": "C",
        "text": "On the hard disk"
      },
      {
        "id": "D",
        "text": "In main memory"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 52
  },
  {
    "type": "mcq",
    "question": "Which is slower: L2 or L3 cache?\na)",
    "options": [
      {
        "id": "A",
        "text": "L2"
      },
      {
        "id": "B",
        "text": "L3"
      },
      {
        "id": "C",
        "text": "They are the same"
      },
      {
        "id": "D",
        "text": "Neither"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 52
  },
  {
    "type": "mcq",
    "question": "What problem can occur if two caches hold the same data?\na) C",
    "options": [
      {
        "id": "A",
        "text": "Cache overflow"
      },
      {
        "id": "B",
        "text": "Cache coherence problem"
      },
      {
        "id": "C",
        "text": "Cache duplication error"
      },
      {
        "id": "D",
        "text": "Cache lock"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 52
  },
  {
    "type": "mcq",
    "question": "What ensures that all caches have consistent data?\na) C",
    "options": [
      {
        "id": "A",
        "text": "Cache coherence protocol"
      },
      {
        "id": "B",
        "text": "Hit ratio"
      },
      {
        "id": "C",
        "text": "SRAM controller"
      },
      {
        "id": "D",
        "text": "Bus speed"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 53
  },
  {
    "type": "mcq",
    "question": "Which memory is fastest in a typical system?\na) R",
    "options": [
      {
        "id": "A",
        "text": "RAM"
      },
      {
        "id": "B",
        "text": "Cache"
      },
      {
        "id": "C",
        "text": "Register files"
      },
      {
        "id": "D",
        "text": "Hard disk"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 53
  },
  {
    "type": "mcq",
    "question": "Which of these is a secondary storage device?\na) C",
    "options": [
      {
        "id": "A",
        "text": "Cache"
      },
      {
        "id": "B",
        "text": "RAM"
      },
      {
        "id": "C",
        "text": "Hard disk"
      },
      {
        "id": "D",
        "text": "Register"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 53
  },
  {
    "type": "mcq",
    "question": "What does SRAM stand for?\na) S",
    "options": [
      {
        "id": "A",
        "text": "Static Random Access Memory"
      },
      {
        "id": "B",
        "text": "Synchronous Random Access Memory"
      },
      {
        "id": "C",
        "text": "Serial Random Access Memory"
      },
      {
        "id": "D",
        "text": "Secondary Random Access Memory"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 53
  },
  {
    "type": "mcq",
    "question": "What is loaded into cache besides the requested address?\na) O",
    "options": [
      {
        "id": "A",
        "text": "Only that address"
      },
      {
        "id": "B",
        "text": "The entire RAM"
      },
      {
        "id": "C",
        "text": "The next few addresses"
      },
      {
        "id": "D",
        "text": "The previous addresses"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 53
  },
  {
    "type": "mcq",
    "question": "Why are adjacent addresses loaded into cache?\na) T",
    "options": [
      {
        "id": "A",
        "text": "To fill cache quickly"
      },
      {
        "id": "B",
        "text": "Because CPU may need them next"
      },
      {
        "id": "C",
        "text": "To reduce cache size"
      },
      {
        "id": "D",
        "text": "To increase cost"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 54
  },
  {
    "type": "mcq",
    "question": "Which component is faster: RAM or ROM?\na) R",
    "options": [
      {
        "id": "A",
        "text": "RAM"
      },
      {
        "id": "B",
        "text": "ROM"
      },
      {
        "id": "C",
        "text": "Same speed"
      },
      {
        "id": "D",
        "text": "Depends on system"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 54
  },
  {
    "type": "mcq",
    "question": "What is the role of cache in a multi-core system?\na) T",
    "options": [
      {
        "id": "A",
        "text": "To slow down the CPU"
      },
      {
        "id": "B",
        "text": "To duplicate RAM"
      },
      {
        "id": "C",
        "text": "To reduce access time to frequently used data"
      },
      {
        "id": "D",
        "text": "To replace main memory"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 54
  },
  {
    "type": "mcq",
    "question": "Which level of cache is usually shared between cores?\na) L",
    "options": [
      {
        "id": "A",
        "text": "L1"
      },
      {
        "id": "B",
        "text": "L2 or L3"
      },
      {
        "id": "C",
        "text": "All levels"
      },
      {
        "id": "D",
        "text": "None"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 54
  },
  {
    "type": "mcq",
    "question": "Cache is made from SRAM because:\na) I",
    "options": [
      {
        "id": "A",
        "text": "It is cheap"
      },
      {
        "id": "B",
        "text": "It is slow"
      },
      {
        "id": "C",
        "text": "It is fast"
      },
      {
        "id": "D",
        "text": "It is non-volatile"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 54
  },
  {
    "type": "mcq",
    "question": "What does FPU stand for?\na)",
    "options": [
      {
        "id": "A",
        "text": "Fixed Point Unit"
      },
      {
        "id": "B",
        "text": "Floating Point Unit"
      },
      {
        "id": "C",
        "text": "Function Processing Unit"
      },
      {
        "id": "D",
        "text": "Fast Processing Unit"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 57
  },
  {
    "type": "mcq",
    "question": "Which of the following is NOT a function of an FPU?\na)",
    "options": [
      {
        "id": "A",
        "text": "Trigonometric functions"
      },
      {
        "id": "B",
        "text": "Integer division"
      },
      {
        "id": "C",
        "text": "Square root"
      },
      {
        "id": "D",
        "text": "Floating-point addition"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 57
  },
  {
    "type": "mcq",
    "question": "Where can an FPU be located?\na)",
    "options": [
      {
        "id": "A",
        "text": "Inside the microprocessor only"
      },
      {
        "id": "B",
        "text": "Inside the microcontroller only"
      },
      {
        "id": "C",
        "text": "External to the CPU only"
      },
      {
        "id": "D",
        "text": "All of the above"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 57
  },
  {
    "type": "mcq",
    "question": "An FPU is especially useful in:\na)",
    "options": [
      {
        "id": "A",
        "text": "Text processing"
      },
      {
        "id": "B",
        "text": "Graphics and DSP"
      },
      {
        "id": "C",
        "text": "File management"
      },
      {
        "id": "D",
        "text": "Network routing"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 57
  },
  {
    "type": "mcq",
    "question": "What does MPU stand for?\na)",
    "options": [
      {
        "id": "A",
        "text": "Main Processing Unit"
      },
      {
        "id": "B",
        "text": "Memory Protection Unit"
      },
      {
        "id": "C",
        "text": "Microprocessor Unit"
      },
      {
        "id": "D",
        "text": "Memory Processing Unit"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 57
  },
  {
    "type": "mcq",
    "question": "The MPU helps improve:\na)",
    "options": [
      {
        "id": "A",
        "text": "Only processing speed"
      },
      {
        "id": "B",
        "text": "System stability and security"
      },
      {
        "id": "C",
        "text": "Only power consumption"
      },
      {
        "id": "D",
        "text": "Network bandwidth"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 58
  },
  {
    "type": "mcq",
    "question": "Where is the MPU typically located?\na)",
    "options": [
      {
        "id": "A",
        "text": "Between cache and RAM"
      },
      {
        "id": "B",
        "text": "Inside the CPU or microcontroller"
      },
      {
        "id": "C",
        "text": "External to the microprocessor"
      },
      {
        "id": "D",
        "text": "Inside the FPU"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 58
  },
  {
    "type": "mcq",
    "question": "The MPU validates memory accesses from the CPU before they proceed to:\na)",
    "options": [
      {
        "id": "A",
        "text": "FPU"
      },
      {
        "id": "B",
        "text": "Cache or RAM"
      },
      {
        "id": "C",
        "text": "Hard disk"
      },
      {
        "id": "D",
        "text": "GPU"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 58
  },
  {
    "type": "mcq",
    "question": "The MPU configuration registers define:\na)",
    "options": [
      {
        "id": "A",
        "text": "Only memory regions"
      },
      {
        "id": "B",
        "text": "Only access permissions"
      },
      {
        "id": "C",
        "text": "Memory regions, permissions, privilege levels, and attributes"
      },
      {
        "id": "D",
        "text": "Only cache size"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 58
  },
  {
    "type": "mcq",
    "question": "To run Linux and RTOS independently on the same device, a ________ is\nused.\na) C",
    "options": [
      {
        "id": "A",
        "text": "Compiler"
      },
      {
        "id": "B",
        "text": "Hypervisor"
      },
      {
        "id": "C",
        "text": "Debugger"
      },
      {
        "id": "D",
        "text": "Bootloader"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 58
  },
  {
    "type": "mcq",
    "question": "If an MPU detects an illegal memory access, it triggers a:\na) S",
    "options": [
      {
        "id": "A",
        "text": "Software interrupt"
      },
      {
        "id": "B",
        "text": "Bus fault"
      },
      {
        "id": "C",
        "text": "FPU exception"
      },
      {
        "id": "D",
        "text": "Cache miss"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 59
  },
  {
    "type": "mcq",
    "question": "MPU provides:\na) O",
    "options": [
      {
        "id": "A",
        "text": "Only fault detection"
      },
      {
        "id": "B",
        "text": "Only memory protection"
      },
      {
        "id": "C",
        "text": "Memory protection, fault detection, and task isolation"
      },
      {
        "id": "D",
        "text": "Only task isolation"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 59
  },
  {
    "type": "mcq",
    "question": "What does MMU stand for?\na) M",
    "options": [
      {
        "id": "A",
        "text": "Memory Mapping Unit"
      },
      {
        "id": "B",
        "text": "Memory Management Unit"
      },
      {
        "id": "C",
        "text": "Main Memory Unit"
      },
      {
        "id": "D",
        "text": "Micro Memory Unit"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 59
  },
  {
    "type": "mcq",
    "question": "The MMU translates ________ addresses to ________ addresses.\na) V",
    "options": [
      {
        "id": "A",
        "text": "Virtual, Physical"
      },
      {
        "id": "B",
        "text": "Physical, Virtual"
      },
      {
        "id": "C",
        "text": "Logical, Cache"
      },
      {
        "id": "D",
        "text": "Real, Abstract"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 59
  },
  {
    "type": "mcq",
    "question": "An MMU allows an application to use more memory than physically\navailable by using:\na) H",
    "options": [
      {
        "id": "A",
        "text": "Hypervisor"
      },
      {
        "id": "B",
        "text": "Paging and swapping"
      },
      {
        "id": "C",
        "text": "Cache memory"
      },
      {
        "id": "D",
        "text": "Direct memory access"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 59
  },
  {
    "type": "mcq",
    "question": "To run Linux, a microcontroller must have:\na) A",
    "options": [
      {
        "id": "A",
        "text": "An FPU"
      },
      {
        "id": "B",
        "text": "An MPU"
      },
      {
        "id": "C",
        "text": "An MMU"
      },
      {
        "id": "D",
        "text": "A GPU"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 60
  },
  {
    "type": "mcq",
    "question": "Which component is essential for virtual memory management?\na) F",
    "options": [
      {
        "id": "A",
        "text": "FPU"
      },
      {
        "id": "B",
        "text": "MPU"
      },
      {
        "id": "C",
        "text": "MMU"
      },
      {
        "id": "D",
        "text": "Cache"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 60
  },
  {
    "type": "mcq",
    "question": "The MMU is important because it allows:\na) F",
    "options": [
      {
        "id": "A",
        "text": "Faster floating-point calculations"
      },
      {
        "id": "B",
        "text": "Memory protection between tasks"
      },
      {
        "id": "C",
        "text": "Virtual memory and large address spaces"
      },
      {
        "id": "D",
        "text": "Direct hardware control"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 60
  },
  {
    "type": "mcq",
    "question": "Which unit is responsible for isolating tasks in an RTOS?\na) F",
    "options": [
      {
        "id": "A",
        "text": "FPU"
      },
      {
        "id": "B",
        "text": "MPU"
      },
      {
        "id": "C",
        "text": "MMU"
      },
      {
        "id": "D",
        "text": "ALU"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 60
  },
  {
    "type": "mcq",
    "question": "An external FPU was commonly used with:\na) A",
    "options": [
      {
        "id": "A",
        "text": "ARM Cortex-M4"
      },
      {
        "id": "B",
        "text": "Intel 8086"
      },
      {
        "id": "C",
        "text": "Modern Intel CPUs"
      },
      {
        "id": "D",
        "text": "All microcontrollers"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 60
  },
  {
    "type": "tf",
    "question": "The FPU handles integer arithmetic operations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 61
  },
  {
    "type": "tf",
    "question": "An FPU can be located inside the microprocessor, inside a microcontroller, or\nexternally.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 61
  },
  {
    "type": "tf",
    "question": "The MPU is physically placed between the cache and RAM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 61
  },
  {
    "type": "tf",
    "question": "The MPU defines memory regions and access permissions using software\nregisters.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 61
  },
  {
    "type": "tf",
    "question": "A hypervisor allows multiple operating systems to run independently on the\nsame hardware.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 61
  },
  {
    "type": "tf",
    "question": "The MMU translates physical addresses to virtual addresses.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 61
  },
  {
    "type": "tf",
    "question": "The MPU triggers a bus fault if an illegal memory access occurs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 61
  },
  {
    "type": "tf",
    "question": "An MMU is required to run an RTOS but not Linux.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 61
  },
  {
    "type": "tf",
    "question": "The FPU speeds up integer calculations.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 61
  },
  {
    "type": "tf",
    "question": "The MPU helps in task isolation and improves system security.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 61
  },
  {
    "type": "tf",
    "question": "Linux can run on a microcontroller without an MMU.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 61
  },
  {
    "type": "tf",
    "question": "The MMU allows applications to use more memory than physically\navailable by storing inactive pages on disk.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 61
  },
  {
    "type": "tf",
    "question": "The FPU is a part of the MPU.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 62
  },
  {
    "type": "tf",
    "question": "The MPU is used for virtual memory management.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 62
  },
  {
    "type": "tf",
    "question": "An FPU is essential for control systems and scientific computing.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 62
  },
  {
    "type": "tf",
    "question": "The MPU can prevent unprivileged code from accessing restricted memory\nregions.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 62
  },
  {
    "type": "tf",
    "question": "The MMU is only found in microprocessors, not microcontrollers.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 62
  },
  {
    "type": "tf",
    "question": "External FPUs are commonly used in modern ARM Cortex-M7\nmicrocontrollers.\n\nNote: Modern ARM Cortex-M7 microcontrollers have integrated FPUs.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 62
  },
  {
    "type": "tf",
    "question": "The MPU configuration is typically managed by the application software.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 62
  },
  {
    "type": "tf",
    "question": "The MMU enables paging and swapping in operating systems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 62
  },
  {
    "type": "mcq",
    "question": "Which buses are used to connect the CPU with memory?\na)",
    "options": [
      {
        "id": "A",
        "text": "Power bus and clock bus"
      },
      {
        "id": "B",
        "text": "Address bus, data bus, and control bus"
      },
      {
        "id": "C",
        "text": "Serial bus and parallel bus"
      },
      {
        "id": "D",
        "text": "Input bus and output bus"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 63
  },
  {
    "type": "mcq",
    "question": "In which direction does the address bus operate?\na)",
    "options": [
      {
        "id": "A",
        "text": "Bi-directional"
      },
      {
        "id": "B",
        "text": "Uni-directional from CPU to peripherals"
      },
      {
        "id": "C",
        "text": "Uni-directional from peripherals to CPU"
      },
      {
        "id": "D",
        "text": "Both a and b"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 63
  },
  {
    "type": "mcq",
    "question": "Which memory type is bi-directional with the data bus?\na)",
    "options": [
      {
        "id": "A",
        "text": "ROM"
      },
      {
        "id": "B",
        "text": "RAM"
      },
      {
        "id": "C",
        "text": "Both"
      },
      {
        "id": "D",
        "text": "Neither"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 63
  },
  {
    "type": "mcq",
    "question": "Which control line is used for writing to memory?\na)",
    "options": [
      {
        "id": "A",
        "text": "MRDC"
      },
      {
        "id": "B",
        "text": "IORC"
      },
      {
        "id": "C",
        "text": "IOWC"
      },
      {
        "id": "D",
        "text": "MWTC"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 63
  },
  {
    "type": "mcq",
    "question": "In Von-Neumann architecture, where are RAM, ROM, and I/O located?\na)",
    "options": [
      {
        "id": "A",
        "text": "Separate physical chips"
      },
      {
        "id": "B",
        "text": "Same memory system with different address ranges"
      },
      {
        "id": "C",
        "text": "Connected via separate buses"
      },
      {
        "id": "D",
        "text": "None of the above"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 63
  },
  {
    "type": "mcq",
    "question": "What does \"active low\" mean in control bus signals?\na)",
    "options": [
      {
        "id": "A",
        "text": "Signal is active when logic is high"
      },
      {
        "id": "B",
        "text": "Signal is active when logic is low"
      },
      {
        "id": "C",
        "text": "Signal is always high"
      },
      {
        "id": "D",
        "text": "Signal is always low"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 64
  },
  {
    "type": "mcq",
    "question": "Which architecture uses a single shared bus for instructions and data?\na)",
    "options": [
      {
        "id": "A",
        "text": "Harvard"
      },
      {
        "id": "B",
        "text": "Von-Neumann"
      },
      {
        "id": "C",
        "text": "Both"
      },
      {
        "id": "D",
        "text": "Neither"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 64
  },
  {
    "type": "mcq",
    "question": "In Harvard architecture, how are RAM and ROM addressed?\na)",
    "options": [
      {
        "id": "A",
        "text": "Same address range"
      },
      {
        "id": "B",
        "text": "Different address ranges"
      },
      {
        "id": "C",
        "text": "Only RAM is addressed"
      },
      {
        "id": "D",
        "text": "Only ROM is addressed"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 64
  },
  {
    "type": "mcq",
    "question": "Which instruction is used in Harvard architecture for accessing RAM?\na)",
    "options": [
      {
        "id": "A",
        "text": "Read/Write"
      },
      {
        "id": "B",
        "text": "Load/Store"
      },
      {
        "id": "C",
        "text": "Fetch/Execute"
      },
      {
        "id": "D",
        "text": "Input/Output"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 64
  },
  {
    "type": "mcq",
    "question": "Which architecture allows self-modifying code?\na) H",
    "options": [
      {
        "id": "A",
        "text": "Harvard"
      },
      {
        "id": "B",
        "text": "Von-Neumann"
      },
      {
        "id": "C",
        "text": "Both"
      },
      {
        "id": "D",
        "text": "Neither"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 64
  },
  {
    "type": "mcq",
    "question": "Which of the following is a disadvantage of Harvard architecture?\na) L",
    "options": [
      {
        "id": "A",
        "text": "Lower cost"
      },
      {
        "id": "B",
        "text": "Higher cost"
      },
      {
        "id": "C",
        "text": "Shared bus"
      },
      {
        "id": "D",
        "text": "Slower performance"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 65
  },
  {
    "type": "mcq",
    "question": "What is the main advantage of Harvard architecture?\na) S",
    "options": [
      {
        "id": "A",
        "text": "Single bus system"
      },
      {
        "id": "B",
        "text": "Ability to pipeline instructions and data"
      },
      {
        "id": "C",
        "text": "Cheaper implementation"
      },
      {
        "id": "D",
        "text": "Self-modifying code"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 65
  },
  {
    "type": "mcq",
    "question": "Which control signal is used for reading from an output device?\na) M",
    "options": [
      {
        "id": "A",
        "text": "MWTC"
      },
      {
        "id": "B",
        "text": "MRDC"
      },
      {
        "id": "C",
        "text": "IORC"
      },
      {
        "id": "D",
        "text": "IOWC"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 65
  },
  {
    "type": "mcq",
    "question": "In Von-Neumann, if CPU is fetching from ROM and needs data from RAM, it\nmust:\na) A",
    "options": [
      {
        "id": "A",
        "text": "Access both simultaneously"
      },
      {
        "id": "B",
        "text": "First complete the current fetch cycle"
      },
      {
        "id": "C",
        "text": "Switch buses"
      },
      {
        "id": "D",
        "text": "Ignore the request"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 65
  },
  {
    "type": "mcq",
    "question": "Flash memory is a type of:\na) R",
    "options": [
      {
        "id": "A",
        "text": "RAM"
      },
      {
        "id": "B",
        "text": "ROM"
      },
      {
        "id": "C",
        "text": "Cache"
      },
      {
        "id": "D",
        "text": "Register"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 65
  },
  {
    "type": "mcq",
    "question": "Which bus is bi-directional?\na) A",
    "options": [
      {
        "id": "A",
        "text": "Address bus"
      },
      {
        "id": "B",
        "text": "Control bus"
      },
      {
        "id": "C",
        "text": "Data bus"
      },
      {
        "id": "D",
        "text": "Instruction bus"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 66
  },
  {
    "type": "mcq",
    "question": "Harvard architecture is named after:\na) A",
    "options": [
      {
        "id": "A",
        "text": "A scientist"
      },
      {
        "id": "B",
        "text": "A university"
      },
      {
        "id": "C",
        "text": "A company"
      },
      {
        "id": "D",
        "text": "A city"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 66
  },
  {
    "type": "mcq",
    "question": "Which architecture is also called \"memory-mapped\"?\na) H",
    "options": [
      {
        "id": "A",
        "text": "Harvard"
      },
      {
        "id": "B",
        "text": "Von-Neumann"
      },
      {
        "id": "C",
        "text": "Both"
      },
      {
        "id": "D",
        "text": "Neither"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 66
  },
  {
    "type": "mcq",
    "question": "Which of the following is a feature of Von-Neumann architecture?\na) S",
    "options": [
      {
        "id": "A",
        "text": "Separate instruction and data buses"
      },
      {
        "id": "B",
        "text": "Higher performance"
      },
      {
        "id": "C",
        "text": "Cheaper cost"
      },
      {
        "id": "D",
        "text": "No chance of program corruption"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 66
  },
  {
    "type": "mcq",
    "question": "In Harvard architecture, to deal with ROM, you write:\na) L",
    "options": [
      {
        "id": "A",
        "text": "Load/Store"
      },
      {
        "id": "B",
        "text": "Read/Write"
      },
      {
        "id": "C",
        "text": "Input/Output"
      },
      {
        "id": "D",
        "text": "Fetch/Decode"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 66
  },
  {
    "type": "tf",
    "question": "The data bus is uni-directional.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "Address bus is bi-directional.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "ROM is bi-directional with the data bus.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "Control bus signals are always active high.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "In Von-Neumann architecture, RAM and ROM share the same address range.\n\nsystem )",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "Harvard architecture uses separate buses for instructions and data.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "Von-Neumann architecture allows simultaneous access to RAM and ROM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "MWTC stands for Memory Write Control.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "Harvard architecture is more expensive than Von-Neumann.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "In Harvard architecture, RAM and ROM have different address ranges.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "The control bus has only two lines.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "CPU can write to ROM under normal operation.\n\nhardware )",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "Von-Neumann architecture is named after a university.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 67
  },
  {
    "type": "tf",
    "question": "In Harvard architecture, you can write C code directly for ROM access.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 68
  },
  {
    "type": "tf",
    "question": "Self-modifying code is possible in Harvard architecture.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 68
  },
  {
    "type": "tf",
    "question": "IOWC is used for writing to input devices.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 68
  },
  {
    "type": "tf",
    "question": "Harvard architecture reduces memory alignment problems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 68
  },
  {
    "type": "tf",
    "question": "In Von-Neumann, program and data memory are physically separate.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 68
  },
  {
    "type": "tf",
    "question": "The data bus carries memory addresses.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 68
  },
  {
    "type": "tf",
    "question": "Harvard architecture needs more cables than Von-Neumann.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 68
  },
  {
    "type": "mcq",
    "question": "What are the two main I/O connection methods in Harvard Architecture?\na)",
    "options": [
      {
        "id": "A",
        "text": "Memory-Mapped and Port-Mapped"
      },
      {
        "id": "B",
        "text": "Serial and Parallel"
      },
      {
        "id": "C",
        "text": "Direct and Indirect"
      },
      {
        "id": "D",
        "text": "Synchronous and Asynchronous"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 69
  },
  {
    "type": "mcq",
    "question": "In Memory-Mapped I/O, how does the CPU communicate with I/O devices?\na)",
    "options": [
      {
        "id": "A",
        "text": "Using special IN/OUT instructions"
      },
      {
        "id": "B",
        "text": "Using the same instructions as for RAM (Load/Store)"
      },
      {
        "id": "C",
        "text": "Using separate buses for I/O"
      },
      {
        "id": "D",
        "text": "Using only ROM instructions"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 69
  },
  {
    "type": "mcq",
    "question": "In Port-Mapped I/O, which instruction is used to communicate with I/O\ndevices?\na)",
    "options": [
      {
        "id": "A",
        "text": "Load/Store"
      },
      {
        "id": "B",
        "text": "Read/Write"
      },
      {
        "id": "C",
        "text": "IN/OUT"
      },
      {
        "id": "D",
        "text": "Move/Copy"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 69
  },
  {
    "type": "mcq",
    "question": "Why is Harvard Architecture preferred in microcontrollers?\na)",
    "options": [
      {
        "id": "A",
        "text": "It uses fewer wires"
      },
      {
        "id": "B",
        "text": "Components are on one small chip"
      },
      {
        "id": "C",
        "text": "It supports pipelining"
      },
      {
        "id": "D",
        "text": "All of the above"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 69
  },
  {
    "type": "mcq",
    "question": "Which architecture is commonly used in personal computers?\na)",
    "options": [
      {
        "id": "A",
        "text": "Harvard"
      },
      {
        "id": "B",
        "text": "Von Neumann"
      },
      {
        "id": "C",
        "text": "RISC"
      },
      {
        "id": "D",
        "text": "CISC"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 69
  },
  {
    "type": "mcq",
    "question": "What is a disadvantage of Memory-Mapped I/O in Harvard systems?\na)",
    "options": [
      {
        "id": "A",
        "text": "It requires special IN/OUT instructions"
      },
      {
        "id": "B",
        "text": "CPU cannot access RAM and I/O simultaneously"
      },
      {
        "id": "C",
        "text": "It uses more bus sets"
      },
      {
        "id": "D",
        "text": "It is slower than Port-Mapped"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 70
  },
  {
    "type": "mcq",
    "question": "In pipelining, what happens during the 3rd cycle for a one-core CPU?\na)",
    "options": [
      {
        "id": "A",
        "text": "Only fetches the 3rd instruction"
      },
      {
        "id": "B",
        "text": "Executes 1st, decodes 2nd, fetches 3rd"
      },
      {
        "id": "C",
        "text": "Only decodes the 2nd instruction"
      },
      {
        "id": "D",
        "text": "Only writes back results"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 70
  },
  {
    "type": "mcq",
    "question": "Which architecture does NOT support pipelining?\na)",
    "options": [
      {
        "id": "A",
        "text": "Harvard"
      },
      {
        "id": "B",
        "text": "Von Neumann"
      },
      {
        "id": "C",
        "text": "RISC"
      },
      {
        "id": "D",
        "text": "Microcontroller"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 70
  },
  {
    "type": "mcq",
    "question": "What does MIPS stand for?\na)",
    "options": [
      {
        "id": "A",
        "text": "Millions of Instructions Per Second"
      },
      {
        "id": "B",
        "text": "Micro-Instructions Per Second"
      },
      {
        "id": "C",
        "text": "Memory Instructions Per Second"
      },
      {
        "id": "D",
        "text": "Machine Instructions Per Second"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 70
  },
  {
    "type": "mcq",
    "question": "Which type of processor typically supports pipelining?\na) C",
    "options": [
      {
        "id": "A",
        "text": "CISC"
      },
      {
        "id": "B",
        "text": "RISC"
      },
      {
        "id": "C",
        "text": "Both"
      },
      {
        "id": "D",
        "text": "Neither"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 70
  },
  {
    "type": "mcq",
    "question": "In Harvard Architecture, how are RAM and ROM typically connected?\na) T",
    "options": [
      {
        "id": "A",
        "text": "Through the same bus"
      },
      {
        "id": "B",
        "text": "Through separate buses"
      },
      {
        "id": "C",
        "text": "Through a shared cache"
      },
      {
        "id": "D",
        "text": "Through I/O ports"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 71
  },
  {
    "type": "mcq",
    "question": "What is the main benefit of using pipelining?\na) I",
    "options": [
      {
        "id": "A",
        "text": "Increases clock speed"
      },
      {
        "id": "B",
        "text": "Reduces power consumption"
      },
      {
        "id": "C",
        "text": "Increases instruction throughput"
      },
      {
        "id": "D",
        "text": "Reduces memory usage"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 71
  },
  {
    "type": "mcq",
    "question": "Why is Von Neumann used in PCs instead of Harvard?\na) P",
    "options": [
      {
        "id": "A",
        "text": "PCs have large-scale layouts with many wires"
      },
      {
        "id": "B",
        "text": "PCs load OS from disk into RAM"
      },
      {
        "id": "C",
        "text": "Both a and b"
      },
      {
        "id": "D",
        "text": "PCs use microcontrollers"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 71
  },
  {
    "type": "mcq",
    "question": "Which instruction set architecture (ISA) usually executes instructions in one\nclock cycle?\na) C",
    "options": [
      {
        "id": "A",
        "text": "CISC"
      },
      {
        "id": "B",
        "text": "RISC"
      },
      {
        "id": "C",
        "text": "Both"
      },
      {
        "id": "D",
        "text": "Neither"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 71
  },
  {
    "type": "mcq",
    "question": "In Port-Mapped I/O, how is the I/O address determined?\na) B",
    "options": [
      {
        "id": "A",
        "text": "By memory address range"
      },
      {
        "id": "B",
        "text": "By assembly instruction type (IN/OUT)"
      },
      {
        "id": "C",
        "text": "By bus number"
      },
      {
        "id": "D",
        "text": "By CPU clock cycle"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 71
  },
  {
    "type": "mcq",
    "question": "What does 8 MIPS indicate?\na) 8",
    "options": [
      {
        "id": "A",
        "text": "8 million instructions per second"
      },
      {
        "id": "B",
        "text": "8 micro-instructions per second"
      },
      {
        "id": "C",
        "text": "8 memory accesses per second"
      },
      {
        "id": "D",
        "text": "8 clock cycles per instruction"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 72
  },
  {
    "type": "mcq",
    "question": "Which of the following can Harvard Architecture support?\na) S",
    "options": [
      {
        "id": "A",
        "text": "Simultaneous RAM and ROM access"
      },
      {
        "id": "B",
        "text": "Pipelining"
      },
      {
        "id": "C",
        "text": "Both"
      },
      {
        "id": "D",
        "text": "Neither"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 72
  },
  {
    "type": "mcq",
    "question": "What is a key difference between Memory-Mapped and Port-Mapped I/O?\na) M",
    "options": [
      {
        "id": "A",
        "text": "Memory-Mapped uses IN/OUT instructions"
      },
      {
        "id": "B",
        "text": "Port-Mapped uses Load/Store for I/O"
      },
      {
        "id": "C",
        "text": "Memory-Mapped treats I/O as memory addresses"
      },
      {
        "id": "D",
        "text": "Port-Mapped uses the same bus for I/O and RAM"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 72
  },
  {
    "type": "mcq",
    "question": "Which component in a microcontroller is typically connected via a separate\nbus in Harvard Architecture?\na) R",
    "options": [
      {
        "id": "A",
        "text": "RAM"
      },
      {
        "id": "B",
        "text": "ROM"
      },
      {
        "id": "C",
        "text": "I/O"
      },
      {
        "id": "D",
        "text": "All of the above"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 72
  },
  {
    "type": "mcq",
    "question": "What is the main limitation of Von Neumann regarding pipelining?\na) I",
    "options": [
      {
        "id": "A",
        "text": "It cannot fetch and store instructions simultaneously"
      },
      {
        "id": "B",
        "text": "It uses too many buses"
      },
      {
        "id": "C",
        "text": "It is only for microcontrollers"
      },
      {
        "id": "D",
        "text": "It does not support ROM"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 72
  },
  {
    "type": "tf",
    "question": "Harvard Architecture uses the same bus for RAM and ROM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 73
  },
  {
    "type": "tf",
    "question": "Memory-Mapped I/O uses special IN/OUT instructions.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 73
  },
  {
    "type": "tf",
    "question": "Port-Mapped I/O allows simultaneous access to RAM and I/O.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 73
  },
  {
    "type": "tf",
    "question": "Von Neumann Architecture supports pipelining.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 73
  },
  {
    "type": "tf",
    "question": "Microcontrollers typically use Von Neumann Architecture.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 73
  },
  {
    "type": "tf",
    "question": "RISC processors generally support pipelining.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 73
  },
  {
    "type": "tf",
    "question": "CISC instructions are usually executed in one clock cycle.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 73
  },
  {
    "type": "tf",
    "question": "MIPS stands for Micro-Instructions Per Second.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 73
  },
  {
    "type": "tf",
    "question": "In Harvard Architecture, I/O can be connected via Memory-Mapped or Port-\nMapped methods.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 73
  },
  {
    "type": "tf",
    "question": "Pipeline increases instruction execution time.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 73
  },
  {
    "type": "tf",
    "question": "Memory-Mapped I/O allows CPU to access RAM and I/O simultaneously in\nHarvard systems.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 73
  },
  {
    "type": "tf",
    "question": "Von Neumann Architecture is used in PCs because of signal length and OS\nloading behavior.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 73
  },
  {
    "type": "tf",
    "question": "Harvard Architecture cannot support simultaneous access to RAM and\nROM.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 74
  },
  {
    "type": "tf",
    "question": "8 MIPS means a processor can execute 8 million instructions per second.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 74
  },
  {
    "type": "tf",
    "question": "In pipelining, the CPU fetches, decodes, and executes only one instruction\nat a time.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 74
  },
  {
    "type": "tf",
    "question": "Port-Mapped I/O is easier to program in C than Memory-Mapped I/O.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 74
  },
  {
    "type": "tf",
    "question": "Microcontrollers are usually CISC-based.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 74
  },
  {
    "type": "tf",
    "question": "The instruction cycle in Harvard is longer than in Von Neumann.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 74
  },
  {
    "type": "tf",
    "question": "In Memory-Mapped I/O, the I/O address range is the same as the RAM\naddress range.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "F",
    "source": "ES Questions 2025-2026.pdf",
    "page": 74
  },
  {
    "type": "tf",
    "question": "Pipelining is possible because Harvard uses separate buses for instructions\nand data.",
    "options": [
      {
        "id": "T",
        "text": "True"
      },
      {
        "id": "F",
        "text": "False"
      }
    ],
    "answer": "T",
    "source": "ES Questions 2025-2026.pdf",
    "page": 74
  },
  {
    "type": "mcq",
    "question": "What does a \"Microcontroller n-bit\" refer to?\na)",
    "options": [
      {
        "id": "A",
        "text": "The size of the program memory"
      },
      {
        "id": "B",
        "text": "The width of the data bus"
      },
      {
        "id": "C",
        "text": "The clock speed"
      },
      {
        "id": "D",
        "text": "The number of I/O pins"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 75
  },
  {
    "type": "mcq",
    "question": "In MIPS, \"Instructions\" refer to:\na)",
    "options": [
      {
        "id": "A",
        "text": "High-level language commands"
      },
      {
        "id": "B",
        "text": "Assembly instructions"
      },
      {
        "id": "C",
        "text": "Binary data"
      },
      {
        "id": "D",
        "text": "Micro-operations"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 75
  },
  {
    "type": "mcq",
    "question": "A clock in digital systems is typically a:\na)",
    "options": [
      {
        "id": "A",
        "text": "Sine wave"
      },
      {
        "id": "B",
        "text": "Square wave"
      },
      {
        "id": "C",
        "text": "Triangular wave"
      },
      {
        "id": "D",
        "text": "Pulse wave"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 75
  },
  {
    "type": "mcq",
    "question": "The relationship between frequency (F) and period (T) is:\na)",
    "options": [
      {
        "id": "A",
        "text": "F = T²"
      },
      {
        "id": "B",
        "text": "F = 1/T"
      },
      {
        "id": "C",
        "text": "T = F²"
      },
      {
        "id": "D",
        "text": "T = F/2"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 75
  },
  {
    "type": "mcq",
    "question": "If a clock frequency is 8 MHz, how many cycles occur per second?\na)",
    "options": [
      {
        "id": "A",
        "text": "8 thousand"
      },
      {
        "id": "B",
        "text": "8 million"
      },
      {
        "id": "C",
        "text": "8 billion"
      },
      {
        "id": "D",
        "text": "8 trillion"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 75
  },
  {
    "type": "mcq",
    "question": "In a RISC processor with 8 MHz clock, how many instructions per second can\nbe executed ideally?\na)",
    "options": [
      {
        "id": "A",
        "text": "8 thousand"
      },
      {
        "id": "B",
        "text": "8 million"
      },
      {
        "id": "C",
        "text": "4 million"
      },
      {
        "id": "D",
        "text": "16 million"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 76
  },
  {
    "type": "mcq",
    "question": "An RC oscillator uses which components?\na)",
    "options": [
      {
        "id": "A",
        "text": "Inductor and Capacitor"
      },
      {
        "id": "B",
        "text": "Resistor and Capacitor"
      },
      {
        "id": "C",
        "text": "Transistor and Diode"
      },
      {
        "id": "D",
        "text": "Resistor and Inductor"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 76
  },
  {
    "type": "mcq",
    "question": "Which clock system component has the highest accuracy?\na)",
    "options": [
      {
        "id": "A",
        "text": "RC Oscillator"
      },
      {
        "id": "B",
        "text": "Ceramic Resonator"
      },
      {
        "id": "C",
        "text": "Crystal Oscillator"
      },
      {
        "id": "D",
        "text": "555 Timer"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 76
  },
  {
    "type": "mcq",
    "question": "Which clock system is most affected by temperature changes?\na)",
    "options": [
      {
        "id": "A",
        "text": "RC Oscillator"
      },
      {
        "id": "B",
        "text": "Ceramic Resonator"
      },
      {
        "id": "C",
        "text": "Crystal Oscillator"
      },
      {
        "id": "D",
        "text": "All are equally affected"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 76
  },
  {
    "type": "mcq",
    "question": "Which has the lowest settling time?\na) R",
    "options": [
      {
        "id": "A",
        "text": "RC Oscillator"
      },
      {
        "id": "B",
        "text": "Ceramic Resonator"
      },
      {
        "id": "C",
        "text": "Crystal Oscillator"
      },
      {
        "id": "D",
        "text": "All are equal"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 76
  },
  {
    "type": "mcq",
    "question": "Which is most immune to electromagnetic interference?\na) R",
    "options": [
      {
        "id": "A",
        "text": "RC Oscillator"
      },
      {
        "id": "B",
        "text": "Ceramic Resonator"
      },
      {
        "id": "C",
        "text": "Crystal Oscillator"
      },
      {
        "id": "D",
        "text": "Both b and c"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 77
  },
  {
    "type": "mcq",
    "question": "Which is least immune to vibration?\na) R",
    "options": [
      {
        "id": "A",
        "text": "RC Oscillator"
      },
      {
        "id": "B",
        "text": "Ceramic Resonator"
      },
      {
        "id": "C",
        "text": "Crystal Oscillator"
      },
      {
        "id": "D",
        "text": "All are immune"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 77
  },
  {
    "type": "mcq",
    "question": "A ceramic resonator is a type of:\na) E",
    "options": [
      {
        "id": "A",
        "text": "Electrical clock system"
      },
      {
        "id": "B",
        "text": "Mechanical clock system"
      },
      {
        "id": "C",
        "text": "Software-based clock"
      },
      {
        "id": "D",
        "text": "Optical clock"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 77
  },
  {
    "type": "mcq",
    "question": "The 555 timer is commonly used in:\na) C",
    "options": [
      {
        "id": "A",
        "text": "Crystal Oscillators"
      },
      {
        "id": "B",
        "text": "RC Oscillators"
      },
      {
        "id": "C",
        "text": "Ceramic Resonators"
      },
      {
        "id": "D",
        "text": "None of the above"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 77
  },
  {
    "type": "mcq",
    "question": "What does MIPS stand for?\na) M",
    "options": [
      {
        "id": "A",
        "text": "Micro Instructions Per Second"
      },
      {
        "id": "B",
        "text": "Million Instructions Per Second"
      },
      {
        "id": "C",
        "text": "Mega Instructions Per Second"
      },
      {
        "id": "D",
        "text": "Microprocessor Instructions Per Second"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 77
  },
  {
    "type": "mcq",
    "question": "In a CPU pipeline, the stages typically include:\na) F",
    "options": [
      {
        "id": "A",
        "text": "Fetch, Decode, Execute"
      },
      {
        "id": "B",
        "text": "Input, Process, Output"
      },
      {
        "id": "C",
        "text": "Read, Write, Erase"
      },
      {
        "id": "D",
        "text": "Load, Store, Jump"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 78
  },
  {
    "type": "mcq",
    "question": "If an arithmetic operation requires more than 8 bits in an 8-bit\nmicrocontroller, it will be:\na) T",
    "options": [
      {
        "id": "A",
        "text": "Truncated"
      },
      {
        "id": "B",
        "text": "Ignored"
      },
      {
        "id": "C",
        "text": "Divided into multiple operations"
      },
      {
        "id": "D",
        "text": "Handled in hardware automatically"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 78
  },
  {
    "type": "mcq",
    "question": "Which component is NOT typically used to generate a clock signal in\nembedded systems?\na) 5",
    "options": [
      {
        "id": "A",
        "text": "555 Timer"
      },
      {
        "id": "B",
        "text": "Crystal Oscillator"
      },
      {
        "id": "C",
        "text": "Ceramic Resonator"
      },
      {
        "id": "D",
        "text": "Transformer"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 78
  },
  {
    "type": "mcq",
    "question": "The speed of a RISC microprocessor depends on:\na) T",
    "options": [
      {
        "id": "A",
        "text": "The number of cores"
      },
      {
        "id": "B",
        "text": "The clock speed"
      },
      {
        "id": "C",
        "text": "The cache size"
      },
      {
        "id": "D",
        "text": "The operating system"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 78
  },
  {
    "type": "mcq",
    "question": "Which clock source is generally the cheapest?\na) C",
    "options": [
      {
        "id": "A",
        "text": "Crystal Oscillator"
      },
      {
        "id": "B",
        "text": "Ceramic Resonator"
      },
      {
        "id": "C",
        "text": "RC Oscillator"
      },
      {
        "id": "D",
        "text": "All cost the same"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 78
  },
  {
    "type": "mcq",
    "question": "What is memory mapping?\na)",
    "options": [
      {
        "id": "A",
        "text": "A method to increase CPU speed"
      },
      {
        "id": "B",
        "text": "A technique to assign specific address ranges to memory or I/O devices"
      },
      {
        "id": "C",
        "text": "A way to reduce power consumption"
      },
      {
        "id": "D",
        "text": "A technique to map I/O ports to CPU registers"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 81
  },
  {
    "type": "mcq",
    "question": "In embedded systems, which CPU architecture is commonly used internally?\na)",
    "options": [
      {
        "id": "A",
        "text": "Von Neumann"
      },
      {
        "id": "B",
        "text": "Harvard"
      },
      {
        "id": "C",
        "text": "RISC"
      },
      {
        "id": "D",
        "text": "CISC"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 81
  },
  {
    "type": "mcq",
    "question": "How does the CPU access I/O devices in a memory-mapped system?\na)",
    "options": [
      {
        "id": "A",
        "text": "Using special I/O instructions"
      },
      {
        "id": "B",
        "text": "Using normal load/store instructions"
      },
      {
        "id": "C",
        "text": "Using polling only"
      },
      {
        "id": "D",
        "text": "Using DMA only"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 81
  },
  {
    "type": "mcq",
    "question": "What is GPIO?\na)",
    "options": [
      {
        "id": "A",
        "text": "General-Port Input/Output"
      },
      {
        "id": "B",
        "text": "General-Purpose Input/Output"
      },
      {
        "id": "C",
        "text": "General-Processor Input/Output"
      },
      {
        "id": "D",
        "text": "General-Program Input/Output"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 81
  },
  {
    "type": "mcq",
    "question": "Each peripheral in a memory-mapped system has:\na)",
    "options": [
      {
        "id": "A",
        "text": "Only a base address"
      },
      {
        "id": "B",
        "text": "Only an offset"
      },
      {
        "id": "C",
        "text": "A base address and an offset"
      },
      {
        "id": "D",
        "text": "A fixed address in ROM"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 81
  },
  {
    "type": "mcq",
    "question": "What does TRM stand for?\na)",
    "options": [
      {
        "id": "A",
        "text": "Technical Reference Manual"
      },
      {
        "id": "B",
        "text": "Technical Resource Manual"
      },
      {
        "id": "C",
        "text": "Technical Register Manual"
      },
      {
        "id": "D",
        "text": "Technical Revision Manual"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 82
  },
  {
    "type": "mcq",
    "question": "In the TRM, the section that contains base addresses and sizes of all\nperipherals is:\na)",
    "options": [
      {
        "id": "A",
        "text": "GPIO section"
      },
      {
        "id": "B",
        "text": "Memory map section"
      },
      {
        "id": "C",
        "text": "Interrupt section"
      },
      {
        "id": "D",
        "text": "Bus interface section"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 82
  },
  {
    "type": "mcq",
    "question": "What is used to convert between different bus interface protocols?\na)",
    "options": [
      {
        "id": "A",
        "text": "Converter"
      },
      {
        "id": "B",
        "text": "Adapter"
      },
      {
        "id": "C",
        "text": "Bridge"
      },
      {
        "id": "D",
        "text": "Router"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 82
  },
  {
    "type": "mcq",
    "question": "Which of the following is a type of system bus mentioned?\na)",
    "options": [
      {
        "id": "A",
        "text": "USB"
      },
      {
        "id": "B",
        "text": "AXI"
      },
      {
        "id": "C",
        "text": "PCI"
      },
      {
        "id": "D",
        "text": "SPI"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 82
  },
  {
    "type": "mcq",
    "question": "Who typically designs the bus matrix in a microcontroller?\na) E",
    "options": [
      {
        "id": "A",
        "text": "Embedded system engineer"
      },
      {
        "id": "B",
        "text": "Digital designer"
      },
      {
        "id": "C",
        "text": "Microcontroller company (e.g., ARM)"
      },
      {
        "id": "D",
        "text": "Software developer"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 82
  },
  {
    "type": "mcq",
    "question": "What is an interrupt?\na) A",
    "options": [
      {
        "id": "A",
        "text": "A hardware failure"
      },
      {
        "id": "B",
        "text": "A mechanism to temporarily halt normal program execution"
      },
      {
        "id": "C",
        "text": "A type of memory"
      },
      {
        "id": "D",
        "text": "A debugging tool"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 83
  },
  {
    "type": "mcq",
    "question": "What routine is executed when an interrupt occurs?\na) M",
    "options": [
      {
        "id": "A",
        "text": "Main routine"
      },
      {
        "id": "B",
        "text": "Polling routine"
      },
      {
        "id": "C",
        "text": "Interrupt Service Routine (ISR)"
      },
      {
        "id": "D",
        "text": "Boot routine"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 83
  },
  {
    "type": "mcq",
    "question": "What is polling?\na) A",
    "options": [
      {
        "id": "A",
        "text": "A method where the CPU waits for an interrupt"
      },
      {
        "id": "B",
        "text": "A method where a device continuously checks another device’s status"
      },
      {
        "id": "C",
        "text": "A method to map memory addresses"
      },
      {
        "id": "D",
        "text": "A method to handle DMA"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 83
  },
  {
    "type": "mcq",
    "question": "Which is more efficient in terms of CPU usage?\na) P",
    "options": [
      {
        "id": "A",
        "text": "Polling"
      },
      {
        "id": "B",
        "text": "Interrupts"
      },
      {
        "id": "C",
        "text": "Both are equal"
      },
      {
        "id": "D",
        "text": "Neither"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 83
  },
  {
    "type": "mcq",
    "question": "In Harvard architecture, program memory and data memory are:\na) S",
    "options": [
      {
        "id": "A",
        "text": "Shared"
      },
      {
        "id": "B",
        "text": "Separate"
      },
      {
        "id": "C",
        "text": "Virtual"
      },
      {
        "id": "D",
        "text": "Cache only"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 83
  },
  {
    "type": "mcq",
    "question": "The offset in a memory-mapped peripheral is used to:\na) A",
    "options": [
      {
        "id": "A",
        "text": "Access different registers within the peripheral"
      },
      {
        "id": "B",
        "text": "Access the base address"
      },
      {
        "id": "C",
        "text": "Reset the peripheral"
      },
      {
        "id": "D",
        "text": "Change the peripheral type"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 84
  },
  {
    "type": "mcq",
    "question": "An example of a GPIO register is:\na) D",
    "options": [
      {
        "id": "A",
        "text": "Direction Register (DR)"
      },
      {
        "id": "B",
        "text": "Status Register (SR)"
      },
      {
        "id": "C",
        "text": "Control Register (CR)"
      },
      {
        "id": "D",
        "text": "All of the above"
      }
    ],
    "answer": "D",
    "source": "ES Questions 2025-2026.pdf",
    "page": 84
  },
  {
    "type": "mcq",
    "question": "The system bus connects:\na) C",
    "options": [
      {
        "id": "A",
        "text": "CPU to peripherals"
      },
      {
        "id": "B",
        "text": "CPU to memory only"
      },
      {
        "id": "C",
        "text": "Peripherals to peripherals"
      },
      {
        "id": "D",
        "text": "CPU to CPU"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 84
  },
  {
    "type": "mcq",
    "question": "Which component initiates a transaction on the bus?\na) S",
    "options": [
      {
        "id": "A",
        "text": "Slave"
      },
      {
        "id": "B",
        "text": "Master"
      },
      {
        "id": "C",
        "text": "Bridge"
      },
      {
        "id": "D",
        "text": "None"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 84
  },
  {
    "type": "mcq",
    "question": "What is the purpose of the bus matrix?\na) T",
    "options": [
      {
        "id": "A",
        "text": "To convert Harvard output to memory-mapped addresses"
      },
      {
        "id": "B",
        "text": "To increase bus speed"
      },
      {
        "id": "C",
        "text": "To reduce power"
      },
      {
        "id": "D",
        "text": "To connect only masters"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 84
  },
  {
    "type": "mcq",
    "question": "What is an interrupt?\na)",
    "options": [
      {
        "id": "A",
        "text": "A mechanism for continuous checking of device status"
      },
      {
        "id": "B",
        "text": "A temporary halt in normal program execution to handle a high-priority"
      },
      {
        "id": "C",
        "text": "A method for polling external devices"
      },
      {
        "id": "D",
        "text": "A subroutine for managing program flow"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 87
  },
  {
    "type": "mcq",
    "question": "Polling involves:\na)",
    "options": [
      {
        "id": "A",
        "text": "Halting program execution temporarily"
      },
      {
        "id": "B",
        "text": "Continuously checking device status in a loop"
      },
      {
        "id": "C",
        "text": "Using interrupts to handle events"
      },
      {
        "id": "D",
        "text": "Ignoring external events"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 87
  },
  {
    "type": "mcq",
    "question": "Which is a key advantage of interrupts over polling?\na)",
    "options": [
      {
        "id": "A",
        "text": "Simpler implementation"
      },
      {
        "id": "B",
        "text": "Lower power consumption"
      },
      {
        "id": "C",
        "text": "Real-time response to external events"
      },
      {
        "id": "D",
        "text": "Reduced memory usage"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 87
  },
  {
    "type": "mcq",
    "question": "What triggers an external interrupt?\na)",
    "options": [
      {
        "id": "A",
        "text": "Software command"
      },
      {
        "id": "B",
        "text": "Timer overflow"
      },
      {
        "id": "C",
        "text": "Peripheral device like a sensor"
      },
      {
        "id": "D",
        "text": "System error"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 87
  },
  {
    "type": "mcq",
    "question": "The table that maps interrupts to their service routines is called:\na)",
    "options": [
      {
        "id": "A",
        "text": "Interrupt Service Table"
      },
      {
        "id": "B",
        "text": "Interrupt Vector Table"
      },
      {
        "id": "C",
        "text": "Context Switch Table"
      },
      {
        "id": "D",
        "text": "Priority Table"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 87
  },
  {
    "type": "mcq",
    "question": "What is saved during context switching?\na)",
    "options": [
      {
        "id": "A",
        "text": "Only the program counter"
      },
      {
        "id": "B",
        "text": "Registers and program counter"
      },
      {
        "id": "C",
        "text": "Only the interrupt vector"
      },
      {
        "id": "D",
        "text": "Only the stack pointer"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 88
  },
  {
    "type": "mcq",
    "question": "Which of the following is a software interrupt?\na)",
    "options": [
      {
        "id": "A",
        "text": "Button press"
      },
      {
        "id": "B",
        "text": "Timer interrupt"
      },
      {
        "id": "C",
        "text": "Power failure"
      },
      {
        "id": "D",
        "text": "Sensor signal"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 88
  },
  {
    "type": "mcq",
    "question": "Non-Maskable Interrupts (NMI) are:\na)",
    "options": [
      {
        "id": "A",
        "text": "Always disabled"
      },
      {
        "id": "B",
        "text": "Used for non-critical events"
      },
      {
        "id": "C",
        "text": "Cannot be disabled"
      },
      {
        "id": "D",
        "text": "Generated only by timers"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 88
  },
  {
    "type": "mcq",
    "question": "An ISR should generally:\na)",
    "options": [
      {
        "id": "A",
        "text": "Be long and complex"
      },
      {
        "id": "B",
        "text": "Disable all interrupts"
      },
      {
        "id": "C",
        "text": "Avoid blocking operations"
      },
      {
        "id": "D",
        "text": "Call other ISRs"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 88
  },
  {
    "type": "mcq",
    "question": "Interrupt nesting allows:\na) L",
    "options": [
      {
        "id": "A",
        "text": "Lower-priority interrupts to preempt higher-priority ones"
      },
      {
        "id": "B",
        "text": "Only one interrupt at a time"
      },
      {
        "id": "C",
        "text": "Higher-priority interrupts to preempt lower-priority ones"
      },
      {
        "id": "D",
        "text": "No interrupts during ISR execution"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 88
  },
  {
    "type": "mcq",
    "question": "Masking interrupts means:\na) D",
    "options": [
      {
        "id": "A",
        "text": "Disabling all interrupts"
      },
      {
        "id": "B",
        "text": "Ignoring interrupts"
      },
      {
        "id": "C",
        "text": "Disabling specific interrupts based on priority"
      },
      {
        "id": "D",
        "text": "Enabling all interrupts"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 89
  },
  {
    "type": "mcq",
    "question": "Which is a common internal interrupt source?\na) U",
    "options": [
      {
        "id": "A",
        "text": "UART data receipt"
      },
      {
        "id": "B",
        "text": "Button press"
      },
      {
        "id": "C",
        "text": "Timer overflow"
      },
      {
        "id": "D",
        "text": "Sensor signal"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 89
  },
  {
    "type": "mcq",
    "question": "What is interrupt latency?\na) T",
    "options": [
      {
        "id": "A",
        "text": "Time between ISR start and end"
      },
      {
        "id": "B",
        "text": "Time between interrupt arrival and ISR execution"
      },
      {
        "id": "C",
        "text": "Time for context saving"
      },
      {
        "id": "D",
        "text": "Time for interrupt masking"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 89
  },
  {
    "type": "mcq",
    "question": "A Watchdog Timer interrupt is used to:\na) H",
    "options": [
      {
        "id": "A",
        "text": "Handle periodic tasks"
      },
      {
        "id": "B",
        "text": "Reset the system on software malfunction"
      },
      {
        "id": "C",
        "text": "Manage UART communication"
      },
      {
        "id": "D",
        "text": "Read sensor data"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 89
  },
  {
    "type": "mcq",
    "question": "In an embedded system, a button press is typically handled by:\na) P",
    "options": [
      {
        "id": "A",
        "text": "Polling"
      },
      {
        "id": "B",
        "text": "Timer interrupt"
      },
      {
        "id": "C",
        "text": "External interrupt"
      },
      {
        "id": "D",
        "text": "Software interrupt"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 89
  },
  {
    "type": "mcq",
    "question": "During ISR execution, interrupts are generally:\na) E",
    "options": [
      {
        "id": "A",
        "text": "Enabled"
      },
      {
        "id": "B",
        "text": "Disabled"
      },
      {
        "id": "C",
        "text": "Masked"
      },
      {
        "id": "D",
        "text": "Nested"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 90
  },
  {
    "type": "mcq",
    "question": "Which factor does NOT affect interrupt latency?\na) I",
    "options": [
      {
        "id": "A",
        "text": "Interrupt priority"
      },
      {
        "id": "B",
        "text": "ISR length"
      },
      {
        "id": "C",
        "text": "Processor clock speed"
      },
      {
        "id": "D",
        "text": "Context switching time"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 90
  },
  {
    "type": "mcq",
    "question": "An example of a maskable interrupt is:\na) P",
    "options": [
      {
        "id": "A",
        "text": "Power failure interrupt"
      },
      {
        "id": "B",
        "text": "Timer interrupt"
      },
      {
        "id": "C",
        "text": "Non-Maskable Interrupt (NMI)"
      },
      {
        "id": "D",
        "text": "Memory error interrupt"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 90
  },
  {
    "type": "mcq",
    "question": "The step “Interrupt Vector Lookup” occurs:\na) B",
    "options": [
      {
        "id": "A",
        "text": "Before the interrupt occurs"
      },
      {
        "id": "B",
        "text": "After ISR execution"
      },
      {
        "id": "C",
        "text": "Immediately after the interrupt triggers"
      },
      {
        "id": "D",
        "text": "During context saving"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 90
  },
  {
    "type": "mcq",
    "question": "Which is a key characteristic of an ISR?\na) L",
    "options": [
      {
        "id": "A",
        "text": "Long execution time"
      },
      {
        "id": "B",
        "text": "Blocking I/O operations"
      },
      {
        "id": "C",
        "text": "Quick execution"
      },
      {
        "id": "D",
        "text": "Interrupt nesting allowed"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 90
  },
  {
    "type": "mcq",
    "question": "Which of the following is an on-board communication interface?\na)",
    "options": [
      {
        "id": "A",
        "text": "USB"
      },
      {
        "id": "B",
        "text": "Ethernet"
      },
      {
        "id": "C",
        "text": "I2C"
      },
      {
        "id": "D",
        "text": "RS232"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 93
  },
  {
    "type": "mcq",
    "question": "How many wires are used in the I2C protocol?\na)",
    "options": [
      {
        "id": "A",
        "text": "1"
      },
      {
        "id": "B",
        "text": "2"
      },
      {
        "id": "C",
        "text": "4"
      },
      {
        "id": "D",
        "text": "8"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 93
  },
  {
    "type": "mcq",
    "question": "Which protocol is known for high-speed, full-duplex communication and\nuses 4 wires?\na)",
    "options": [
      {
        "id": "A",
        "text": "UART"
      },
      {
        "id": "B",
        "text": "I2C"
      },
      {
        "id": "C",
        "text": "SPI"
      },
      {
        "id": "D",
        "text": "CAN"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 93
  },
  {
    "type": "mcq",
    "question": "Which I2C speed mode supports 3.4 Mbps?\na)",
    "options": [
      {
        "id": "A",
        "text": "Standard"
      },
      {
        "id": "B",
        "text": "Fast mode"
      },
      {
        "id": "C",
        "text": "High Speed"
      },
      {
        "id": "D",
        "text": "Ultra Speed"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 93
  },
  {
    "type": "mcq",
    "question": "Which protocol does NOT require a clock signal for synchronization?\na)",
    "options": [
      {
        "id": "A",
        "text": "SPI"
      },
      {
        "id": "B",
        "text": "I2C"
      },
      {
        "id": "C",
        "text": "UART"
      },
      {
        "id": "D",
        "text": "CAN"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 93
  },
  {
    "type": "mcq",
    "question": "What does SPI stand for?\na)",
    "options": [
      {
        "id": "A",
        "text": "Serial Peripheral Interconnect"
      },
      {
        "id": "B",
        "text": "Serial Peripheral Interface"
      },
      {
        "id": "C",
        "text": "Synchronous Peripheral Interface"
      },
      {
        "id": "D",
        "text": "Serial Parallel Interface"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 94
  },
  {
    "type": "mcq",
    "question": "Which protocol is commonly used in automotive systems for its robustness?\na)",
    "options": [
      {
        "id": "A",
        "text": "USB"
      },
      {
        "id": "B",
        "text": "UART"
      },
      {
        "id": "C",
        "text": "CAN"
      },
      {
        "id": "D",
        "text": "Bluetooth"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 94
  },
  {
    "type": "mcq",
    "question": "Which of these is a wireless communication protocol?\na)",
    "options": [
      {
        "id": "A",
        "text": "SPI"
      },
      {
        "id": "B",
        "text": "I2C"
      },
      {
        "id": "C",
        "text": "Bluetooth"
      },
      {
        "id": "D",
        "text": "UART"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 94
  },
  {
    "type": "mcq",
    "question": "Which protocol is suitable for battery-powered devices due to low power\nconsumption?\na)",
    "options": [
      {
        "id": "A",
        "text": "USB"
      },
      {
        "id": "B",
        "text": "Bluetooth Low Energy"
      },
      {
        "id": "C",
        "text": "Ethernet"
      },
      {
        "id": "D",
        "text": "SPI"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 94
  },
  {
    "type": "mcq",
    "question": "How many masters does SPI support?\na) 1",
    "options": [
      {
        "id": "A",
        "text": "1"
      },
      {
        "id": "B",
        "text": "2"
      },
      {
        "id": "C",
        "text": "Multiple"
      },
      {
        "id": "D",
        "text": "None"
      }
    ],
    "answer": "A",
    "source": "ES Questions 2025-2026.pdf",
    "page": 94
  },
  {
    "type": "mcq",
    "question": "Which protocol uses TX and RX lines?\na) S",
    "options": [
      {
        "id": "A",
        "text": "SPI"
      },
      {
        "id": "B",
        "text": "I2C"
      },
      {
        "id": "C",
        "text": "UART"
      },
      {
        "id": "D",
        "text": "CAN"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 95
  },
  {
    "type": "mcq",
    "question": "What is the main disadvantage of SPI?\na) R",
    "options": [
      {
        "id": "A",
        "text": "Requires only 2 wires"
      },
      {
        "id": "B",
        "text": "No error checking"
      },
      {
        "id": "C",
        "text": "Low speed"
      },
      {
        "id": "D",
        "text": "Limited to one slave"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 95
  },
  {
    "type": "mcq",
    "question": "Which protocol is used for connecting sensors to microcontrollers with\nminimal wiring?\na) U",
    "options": [
      {
        "id": "A",
        "text": "USB"
      },
      {
        "id": "B",
        "text": "Ethernet"
      },
      {
        "id": "C",
        "text": "I2C"
      },
      {
        "id": "D",
        "text": "CAN"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 95
  },
  {
    "type": "mcq",
    "question": "What does UART convert data between?\na) A",
    "options": [
      {
        "id": "A",
        "text": "Analog and digital"
      },
      {
        "id": "B",
        "text": "Serial and parallel"
      },
      {
        "id": "C",
        "text": "Wired and wireless"
      },
      {
        "id": "D",
        "text": "High and low voltage"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 95
  },
  {
    "type": "mcq",
    "question": "Which protocol is designed for industrial environments with high noise?\na) U",
    "options": [
      {
        "id": "A",
        "text": "USB"
      },
      {
        "id": "B",
        "text": "UART"
      },
      {
        "id": "C",
        "text": "CAN"
      },
      {
        "id": "D",
        "text": "I2C"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 95
  },
  {
    "type": "mcq",
    "question": "Which of the following provides power to connected devices?\na) U",
    "options": [
      {
        "id": "A",
        "text": "UART"
      },
      {
        "id": "B",
        "text": "SPI"
      },
      {
        "id": "C",
        "text": "USB"
      },
      {
        "id": "D",
        "text": "I2C"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 96
  },
  {
    "type": "mcq",
    "question": "Which communication type sends multiple bits at the same time?\na) S",
    "options": [
      {
        "id": "A",
        "text": "Serial"
      },
      {
        "id": "B",
        "text": "Parallel"
      },
      {
        "id": "C",
        "text": "Synchronous"
      },
      {
        "id": "D",
        "text": "Asynchronous"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 96
  },
  {
    "type": "mcq",
    "question": "Which protocol is commonly used in IoT devices for internet connectivity?\na) B",
    "options": [
      {
        "id": "A",
        "text": "Bluetooth"
      },
      {
        "id": "B",
        "text": "Wi-Fi"
      },
      {
        "id": "C",
        "text": "CAN"
      },
      {
        "id": "D",
        "text": "I2C"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 96
  },
  {
    "type": "mcq",
    "question": "Which factor is NOT mentioned for choosing a communication protocol?\na) D",
    "options": [
      {
        "id": "A",
        "text": "Distance"
      },
      {
        "id": "B",
        "text": "Cost"
      },
      {
        "id": "C",
        "text": "Data Rate"
      },
      {
        "id": "D",
        "text": "Power Consumption"
      }
    ],
    "answer": "B",
    "source": "ES Questions 2025-2026.pdf",
    "page": 96
  },
  {
    "type": "mcq",
    "question": "Which protocol is used in car engine control systems?\na) U",
    "options": [
      {
        "id": "A",
        "text": "USB"
      },
      {
        "id": "B",
        "text": "SPI"
      },
      {
        "id": "C",
        "text": "CAN"
      },
      {
        "id": "D",
        "text": "UART"
      }
    ],
    "answer": "C",
    "source": "ES Questions 2025-2026.pdf",
    "page": 96
  }
]