#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d6f4d1fc30 .scope module, "main" "main" 2 45;
 .timescale 0 0;
v000001d6f4d7d740_0 .var "A", 7 0;
v000001d6f4d7c200_0 .var "B", 7 0;
v000001d6f4d7bb20_0 .net "Cout", 0 0, L_000001d6f4d83390;  1 drivers
v000001d6f4d7c340_0 .net "S", 7 0, L_000001d6f4d7eaa0;  1 drivers
S_000001d6f4d1ff50 .scope module, "add8" "eightbitadd" 2 50, 2 27 0, S_000001d6f4d1fc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
v000001d6f4d7cb60_0 .net "A", 7 0, v000001d6f4d7d740_0;  1 drivers
v000001d6f4d7ce80_0 .net "B", 7 0, v000001d6f4d7c200_0;  1 drivers
v000001d6f4d7d560_0 .net "C", 6 0, L_000001d6f4d80120;  1 drivers
v000001d6f4d7d600_0 .net "Cout", 0 0, L_000001d6f4d83390;  alias, 1 drivers
v000001d6f4d7c2a0_0 .net "S", 7 0, L_000001d6f4d7eaa0;  alias, 1 drivers
L_000001d6f4d7c8e0 .part v000001d6f4d7d740_0, 0, 1;
L_000001d6f4d7c980 .part v000001d6f4d7c200_0, 0, 1;
L_000001d6f4d7ca20 .part v000001d6f4d7d740_0, 1, 1;
L_000001d6f4d7f680 .part v000001d6f4d7c200_0, 1, 1;
L_000001d6f4d80300 .part L_000001d6f4d80120, 0, 1;
L_000001d6f4d7f5e0 .part v000001d6f4d7d740_0, 2, 1;
L_000001d6f4d7ffe0 .part v000001d6f4d7c200_0, 2, 1;
L_000001d6f4d80760 .part L_000001d6f4d80120, 1, 1;
L_000001d6f4d7ef00 .part v000001d6f4d7d740_0, 3, 1;
L_000001d6f4d803a0 .part v000001d6f4d7c200_0, 3, 1;
L_000001d6f4d7fb80 .part L_000001d6f4d80120, 2, 1;
L_000001d6f4d7f220 .part v000001d6f4d7d740_0, 4, 1;
L_000001d6f4d804e0 .part v000001d6f4d7c200_0, 4, 1;
L_000001d6f4d7f4a0 .part L_000001d6f4d80120, 3, 1;
L_000001d6f4d80580 .part v000001d6f4d7d740_0, 5, 1;
L_000001d6f4d7f400 .part v000001d6f4d7c200_0, 5, 1;
L_000001d6f4d7f720 .part L_000001d6f4d80120, 4, 1;
LS_000001d6f4d80120_0_0 .concat8 [ 1 1 1 1], L_000001d6f4d1f7c0, L_000001d6f4d1eb80, L_000001d6f4d1f210, L_000001d6f4d1f130;
LS_000001d6f4d80120_0_4 .concat8 [ 1 1 1 0], L_000001d6f4d1ebf0, L_000001d6f4d82c20, L_000001d6f4d837f0;
L_000001d6f4d80120 .concat8 [ 4 3 0 0], LS_000001d6f4d80120_0_0, LS_000001d6f4d80120_0_4;
L_000001d6f4d80620 .part v000001d6f4d7d740_0, 6, 1;
L_000001d6f4d7f9a0 .part v000001d6f4d7c200_0, 6, 1;
L_000001d6f4d80440 .part L_000001d6f4d80120, 5, 1;
LS_000001d6f4d7eaa0_0_0 .concat8 [ 1 1 1 1], L_000001d6f4d1f360, L_000001d6f4d1ee20, L_000001d6f4d1f0c0, L_000001d6f4d1f910;
LS_000001d6f4d7eaa0_0_4 .concat8 [ 1 1 1 1], L_000001d6f4d1eaa0, L_000001d6f4d1edb0, L_000001d6f4d83010, L_000001d6f4d82b40;
L_000001d6f4d7eaa0 .concat8 [ 4 4 0 0], LS_000001d6f4d7eaa0_0_0, LS_000001d6f4d7eaa0_0_4;
L_000001d6f4d7f7c0 .part v000001d6f4d7d740_0, 7, 1;
L_000001d6f4d7e960 .part v000001d6f4d7c200_0, 7, 1;
L_000001d6f4d80260 .part L_000001d6f4d80120, 6, 1;
S_000001d6f4d0c270 .scope module, "fa2" "fulladd" 2 35, 2 17 0, S_000001d6f4d1ff50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_000001d6f4d1eb80 .functor OR 1, L_000001d6f4d1f590, L_000001d6f4d1f8a0, C4<0>, C4<0>;
v000001d6f4d1b140_0 .net "A", 0 0, L_000001d6f4d7ca20;  1 drivers
v000001d6f4d1b1e0_0 .net "B", 0 0, L_000001d6f4d7f680;  1 drivers
v000001d6f4d1bd20_0 .net "C0", 0 0, L_000001d6f4d1f8a0;  1 drivers
v000001d6f4d1b320_0 .net "C1", 0 0, L_000001d6f4d1f590;  1 drivers
v000001d6f4d1bbe0_0 .net "Cin", 0 0, L_000001d6f4d80300;  1 drivers
v000001d6f4d1b3c0_0 .net "Cout", 0 0, L_000001d6f4d1eb80;  1 drivers
v000001d6f4d1bdc0_0 .net "S", 0 0, L_000001d6f4d1ee20;  1 drivers
v000001d6f4d1b460_0 .net "S0", 0 0, L_000001d6f4d1f830;  1 drivers
S_000001d6f4d0c400 .scope module, "ha1" "halfadd" 2 22, 2 8 0, S_000001d6f4d0c270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d1f830 .functor XOR 1, L_000001d6f4d7ca20, L_000001d6f4d7f680, C4<0>, C4<0>;
L_000001d6f4d1f8a0 .functor AND 1, L_000001d6f4d7ca20, L_000001d6f4d7f680, C4<1>, C4<1>;
v000001d6f4d1af60_0 .net "A", 0 0, L_000001d6f4d7ca20;  alias, 1 drivers
v000001d6f4d1ae20_0 .net "B", 0 0, L_000001d6f4d7f680;  alias, 1 drivers
v000001d6f4d1ab00_0 .net "C", 0 0, L_000001d6f4d1f8a0;  alias, 1 drivers
v000001d6f4d1a9c0_0 .net "S", 0 0, L_000001d6f4d1f830;  alias, 1 drivers
S_000001d6f4dcd430 .scope module, "ha2" "halfadd" 2 23, 2 8 0, S_000001d6f4d0c270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d1ee20 .functor XOR 1, L_000001d6f4d80300, L_000001d6f4d1f830, C4<0>, C4<0>;
L_000001d6f4d1f590 .functor AND 1, L_000001d6f4d80300, L_000001d6f4d1f830, C4<1>, C4<1>;
v000001d6f4d1b0a0_0 .net "A", 0 0, L_000001d6f4d80300;  alias, 1 drivers
v000001d6f4d1bb40_0 .net "B", 0 0, L_000001d6f4d1f830;  alias, 1 drivers
v000001d6f4d1aec0_0 .net "C", 0 0, L_000001d6f4d1f590;  alias, 1 drivers
v000001d6f4d1b000_0 .net "S", 0 0, L_000001d6f4d1ee20;  alias, 1 drivers
S_000001d6f4dcd5c0 .scope module, "fa3" "fulladd" 2 36, 2 17 0, S_000001d6f4d1ff50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_000001d6f4d1f210 .functor OR 1, L_000001d6f4d1ee90, L_000001d6f4d1f1a0, C4<0>, C4<0>;
v000001d6f4d159d0_0 .net "A", 0 0, L_000001d6f4d7f5e0;  1 drivers
v000001d6f4d16330_0 .net "B", 0 0, L_000001d6f4d7ffe0;  1 drivers
v000001d6f4d15f70_0 .net "C0", 0 0, L_000001d6f4d1f1a0;  1 drivers
v000001d6f4d156b0_0 .net "C1", 0 0, L_000001d6f4d1ee90;  1 drivers
v000001d6f4d78810_0 .net "Cin", 0 0, L_000001d6f4d80760;  1 drivers
v000001d6f4d770f0_0 .net "Cout", 0 0, L_000001d6f4d1f210;  1 drivers
v000001d6f4d779b0_0 .net "S", 0 0, L_000001d6f4d1f0c0;  1 drivers
v000001d6f4d77190_0 .net "S0", 0 0, L_000001d6f4d1f280;  1 drivers
S_000001d6f4cd2ce0 .scope module, "ha1" "halfadd" 2 22, 2 8 0, S_000001d6f4dcd5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d1f280 .functor XOR 1, L_000001d6f4d7f5e0, L_000001d6f4d7ffe0, C4<0>, C4<0>;
L_000001d6f4d1f1a0 .functor AND 1, L_000001d6f4d7f5e0, L_000001d6f4d7ffe0, C4<1>, C4<1>;
v000001d6f4d1b500_0 .net "A", 0 0, L_000001d6f4d7f5e0;  alias, 1 drivers
v000001d6f4d1b6e0_0 .net "B", 0 0, L_000001d6f4d7ffe0;  alias, 1 drivers
v000001d6f4d1b780_0 .net "C", 0 0, L_000001d6f4d1f1a0;  alias, 1 drivers
v000001d6f4d1b820_0 .net "S", 0 0, L_000001d6f4d1f280;  alias, 1 drivers
S_000001d6f4cd2e70 .scope module, "ha2" "halfadd" 2 23, 2 8 0, S_000001d6f4dcd5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d1f0c0 .functor XOR 1, L_000001d6f4d80760, L_000001d6f4d1f280, C4<0>, C4<0>;
L_000001d6f4d1ee90 .functor AND 1, L_000001d6f4d80760, L_000001d6f4d1f280, C4<1>, C4<1>;
v000001d6f4d1bf00_0 .net "A", 0 0, L_000001d6f4d80760;  alias, 1 drivers
v000001d6f4d1b8c0_0 .net "B", 0 0, L_000001d6f4d1f280;  alias, 1 drivers
v000001d6f4d1b960_0 .net "C", 0 0, L_000001d6f4d1ee90;  alias, 1 drivers
v000001d6f4d16290_0 .net "S", 0 0, L_000001d6f4d1f0c0;  alias, 1 drivers
S_000001d6f4d78c50 .scope module, "fa4" "fulladd" 2 37, 2 17 0, S_000001d6f4d1ff50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_000001d6f4d1f130 .functor OR 1, L_000001d6f4d1f600, L_000001d6f4d1f4b0, C4<0>, C4<0>;
v000001d6f4d77b90_0 .net "A", 0 0, L_000001d6f4d7ef00;  1 drivers
v000001d6f4d78a90_0 .net "B", 0 0, L_000001d6f4d803a0;  1 drivers
v000001d6f4d77410_0 .net "C0", 0 0, L_000001d6f4d1f4b0;  1 drivers
v000001d6f4d774b0_0 .net "C1", 0 0, L_000001d6f4d1f600;  1 drivers
v000001d6f4d783b0_0 .net "Cin", 0 0, L_000001d6f4d7fb80;  1 drivers
v000001d6f4d78630_0 .net "Cout", 0 0, L_000001d6f4d1f130;  1 drivers
v000001d6f4d78b30_0 .net "S", 0 0, L_000001d6f4d1f910;  1 drivers
v000001d6f4d77550_0 .net "S0", 0 0, L_000001d6f4d1f3d0;  1 drivers
S_000001d6f4d78de0 .scope module, "ha1" "halfadd" 2 22, 2 8 0, S_000001d6f4d78c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d1f3d0 .functor XOR 1, L_000001d6f4d7ef00, L_000001d6f4d803a0, C4<0>, C4<0>;
L_000001d6f4d1f4b0 .functor AND 1, L_000001d6f4d7ef00, L_000001d6f4d803a0, C4<1>, C4<1>;
v000001d6f4d77870_0 .net "A", 0 0, L_000001d6f4d7ef00;  alias, 1 drivers
v000001d6f4d77230_0 .net "B", 0 0, L_000001d6f4d803a0;  alias, 1 drivers
v000001d6f4d789f0_0 .net "C", 0 0, L_000001d6f4d1f4b0;  alias, 1 drivers
v000001d6f4d77e10_0 .net "S", 0 0, L_000001d6f4d1f3d0;  alias, 1 drivers
S_000001d6f4d78f70 .scope module, "ha2" "halfadd" 2 23, 2 8 0, S_000001d6f4d78c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d1f910 .functor XOR 1, L_000001d6f4d7fb80, L_000001d6f4d1f3d0, C4<0>, C4<0>;
L_000001d6f4d1f600 .functor AND 1, L_000001d6f4d7fb80, L_000001d6f4d1f3d0, C4<1>, C4<1>;
v000001d6f4d78950_0 .net "A", 0 0, L_000001d6f4d7fb80;  alias, 1 drivers
v000001d6f4d78310_0 .net "B", 0 0, L_000001d6f4d1f3d0;  alias, 1 drivers
v000001d6f4d772d0_0 .net "C", 0 0, L_000001d6f4d1f600;  alias, 1 drivers
v000001d6f4d77370_0 .net "S", 0 0, L_000001d6f4d1f910;  alias, 1 drivers
S_000001d6f4d7a110 .scope module, "fa5" "fulladd" 2 38, 2 17 0, S_000001d6f4d1ff50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_000001d6f4d1ebf0 .functor OR 1, L_000001d6f4d1eb10, L_000001d6f4d1f670, C4<0>, C4<0>;
v000001d6f4d76f10_0 .net "A", 0 0, L_000001d6f4d7f220;  1 drivers
v000001d6f4d77690_0 .net "B", 0 0, L_000001d6f4d804e0;  1 drivers
v000001d6f4d76d30_0 .net "C0", 0 0, L_000001d6f4d1f670;  1 drivers
v000001d6f4d76dd0_0 .net "C1", 0 0, L_000001d6f4d1eb10;  1 drivers
v000001d6f4d77910_0 .net "Cin", 0 0, L_000001d6f4d7f4a0;  1 drivers
v000001d6f4d77730_0 .net "Cout", 0 0, L_000001d6f4d1ebf0;  1 drivers
v000001d6f4d76e70_0 .net "S", 0 0, L_000001d6f4d1eaa0;  1 drivers
v000001d6f4d77a50_0 .net "S0", 0 0, L_000001d6f4d1ea30;  1 drivers
S_000001d6f4d7a2a0 .scope module, "ha1" "halfadd" 2 22, 2 8 0, S_000001d6f4d7a110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d1ea30 .functor XOR 1, L_000001d6f4d7f220, L_000001d6f4d804e0, C4<0>, C4<0>;
L_000001d6f4d1f670 .functor AND 1, L_000001d6f4d7f220, L_000001d6f4d804e0, C4<1>, C4<1>;
v000001d6f4d775f0_0 .net "A", 0 0, L_000001d6f4d7f220;  alias, 1 drivers
v000001d6f4d777d0_0 .net "B", 0 0, L_000001d6f4d804e0;  alias, 1 drivers
v000001d6f4d78090_0 .net "C", 0 0, L_000001d6f4d1f670;  alias, 1 drivers
v000001d6f4d78590_0 .net "S", 0 0, L_000001d6f4d1ea30;  alias, 1 drivers
S_000001d6f4d7a430 .scope module, "ha2" "halfadd" 2 23, 2 8 0, S_000001d6f4d7a110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d1eaa0 .functor XOR 1, L_000001d6f4d7f4a0, L_000001d6f4d1ea30, C4<0>, C4<0>;
L_000001d6f4d1eb10 .functor AND 1, L_000001d6f4d7f4a0, L_000001d6f4d1ea30, C4<1>, C4<1>;
v000001d6f4d786d0_0 .net "A", 0 0, L_000001d6f4d7f4a0;  alias, 1 drivers
v000001d6f4d77eb0_0 .net "B", 0 0, L_000001d6f4d1ea30;  alias, 1 drivers
v000001d6f4d76c90_0 .net "C", 0 0, L_000001d6f4d1eb10;  alias, 1 drivers
v000001d6f4d788b0_0 .net "S", 0 0, L_000001d6f4d1eaa0;  alias, 1 drivers
S_000001d6f4d7a5c0 .scope module, "fa6" "fulladd" 2 39, 2 17 0, S_000001d6f4d1ff50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_000001d6f4d82c20 .functor OR 1, L_000001d6f4d83780, L_000001d6f4d1ed40, C4<0>, C4<0>;
v000001d6f4d77ff0_0 .net "A", 0 0, L_000001d6f4d80580;  1 drivers
v000001d6f4d78130_0 .net "B", 0 0, L_000001d6f4d7f400;  1 drivers
v000001d6f4d781d0_0 .net "C0", 0 0, L_000001d6f4d1ed40;  1 drivers
v000001d6f4d78270_0 .net "C1", 0 0, L_000001d6f4d83780;  1 drivers
v000001d6f4d78450_0 .net "Cin", 0 0, L_000001d6f4d7f720;  1 drivers
v000001d6f4d784f0_0 .net "Cout", 0 0, L_000001d6f4d82c20;  1 drivers
v000001d6f4d7d060_0 .net "S", 0 0, L_000001d6f4d1edb0;  1 drivers
v000001d6f4d7d2e0_0 .net "S0", 0 0, L_000001d6f4d1ef00;  1 drivers
S_000001d6f4d7a750 .scope module, "ha1" "halfadd" 2 22, 2 8 0, S_000001d6f4d7a5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d1ef00 .functor XOR 1, L_000001d6f4d80580, L_000001d6f4d7f400, C4<0>, C4<0>;
L_000001d6f4d1ed40 .functor AND 1, L_000001d6f4d80580, L_000001d6f4d7f400, C4<1>, C4<1>;
v000001d6f4d76fb0_0 .net "A", 0 0, L_000001d6f4d80580;  alias, 1 drivers
v000001d6f4d77af0_0 .net "B", 0 0, L_000001d6f4d7f400;  alias, 1 drivers
v000001d6f4d77d70_0 .net "C", 0 0, L_000001d6f4d1ed40;  alias, 1 drivers
v000001d6f4d77050_0 .net "S", 0 0, L_000001d6f4d1ef00;  alias, 1 drivers
S_000001d6f4d7a930 .scope module, "ha2" "halfadd" 2 23, 2 8 0, S_000001d6f4d7a5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d1edb0 .functor XOR 1, L_000001d6f4d7f720, L_000001d6f4d1ef00, C4<0>, C4<0>;
L_000001d6f4d83780 .functor AND 1, L_000001d6f4d7f720, L_000001d6f4d1ef00, C4<1>, C4<1>;
v000001d6f4d78770_0 .net "A", 0 0, L_000001d6f4d7f720;  alias, 1 drivers
v000001d6f4d77c30_0 .net "B", 0 0, L_000001d6f4d1ef00;  alias, 1 drivers
v000001d6f4d77cd0_0 .net "C", 0 0, L_000001d6f4d83780;  alias, 1 drivers
v000001d6f4d77f50_0 .net "S", 0 0, L_000001d6f4d1edb0;  alias, 1 drivers
S_000001d6f4d7b740 .scope module, "fa7" "fulladd" 2 40, 2 17 0, S_000001d6f4d1ff50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_000001d6f4d837f0 .functor OR 1, L_000001d6f4d83320, L_000001d6f4d82bb0, C4<0>, C4<0>;
v000001d6f4d7c020_0 .net "A", 0 0, L_000001d6f4d80620;  1 drivers
v000001d6f4d7c480_0 .net "B", 0 0, L_000001d6f4d7f9a0;  1 drivers
v000001d6f4d7cf20_0 .net "C0", 0 0, L_000001d6f4d82bb0;  1 drivers
v000001d6f4d7cfc0_0 .net "C1", 0 0, L_000001d6f4d83320;  1 drivers
v000001d6f4d7c660_0 .net "Cin", 0 0, L_000001d6f4d80440;  1 drivers
v000001d6f4d7d1a0_0 .net "Cout", 0 0, L_000001d6f4d837f0;  1 drivers
v000001d6f4d7c520_0 .net "S", 0 0, L_000001d6f4d83010;  1 drivers
v000001d6f4d7d380_0 .net "S0", 0 0, L_000001d6f4d830f0;  1 drivers
S_000001d6f4d7af70 .scope module, "ha1" "halfadd" 2 22, 2 8 0, S_000001d6f4d7b740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d830f0 .functor XOR 1, L_000001d6f4d80620, L_000001d6f4d7f9a0, C4<0>, C4<0>;
L_000001d6f4d82bb0 .functor AND 1, L_000001d6f4d80620, L_000001d6f4d7f9a0, C4<1>, C4<1>;
v000001d6f4d7cc00_0 .net "A", 0 0, L_000001d6f4d80620;  alias, 1 drivers
v000001d6f4d7c160_0 .net "B", 0 0, L_000001d6f4d7f9a0;  alias, 1 drivers
v000001d6f4d7d7e0_0 .net "C", 0 0, L_000001d6f4d82bb0;  alias, 1 drivers
v000001d6f4d7c840_0 .net "S", 0 0, L_000001d6f4d830f0;  alias, 1 drivers
S_000001d6f4d7b420 .scope module, "ha2" "halfadd" 2 23, 2 8 0, S_000001d6f4d7b740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d83010 .functor XOR 1, L_000001d6f4d80440, L_000001d6f4d830f0, C4<0>, C4<0>;
L_000001d6f4d83320 .functor AND 1, L_000001d6f4d80440, L_000001d6f4d830f0, C4<1>, C4<1>;
v000001d6f4d7c3e0_0 .net "A", 0 0, L_000001d6f4d80440;  alias, 1 drivers
v000001d6f4d7be40_0 .net "B", 0 0, L_000001d6f4d830f0;  alias, 1 drivers
v000001d6f4d7cca0_0 .net "C", 0 0, L_000001d6f4d83320;  alias, 1 drivers
v000001d6f4d7c700_0 .net "S", 0 0, L_000001d6f4d83010;  alias, 1 drivers
S_000001d6f4d7ac50 .scope module, "fa8" "fulladd" 2 41, 2 17 0, S_000001d6f4d1ff50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_000001d6f4d83390 .functor OR 1, L_000001d6f4d832b0, L_000001d6f4d83080, C4<0>, C4<0>;
v000001d6f4d7b940_0 .net "A", 0 0, L_000001d6f4d7f7c0;  1 drivers
v000001d6f4d7d420_0 .net "B", 0 0, L_000001d6f4d7e960;  1 drivers
v000001d6f4d7bbc0_0 .net "C0", 0 0, L_000001d6f4d83080;  1 drivers
v000001d6f4d7bc60_0 .net "C1", 0 0, L_000001d6f4d832b0;  1 drivers
v000001d6f4d7d6a0_0 .net "Cin", 0 0, L_000001d6f4d80260;  1 drivers
v000001d6f4d7bf80_0 .net "Cout", 0 0, L_000001d6f4d83390;  alias, 1 drivers
v000001d6f4d7c0c0_0 .net "S", 0 0, L_000001d6f4d82b40;  1 drivers
v000001d6f4d7bd00_0 .net "S0", 0 0, L_000001d6f4d83400;  1 drivers
S_000001d6f4d7b100 .scope module, "ha1" "halfadd" 2 22, 2 8 0, S_000001d6f4d7ac50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d83400 .functor XOR 1, L_000001d6f4d7f7c0, L_000001d6f4d7e960, C4<0>, C4<0>;
L_000001d6f4d83080 .functor AND 1, L_000001d6f4d7f7c0, L_000001d6f4d7e960, C4<1>, C4<1>;
v000001d6f4d7cac0_0 .net "A", 0 0, L_000001d6f4d7f7c0;  alias, 1 drivers
v000001d6f4d7d100_0 .net "B", 0 0, L_000001d6f4d7e960;  alias, 1 drivers
v000001d6f4d7d240_0 .net "C", 0 0, L_000001d6f4d83080;  alias, 1 drivers
v000001d6f4d7cde0_0 .net "S", 0 0, L_000001d6f4d83400;  alias, 1 drivers
S_000001d6f4d7b5b0 .scope module, "ha2" "halfadd" 2 23, 2 8 0, S_000001d6f4d7ac50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d82b40 .functor XOR 1, L_000001d6f4d80260, L_000001d6f4d83400, C4<0>, C4<0>;
L_000001d6f4d832b0 .functor AND 1, L_000001d6f4d80260, L_000001d6f4d83400, C4<1>, C4<1>;
v000001d6f4d7c5c0_0 .net "A", 0 0, L_000001d6f4d80260;  alias, 1 drivers
v000001d6f4d7cd40_0 .net "B", 0 0, L_000001d6f4d83400;  alias, 1 drivers
v000001d6f4d7b9e0_0 .net "C", 0 0, L_000001d6f4d832b0;  alias, 1 drivers
v000001d6f4d7bee0_0 .net "S", 0 0, L_000001d6f4d82b40;  alias, 1 drivers
S_000001d6f4d7b290 .scope module, "ha1" "halfadd" 2 34, 2 8 0, S_000001d6f4d1ff50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "C";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
L_000001d6f4d1f360 .functor XOR 1, L_000001d6f4d7c8e0, L_000001d6f4d7c980, C4<0>, C4<0>;
L_000001d6f4d1f7c0 .functor AND 1, L_000001d6f4d7c8e0, L_000001d6f4d7c980, C4<1>, C4<1>;
v000001d6f4d7d4c0_0 .net "A", 0 0, L_000001d6f4d7c8e0;  1 drivers
v000001d6f4d7ba80_0 .net "B", 0 0, L_000001d6f4d7c980;  1 drivers
v000001d6f4d7bda0_0 .net "C", 0 0, L_000001d6f4d1f7c0;  1 drivers
v000001d6f4d7c7a0_0 .net "S", 0 0, L_000001d6f4d1f360;  1 drivers
    .scope S_000001d6f4d1fc30;
T_0 ;
    %pushi/vec4 217, 0, 8;
    %store/vec4 v000001d6f4d7d740_0, 0, 8;
    %pushi/vec4 109, 0, 8;
    %store/vec4 v000001d6f4d7c200_0, 0, 8;
    %delay 5, 0;
    %vpi_call 2 57 "$display", "A: %b, B: %b", v000001d6f4d7d740_0, v000001d6f4d7c200_0 {0 0 0};
    %vpi_call 2 58 "$display", "S: %b, Cout: %b", v000001d6f4d7c340_0, v000001d6f4d7bb20_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "1.31.v";
