
Siren_AUTO_CMSIS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003610  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08003720  08003720  00013720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003800  08003800  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003800  08003800  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003800  08003800  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003800  08003800  00013800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003804  08003804  00013804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003808  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011a8  20000070  08003878  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001218  08003878  00021218  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ab6c  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001dd7  00000000  00000000  0002ac05  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006e0  00000000  00000000  0002c9e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005e8  00000000  00000000  0002d0c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014385  00000000  00000000  0002d6a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007ee7  00000000  00000000  00041a2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006e86a  00000000  00000000  00049914  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b817e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c3c  00000000  00000000  000b81fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08003708 	.word	0x08003708

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08003708 	.word	0x08003708

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000164:	b480      	push	{r7}
 8000166:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000168:	4b05      	ldr	r3, [pc, #20]	; (8000180 <HAL_IncTick+0x1c>)
 800016a:	781b      	ldrb	r3, [r3, #0]
 800016c:	461a      	mov	r2, r3
 800016e:	4b05      	ldr	r3, [pc, #20]	; (8000184 <HAL_IncTick+0x20>)
 8000170:	681b      	ldr	r3, [r3, #0]
 8000172:	4413      	add	r3, r2
 8000174:	4a03      	ldr	r2, [pc, #12]	; (8000184 <HAL_IncTick+0x20>)
 8000176:	6013      	str	r3, [r2, #0]
}
 8000178:	bf00      	nop
 800017a:	46bd      	mov	sp, r7
 800017c:	bc80      	pop	{r7}
 800017e:	4770      	bx	lr
 8000180:	20000000 	.word	0x20000000
 8000184:	200011e4 	.word	0x200011e4

08000188 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000188:	b480      	push	{r7}
 800018a:	b083      	sub	sp, #12
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000190:	687b      	ldr	r3, [r7, #4]
 8000192:	f103 0208 	add.w	r2, r3, #8
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80001a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80001a2:	687b      	ldr	r3, [r7, #4]
 80001a4:	f103 0208 	add.w	r2, r3, #8
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	f103 0208 	add.w	r2, r3, #8
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2200      	movs	r2, #0
 80001ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80001bc:	bf00      	nop
 80001be:	370c      	adds	r7, #12
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bc80      	pop	{r7}
 80001c4:	4770      	bx	lr

080001c6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80001c6:	b480      	push	{r7}
 80001c8:	b083      	sub	sp, #12
 80001ca:	af00      	add	r7, sp, #0
 80001cc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	2200      	movs	r2, #0
 80001d2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80001d4:	bf00      	nop
 80001d6:	370c      	adds	r7, #12
 80001d8:	46bd      	mov	sp, r7
 80001da:	bc80      	pop	{r7}
 80001dc:	4770      	bx	lr

080001de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80001de:	b480      	push	{r7}
 80001e0:	b085      	sub	sp, #20
 80001e2:	af00      	add	r7, sp, #0
 80001e4:	6078      	str	r0, [r7, #4]
 80001e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	685b      	ldr	r3, [r3, #4]
 80001ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80001ee:	683b      	ldr	r3, [r7, #0]
 80001f0:	68fa      	ldr	r2, [r7, #12]
 80001f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80001f4:	68fb      	ldr	r3, [r7, #12]
 80001f6:	689a      	ldr	r2, [r3, #8]
 80001f8:	683b      	ldr	r3, [r7, #0]
 80001fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80001fc:	68fb      	ldr	r3, [r7, #12]
 80001fe:	689b      	ldr	r3, [r3, #8]
 8000200:	683a      	ldr	r2, [r7, #0]
 8000202:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000204:	68fb      	ldr	r3, [r7, #12]
 8000206:	683a      	ldr	r2, [r7, #0]
 8000208:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800020a:	683b      	ldr	r3, [r7, #0]
 800020c:	687a      	ldr	r2, [r7, #4]
 800020e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	1c5a      	adds	r2, r3, #1
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	601a      	str	r2, [r3, #0]
}
 800021a:	bf00      	nop
 800021c:	3714      	adds	r7, #20
 800021e:	46bd      	mov	sp, r7
 8000220:	bc80      	pop	{r7}
 8000222:	4770      	bx	lr

08000224 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000224:	b480      	push	{r7}
 8000226:	b085      	sub	sp, #20
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
 800022c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000234:	68bb      	ldr	r3, [r7, #8]
 8000236:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800023a:	d103      	bne.n	8000244 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	691b      	ldr	r3, [r3, #16]
 8000240:	60fb      	str	r3, [r7, #12]
 8000242:	e00c      	b.n	800025e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	3308      	adds	r3, #8
 8000248:	60fb      	str	r3, [r7, #12]
 800024a:	e002      	b.n	8000252 <vListInsert+0x2e>
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	685b      	ldr	r3, [r3, #4]
 8000250:	60fb      	str	r3, [r7, #12]
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	685b      	ldr	r3, [r3, #4]
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	68ba      	ldr	r2, [r7, #8]
 800025a:	429a      	cmp	r2, r3
 800025c:	d2f6      	bcs.n	800024c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800025e:	68fb      	ldr	r3, [r7, #12]
 8000260:	685a      	ldr	r2, [r3, #4]
 8000262:	683b      	ldr	r3, [r7, #0]
 8000264:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000266:	683b      	ldr	r3, [r7, #0]
 8000268:	685b      	ldr	r3, [r3, #4]
 800026a:	683a      	ldr	r2, [r7, #0]
 800026c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800026e:	683b      	ldr	r3, [r7, #0]
 8000270:	68fa      	ldr	r2, [r7, #12]
 8000272:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	683a      	ldr	r2, [r7, #0]
 8000278:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800027a:	683b      	ldr	r3, [r7, #0]
 800027c:	687a      	ldr	r2, [r7, #4]
 800027e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	1c5a      	adds	r2, r3, #1
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	601a      	str	r2, [r3, #0]
}
 800028a:	bf00      	nop
 800028c:	3714      	adds	r7, #20
 800028e:	46bd      	mov	sp, r7
 8000290:	bc80      	pop	{r7}
 8000292:	4770      	bx	lr

08000294 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000294:	b480      	push	{r7}
 8000296:	b085      	sub	sp, #20
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	691b      	ldr	r3, [r3, #16]
 80002a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	685b      	ldr	r3, [r3, #4]
 80002a6:	687a      	ldr	r2, [r7, #4]
 80002a8:	6892      	ldr	r2, [r2, #8]
 80002aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	689b      	ldr	r3, [r3, #8]
 80002b0:	687a      	ldr	r2, [r7, #4]
 80002b2:	6852      	ldr	r2, [r2, #4]
 80002b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80002b6:	68fb      	ldr	r3, [r7, #12]
 80002b8:	685b      	ldr	r3, [r3, #4]
 80002ba:	687a      	ldr	r2, [r7, #4]
 80002bc:	429a      	cmp	r2, r3
 80002be:	d103      	bne.n	80002c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	689a      	ldr	r2, [r3, #8]
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2200      	movs	r2, #0
 80002cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80002ce:	68fb      	ldr	r3, [r7, #12]
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	1e5a      	subs	r2, r3, #1
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80002d8:	68fb      	ldr	r3, [r7, #12]
 80002da:	681b      	ldr	r3, [r3, #0]
}
 80002dc:	4618      	mov	r0, r3
 80002de:	3714      	adds	r7, #20
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bc80      	pop	{r7}
 80002e4:	4770      	bx	lr
	...

080002e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b084      	sub	sp, #16
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d109      	bne.n	8000310 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80002fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000300:	f383 8811 	msr	BASEPRI, r3
 8000304:	f3bf 8f6f 	isb	sy
 8000308:	f3bf 8f4f 	dsb	sy
 800030c:	60bb      	str	r3, [r7, #8]
 800030e:	e7fe      	b.n	800030e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8000310:	f001 fbd2 	bl	8001ab8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	681a      	ldr	r2, [r3, #0]
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800031c:	68f9      	ldr	r1, [r7, #12]
 800031e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000320:	fb01 f303 	mul.w	r3, r1, r3
 8000324:	441a      	add	r2, r3
 8000326:	68fb      	ldr	r3, [r7, #12]
 8000328:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800032a:	68fb      	ldr	r3, [r7, #12]
 800032c:	2200      	movs	r2, #0
 800032e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000330:	68fb      	ldr	r3, [r7, #12]
 8000332:	681a      	ldr	r2, [r3, #0]
 8000334:	68fb      	ldr	r3, [r7, #12]
 8000336:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	681a      	ldr	r2, [r3, #0]
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000340:	3b01      	subs	r3, #1
 8000342:	68f9      	ldr	r1, [r7, #12]
 8000344:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000346:	fb01 f303 	mul.w	r3, r1, r3
 800034a:	441a      	add	r2, r3
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000350:	68fb      	ldr	r3, [r7, #12]
 8000352:	22ff      	movs	r2, #255	; 0xff
 8000354:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000358:	68fb      	ldr	r3, [r7, #12]
 800035a:	22ff      	movs	r2, #255	; 0xff
 800035c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8000360:	683b      	ldr	r3, [r7, #0]
 8000362:	2b00      	cmp	r3, #0
 8000364:	d114      	bne.n	8000390 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000366:	68fb      	ldr	r3, [r7, #12]
 8000368:	691b      	ldr	r3, [r3, #16]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d01a      	beq.n	80003a4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	3310      	adds	r3, #16
 8000372:	4618      	mov	r0, r3
 8000374:	f001 f814 	bl	80013a0 <xTaskRemoveFromEventList>
 8000378:	4603      	mov	r3, r0
 800037a:	2b00      	cmp	r3, #0
 800037c:	d012      	beq.n	80003a4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800037e:	4b0d      	ldr	r3, [pc, #52]	; (80003b4 <xQueueGenericReset+0xcc>)
 8000380:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000384:	601a      	str	r2, [r3, #0]
 8000386:	f3bf 8f4f 	dsb	sy
 800038a:	f3bf 8f6f 	isb	sy
 800038e:	e009      	b.n	80003a4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000390:	68fb      	ldr	r3, [r7, #12]
 8000392:	3310      	adds	r3, #16
 8000394:	4618      	mov	r0, r3
 8000396:	f7ff fef7 	bl	8000188 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800039a:	68fb      	ldr	r3, [r7, #12]
 800039c:	3324      	adds	r3, #36	; 0x24
 800039e:	4618      	mov	r0, r3
 80003a0:	f7ff fef2 	bl	8000188 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80003a4:	f001 fbb6 	bl	8001b14 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80003a8:	2301      	movs	r3, #1
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3710      	adds	r7, #16
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	e000ed04 	.word	0xe000ed04

080003b8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b08a      	sub	sp, #40	; 0x28
 80003bc:	af02      	add	r7, sp, #8
 80003be:	60f8      	str	r0, [r7, #12]
 80003c0:	60b9      	str	r1, [r7, #8]
 80003c2:	4613      	mov	r3, r2
 80003c4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d109      	bne.n	80003e0 <xQueueGenericCreate+0x28>
 80003cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80003d0:	f383 8811 	msr	BASEPRI, r3
 80003d4:	f3bf 8f6f 	isb	sy
 80003d8:	f3bf 8f4f 	dsb	sy
 80003dc:	613b      	str	r3, [r7, #16]
 80003de:	e7fe      	b.n	80003de <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80003e0:	68bb      	ldr	r3, [r7, #8]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d102      	bne.n	80003ec <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80003e6:	2300      	movs	r3, #0
 80003e8:	61fb      	str	r3, [r7, #28]
 80003ea:	e004      	b.n	80003f6 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	68ba      	ldr	r2, [r7, #8]
 80003f0:	fb02 f303 	mul.w	r3, r2, r3
 80003f4:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80003f6:	69fb      	ldr	r3, [r7, #28]
 80003f8:	3348      	adds	r3, #72	; 0x48
 80003fa:	4618      	mov	r0, r3
 80003fc:	f001 fc52 	bl	8001ca4 <pvPortMalloc>
 8000400:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8000402:	69bb      	ldr	r3, [r7, #24]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d00b      	beq.n	8000420 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8000408:	69bb      	ldr	r3, [r7, #24]
 800040a:	3348      	adds	r3, #72	; 0x48
 800040c:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800040e:	79fa      	ldrb	r2, [r7, #7]
 8000410:	69bb      	ldr	r3, [r7, #24]
 8000412:	9300      	str	r3, [sp, #0]
 8000414:	4613      	mov	r3, r2
 8000416:	697a      	ldr	r2, [r7, #20]
 8000418:	68b9      	ldr	r1, [r7, #8]
 800041a:	68f8      	ldr	r0, [r7, #12]
 800041c:	f000 f805 	bl	800042a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8000420:	69bb      	ldr	r3, [r7, #24]
	}
 8000422:	4618      	mov	r0, r3
 8000424:	3720      	adds	r7, #32
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}

0800042a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800042a:	b580      	push	{r7, lr}
 800042c:	b084      	sub	sp, #16
 800042e:	af00      	add	r7, sp, #0
 8000430:	60f8      	str	r0, [r7, #12]
 8000432:	60b9      	str	r1, [r7, #8]
 8000434:	607a      	str	r2, [r7, #4]
 8000436:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8000438:	68bb      	ldr	r3, [r7, #8]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d103      	bne.n	8000446 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800043e:	69bb      	ldr	r3, [r7, #24]
 8000440:	69ba      	ldr	r2, [r7, #24]
 8000442:	601a      	str	r2, [r3, #0]
 8000444:	e002      	b.n	800044c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000446:	69bb      	ldr	r3, [r7, #24]
 8000448:	687a      	ldr	r2, [r7, #4]
 800044a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800044c:	69bb      	ldr	r3, [r7, #24]
 800044e:	68fa      	ldr	r2, [r7, #12]
 8000450:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000452:	69bb      	ldr	r3, [r7, #24]
 8000454:	68ba      	ldr	r2, [r7, #8]
 8000456:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000458:	2101      	movs	r1, #1
 800045a:	69b8      	ldr	r0, [r7, #24]
 800045c:	f7ff ff44 	bl	80002e8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8000460:	bf00      	nop
 8000462:	3710      	adds	r7, #16
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}

08000468 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b08e      	sub	sp, #56	; 0x38
 800046c:	af00      	add	r7, sp, #0
 800046e:	60f8      	str	r0, [r7, #12]
 8000470:	60b9      	str	r1, [r7, #8]
 8000472:	607a      	str	r2, [r7, #4]
 8000474:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000476:	2300      	movs	r3, #0
 8000478:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800047a:	68fb      	ldr	r3, [r7, #12]
 800047c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800047e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000480:	2b00      	cmp	r3, #0
 8000482:	d109      	bne.n	8000498 <xQueueGenericSend+0x30>
 8000484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000488:	f383 8811 	msr	BASEPRI, r3
 800048c:	f3bf 8f6f 	isb	sy
 8000490:	f3bf 8f4f 	dsb	sy
 8000494:	62bb      	str	r3, [r7, #40]	; 0x28
 8000496:	e7fe      	b.n	8000496 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000498:	68bb      	ldr	r3, [r7, #8]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d103      	bne.n	80004a6 <xQueueGenericSend+0x3e>
 800049e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80004a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d101      	bne.n	80004aa <xQueueGenericSend+0x42>
 80004a6:	2301      	movs	r3, #1
 80004a8:	e000      	b.n	80004ac <xQueueGenericSend+0x44>
 80004aa:	2300      	movs	r3, #0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d109      	bne.n	80004c4 <xQueueGenericSend+0x5c>
 80004b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80004b4:	f383 8811 	msr	BASEPRI, r3
 80004b8:	f3bf 8f6f 	isb	sy
 80004bc:	f3bf 8f4f 	dsb	sy
 80004c0:	627b      	str	r3, [r7, #36]	; 0x24
 80004c2:	e7fe      	b.n	80004c2 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	2b02      	cmp	r3, #2
 80004c8:	d103      	bne.n	80004d2 <xQueueGenericSend+0x6a>
 80004ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80004cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80004ce:	2b01      	cmp	r3, #1
 80004d0:	d101      	bne.n	80004d6 <xQueueGenericSend+0x6e>
 80004d2:	2301      	movs	r3, #1
 80004d4:	e000      	b.n	80004d8 <xQueueGenericSend+0x70>
 80004d6:	2300      	movs	r3, #0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d109      	bne.n	80004f0 <xQueueGenericSend+0x88>
 80004dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80004e0:	f383 8811 	msr	BASEPRI, r3
 80004e4:	f3bf 8f6f 	isb	sy
 80004e8:	f3bf 8f4f 	dsb	sy
 80004ec:	623b      	str	r3, [r7, #32]
 80004ee:	e7fe      	b.n	80004ee <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80004f0:	f001 f8f2 	bl	80016d8 <xTaskGetSchedulerState>
 80004f4:	4603      	mov	r3, r0
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d102      	bne.n	8000500 <xQueueGenericSend+0x98>
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d101      	bne.n	8000504 <xQueueGenericSend+0x9c>
 8000500:	2301      	movs	r3, #1
 8000502:	e000      	b.n	8000506 <xQueueGenericSend+0x9e>
 8000504:	2300      	movs	r3, #0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d109      	bne.n	800051e <xQueueGenericSend+0xb6>
 800050a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800050e:	f383 8811 	msr	BASEPRI, r3
 8000512:	f3bf 8f6f 	isb	sy
 8000516:	f3bf 8f4f 	dsb	sy
 800051a:	61fb      	str	r3, [r7, #28]
 800051c:	e7fe      	b.n	800051c <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800051e:	f001 facb 	bl	8001ab8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000524:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800052a:	429a      	cmp	r2, r3
 800052c:	d302      	bcc.n	8000534 <xQueueGenericSend+0xcc>
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	2b02      	cmp	r3, #2
 8000532:	d129      	bne.n	8000588 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000534:	683a      	ldr	r2, [r7, #0]
 8000536:	68b9      	ldr	r1, [r7, #8]
 8000538:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800053a:	f000 fa99 	bl	8000a70 <prvCopyDataToQueue>
 800053e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000544:	2b00      	cmp	r3, #0
 8000546:	d010      	beq.n	800056a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800054a:	3324      	adds	r3, #36	; 0x24
 800054c:	4618      	mov	r0, r3
 800054e:	f000 ff27 	bl	80013a0 <xTaskRemoveFromEventList>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	d013      	beq.n	8000580 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8000558:	4b3f      	ldr	r3, [pc, #252]	; (8000658 <xQueueGenericSend+0x1f0>)
 800055a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800055e:	601a      	str	r2, [r3, #0]
 8000560:	f3bf 8f4f 	dsb	sy
 8000564:	f3bf 8f6f 	isb	sy
 8000568:	e00a      	b.n	8000580 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800056a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800056c:	2b00      	cmp	r3, #0
 800056e:	d007      	beq.n	8000580 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8000570:	4b39      	ldr	r3, [pc, #228]	; (8000658 <xQueueGenericSend+0x1f0>)
 8000572:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000576:	601a      	str	r2, [r3, #0]
 8000578:	f3bf 8f4f 	dsb	sy
 800057c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8000580:	f001 fac8 	bl	8001b14 <vPortExitCritical>
				return pdPASS;
 8000584:	2301      	movs	r3, #1
 8000586:	e063      	b.n	8000650 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d103      	bne.n	8000596 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800058e:	f001 fac1 	bl	8001b14 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8000592:	2300      	movs	r3, #0
 8000594:	e05c      	b.n	8000650 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000598:	2b00      	cmp	r3, #0
 800059a:	d106      	bne.n	80005aa <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800059c:	f107 0314 	add.w	r3, r7, #20
 80005a0:	4618      	mov	r0, r3
 80005a2:	f000 ff5f 	bl	8001464 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80005a6:	2301      	movs	r3, #1
 80005a8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80005aa:	f001 fab3 	bl	8001b14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80005ae:	f000 fd13 	bl	8000fd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80005b2:	f001 fa81 	bl	8001ab8 <vPortEnterCritical>
 80005b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80005bc:	b25b      	sxtb	r3, r3
 80005be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80005c2:	d103      	bne.n	80005cc <xQueueGenericSend+0x164>
 80005c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005c6:	2200      	movs	r2, #0
 80005c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80005cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80005d2:	b25b      	sxtb	r3, r3
 80005d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80005d8:	d103      	bne.n	80005e2 <xQueueGenericSend+0x17a>
 80005da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005dc:	2200      	movs	r2, #0
 80005de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80005e2:	f001 fa97 	bl	8001b14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80005e6:	1d3a      	adds	r2, r7, #4
 80005e8:	f107 0314 	add.w	r3, r7, #20
 80005ec:	4611      	mov	r1, r2
 80005ee:	4618      	mov	r0, r3
 80005f0:	f000 ff4e 	bl	8001490 <xTaskCheckForTimeOut>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d124      	bne.n	8000644 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80005fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80005fc:	f000 fb30 	bl	8000c60 <prvIsQueueFull>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d018      	beq.n	8000638 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000608:	3310      	adds	r3, #16
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	4611      	mov	r1, r2
 800060e:	4618      	mov	r0, r3
 8000610:	f000 fea2 	bl	8001358 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8000614:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000616:	f000 fabb 	bl	8000b90 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800061a:	f000 fceb 	bl	8000ff4 <xTaskResumeAll>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	f47f af7c 	bne.w	800051e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8000626:	4b0c      	ldr	r3, [pc, #48]	; (8000658 <xQueueGenericSend+0x1f0>)
 8000628:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800062c:	601a      	str	r2, [r3, #0]
 800062e:	f3bf 8f4f 	dsb	sy
 8000632:	f3bf 8f6f 	isb	sy
 8000636:	e772      	b.n	800051e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8000638:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800063a:	f000 faa9 	bl	8000b90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800063e:	f000 fcd9 	bl	8000ff4 <xTaskResumeAll>
 8000642:	e76c      	b.n	800051e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8000644:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000646:	f000 faa3 	bl	8000b90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800064a:	f000 fcd3 	bl	8000ff4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800064e:	2300      	movs	r3, #0
		}
	}
}
 8000650:	4618      	mov	r0, r3
 8000652:	3738      	adds	r7, #56	; 0x38
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	e000ed04 	.word	0xe000ed04

0800065c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b08e      	sub	sp, #56	; 0x38
 8000660:	af00      	add	r7, sp, #0
 8000662:	60f8      	str	r0, [r7, #12]
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
 8000668:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800066e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000670:	2b00      	cmp	r3, #0
 8000672:	d109      	bne.n	8000688 <xQueueGenericSendFromISR+0x2c>
 8000674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000678:	f383 8811 	msr	BASEPRI, r3
 800067c:	f3bf 8f6f 	isb	sy
 8000680:	f3bf 8f4f 	dsb	sy
 8000684:	627b      	str	r3, [r7, #36]	; 0x24
 8000686:	e7fe      	b.n	8000686 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000688:	68bb      	ldr	r3, [r7, #8]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d103      	bne.n	8000696 <xQueueGenericSendFromISR+0x3a>
 800068e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000692:	2b00      	cmp	r3, #0
 8000694:	d101      	bne.n	800069a <xQueueGenericSendFromISR+0x3e>
 8000696:	2301      	movs	r3, #1
 8000698:	e000      	b.n	800069c <xQueueGenericSendFromISR+0x40>
 800069a:	2300      	movs	r3, #0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d109      	bne.n	80006b4 <xQueueGenericSendFromISR+0x58>
 80006a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006a4:	f383 8811 	msr	BASEPRI, r3
 80006a8:	f3bf 8f6f 	isb	sy
 80006ac:	f3bf 8f4f 	dsb	sy
 80006b0:	623b      	str	r3, [r7, #32]
 80006b2:	e7fe      	b.n	80006b2 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	2b02      	cmp	r3, #2
 80006b8:	d103      	bne.n	80006c2 <xQueueGenericSendFromISR+0x66>
 80006ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006be:	2b01      	cmp	r3, #1
 80006c0:	d101      	bne.n	80006c6 <xQueueGenericSendFromISR+0x6a>
 80006c2:	2301      	movs	r3, #1
 80006c4:	e000      	b.n	80006c8 <xQueueGenericSendFromISR+0x6c>
 80006c6:	2300      	movs	r3, #0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d109      	bne.n	80006e0 <xQueueGenericSendFromISR+0x84>
 80006cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006d0:	f383 8811 	msr	BASEPRI, r3
 80006d4:	f3bf 8f6f 	isb	sy
 80006d8:	f3bf 8f4f 	dsb	sy
 80006dc:	61fb      	str	r3, [r7, #28]
 80006de:	e7fe      	b.n	80006de <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80006e0:	f001 faa4 	bl	8001c2c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80006e4:	f3ef 8211 	mrs	r2, BASEPRI
 80006e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006ec:	f383 8811 	msr	BASEPRI, r3
 80006f0:	f3bf 8f6f 	isb	sy
 80006f4:	f3bf 8f4f 	dsb	sy
 80006f8:	61ba      	str	r2, [r7, #24]
 80006fa:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80006fc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80006fe:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000702:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000708:	429a      	cmp	r2, r3
 800070a:	d302      	bcc.n	8000712 <xQueueGenericSendFromISR+0xb6>
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	2b02      	cmp	r3, #2
 8000710:	d12c      	bne.n	800076c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8000712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000714:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000718:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800071c:	683a      	ldr	r2, [r7, #0]
 800071e:	68b9      	ldr	r1, [r7, #8]
 8000720:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000722:	f000 f9a5 	bl	8000a70 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8000726:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800072a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800072e:	d112      	bne.n	8000756 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000734:	2b00      	cmp	r3, #0
 8000736:	d016      	beq.n	8000766 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800073a:	3324      	adds	r3, #36	; 0x24
 800073c:	4618      	mov	r0, r3
 800073e:	f000 fe2f 	bl	80013a0 <xTaskRemoveFromEventList>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d00e      	beq.n	8000766 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d00b      	beq.n	8000766 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	2201      	movs	r2, #1
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	e007      	b.n	8000766 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000756:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800075a:	3301      	adds	r3, #1
 800075c:	b2db      	uxtb	r3, r3
 800075e:	b25a      	sxtb	r2, r3
 8000760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000762:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8000766:	2301      	movs	r3, #1
 8000768:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800076a:	e001      	b.n	8000770 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800076c:	2300      	movs	r3, #0
 800076e:	637b      	str	r3, [r7, #52]	; 0x34
 8000770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000772:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000774:	693b      	ldr	r3, [r7, #16]
 8000776:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800077a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800077c:	4618      	mov	r0, r3
 800077e:	3738      	adds	r7, #56	; 0x38
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08c      	sub	sp, #48	; 0x30
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	60b9      	str	r1, [r7, #8]
 800078e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8000790:	2300      	movs	r3, #0
 8000792:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8000798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800079a:	2b00      	cmp	r3, #0
 800079c:	d109      	bne.n	80007b2 <xQueueReceive+0x2e>
	__asm volatile
 800079e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007a2:	f383 8811 	msr	BASEPRI, r3
 80007a6:	f3bf 8f6f 	isb	sy
 80007aa:	f3bf 8f4f 	dsb	sy
 80007ae:	623b      	str	r3, [r7, #32]
 80007b0:	e7fe      	b.n	80007b0 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80007b2:	68bb      	ldr	r3, [r7, #8]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d103      	bne.n	80007c0 <xQueueReceive+0x3c>
 80007b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d101      	bne.n	80007c4 <xQueueReceive+0x40>
 80007c0:	2301      	movs	r3, #1
 80007c2:	e000      	b.n	80007c6 <xQueueReceive+0x42>
 80007c4:	2300      	movs	r3, #0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d109      	bne.n	80007de <xQueueReceive+0x5a>
 80007ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007ce:	f383 8811 	msr	BASEPRI, r3
 80007d2:	f3bf 8f6f 	isb	sy
 80007d6:	f3bf 8f4f 	dsb	sy
 80007da:	61fb      	str	r3, [r7, #28]
 80007dc:	e7fe      	b.n	80007dc <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80007de:	f000 ff7b 	bl	80016d8 <xTaskGetSchedulerState>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d102      	bne.n	80007ee <xQueueReceive+0x6a>
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d101      	bne.n	80007f2 <xQueueReceive+0x6e>
 80007ee:	2301      	movs	r3, #1
 80007f0:	e000      	b.n	80007f4 <xQueueReceive+0x70>
 80007f2:	2300      	movs	r3, #0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d109      	bne.n	800080c <xQueueReceive+0x88>
 80007f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007fc:	f383 8811 	msr	BASEPRI, r3
 8000800:	f3bf 8f6f 	isb	sy
 8000804:	f3bf 8f4f 	dsb	sy
 8000808:	61bb      	str	r3, [r7, #24]
 800080a:	e7fe      	b.n	800080a <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800080c:	f001 f954 	bl	8001ab8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000814:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000818:	2b00      	cmp	r3, #0
 800081a:	d01f      	beq.n	800085c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800081c:	68b9      	ldr	r1, [r7, #8]
 800081e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000820:	f000 f990 	bl	8000b44 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8000824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000826:	1e5a      	subs	r2, r3, #1
 8000828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800082a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800082c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800082e:	691b      	ldr	r3, [r3, #16]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d00f      	beq.n	8000854 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000836:	3310      	adds	r3, #16
 8000838:	4618      	mov	r0, r3
 800083a:	f000 fdb1 	bl	80013a0 <xTaskRemoveFromEventList>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d007      	beq.n	8000854 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8000844:	4b3c      	ldr	r3, [pc, #240]	; (8000938 <xQueueReceive+0x1b4>)
 8000846:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800084a:	601a      	str	r2, [r3, #0]
 800084c:	f3bf 8f4f 	dsb	sy
 8000850:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8000854:	f001 f95e 	bl	8001b14 <vPortExitCritical>
				return pdPASS;
 8000858:	2301      	movs	r3, #1
 800085a:	e069      	b.n	8000930 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d103      	bne.n	800086a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000862:	f001 f957 	bl	8001b14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8000866:	2300      	movs	r3, #0
 8000868:	e062      	b.n	8000930 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800086a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800086c:	2b00      	cmp	r3, #0
 800086e:	d106      	bne.n	800087e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000870:	f107 0310 	add.w	r3, r7, #16
 8000874:	4618      	mov	r0, r3
 8000876:	f000 fdf5 	bl	8001464 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800087a:	2301      	movs	r3, #1
 800087c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800087e:	f001 f949 	bl	8001b14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000882:	f000 fba9 	bl	8000fd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000886:	f001 f917 	bl	8001ab8 <vPortEnterCritical>
 800088a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800088c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000890:	b25b      	sxtb	r3, r3
 8000892:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000896:	d103      	bne.n	80008a0 <xQueueReceive+0x11c>
 8000898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800089a:	2200      	movs	r2, #0
 800089c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80008a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80008a6:	b25b      	sxtb	r3, r3
 80008a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80008ac:	d103      	bne.n	80008b6 <xQueueReceive+0x132>
 80008ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008b0:	2200      	movs	r2, #0
 80008b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80008b6:	f001 f92d 	bl	8001b14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80008ba:	1d3a      	adds	r2, r7, #4
 80008bc:	f107 0310 	add.w	r3, r7, #16
 80008c0:	4611      	mov	r1, r2
 80008c2:	4618      	mov	r0, r3
 80008c4:	f000 fde4 	bl	8001490 <xTaskCheckForTimeOut>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d123      	bne.n	8000916 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80008ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80008d0:	f000 f9b0 	bl	8000c34 <prvIsQueueEmpty>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d017      	beq.n	800090a <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80008da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008dc:	3324      	adds	r3, #36	; 0x24
 80008de:	687a      	ldr	r2, [r7, #4]
 80008e0:	4611      	mov	r1, r2
 80008e2:	4618      	mov	r0, r3
 80008e4:	f000 fd38 	bl	8001358 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80008e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80008ea:	f000 f951 	bl	8000b90 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80008ee:	f000 fb81 	bl	8000ff4 <xTaskResumeAll>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d189      	bne.n	800080c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80008f8:	4b0f      	ldr	r3, [pc, #60]	; (8000938 <xQueueReceive+0x1b4>)
 80008fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	f3bf 8f4f 	dsb	sy
 8000904:	f3bf 8f6f 	isb	sy
 8000908:	e780      	b.n	800080c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800090a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800090c:	f000 f940 	bl	8000b90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000910:	f000 fb70 	bl	8000ff4 <xTaskResumeAll>
 8000914:	e77a      	b.n	800080c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8000916:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000918:	f000 f93a 	bl	8000b90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800091c:	f000 fb6a 	bl	8000ff4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000920:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000922:	f000 f987 	bl	8000c34 <prvIsQueueEmpty>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	f43f af6f 	beq.w	800080c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800092e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8000930:	4618      	mov	r0, r3
 8000932:	3730      	adds	r7, #48	; 0x30
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	e000ed04 	.word	0xe000ed04

0800093c <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b08e      	sub	sp, #56	; 0x38
 8000940:	af00      	add	r7, sp, #0
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	60b9      	str	r1, [r7, #8]
 8000946:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800094c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800094e:	2b00      	cmp	r3, #0
 8000950:	d109      	bne.n	8000966 <xQueueReceiveFromISR+0x2a>
 8000952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000956:	f383 8811 	msr	BASEPRI, r3
 800095a:	f3bf 8f6f 	isb	sy
 800095e:	f3bf 8f4f 	dsb	sy
 8000962:	623b      	str	r3, [r7, #32]
 8000964:	e7fe      	b.n	8000964 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000966:	68bb      	ldr	r3, [r7, #8]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d103      	bne.n	8000974 <xQueueReceiveFromISR+0x38>
 800096c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800096e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000970:	2b00      	cmp	r3, #0
 8000972:	d101      	bne.n	8000978 <xQueueReceiveFromISR+0x3c>
 8000974:	2301      	movs	r3, #1
 8000976:	e000      	b.n	800097a <xQueueReceiveFromISR+0x3e>
 8000978:	2300      	movs	r3, #0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d109      	bne.n	8000992 <xQueueReceiveFromISR+0x56>
 800097e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000982:	f383 8811 	msr	BASEPRI, r3
 8000986:	f3bf 8f6f 	isb	sy
 800098a:	f3bf 8f4f 	dsb	sy
 800098e:	61fb      	str	r3, [r7, #28]
 8000990:	e7fe      	b.n	8000990 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000992:	f001 f94b 	bl	8001c2c <vPortValidateInterruptPriority>
	__asm volatile
 8000996:	f3ef 8211 	mrs	r2, BASEPRI
 800099a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800099e:	f383 8811 	msr	BASEPRI, r3
 80009a2:	f3bf 8f6f 	isb	sy
 80009a6:	f3bf 8f4f 	dsb	sy
 80009aa:	61ba      	str	r2, [r7, #24]
 80009ac:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80009ae:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80009b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80009b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009b6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80009b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d02f      	beq.n	8000a1e <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80009be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80009c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80009c8:	68b9      	ldr	r1, [r7, #8]
 80009ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80009cc:	f000 f8ba 	bl	8000b44 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80009d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009d2:	1e5a      	subs	r2, r3, #1
 80009d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009d6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80009d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80009dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80009e0:	d112      	bne.n	8000a08 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80009e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009e4:	691b      	ldr	r3, [r3, #16]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d016      	beq.n	8000a18 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80009ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009ec:	3310      	adds	r3, #16
 80009ee:	4618      	mov	r0, r3
 80009f0:	f000 fcd6 	bl	80013a0 <xTaskRemoveFromEventList>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d00e      	beq.n	8000a18 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d00b      	beq.n	8000a18 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2201      	movs	r2, #1
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	e007      	b.n	8000a18 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8000a08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	b25a      	sxtb	r2, r3
 8000a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	637b      	str	r3, [r7, #52]	; 0x34
 8000a1c:	e001      	b.n	8000a22 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	637b      	str	r3, [r7, #52]	; 0x34
 8000a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a24:	613b      	str	r3, [r7, #16]
	__asm volatile
 8000a26:	693b      	ldr	r3, [r7, #16]
 8000a28:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8000a2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3738      	adds	r7, #56	; 0x38
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b084      	sub	sp, #16
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d109      	bne.n	8000a58 <uxQueueMessagesWaiting+0x22>
	__asm volatile
 8000a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a48:	f383 8811 	msr	BASEPRI, r3
 8000a4c:	f3bf 8f6f 	isb	sy
 8000a50:	f3bf 8f4f 	dsb	sy
 8000a54:	60bb      	str	r3, [r7, #8]
 8000a56:	e7fe      	b.n	8000a56 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
 8000a58:	f001 f82e 	bl	8001ab8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a60:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8000a62:	f001 f857 	bl	8001b14 <vPortExitCritical>

	return uxReturn;
 8000a66:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b086      	sub	sp, #24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	60f8      	str	r0, [r7, #12]
 8000a78:	60b9      	str	r1, [r7, #8]
 8000a7a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a84:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d10d      	bne.n	8000aaa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d14d      	bne.n	8000b32 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f000 fe3a 	bl	8001714 <xTaskPriorityDisinherit>
 8000aa0:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	605a      	str	r2, [r3, #4]
 8000aa8:	e043      	b.n	8000b32 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d119      	bne.n	8000ae4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	6898      	ldr	r0, [r3, #8]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab8:	461a      	mov	r2, r3
 8000aba:	68b9      	ldr	r1, [r7, #8]
 8000abc:	f002 f9f2 	bl	8002ea4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	689a      	ldr	r2, [r3, #8]
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac8:	441a      	add	r2, r3
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	689a      	ldr	r2, [r3, #8]
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d32b      	bcc.n	8000b32 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	609a      	str	r2, [r3, #8]
 8000ae2:	e026      	b.n	8000b32 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	68d8      	ldr	r0, [r3, #12]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aec:	461a      	mov	r2, r3
 8000aee:	68b9      	ldr	r1, [r7, #8]
 8000af0:	f002 f9d8 	bl	8002ea4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	68da      	ldr	r2, [r3, #12]
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afc:	425b      	negs	r3, r3
 8000afe:	441a      	add	r2, r3
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	68da      	ldr	r2, [r3, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d207      	bcs.n	8000b20 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	685a      	ldr	r2, [r3, #4]
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b18:	425b      	negs	r3, r3
 8000b1a:	441a      	add	r2, r3
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	2b02      	cmp	r3, #2
 8000b24:	d105      	bne.n	8000b32 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d002      	beq.n	8000b32 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	3b01      	subs	r3, #1
 8000b30:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	1c5a      	adds	r2, r3, #1
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8000b3a:	697b      	ldr	r3, [r7, #20]
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3718      	adds	r7, #24
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
 8000b4c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d018      	beq.n	8000b88 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	68da      	ldr	r2, [r3, #12]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5e:	441a      	add	r2, r3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	68da      	ldr	r2, [r3, #12]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d303      	bcc.n	8000b78 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681a      	ldr	r2, [r3, #0]
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	68d9      	ldr	r1, [r3, #12]
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b80:	461a      	mov	r2, r3
 8000b82:	6838      	ldr	r0, [r7, #0]
 8000b84:	f002 f98e 	bl	8002ea4 <memcpy>
	}
}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8000b98:	f000 ff8e 	bl	8001ab8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000ba2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8000ba4:	e011      	b.n	8000bca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d012      	beq.n	8000bd4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	3324      	adds	r3, #36	; 0x24
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f000 fbf4 	bl	80013a0 <xTaskRemoveFromEventList>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8000bbe:	f000 fcc7 	bl	8001550 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8000bc2:	7bfb      	ldrb	r3, [r7, #15]
 8000bc4:	3b01      	subs	r3, #1
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8000bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	dce9      	bgt.n	8000ba6 <prvUnlockQueue+0x16>
 8000bd2:	e000      	b.n	8000bd6 <prvUnlockQueue+0x46>
					break;
 8000bd4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	22ff      	movs	r2, #255	; 0xff
 8000bda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8000bde:	f000 ff99 	bl	8001b14 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8000be2:	f000 ff69 	bl	8001ab8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000bec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8000bee:	e011      	b.n	8000c14 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	691b      	ldr	r3, [r3, #16]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d012      	beq.n	8000c1e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	3310      	adds	r3, #16
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f000 fbcf 	bl	80013a0 <xTaskRemoveFromEventList>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8000c08:	f000 fca2 	bl	8001550 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8000c0c:	7bbb      	ldrb	r3, [r7, #14]
 8000c0e:	3b01      	subs	r3, #1
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8000c14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	dce9      	bgt.n	8000bf0 <prvUnlockQueue+0x60>
 8000c1c:	e000      	b.n	8000c20 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8000c1e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	22ff      	movs	r2, #255	; 0xff
 8000c24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8000c28:	f000 ff74 	bl	8001b14 <vPortExitCritical>
}
 8000c2c:	bf00      	nop
 8000c2e:	3710      	adds	r7, #16
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8000c3c:	f000 ff3c 	bl	8001ab8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d102      	bne.n	8000c4e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	e001      	b.n	8000c52 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8000c52:	f000 ff5f 	bl	8001b14 <vPortExitCritical>

	return xReturn;
 8000c56:	68fb      	ldr	r3, [r7, #12]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3710      	adds	r7, #16
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8000c68:	f000 ff26 	bl	8001ab8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d102      	bne.n	8000c7e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	e001      	b.n	8000c82 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8000c82:	f000 ff47 	bl	8001b14 <vPortExitCritical>

	return xReturn;
 8000c86:	68fb      	ldr	r3, [r7, #12]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b08c      	sub	sp, #48	; 0x30
 8000c94:	af04      	add	r7, sp, #16
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	603b      	str	r3, [r7, #0]
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000ca0:	88fb      	ldrh	r3, [r7, #6]
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f000 fffd 	bl	8001ca4 <pvPortMalloc>
 8000caa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d00e      	beq.n	8000cd0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8000cb2:	2054      	movs	r0, #84	; 0x54
 8000cb4:	f000 fff6 	bl	8001ca4 <pvPortMalloc>
 8000cb8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d003      	beq.n	8000cc8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8000cc0:	69fb      	ldr	r3, [r7, #28]
 8000cc2:	697a      	ldr	r2, [r7, #20]
 8000cc4:	631a      	str	r2, [r3, #48]	; 0x30
 8000cc6:	e005      	b.n	8000cd4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8000cc8:	6978      	ldr	r0, [r7, #20]
 8000cca:	f001 f8ad 	bl	8001e28 <vPortFree>
 8000cce:	e001      	b.n	8000cd4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8000cd4:	69fb      	ldr	r3, [r7, #28]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d013      	beq.n	8000d02 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8000cda:	88fa      	ldrh	r2, [r7, #6]
 8000cdc:	2300      	movs	r3, #0
 8000cde:	9303      	str	r3, [sp, #12]
 8000ce0:	69fb      	ldr	r3, [r7, #28]
 8000ce2:	9302      	str	r3, [sp, #8]
 8000ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ce6:	9301      	str	r3, [sp, #4]
 8000ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	68b9      	ldr	r1, [r7, #8]
 8000cf0:	68f8      	ldr	r0, [r7, #12]
 8000cf2:	f000 f80e 	bl	8000d12 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8000cf6:	69f8      	ldr	r0, [r7, #28]
 8000cf8:	f000 f88a 	bl	8000e10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	61bb      	str	r3, [r7, #24]
 8000d00:	e002      	b.n	8000d08 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000d02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d06:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8000d08:	69bb      	ldr	r3, [r7, #24]
	}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3720      	adds	r7, #32
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b088      	sub	sp, #32
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	60f8      	str	r0, [r7, #12]
 8000d1a:	60b9      	str	r1, [r7, #8]
 8000d1c:	607a      	str	r2, [r7, #4]
 8000d1e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8000d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	4413      	add	r3, r2
 8000d30:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8000d32:	69bb      	ldr	r3, [r7, #24]
 8000d34:	f023 0307 	bic.w	r3, r3, #7
 8000d38:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	f003 0307 	and.w	r3, r3, #7
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d009      	beq.n	8000d58 <prvInitialiseNewTask+0x46>
 8000d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d48:	f383 8811 	msr	BASEPRI, r3
 8000d4c:	f3bf 8f6f 	isb	sy
 8000d50:	f3bf 8f4f 	dsb	sy
 8000d54:	617b      	str	r3, [r7, #20]
 8000d56:	e7fe      	b.n	8000d56 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000d58:	2300      	movs	r3, #0
 8000d5a:	61fb      	str	r3, [r7, #28]
 8000d5c:	e012      	b.n	8000d84 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8000d5e:	68ba      	ldr	r2, [r7, #8]
 8000d60:	69fb      	ldr	r3, [r7, #28]
 8000d62:	4413      	add	r3, r2
 8000d64:	7819      	ldrb	r1, [r3, #0]
 8000d66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000d68:	69fb      	ldr	r3, [r7, #28]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	3334      	adds	r3, #52	; 0x34
 8000d6e:	460a      	mov	r2, r1
 8000d70:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8000d72:	68ba      	ldr	r2, [r7, #8]
 8000d74:	69fb      	ldr	r3, [r7, #28]
 8000d76:	4413      	add	r3, r2
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d006      	beq.n	8000d8c <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	3301      	adds	r3, #1
 8000d82:	61fb      	str	r3, [r7, #28]
 8000d84:	69fb      	ldr	r3, [r7, #28]
 8000d86:	2b0f      	cmp	r3, #15
 8000d88:	d9e9      	bls.n	8000d5e <prvInitialiseNewTask+0x4c>
 8000d8a:	e000      	b.n	8000d8e <prvInitialiseNewTask+0x7c>
		{
			break;
 8000d8c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8000d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d90:	2200      	movs	r2, #0
 8000d92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d98:	2b06      	cmp	r3, #6
 8000d9a:	d901      	bls.n	8000da0 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000d9c:	2306      	movs	r3, #6
 8000d9e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8000da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000da2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000da4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8000da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000da8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000daa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8000dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dae:	2200      	movs	r2, #0
 8000db0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000db4:	3304      	adds	r3, #4
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff fa05 	bl	80001c6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dbe:	3318      	adds	r3, #24
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fa00 	bl	80001c6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000dca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dce:	f1c3 0207 	rsb	r2, r3, #7
 8000dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dd4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000dda:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8000ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dde:	2200      	movs	r2, #0
 8000de0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8000de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000de4:	2200      	movs	r2, #0
 8000de6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000dea:	683a      	ldr	r2, [r7, #0]
 8000dec:	68f9      	ldr	r1, [r7, #12]
 8000dee:	69b8      	ldr	r0, [r7, #24]
 8000df0:	f000 fd7a 	bl	80018e8 <pxPortInitialiseStack>
 8000df4:	4602      	mov	r2, r0
 8000df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000df8:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8000dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d002      	beq.n	8000e06 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8000e06:	bf00      	nop
 8000e08:	3720      	adds	r7, #32
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
	...

08000e10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8000e18:	f000 fe4e 	bl	8001ab8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8000e1c:	4b2a      	ldr	r3, [pc, #168]	; (8000ec8 <prvAddNewTaskToReadyList+0xb8>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	3301      	adds	r3, #1
 8000e22:	4a29      	ldr	r2, [pc, #164]	; (8000ec8 <prvAddNewTaskToReadyList+0xb8>)
 8000e24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8000e26:	4b29      	ldr	r3, [pc, #164]	; (8000ecc <prvAddNewTaskToReadyList+0xbc>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d109      	bne.n	8000e42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8000e2e:	4a27      	ldr	r2, [pc, #156]	; (8000ecc <prvAddNewTaskToReadyList+0xbc>)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000e34:	4b24      	ldr	r3, [pc, #144]	; (8000ec8 <prvAddNewTaskToReadyList+0xb8>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d110      	bne.n	8000e5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8000e3c:	f000 fbac 	bl	8001598 <prvInitialiseTaskLists>
 8000e40:	e00d      	b.n	8000e5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8000e42:	4b23      	ldr	r3, [pc, #140]	; (8000ed0 <prvAddNewTaskToReadyList+0xc0>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d109      	bne.n	8000e5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000e4a:	4b20      	ldr	r3, [pc, #128]	; (8000ecc <prvAddNewTaskToReadyList+0xbc>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e54:	429a      	cmp	r2, r3
 8000e56:	d802      	bhi.n	8000e5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8000e58:	4a1c      	ldr	r2, [pc, #112]	; (8000ecc <prvAddNewTaskToReadyList+0xbc>)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8000e5e:	4b1d      	ldr	r3, [pc, #116]	; (8000ed4 <prvAddNewTaskToReadyList+0xc4>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	3301      	adds	r3, #1
 8000e64:	4a1b      	ldr	r2, [pc, #108]	; (8000ed4 <prvAddNewTaskToReadyList+0xc4>)
 8000e66:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	409a      	lsls	r2, r3
 8000e70:	4b19      	ldr	r3, [pc, #100]	; (8000ed8 <prvAddNewTaskToReadyList+0xc8>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	4a18      	ldr	r2, [pc, #96]	; (8000ed8 <prvAddNewTaskToReadyList+0xc8>)
 8000e78:	6013      	str	r3, [r2, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e7e:	4613      	mov	r3, r2
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	4413      	add	r3, r2
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	4a15      	ldr	r2, [pc, #84]	; (8000edc <prvAddNewTaskToReadyList+0xcc>)
 8000e88:	441a      	add	r2, r3
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	3304      	adds	r3, #4
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4610      	mov	r0, r2
 8000e92:	f7ff f9a4 	bl	80001de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8000e96:	f000 fe3d 	bl	8001b14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8000e9a:	4b0d      	ldr	r3, [pc, #52]	; (8000ed0 <prvAddNewTaskToReadyList+0xc0>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d00e      	beq.n	8000ec0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000ea2:	4b0a      	ldr	r3, [pc, #40]	; (8000ecc <prvAddNewTaskToReadyList+0xbc>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d207      	bcs.n	8000ec0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8000eb0:	4b0b      	ldr	r3, [pc, #44]	; (8000ee0 <prvAddNewTaskToReadyList+0xd0>)
 8000eb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	f3bf 8f4f 	dsb	sy
 8000ebc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8000ec0:	bf00      	nop
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	2000018c 	.word	0x2000018c
 8000ecc:	2000008c 	.word	0x2000008c
 8000ed0:	20000198 	.word	0x20000198
 8000ed4:	200001a8 	.word	0x200001a8
 8000ed8:	20000194 	.word	0x20000194
 8000edc:	20000090 	.word	0x20000090
 8000ee0:	e000ed04 	.word	0xe000ed04

08000ee4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8000eec:	2300      	movs	r3, #0
 8000eee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d016      	beq.n	8000f24 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8000ef6:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <vTaskDelay+0x60>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d009      	beq.n	8000f12 <vTaskDelay+0x2e>
 8000efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f02:	f383 8811 	msr	BASEPRI, r3
 8000f06:	f3bf 8f6f 	isb	sy
 8000f0a:	f3bf 8f4f 	dsb	sy
 8000f0e:	60bb      	str	r3, [r7, #8]
 8000f10:	e7fe      	b.n	8000f10 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8000f12:	f000 f861 	bl	8000fd8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8000f16:	2100      	movs	r1, #0
 8000f18:	6878      	ldr	r0, [r7, #4]
 8000f1a:	f000 fc7f 	bl	800181c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8000f1e:	f000 f869 	bl	8000ff4 <xTaskResumeAll>
 8000f22:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d107      	bne.n	8000f3a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8000f2a:	4b07      	ldr	r3, [pc, #28]	; (8000f48 <vTaskDelay+0x64>)
 8000f2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	f3bf 8f4f 	dsb	sy
 8000f36:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8000f3a:	bf00      	nop
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	200001b4 	.word	0x200001b4
 8000f48:	e000ed04 	.word	0xe000ed04

08000f4c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8000f52:	4b1b      	ldr	r3, [pc, #108]	; (8000fc0 <vTaskStartScheduler+0x74>)
 8000f54:	9301      	str	r3, [sp, #4]
 8000f56:	2300      	movs	r3, #0
 8000f58:	9300      	str	r3, [sp, #0]
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	2210      	movs	r2, #16
 8000f5e:	4919      	ldr	r1, [pc, #100]	; (8000fc4 <vTaskStartScheduler+0x78>)
 8000f60:	4819      	ldr	r0, [pc, #100]	; (8000fc8 <vTaskStartScheduler+0x7c>)
 8000f62:	f7ff fe95 	bl	8000c90 <xTaskCreate>
 8000f66:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d115      	bne.n	8000f9a <vTaskStartScheduler+0x4e>
 8000f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f72:	f383 8811 	msr	BASEPRI, r3
 8000f76:	f3bf 8f6f 	isb	sy
 8000f7a:	f3bf 8f4f 	dsb	sy
 8000f7e:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8000f80:	4b12      	ldr	r3, [pc, #72]	; (8000fcc <vTaskStartScheduler+0x80>)
 8000f82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f86:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8000f88:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <vTaskStartScheduler+0x84>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8000f8e:	4b11      	ldr	r3, [pc, #68]	; (8000fd4 <vTaskStartScheduler+0x88>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8000f94:	f000 fd20 	bl	80019d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8000f98:	e00d      	b.n	8000fb6 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000fa0:	d109      	bne.n	8000fb6 <vTaskStartScheduler+0x6a>
 8000fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fa6:	f383 8811 	msr	BASEPRI, r3
 8000faa:	f3bf 8f6f 	isb	sy
 8000fae:	f3bf 8f4f 	dsb	sy
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	e7fe      	b.n	8000fb4 <vTaskStartScheduler+0x68>
}
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	200001b0 	.word	0x200001b0
 8000fc4:	08003720 	.word	0x08003720
 8000fc8:	08001569 	.word	0x08001569
 8000fcc:	200001ac 	.word	0x200001ac
 8000fd0:	20000198 	.word	0x20000198
 8000fd4:	20000190 	.word	0x20000190

08000fd8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8000fdc:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <vTaskSuspendAll+0x18>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	4a03      	ldr	r2, [pc, #12]	; (8000ff0 <vTaskSuspendAll+0x18>)
 8000fe4:	6013      	str	r3, [r2, #0]
}
 8000fe6:	bf00      	nop
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bc80      	pop	{r7}
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	200001b4 	.word	0x200001b4

08000ff4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8000ffe:	2300      	movs	r3, #0
 8001000:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001002:	4b41      	ldr	r3, [pc, #260]	; (8001108 <xTaskResumeAll+0x114>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d109      	bne.n	800101e <xTaskResumeAll+0x2a>
 800100a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800100e:	f383 8811 	msr	BASEPRI, r3
 8001012:	f3bf 8f6f 	isb	sy
 8001016:	f3bf 8f4f 	dsb	sy
 800101a:	603b      	str	r3, [r7, #0]
 800101c:	e7fe      	b.n	800101c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800101e:	f000 fd4b 	bl	8001ab8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001022:	4b39      	ldr	r3, [pc, #228]	; (8001108 <xTaskResumeAll+0x114>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	3b01      	subs	r3, #1
 8001028:	4a37      	ldr	r2, [pc, #220]	; (8001108 <xTaskResumeAll+0x114>)
 800102a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800102c:	4b36      	ldr	r3, [pc, #216]	; (8001108 <xTaskResumeAll+0x114>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d161      	bne.n	80010f8 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001034:	4b35      	ldr	r3, [pc, #212]	; (800110c <xTaskResumeAll+0x118>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d05d      	beq.n	80010f8 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800103c:	e02e      	b.n	800109c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800103e:	4b34      	ldr	r3, [pc, #208]	; (8001110 <xTaskResumeAll+0x11c>)
 8001040:	68db      	ldr	r3, [r3, #12]
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	3318      	adds	r3, #24
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff f922 	bl	8000294 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	3304      	adds	r3, #4
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff f91d 	bl	8000294 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800105e:	2201      	movs	r2, #1
 8001060:	409a      	lsls	r2, r3
 8001062:	4b2c      	ldr	r3, [pc, #176]	; (8001114 <xTaskResumeAll+0x120>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4313      	orrs	r3, r2
 8001068:	4a2a      	ldr	r2, [pc, #168]	; (8001114 <xTaskResumeAll+0x120>)
 800106a:	6013      	str	r3, [r2, #0]
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001070:	4613      	mov	r3, r2
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	4413      	add	r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	4a27      	ldr	r2, [pc, #156]	; (8001118 <xTaskResumeAll+0x124>)
 800107a:	441a      	add	r2, r3
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	3304      	adds	r3, #4
 8001080:	4619      	mov	r1, r3
 8001082:	4610      	mov	r0, r2
 8001084:	f7ff f8ab 	bl	80001de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800108c:	4b23      	ldr	r3, [pc, #140]	; (800111c <xTaskResumeAll+0x128>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001092:	429a      	cmp	r2, r3
 8001094:	d302      	bcc.n	800109c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8001096:	4b22      	ldr	r3, [pc, #136]	; (8001120 <xTaskResumeAll+0x12c>)
 8001098:	2201      	movs	r2, #1
 800109a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800109c:	4b1c      	ldr	r3, [pc, #112]	; (8001110 <xTaskResumeAll+0x11c>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d1cc      	bne.n	800103e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80010aa:	f000 faf1 	bl	8001690 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80010ae:	4b1d      	ldr	r3, [pc, #116]	; (8001124 <xTaskResumeAll+0x130>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d010      	beq.n	80010dc <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80010ba:	f000 f837 	bl	800112c <xTaskIncrementTick>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d002      	beq.n	80010ca <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80010c4:	4b16      	ldr	r3, [pc, #88]	; (8001120 <xTaskResumeAll+0x12c>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	3b01      	subs	r3, #1
 80010ce:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1f1      	bne.n	80010ba <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80010d6:	4b13      	ldr	r3, [pc, #76]	; (8001124 <xTaskResumeAll+0x130>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80010dc:	4b10      	ldr	r3, [pc, #64]	; (8001120 <xTaskResumeAll+0x12c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d009      	beq.n	80010f8 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80010e4:	2301      	movs	r3, #1
 80010e6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80010e8:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <xTaskResumeAll+0x134>)
 80010ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	f3bf 8f4f 	dsb	sy
 80010f4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80010f8:	f000 fd0c 	bl	8001b14 <vPortExitCritical>

	return xAlreadyYielded;
 80010fc:	68bb      	ldr	r3, [r7, #8]
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200001b4 	.word	0x200001b4
 800110c:	2000018c 	.word	0x2000018c
 8001110:	2000014c 	.word	0x2000014c
 8001114:	20000194 	.word	0x20000194
 8001118:	20000090 	.word	0x20000090
 800111c:	2000008c 	.word	0x2000008c
 8001120:	200001a0 	.word	0x200001a0
 8001124:	2000019c 	.word	0x2000019c
 8001128:	e000ed04 	.word	0xe000ed04

0800112c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001132:	2300      	movs	r3, #0
 8001134:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001136:	4b50      	ldr	r3, [pc, #320]	; (8001278 <xTaskIncrementTick+0x14c>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	f040 808c 	bne.w	8001258 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001140:	4b4e      	ldr	r3, [pc, #312]	; (800127c <xTaskIncrementTick+0x150>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	3301      	adds	r3, #1
 8001146:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001148:	4a4c      	ldr	r2, [pc, #304]	; (800127c <xTaskIncrementTick+0x150>)
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d11f      	bne.n	8001194 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8001154:	4b4a      	ldr	r3, [pc, #296]	; (8001280 <xTaskIncrementTick+0x154>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d009      	beq.n	8001172 <xTaskIncrementTick+0x46>
 800115e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001162:	f383 8811 	msr	BASEPRI, r3
 8001166:	f3bf 8f6f 	isb	sy
 800116a:	f3bf 8f4f 	dsb	sy
 800116e:	603b      	str	r3, [r7, #0]
 8001170:	e7fe      	b.n	8001170 <xTaskIncrementTick+0x44>
 8001172:	4b43      	ldr	r3, [pc, #268]	; (8001280 <xTaskIncrementTick+0x154>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	4b42      	ldr	r3, [pc, #264]	; (8001284 <xTaskIncrementTick+0x158>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a40      	ldr	r2, [pc, #256]	; (8001280 <xTaskIncrementTick+0x154>)
 800117e:	6013      	str	r3, [r2, #0]
 8001180:	4a40      	ldr	r2, [pc, #256]	; (8001284 <xTaskIncrementTick+0x158>)
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	6013      	str	r3, [r2, #0]
 8001186:	4b40      	ldr	r3, [pc, #256]	; (8001288 <xTaskIncrementTick+0x15c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	3301      	adds	r3, #1
 800118c:	4a3e      	ldr	r2, [pc, #248]	; (8001288 <xTaskIncrementTick+0x15c>)
 800118e:	6013      	str	r3, [r2, #0]
 8001190:	f000 fa7e 	bl	8001690 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001194:	4b3d      	ldr	r3, [pc, #244]	; (800128c <xTaskIncrementTick+0x160>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	693a      	ldr	r2, [r7, #16]
 800119a:	429a      	cmp	r2, r3
 800119c:	d34d      	bcc.n	800123a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800119e:	4b38      	ldr	r3, [pc, #224]	; (8001280 <xTaskIncrementTick+0x154>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d101      	bne.n	80011ac <xTaskIncrementTick+0x80>
 80011a8:	2301      	movs	r3, #1
 80011aa:	e000      	b.n	80011ae <xTaskIncrementTick+0x82>
 80011ac:	2300      	movs	r3, #0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d004      	beq.n	80011bc <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80011b2:	4b36      	ldr	r3, [pc, #216]	; (800128c <xTaskIncrementTick+0x160>)
 80011b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80011b8:	601a      	str	r2, [r3, #0]
					break;
 80011ba:	e03e      	b.n	800123a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80011bc:	4b30      	ldr	r3, [pc, #192]	; (8001280 <xTaskIncrementTick+0x154>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d203      	bcs.n	80011dc <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80011d4:	4a2d      	ldr	r2, [pc, #180]	; (800128c <xTaskIncrementTick+0x160>)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6013      	str	r3, [r2, #0]
						break;
 80011da:	e02e      	b.n	800123a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	3304      	adds	r3, #4
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff f857 	bl	8000294 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d004      	beq.n	80011f8 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	3318      	adds	r3, #24
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff f84e 	bl	8000294 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011fc:	2201      	movs	r2, #1
 80011fe:	409a      	lsls	r2, r3
 8001200:	4b23      	ldr	r3, [pc, #140]	; (8001290 <xTaskIncrementTick+0x164>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4313      	orrs	r3, r2
 8001206:	4a22      	ldr	r2, [pc, #136]	; (8001290 <xTaskIncrementTick+0x164>)
 8001208:	6013      	str	r3, [r2, #0]
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800120e:	4613      	mov	r3, r2
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4413      	add	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4a1f      	ldr	r2, [pc, #124]	; (8001294 <xTaskIncrementTick+0x168>)
 8001218:	441a      	add	r2, r3
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	3304      	adds	r3, #4
 800121e:	4619      	mov	r1, r3
 8001220:	4610      	mov	r0, r2
 8001222:	f7fe ffdc 	bl	80001de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800122a:	4b1b      	ldr	r3, [pc, #108]	; (8001298 <xTaskIncrementTick+0x16c>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001230:	429a      	cmp	r2, r3
 8001232:	d3b4      	bcc.n	800119e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8001234:	2301      	movs	r3, #1
 8001236:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001238:	e7b1      	b.n	800119e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800123a:	4b17      	ldr	r3, [pc, #92]	; (8001298 <xTaskIncrementTick+0x16c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001240:	4914      	ldr	r1, [pc, #80]	; (8001294 <xTaskIncrementTick+0x168>)
 8001242:	4613      	mov	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	4413      	add	r3, r2
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	440b      	add	r3, r1
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d907      	bls.n	8001262 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8001252:	2301      	movs	r3, #1
 8001254:	617b      	str	r3, [r7, #20]
 8001256:	e004      	b.n	8001262 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8001258:	4b10      	ldr	r3, [pc, #64]	; (800129c <xTaskIncrementTick+0x170>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	3301      	adds	r3, #1
 800125e:	4a0f      	ldr	r2, [pc, #60]	; (800129c <xTaskIncrementTick+0x170>)
 8001260:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8001262:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <xTaskIncrementTick+0x174>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800126a:	2301      	movs	r3, #1
 800126c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800126e:	697b      	ldr	r3, [r7, #20]
}
 8001270:	4618      	mov	r0, r3
 8001272:	3718      	adds	r7, #24
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	200001b4 	.word	0x200001b4
 800127c:	20000190 	.word	0x20000190
 8001280:	20000144 	.word	0x20000144
 8001284:	20000148 	.word	0x20000148
 8001288:	200001a4 	.word	0x200001a4
 800128c:	200001ac 	.word	0x200001ac
 8001290:	20000194 	.word	0x20000194
 8001294:	20000090 	.word	0x20000090
 8001298:	2000008c 	.word	0x2000008c
 800129c:	2000019c 	.word	0x2000019c
 80012a0:	200001a0 	.word	0x200001a0

080012a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80012a4:	b480      	push	{r7}
 80012a6:	b087      	sub	sp, #28
 80012a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80012aa:	4b26      	ldr	r3, [pc, #152]	; (8001344 <vTaskSwitchContext+0xa0>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d003      	beq.n	80012ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80012b2:	4b25      	ldr	r3, [pc, #148]	; (8001348 <vTaskSwitchContext+0xa4>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80012b8:	e03e      	b.n	8001338 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80012ba:	4b23      	ldr	r3, [pc, #140]	; (8001348 <vTaskSwitchContext+0xa4>)
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80012c0:	4b22      	ldr	r3, [pc, #136]	; (800134c <vTaskSwitchContext+0xa8>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	fab3 f383 	clz	r3, r3
 80012cc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80012ce:	7afb      	ldrb	r3, [r7, #11]
 80012d0:	f1c3 031f 	rsb	r3, r3, #31
 80012d4:	617b      	str	r3, [r7, #20]
 80012d6:	491e      	ldr	r1, [pc, #120]	; (8001350 <vTaskSwitchContext+0xac>)
 80012d8:	697a      	ldr	r2, [r7, #20]
 80012da:	4613      	mov	r3, r2
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	440b      	add	r3, r1
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d109      	bne.n	80012fe <vTaskSwitchContext+0x5a>
	__asm volatile
 80012ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012ee:	f383 8811 	msr	BASEPRI, r3
 80012f2:	f3bf 8f6f 	isb	sy
 80012f6:	f3bf 8f4f 	dsb	sy
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	e7fe      	b.n	80012fc <vTaskSwitchContext+0x58>
 80012fe:	697a      	ldr	r2, [r7, #20]
 8001300:	4613      	mov	r3, r2
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	4413      	add	r3, r2
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	4a11      	ldr	r2, [pc, #68]	; (8001350 <vTaskSwitchContext+0xac>)
 800130a:	4413      	add	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	685a      	ldr	r2, [r3, #4]
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	685a      	ldr	r2, [r3, #4]
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	3308      	adds	r3, #8
 8001320:	429a      	cmp	r2, r3
 8001322:	d104      	bne.n	800132e <vTaskSwitchContext+0x8a>
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	685a      	ldr	r2, [r3, #4]
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	68db      	ldr	r3, [r3, #12]
 8001334:	4a07      	ldr	r2, [pc, #28]	; (8001354 <vTaskSwitchContext+0xb0>)
 8001336:	6013      	str	r3, [r2, #0]
}
 8001338:	bf00      	nop
 800133a:	371c      	adds	r7, #28
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	200001b4 	.word	0x200001b4
 8001348:	200001a0 	.word	0x200001a0
 800134c:	20000194 	.word	0x20000194
 8001350:	20000090 	.word	0x20000090
 8001354:	2000008c 	.word	0x2000008c

08001358 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d109      	bne.n	800137c <vTaskPlaceOnEventList+0x24>
 8001368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800136c:	f383 8811 	msr	BASEPRI, r3
 8001370:	f3bf 8f6f 	isb	sy
 8001374:	f3bf 8f4f 	dsb	sy
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	e7fe      	b.n	800137a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800137c:	4b07      	ldr	r3, [pc, #28]	; (800139c <vTaskPlaceOnEventList+0x44>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	3318      	adds	r3, #24
 8001382:	4619      	mov	r1, r3
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7fe ff4d 	bl	8000224 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800138a:	2101      	movs	r1, #1
 800138c:	6838      	ldr	r0, [r7, #0]
 800138e:	f000 fa45 	bl	800181c <prvAddCurrentTaskToDelayedList>
}
 8001392:	bf00      	nop
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	2000008c 	.word	0x2000008c

080013a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b086      	sub	sp, #24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d109      	bne.n	80013ca <xTaskRemoveFromEventList+0x2a>
 80013b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013ba:	f383 8811 	msr	BASEPRI, r3
 80013be:	f3bf 8f6f 	isb	sy
 80013c2:	f3bf 8f4f 	dsb	sy
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	e7fe      	b.n	80013c8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	3318      	adds	r3, #24
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7fe ff60 	bl	8000294 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80013d4:	4b1d      	ldr	r3, [pc, #116]	; (800144c <xTaskRemoveFromEventList+0xac>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d11c      	bne.n	8001416 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	3304      	adds	r3, #4
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7fe ff57 	bl	8000294 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ea:	2201      	movs	r2, #1
 80013ec:	409a      	lsls	r2, r3
 80013ee:	4b18      	ldr	r3, [pc, #96]	; (8001450 <xTaskRemoveFromEventList+0xb0>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	4a16      	ldr	r2, [pc, #88]	; (8001450 <xTaskRemoveFromEventList+0xb0>)
 80013f6:	6013      	str	r3, [r2, #0]
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013fc:	4613      	mov	r3, r2
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	4413      	add	r3, r2
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	4a13      	ldr	r2, [pc, #76]	; (8001454 <xTaskRemoveFromEventList+0xb4>)
 8001406:	441a      	add	r2, r3
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	3304      	adds	r3, #4
 800140c:	4619      	mov	r1, r3
 800140e:	4610      	mov	r0, r2
 8001410:	f7fe fee5 	bl	80001de <vListInsertEnd>
 8001414:	e005      	b.n	8001422 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	3318      	adds	r3, #24
 800141a:	4619      	mov	r1, r3
 800141c:	480e      	ldr	r0, [pc, #56]	; (8001458 <xTaskRemoveFromEventList+0xb8>)
 800141e:	f7fe fede 	bl	80001de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001426:	4b0d      	ldr	r3, [pc, #52]	; (800145c <xTaskRemoveFromEventList+0xbc>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800142c:	429a      	cmp	r2, r3
 800142e:	d905      	bls.n	800143c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8001430:	2301      	movs	r3, #1
 8001432:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8001434:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <xTaskRemoveFromEventList+0xc0>)
 8001436:	2201      	movs	r2, #1
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	e001      	b.n	8001440 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8001440:	697b      	ldr	r3, [r7, #20]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3718      	adds	r7, #24
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	200001b4 	.word	0x200001b4
 8001450:	20000194 	.word	0x20000194
 8001454:	20000090 	.word	0x20000090
 8001458:	2000014c 	.word	0x2000014c
 800145c:	2000008c 	.word	0x2000008c
 8001460:	200001a0 	.word	0x200001a0

08001464 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800146c:	4b06      	ldr	r3, [pc, #24]	; (8001488 <vTaskInternalSetTimeOutState+0x24>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8001474:	4b05      	ldr	r3, [pc, #20]	; (800148c <vTaskInternalSetTimeOutState+0x28>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	605a      	str	r2, [r3, #4]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	bc80      	pop	{r7}
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	200001a4 	.word	0x200001a4
 800148c:	20000190 	.word	0x20000190

08001490 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b088      	sub	sp, #32
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d109      	bne.n	80014b4 <xTaskCheckForTimeOut+0x24>
 80014a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014a4:	f383 8811 	msr	BASEPRI, r3
 80014a8:	f3bf 8f6f 	isb	sy
 80014ac:	f3bf 8f4f 	dsb	sy
 80014b0:	613b      	str	r3, [r7, #16]
 80014b2:	e7fe      	b.n	80014b2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d109      	bne.n	80014ce <xTaskCheckForTimeOut+0x3e>
 80014ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014be:	f383 8811 	msr	BASEPRI, r3
 80014c2:	f3bf 8f6f 	isb	sy
 80014c6:	f3bf 8f4f 	dsb	sy
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	e7fe      	b.n	80014cc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80014ce:	f000 faf3 	bl	8001ab8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80014d2:	4b1d      	ldr	r3, [pc, #116]	; (8001548 <xTaskCheckForTimeOut+0xb8>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80014ea:	d102      	bne.n	80014f2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
 80014f0:	e023      	b.n	800153a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	4b15      	ldr	r3, [pc, #84]	; (800154c <xTaskCheckForTimeOut+0xbc>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d007      	beq.n	800150e <xTaskCheckForTimeOut+0x7e>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	429a      	cmp	r2, r3
 8001506:	d302      	bcc.n	800150e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8001508:	2301      	movs	r3, #1
 800150a:	61fb      	str	r3, [r7, #28]
 800150c:	e015      	b.n	800153a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	429a      	cmp	r2, r3
 8001516:	d20b      	bcs.n	8001530 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	1ad2      	subs	r2, r2, r3
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7ff ff9d 	bl	8001464 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
 800152e:	e004      	b.n	800153a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8001536:	2301      	movs	r3, #1
 8001538:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800153a:	f000 faeb 	bl	8001b14 <vPortExitCritical>

	return xReturn;
 800153e:	69fb      	ldr	r3, [r7, #28]
}
 8001540:	4618      	mov	r0, r3
 8001542:	3720      	adds	r7, #32
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20000190 	.word	0x20000190
 800154c:	200001a4 	.word	0x200001a4

08001550 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8001554:	4b03      	ldr	r3, [pc, #12]	; (8001564 <vTaskMissedYield+0x14>)
 8001556:	2201      	movs	r2, #1
 8001558:	601a      	str	r2, [r3, #0]
}
 800155a:	bf00      	nop
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	200001a0 	.word	0x200001a0

08001568 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001570:	f000 f852 	bl	8001618 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001574:	4b06      	ldr	r3, [pc, #24]	; (8001590 <prvIdleTask+0x28>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d9f9      	bls.n	8001570 <prvIdleTask+0x8>
			{
				taskYIELD();
 800157c:	4b05      	ldr	r3, [pc, #20]	; (8001594 <prvIdleTask+0x2c>)
 800157e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	f3bf 8f4f 	dsb	sy
 8001588:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800158c:	e7f0      	b.n	8001570 <prvIdleTask+0x8>
 800158e:	bf00      	nop
 8001590:	20000090 	.word	0x20000090
 8001594:	e000ed04 	.word	0xe000ed04

08001598 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800159e:	2300      	movs	r3, #0
 80015a0:	607b      	str	r3, [r7, #4]
 80015a2:	e00c      	b.n	80015be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	4613      	mov	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	4a12      	ldr	r2, [pc, #72]	; (80015f8 <prvInitialiseTaskLists+0x60>)
 80015b0:	4413      	add	r3, r2
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7fe fde8 	bl	8000188 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3301      	adds	r3, #1
 80015bc:	607b      	str	r3, [r7, #4]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b06      	cmp	r3, #6
 80015c2:	d9ef      	bls.n	80015a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80015c4:	480d      	ldr	r0, [pc, #52]	; (80015fc <prvInitialiseTaskLists+0x64>)
 80015c6:	f7fe fddf 	bl	8000188 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80015ca:	480d      	ldr	r0, [pc, #52]	; (8001600 <prvInitialiseTaskLists+0x68>)
 80015cc:	f7fe fddc 	bl	8000188 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80015d0:	480c      	ldr	r0, [pc, #48]	; (8001604 <prvInitialiseTaskLists+0x6c>)
 80015d2:	f7fe fdd9 	bl	8000188 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80015d6:	480c      	ldr	r0, [pc, #48]	; (8001608 <prvInitialiseTaskLists+0x70>)
 80015d8:	f7fe fdd6 	bl	8000188 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80015dc:	480b      	ldr	r0, [pc, #44]	; (800160c <prvInitialiseTaskLists+0x74>)
 80015de:	f7fe fdd3 	bl	8000188 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80015e2:	4b0b      	ldr	r3, [pc, #44]	; (8001610 <prvInitialiseTaskLists+0x78>)
 80015e4:	4a05      	ldr	r2, [pc, #20]	; (80015fc <prvInitialiseTaskLists+0x64>)
 80015e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80015e8:	4b0a      	ldr	r3, [pc, #40]	; (8001614 <prvInitialiseTaskLists+0x7c>)
 80015ea:	4a05      	ldr	r2, [pc, #20]	; (8001600 <prvInitialiseTaskLists+0x68>)
 80015ec:	601a      	str	r2, [r3, #0]
}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20000090 	.word	0x20000090
 80015fc:	2000011c 	.word	0x2000011c
 8001600:	20000130 	.word	0x20000130
 8001604:	2000014c 	.word	0x2000014c
 8001608:	20000160 	.word	0x20000160
 800160c:	20000178 	.word	0x20000178
 8001610:	20000144 	.word	0x20000144
 8001614:	20000148 	.word	0x20000148

08001618 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800161e:	e019      	b.n	8001654 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8001620:	f000 fa4a 	bl	8001ab8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001624:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <prvCheckTasksWaitingTermination+0x4c>)
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3304      	adds	r3, #4
 8001630:	4618      	mov	r0, r3
 8001632:	f7fe fe2f 	bl	8000294 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001636:	4b0c      	ldr	r3, [pc, #48]	; (8001668 <prvCheckTasksWaitingTermination+0x50>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	3b01      	subs	r3, #1
 800163c:	4a0a      	ldr	r2, [pc, #40]	; (8001668 <prvCheckTasksWaitingTermination+0x50>)
 800163e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001640:	4b0a      	ldr	r3, [pc, #40]	; (800166c <prvCheckTasksWaitingTermination+0x54>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	3b01      	subs	r3, #1
 8001646:	4a09      	ldr	r2, [pc, #36]	; (800166c <prvCheckTasksWaitingTermination+0x54>)
 8001648:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800164a:	f000 fa63 	bl	8001b14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f000 f80e 	bl	8001670 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001654:	4b05      	ldr	r3, [pc, #20]	; (800166c <prvCheckTasksWaitingTermination+0x54>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d1e1      	bne.n	8001620 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800165c:	bf00      	nop
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000160 	.word	0x20000160
 8001668:	2000018c 	.word	0x2000018c
 800166c:	20000174 	.word	0x20000174

08001670 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167c:	4618      	mov	r0, r3
 800167e:	f000 fbd3 	bl	8001e28 <vPortFree>
			vPortFree( pxTCB );
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f000 fbd0 	bl	8001e28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001696:	4b0e      	ldr	r3, [pc, #56]	; (80016d0 <prvResetNextTaskUnblockTime+0x40>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d101      	bne.n	80016a4 <prvResetNextTaskUnblockTime+0x14>
 80016a0:	2301      	movs	r3, #1
 80016a2:	e000      	b.n	80016a6 <prvResetNextTaskUnblockTime+0x16>
 80016a4:	2300      	movs	r3, #0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d004      	beq.n	80016b4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80016aa:	4b0a      	ldr	r3, [pc, #40]	; (80016d4 <prvResetNextTaskUnblockTime+0x44>)
 80016ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80016b0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80016b2:	e008      	b.n	80016c6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <prvResetNextTaskUnblockTime+0x40>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	4a04      	ldr	r2, [pc, #16]	; (80016d4 <prvResetNextTaskUnblockTime+0x44>)
 80016c4:	6013      	str	r3, [r2, #0]
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr
 80016d0:	20000144 	.word	0x20000144
 80016d4:	200001ac 	.word	0x200001ac

080016d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80016de:	4b0b      	ldr	r3, [pc, #44]	; (800170c <xTaskGetSchedulerState+0x34>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d102      	bne.n	80016ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80016e6:	2301      	movs	r3, #1
 80016e8:	607b      	str	r3, [r7, #4]
 80016ea:	e008      	b.n	80016fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80016ec:	4b08      	ldr	r3, [pc, #32]	; (8001710 <xTaskGetSchedulerState+0x38>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d102      	bne.n	80016fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80016f4:	2302      	movs	r3, #2
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	e001      	b.n	80016fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80016fe:	687b      	ldr	r3, [r7, #4]
	}
 8001700:	4618      	mov	r0, r3
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	bc80      	pop	{r7}
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	20000198 	.word	0x20000198
 8001710:	200001b4 	.word	0x200001b4

08001714 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d06c      	beq.n	8001804 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800172a:	4b39      	ldr	r3, [pc, #228]	; (8001810 <xTaskPriorityDisinherit+0xfc>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	429a      	cmp	r2, r3
 8001732:	d009      	beq.n	8001748 <xTaskPriorityDisinherit+0x34>
 8001734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001738:	f383 8811 	msr	BASEPRI, r3
 800173c:	f3bf 8f6f 	isb	sy
 8001740:	f3bf 8f4f 	dsb	sy
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	e7fe      	b.n	8001746 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800174c:	2b00      	cmp	r3, #0
 800174e:	d109      	bne.n	8001764 <xTaskPriorityDisinherit+0x50>
 8001750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001754:	f383 8811 	msr	BASEPRI, r3
 8001758:	f3bf 8f6f 	isb	sy
 800175c:	f3bf 8f4f 	dsb	sy
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	e7fe      	b.n	8001762 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001768:	1e5a      	subs	r2, r3, #1
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001776:	429a      	cmp	r2, r3
 8001778:	d044      	beq.n	8001804 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800177e:	2b00      	cmp	r3, #0
 8001780:	d140      	bne.n	8001804 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	3304      	adds	r3, #4
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fd84 	bl	8000294 <uxListRemove>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d115      	bne.n	80017be <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001796:	491f      	ldr	r1, [pc, #124]	; (8001814 <xTaskPriorityDisinherit+0x100>)
 8001798:	4613      	mov	r3, r2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	4413      	add	r3, r2
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	440b      	add	r3, r1
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d10a      	bne.n	80017be <xTaskPriorityDisinherit+0xaa>
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ac:	2201      	movs	r2, #1
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	43da      	mvns	r2, r3
 80017b4:	4b18      	ldr	r3, [pc, #96]	; (8001818 <xTaskPriorityDisinherit+0x104>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4013      	ands	r3, r2
 80017ba:	4a17      	ldr	r2, [pc, #92]	; (8001818 <xTaskPriorityDisinherit+0x104>)
 80017bc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ca:	f1c3 0207 	rsb	r2, r3, #7
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d6:	2201      	movs	r2, #1
 80017d8:	409a      	lsls	r2, r3
 80017da:	4b0f      	ldr	r3, [pc, #60]	; (8001818 <xTaskPriorityDisinherit+0x104>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4313      	orrs	r3, r2
 80017e0:	4a0d      	ldr	r2, [pc, #52]	; (8001818 <xTaskPriorityDisinherit+0x104>)
 80017e2:	6013      	str	r3, [r2, #0]
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017e8:	4613      	mov	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	4413      	add	r3, r2
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	4a08      	ldr	r2, [pc, #32]	; (8001814 <xTaskPriorityDisinherit+0x100>)
 80017f2:	441a      	add	r2, r3
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	3304      	adds	r3, #4
 80017f8:	4619      	mov	r1, r3
 80017fa:	4610      	mov	r0, r2
 80017fc:	f7fe fcef 	bl	80001de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8001800:	2301      	movs	r3, #1
 8001802:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8001804:	697b      	ldr	r3, [r7, #20]
	}
 8001806:	4618      	mov	r0, r3
 8001808:	3718      	adds	r7, #24
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	2000008c 	.word	0x2000008c
 8001814:	20000090 	.word	0x20000090
 8001818:	20000194 	.word	0x20000194

0800181c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001826:	4b29      	ldr	r3, [pc, #164]	; (80018cc <prvAddCurrentTaskToDelayedList+0xb0>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800182c:	4b28      	ldr	r3, [pc, #160]	; (80018d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	3304      	adds	r3, #4
 8001832:	4618      	mov	r0, r3
 8001834:	f7fe fd2e 	bl	8000294 <uxListRemove>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d10b      	bne.n	8001856 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800183e:	4b24      	ldr	r3, [pc, #144]	; (80018d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001844:	2201      	movs	r2, #1
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43da      	mvns	r2, r3
 800184c:	4b21      	ldr	r3, [pc, #132]	; (80018d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4013      	ands	r3, r2
 8001852:	4a20      	ldr	r2, [pc, #128]	; (80018d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8001854:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800185c:	d10a      	bne.n	8001874 <prvAddCurrentTaskToDelayedList+0x58>
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d007      	beq.n	8001874 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001864:	4b1a      	ldr	r3, [pc, #104]	; (80018d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	3304      	adds	r3, #4
 800186a:	4619      	mov	r1, r3
 800186c:	481a      	ldr	r0, [pc, #104]	; (80018d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800186e:	f7fe fcb6 	bl	80001de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001872:	e026      	b.n	80018c2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001874:	68fa      	ldr	r2, [r7, #12]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4413      	add	r3, r2
 800187a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800187c:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	68ba      	ldr	r2, [r7, #8]
 8001882:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001884:	68ba      	ldr	r2, [r7, #8]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	429a      	cmp	r2, r3
 800188a:	d209      	bcs.n	80018a0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800188c:	4b13      	ldr	r3, [pc, #76]	; (80018dc <prvAddCurrentTaskToDelayedList+0xc0>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	4b0f      	ldr	r3, [pc, #60]	; (80018d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	3304      	adds	r3, #4
 8001896:	4619      	mov	r1, r3
 8001898:	4610      	mov	r0, r2
 800189a:	f7fe fcc3 	bl	8000224 <vListInsert>
}
 800189e:	e010      	b.n	80018c2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80018a0:	4b0f      	ldr	r3, [pc, #60]	; (80018e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	3304      	adds	r3, #4
 80018aa:	4619      	mov	r1, r3
 80018ac:	4610      	mov	r0, r2
 80018ae:	f7fe fcb9 	bl	8000224 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80018b2:	4b0c      	ldr	r3, [pc, #48]	; (80018e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	68ba      	ldr	r2, [r7, #8]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d202      	bcs.n	80018c2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80018bc:	4a09      	ldr	r2, [pc, #36]	; (80018e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	6013      	str	r3, [r2, #0]
}
 80018c2:	bf00      	nop
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000190 	.word	0x20000190
 80018d0:	2000008c 	.word	0x2000008c
 80018d4:	20000194 	.word	0x20000194
 80018d8:	20000178 	.word	0x20000178
 80018dc:	20000148 	.word	0x20000148
 80018e0:	20000144 	.word	0x20000144
 80018e4:	200001ac 	.word	0x200001ac

080018e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	3b04      	subs	r3, #4
 80018f8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001900:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	3b04      	subs	r3, #4
 8001906:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	f023 0201 	bic.w	r2, r3, #1
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	3b04      	subs	r3, #4
 8001916:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001918:	4a08      	ldr	r2, [pc, #32]	; (800193c <pxPortInitialiseStack+0x54>)
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	3b14      	subs	r3, #20
 8001922:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	3b20      	subs	r3, #32
 800192e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8001930:	68fb      	ldr	r3, [r7, #12]
}
 8001932:	4618      	mov	r0, r3
 8001934:	3714      	adds	r7, #20
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr
 800193c:	08001941 	.word	0x08001941

08001940 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800194a:	4b10      	ldr	r3, [pc, #64]	; (800198c <prvTaskExitError+0x4c>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001952:	d009      	beq.n	8001968 <prvTaskExitError+0x28>
 8001954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001958:	f383 8811 	msr	BASEPRI, r3
 800195c:	f3bf 8f6f 	isb	sy
 8001960:	f3bf 8f4f 	dsb	sy
 8001964:	60fb      	str	r3, [r7, #12]
 8001966:	e7fe      	b.n	8001966 <prvTaskExitError+0x26>
 8001968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800196c:	f383 8811 	msr	BASEPRI, r3
 8001970:	f3bf 8f6f 	isb	sy
 8001974:	f3bf 8f4f 	dsb	sy
 8001978:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800197a:	bf00      	nop
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d0fc      	beq.n	800197c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8001982:	bf00      	nop
 8001984:	3714      	adds	r7, #20
 8001986:	46bd      	mov	sp, r7
 8001988:	bc80      	pop	{r7}
 800198a:	4770      	bx	lr
 800198c:	20000004 	.word	0x20000004

08001990 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8001990:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <pxCurrentTCBConst2>)
 8001992:	6819      	ldr	r1, [r3, #0]
 8001994:	6808      	ldr	r0, [r1, #0]
 8001996:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800199a:	f380 8809 	msr	PSP, r0
 800199e:	f3bf 8f6f 	isb	sy
 80019a2:	f04f 0000 	mov.w	r0, #0
 80019a6:	f380 8811 	msr	BASEPRI, r0
 80019aa:	f04e 0e0d 	orr.w	lr, lr, #13
 80019ae:	4770      	bx	lr

080019b0 <pxCurrentTCBConst2>:
 80019b0:	2000008c 	.word	0x2000008c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80019b4:	bf00      	nop
 80019b6:	bf00      	nop

080019b8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80019b8:	4806      	ldr	r0, [pc, #24]	; (80019d4 <prvPortStartFirstTask+0x1c>)
 80019ba:	6800      	ldr	r0, [r0, #0]
 80019bc:	6800      	ldr	r0, [r0, #0]
 80019be:	f380 8808 	msr	MSP, r0
 80019c2:	b662      	cpsie	i
 80019c4:	b661      	cpsie	f
 80019c6:	f3bf 8f4f 	dsb	sy
 80019ca:	f3bf 8f6f 	isb	sy
 80019ce:	df00      	svc	0
 80019d0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80019d2:	bf00      	nop
 80019d4:	e000ed08 	.word	0xe000ed08

080019d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80019de:	4b31      	ldr	r3, [pc, #196]	; (8001aa4 <xPortStartScheduler+0xcc>)
 80019e0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	22ff      	movs	r2, #255	; 0xff
 80019ee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80019f8:	78fb      	ldrb	r3, [r7, #3]
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001a00:	b2da      	uxtb	r2, r3
 8001a02:	4b29      	ldr	r3, [pc, #164]	; (8001aa8 <xPortStartScheduler+0xd0>)
 8001a04:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001a06:	4b29      	ldr	r3, [pc, #164]	; (8001aac <xPortStartScheduler+0xd4>)
 8001a08:	2207      	movs	r2, #7
 8001a0a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001a0c:	e009      	b.n	8001a22 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8001a0e:	4b27      	ldr	r3, [pc, #156]	; (8001aac <xPortStartScheduler+0xd4>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	3b01      	subs	r3, #1
 8001a14:	4a25      	ldr	r2, [pc, #148]	; (8001aac <xPortStartScheduler+0xd4>)
 8001a16:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001a18:	78fb      	ldrb	r3, [r7, #3]
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001a22:	78fb      	ldrb	r3, [r7, #3]
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a2a:	2b80      	cmp	r3, #128	; 0x80
 8001a2c:	d0ef      	beq.n	8001a0e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8001a2e:	4b1f      	ldr	r3, [pc, #124]	; (8001aac <xPortStartScheduler+0xd4>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f1c3 0307 	rsb	r3, r3, #7
 8001a36:	2b04      	cmp	r3, #4
 8001a38:	d009      	beq.n	8001a4e <xPortStartScheduler+0x76>
 8001a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a3e:	f383 8811 	msr	BASEPRI, r3
 8001a42:	f3bf 8f6f 	isb	sy
 8001a46:	f3bf 8f4f 	dsb	sy
 8001a4a:	60bb      	str	r3, [r7, #8]
 8001a4c:	e7fe      	b.n	8001a4c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001a4e:	4b17      	ldr	r3, [pc, #92]	; (8001aac <xPortStartScheduler+0xd4>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	021b      	lsls	r3, r3, #8
 8001a54:	4a15      	ldr	r2, [pc, #84]	; (8001aac <xPortStartScheduler+0xd4>)
 8001a56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001a58:	4b14      	ldr	r3, [pc, #80]	; (8001aac <xPortStartScheduler+0xd4>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001a60:	4a12      	ldr	r2, [pc, #72]	; (8001aac <xPortStartScheduler+0xd4>)
 8001a62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	b2da      	uxtb	r2, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001a6c:	4b10      	ldr	r3, [pc, #64]	; (8001ab0 <xPortStartScheduler+0xd8>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0f      	ldr	r2, [pc, #60]	; (8001ab0 <xPortStartScheduler+0xd8>)
 8001a72:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001a78:	4b0d      	ldr	r3, [pc, #52]	; (8001ab0 <xPortStartScheduler+0xd8>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a0c      	ldr	r2, [pc, #48]	; (8001ab0 <xPortStartScheduler+0xd8>)
 8001a7e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8001a82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8001a84:	f000 f8b0 	bl	8001be8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8001a88:	4b0a      	ldr	r3, [pc, #40]	; (8001ab4 <xPortStartScheduler+0xdc>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8001a8e:	f7ff ff93 	bl	80019b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8001a92:	f7ff fc07 	bl	80012a4 <vTaskSwitchContext>
	prvTaskExitError();
 8001a96:	f7ff ff53 	bl	8001940 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3710      	adds	r7, #16
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	e000e400 	.word	0xe000e400
 8001aa8:	200001b8 	.word	0x200001b8
 8001aac:	200001bc 	.word	0x200001bc
 8001ab0:	e000ed20 	.word	0xe000ed20
 8001ab4:	20000004 	.word	0x20000004

08001ab8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ac2:	f383 8811 	msr	BASEPRI, r3
 8001ac6:	f3bf 8f6f 	isb	sy
 8001aca:	f3bf 8f4f 	dsb	sy
 8001ace:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8001ad0:	4b0e      	ldr	r3, [pc, #56]	; (8001b0c <vPortEnterCritical+0x54>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	4a0d      	ldr	r2, [pc, #52]	; (8001b0c <vPortEnterCritical+0x54>)
 8001ad8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8001ada:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <vPortEnterCritical+0x54>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d10e      	bne.n	8001b00 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001ae2:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <vPortEnterCritical+0x58>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d009      	beq.n	8001b00 <vPortEnterCritical+0x48>
 8001aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001af0:	f383 8811 	msr	BASEPRI, r3
 8001af4:	f3bf 8f6f 	isb	sy
 8001af8:	f3bf 8f4f 	dsb	sy
 8001afc:	603b      	str	r3, [r7, #0]
 8001afe:	e7fe      	b.n	8001afe <vPortEnterCritical+0x46>
	}
}
 8001b00:	bf00      	nop
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	20000004 	.word	0x20000004
 8001b10:	e000ed04 	.word	0xe000ed04

08001b14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8001b1a:	4b10      	ldr	r3, [pc, #64]	; (8001b5c <vPortExitCritical+0x48>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d109      	bne.n	8001b36 <vPortExitCritical+0x22>
 8001b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b26:	f383 8811 	msr	BASEPRI, r3
 8001b2a:	f3bf 8f6f 	isb	sy
 8001b2e:	f3bf 8f4f 	dsb	sy
 8001b32:	607b      	str	r3, [r7, #4]
 8001b34:	e7fe      	b.n	8001b34 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8001b36:	4b09      	ldr	r3, [pc, #36]	; (8001b5c <vPortExitCritical+0x48>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	4a07      	ldr	r2, [pc, #28]	; (8001b5c <vPortExitCritical+0x48>)
 8001b3e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001b40:	4b06      	ldr	r3, [pc, #24]	; (8001b5c <vPortExitCritical+0x48>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d104      	bne.n	8001b52 <vPortExitCritical+0x3e>
 8001b48:	2300      	movs	r3, #0
 8001b4a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr
 8001b5c:	20000004 	.word	0x20000004

08001b60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001b60:	f3ef 8009 	mrs	r0, PSP
 8001b64:	f3bf 8f6f 	isb	sy
 8001b68:	4b0d      	ldr	r3, [pc, #52]	; (8001ba0 <pxCurrentTCBConst>)
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001b70:	6010      	str	r0, [r2, #0]
 8001b72:	e92d 4008 	stmdb	sp!, {r3, lr}
 8001b76:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001b7a:	f380 8811 	msr	BASEPRI, r0
 8001b7e:	f7ff fb91 	bl	80012a4 <vTaskSwitchContext>
 8001b82:	f04f 0000 	mov.w	r0, #0
 8001b86:	f380 8811 	msr	BASEPRI, r0
 8001b8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001b8e:	6819      	ldr	r1, [r3, #0]
 8001b90:	6808      	ldr	r0, [r1, #0]
 8001b92:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001b96:	f380 8809 	msr	PSP, r0
 8001b9a:	f3bf 8f6f 	isb	sy
 8001b9e:	4770      	bx	lr

08001ba0 <pxCurrentTCBConst>:
 8001ba0:	2000008c 	.word	0x2000008c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8001ba4:	bf00      	nop
 8001ba6:	bf00      	nop

08001ba8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
	__asm volatile
 8001bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bb2:	f383 8811 	msr	BASEPRI, r3
 8001bb6:	f3bf 8f6f 	isb	sy
 8001bba:	f3bf 8f4f 	dsb	sy
 8001bbe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001bc0:	f7ff fab4 	bl	800112c <xTaskIncrementTick>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d003      	beq.n	8001bd2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001bca:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <xPortSysTickHandler+0x3c>)
 8001bcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8001bdc:	bf00      	nop
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	e000ed04 	.word	0xe000ed04

08001be8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001bec:	4b0a      	ldr	r3, [pc, #40]	; (8001c18 <vPortSetupTimerInterrupt+0x30>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001bf2:	4b0a      	ldr	r3, [pc, #40]	; (8001c1c <vPortSetupTimerInterrupt+0x34>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001bf8:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <vPortSetupTimerInterrupt+0x38>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a09      	ldr	r2, [pc, #36]	; (8001c24 <vPortSetupTimerInterrupt+0x3c>)
 8001bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8001c02:	099b      	lsrs	r3, r3, #6
 8001c04:	4a08      	ldr	r2, [pc, #32]	; (8001c28 <vPortSetupTimerInterrupt+0x40>)
 8001c06:	3b01      	subs	r3, #1
 8001c08:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001c0a:	4b03      	ldr	r3, [pc, #12]	; (8001c18 <vPortSetupTimerInterrupt+0x30>)
 8001c0c:	2207      	movs	r2, #7
 8001c0e:	601a      	str	r2, [r3, #0]
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bc80      	pop	{r7}
 8001c16:	4770      	bx	lr
 8001c18:	e000e010 	.word	0xe000e010
 8001c1c:	e000e018 	.word	0xe000e018
 8001c20:	20000008 	.word	0x20000008
 8001c24:	10624dd3 	.word	0x10624dd3
 8001c28:	e000e014 	.word	0xe000e014

08001c2c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8001c32:	f3ef 8305 	mrs	r3, IPSR
 8001c36:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2b0f      	cmp	r3, #15
 8001c3c:	d913      	bls.n	8001c66 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8001c3e:	4a15      	ldr	r2, [pc, #84]	; (8001c94 <vPortValidateInterruptPriority+0x68>)
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	4413      	add	r3, r2
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8001c48:	4b13      	ldr	r3, [pc, #76]	; (8001c98 <vPortValidateInterruptPriority+0x6c>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	7afa      	ldrb	r2, [r7, #11]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d209      	bcs.n	8001c66 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8001c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c56:	f383 8811 	msr	BASEPRI, r3
 8001c5a:	f3bf 8f6f 	isb	sy
 8001c5e:	f3bf 8f4f 	dsb	sy
 8001c62:	607b      	str	r3, [r7, #4]
 8001c64:	e7fe      	b.n	8001c64 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001c66:	4b0d      	ldr	r3, [pc, #52]	; (8001c9c <vPortValidateInterruptPriority+0x70>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001c6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <vPortValidateInterruptPriority+0x74>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d909      	bls.n	8001c8a <vPortValidateInterruptPriority+0x5e>
 8001c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c7a:	f383 8811 	msr	BASEPRI, r3
 8001c7e:	f3bf 8f6f 	isb	sy
 8001c82:	f3bf 8f4f 	dsb	sy
 8001c86:	603b      	str	r3, [r7, #0]
 8001c88:	e7fe      	b.n	8001c88 <vPortValidateInterruptPriority+0x5c>
	}
 8001c8a:	bf00      	nop
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr
 8001c94:	e000e3f0 	.word	0xe000e3f0
 8001c98:	200001b8 	.word	0x200001b8
 8001c9c:	e000ed0c 	.word	0xe000ed0c
 8001ca0:	200001bc 	.word	0x200001bc

08001ca4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b08a      	sub	sp, #40	; 0x28
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8001cac:	2300      	movs	r3, #0
 8001cae:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001cb0:	f7ff f992 	bl	8000fd8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001cb4:	4b57      	ldr	r3, [pc, #348]	; (8001e14 <pvPortMalloc+0x170>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d101      	bne.n	8001cc0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8001cbc:	f000 f90c 	bl	8001ed8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001cc0:	4b55      	ldr	r3, [pc, #340]	; (8001e18 <pvPortMalloc+0x174>)
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	f040 808c 	bne.w	8001de6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d01c      	beq.n	8001d0e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8001cd4:	2208      	movs	r2, #8
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d013      	beq.n	8001d0e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f023 0307 	bic.w	r3, r3, #7
 8001cec:	3308      	adds	r3, #8
 8001cee:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d009      	beq.n	8001d0e <pvPortMalloc+0x6a>
 8001cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cfe:	f383 8811 	msr	BASEPRI, r3
 8001d02:	f3bf 8f6f 	isb	sy
 8001d06:	f3bf 8f4f 	dsb	sy
 8001d0a:	617b      	str	r3, [r7, #20]
 8001d0c:	e7fe      	b.n	8001d0c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d068      	beq.n	8001de6 <pvPortMalloc+0x142>
 8001d14:	4b41      	ldr	r3, [pc, #260]	; (8001e1c <pvPortMalloc+0x178>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d863      	bhi.n	8001de6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001d1e:	4b40      	ldr	r3, [pc, #256]	; (8001e20 <pvPortMalloc+0x17c>)
 8001d20:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8001d22:	4b3f      	ldr	r3, [pc, #252]	; (8001e20 <pvPortMalloc+0x17c>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001d28:	e004      	b.n	8001d34 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8001d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d903      	bls.n	8001d46 <pvPortMalloc+0xa2>
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d1f1      	bne.n	8001d2a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8001d46:	4b33      	ldr	r3, [pc, #204]	; (8001e14 <pvPortMalloc+0x170>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d04a      	beq.n	8001de6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001d50:	6a3b      	ldr	r3, [r7, #32]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2208      	movs	r2, #8
 8001d56:	4413      	add	r3, r2
 8001d58:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	6a3b      	ldr	r3, [r7, #32]
 8001d60:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d64:	685a      	ldr	r2, [r3, #4]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	1ad2      	subs	r2, r2, r3
 8001d6a:	2308      	movs	r3, #8
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d91e      	bls.n	8001db0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001d72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4413      	add	r3, r2
 8001d78:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d009      	beq.n	8001d98 <pvPortMalloc+0xf4>
 8001d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d88:	f383 8811 	msr	BASEPRI, r3
 8001d8c:	f3bf 8f6f 	isb	sy
 8001d90:	f3bf 8f4f 	dsb	sy
 8001d94:	613b      	str	r3, [r7, #16]
 8001d96:	e7fe      	b.n	8001d96 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	1ad2      	subs	r2, r2, r3
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001daa:	69b8      	ldr	r0, [r7, #24]
 8001dac:	f000 f8f6 	bl	8001f9c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001db0:	4b1a      	ldr	r3, [pc, #104]	; (8001e1c <pvPortMalloc+0x178>)
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	4a18      	ldr	r2, [pc, #96]	; (8001e1c <pvPortMalloc+0x178>)
 8001dbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001dbe:	4b17      	ldr	r3, [pc, #92]	; (8001e1c <pvPortMalloc+0x178>)
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	4b18      	ldr	r3, [pc, #96]	; (8001e24 <pvPortMalloc+0x180>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d203      	bcs.n	8001dd2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001dca:	4b14      	ldr	r3, [pc, #80]	; (8001e1c <pvPortMalloc+0x178>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a15      	ldr	r2, [pc, #84]	; (8001e24 <pvPortMalloc+0x180>)
 8001dd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	4b10      	ldr	r3, [pc, #64]	; (8001e18 <pvPortMalloc+0x174>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8001de6:	f7ff f905 	bl	8000ff4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d009      	beq.n	8001e08 <pvPortMalloc+0x164>
 8001df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001df8:	f383 8811 	msr	BASEPRI, r3
 8001dfc:	f3bf 8f6f 	isb	sy
 8001e00:	f3bf 8f4f 	dsb	sy
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	e7fe      	b.n	8001e06 <pvPortMalloc+0x162>
	return pvReturn;
 8001e08:	69fb      	ldr	r3, [r7, #28]
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3728      	adds	r7, #40	; 0x28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000dc8 	.word	0x20000dc8
 8001e18:	20000dd4 	.word	0x20000dd4
 8001e1c:	20000dcc 	.word	0x20000dcc
 8001e20:	20000dc0 	.word	0x20000dc0
 8001e24:	20000dd0 	.word	0x20000dd0

08001e28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b086      	sub	sp, #24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d046      	beq.n	8001ec8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001e3a:	2308      	movs	r3, #8
 8001e3c:	425b      	negs	r3, r3
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	4413      	add	r3, r2
 8001e42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	4b20      	ldr	r3, [pc, #128]	; (8001ed0 <vPortFree+0xa8>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4013      	ands	r3, r2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d109      	bne.n	8001e6a <vPortFree+0x42>
 8001e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e5a:	f383 8811 	msr	BASEPRI, r3
 8001e5e:	f3bf 8f6f 	isb	sy
 8001e62:	f3bf 8f4f 	dsb	sy
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	e7fe      	b.n	8001e68 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d009      	beq.n	8001e86 <vPortFree+0x5e>
 8001e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e76:	f383 8811 	msr	BASEPRI, r3
 8001e7a:	f3bf 8f6f 	isb	sy
 8001e7e:	f3bf 8f4f 	dsb	sy
 8001e82:	60bb      	str	r3, [r7, #8]
 8001e84:	e7fe      	b.n	8001e84 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	4b11      	ldr	r3, [pc, #68]	; (8001ed0 <vPortFree+0xa8>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d019      	beq.n	8001ec8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d115      	bne.n	8001ec8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <vPortFree+0xa8>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	401a      	ands	r2, r3
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8001eac:	f7ff f894 	bl	8000fd8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	685a      	ldr	r2, [r3, #4]
 8001eb4:	4b07      	ldr	r3, [pc, #28]	; (8001ed4 <vPortFree+0xac>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4413      	add	r3, r2
 8001eba:	4a06      	ldr	r2, [pc, #24]	; (8001ed4 <vPortFree+0xac>)
 8001ebc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001ebe:	6938      	ldr	r0, [r7, #16]
 8001ec0:	f000 f86c 	bl	8001f9c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8001ec4:	f7ff f896 	bl	8000ff4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001ec8:	bf00      	nop
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20000dd4 	.word	0x20000dd4
 8001ed4:	20000dcc 	.word	0x20000dcc

08001ed8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001ede:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001ee2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001ee4:	4b27      	ldr	r3, [pc, #156]	; (8001f84 <prvHeapInit+0xac>)
 8001ee6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f003 0307 	and.w	r3, r3, #7
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d00c      	beq.n	8001f0c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	3307      	adds	r3, #7
 8001ef6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f023 0307 	bic.w	r3, r3, #7
 8001efe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001f00:	68ba      	ldr	r2, [r7, #8]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	4a1f      	ldr	r2, [pc, #124]	; (8001f84 <prvHeapInit+0xac>)
 8001f08:	4413      	add	r3, r2
 8001f0a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001f10:	4a1d      	ldr	r2, [pc, #116]	; (8001f88 <prvHeapInit+0xb0>)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001f16:	4b1c      	ldr	r3, [pc, #112]	; (8001f88 <prvHeapInit+0xb0>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	68ba      	ldr	r2, [r7, #8]
 8001f20:	4413      	add	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8001f24:	2208      	movs	r2, #8
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	1a9b      	subs	r3, r3, r2
 8001f2a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f023 0307 	bic.w	r3, r3, #7
 8001f32:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	4a15      	ldr	r2, [pc, #84]	; (8001f8c <prvHeapInit+0xb4>)
 8001f38:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8001f3a:	4b14      	ldr	r3, [pc, #80]	; (8001f8c <prvHeapInit+0xb4>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <prvHeapInit+0xb4>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	1ad2      	subs	r2, r2, r3
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001f58:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <prvHeapInit+0xb4>)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	4a0a      	ldr	r2, [pc, #40]	; (8001f90 <prvHeapInit+0xb8>)
 8001f66:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	4a09      	ldr	r2, [pc, #36]	; (8001f94 <prvHeapInit+0xbc>)
 8001f6e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001f70:	4b09      	ldr	r3, [pc, #36]	; (8001f98 <prvHeapInit+0xc0>)
 8001f72:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001f76:	601a      	str	r2, [r3, #0]
}
 8001f78:	bf00      	nop
 8001f7a:	3714      	adds	r7, #20
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bc80      	pop	{r7}
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	200001c0 	.word	0x200001c0
 8001f88:	20000dc0 	.word	0x20000dc0
 8001f8c:	20000dc8 	.word	0x20000dc8
 8001f90:	20000dd0 	.word	0x20000dd0
 8001f94:	20000dcc 	.word	0x20000dcc
 8001f98:	20000dd4 	.word	0x20000dd4

08001f9c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001fa4:	4b27      	ldr	r3, [pc, #156]	; (8002044 <prvInsertBlockIntoFreeList+0xa8>)
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	e002      	b.n	8001fb0 <prvInsertBlockIntoFreeList+0x14>
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d8f7      	bhi.n	8001faa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	68ba      	ldr	r2, [r7, #8]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d108      	bne.n	8001fde <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	685a      	ldr	r2, [r3, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	441a      	add	r2, r3
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	68ba      	ldr	r2, [r7, #8]
 8001fe8:	441a      	add	r2, r3
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d118      	bne.n	8002024 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	4b14      	ldr	r3, [pc, #80]	; (8002048 <prvInsertBlockIntoFreeList+0xac>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d00d      	beq.n	800201a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685a      	ldr	r2, [r3, #4]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	441a      	add	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	e008      	b.n	800202c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800201a:	4b0b      	ldr	r3, [pc, #44]	; (8002048 <prvInsertBlockIntoFreeList+0xac>)
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	e003      	b.n	800202c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800202c:	68fa      	ldr	r2, [r7, #12]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	429a      	cmp	r2, r3
 8002032:	d002      	beq.n	800203a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800203a:	bf00      	nop
 800203c:	3714      	adds	r7, #20
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr
 8002044:	20000dc0 	.word	0x20000dc0
 8002048:	20000dc8 	.word	0x20000dc8

0800204c <DelayMicro>:
#include "ds18b20.h"
#include "defines.h"

//--------------------------------------------------
void DelayMicro( uint32_t micros)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
micros *= (SystemCoreClock / 1000000) / 9;
 8002054:	4b0a      	ldr	r3, [pc, #40]	; (8002080 <DelayMicro+0x34>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a0a      	ldr	r2, [pc, #40]	; (8002084 <DelayMicro+0x38>)
 800205a:	fba2 2303 	umull	r2, r3, r2, r3
 800205e:	0dda      	lsrs	r2, r3, #23
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	fb02 f303 	mul.w	r3, r2, r3
 8002066:	607b      	str	r3, [r7, #4]
/* Wait till done */
while (micros--) ;
 8002068:	bf00      	nop
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	1e5a      	subs	r2, r3, #1
 800206e:	607a      	str	r2, [r7, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d1fa      	bne.n	800206a <DelayMicro+0x1e>
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	bc80      	pop	{r7}
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	20000008 	.word	0x20000008
 8002084:	ee9bfab5 	.word	0xee9bfab5

08002088 <port_init>:
//--------------------------------------------------
void port_init(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 800208c:	4b0d      	ldr	r3, [pc, #52]	; (80020c4 <port_init+0x3c>)
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	4a0c      	ldr	r2, [pc, #48]	; (80020c4 <port_init+0x3c>)
 8002092:	f043 0308 	orr.w	r3, r3, #8
 8002096:	6193      	str	r3, [r2, #24]
	GPIOB->CRH |= GPIO_CRH_MODE11;
 8002098:	4b0b      	ldr	r3, [pc, #44]	; (80020c8 <port_init+0x40>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	4a0a      	ldr	r2, [pc, #40]	; (80020c8 <port_init+0x40>)
 800209e:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80020a2:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= GPIO_CRH_CNF11_0;
 80020a4:	4b08      	ldr	r3, [pc, #32]	; (80020c8 <port_init+0x40>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	4a07      	ldr	r2, [pc, #28]	; (80020c8 <port_init+0x40>)
 80020aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020ae:	6053      	str	r3, [r2, #4]
	GPIOB->CRH &= ~GPIO_CRH_CNF11_1;
 80020b0:	4b05      	ldr	r3, [pc, #20]	; (80020c8 <port_init+0x40>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	4a04      	ldr	r2, [pc, #16]	; (80020c8 <port_init+0x40>)
 80020b6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80020ba:	6053      	str	r3, [r2, #4]
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr
 80020c4:	40021000 	.word	0x40021000
 80020c8:	40010c00 	.word	0x40010c00

080020cc <ds18b20_Reset>:
//--------------------------------------------------
uint8_t ds18b20_Reset(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
  uint16_t status;
  GPIOB->ODR &= ~GPIO_ODR_ODR11;// 
 80020d2:	4b13      	ldr	r3, [pc, #76]	; (8002120 <ds18b20_Reset+0x54>)
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	4a12      	ldr	r2, [pc, #72]	; (8002120 <ds18b20_Reset+0x54>)
 80020d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80020dc:	60d3      	str	r3, [r2, #12]
  DelayMicro(485);//    480 
 80020de:	f240 10e5 	movw	r0, #485	; 0x1e5
 80020e2:	f7ff ffb3 	bl	800204c <DelayMicro>
  GPIOB->ODR |= GPIO_ODR_ODR11;// 
 80020e6:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <ds18b20_Reset+0x54>)
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	4a0d      	ldr	r2, [pc, #52]	; (8002120 <ds18b20_Reset+0x54>)
 80020ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020f0:	60d3      	str	r3, [r2, #12]
  DelayMicro(65);//    60 
 80020f2:	2041      	movs	r0, #65	; 0x41
 80020f4:	f7ff ffaa 	bl	800204c <DelayMicro>
  status = GPIOB->IDR & GPIO_IDR_IDR11;// 
 80020f8:	4b09      	ldr	r3, [pc, #36]	; (8002120 <ds18b20_Reset+0x54>)
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002102:	80fb      	strh	r3, [r7, #6]
  DelayMicro(500);//    480 
 8002104:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002108:	f7ff ffa0 	bl	800204c <DelayMicro>
  //(    ,       )
  return (status ? 1 : 0);// 
 800210c:	88fb      	ldrh	r3, [r7, #6]
 800210e:	2b00      	cmp	r3, #0
 8002110:	bf14      	ite	ne
 8002112:	2301      	movne	r3, #1
 8002114:	2300      	moveq	r3, #0
 8002116:	b2db      	uxtb	r3, r3
}
 8002118:	4618      	mov	r0, r3
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40010c00 	.word	0x40010c00

08002124 <ds18b20_ReadBit>:
//----------------------------------------------------------
uint8_t ds18b20_ReadBit(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
  uint8_t bit = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	71fb      	strb	r3, [r7, #7]
  GPIOB->ODR &= ~GPIO_ODR_ODR11;// 
 800212e:	4b12      	ldr	r3, [pc, #72]	; (8002178 <ds18b20_ReadBit+0x54>)
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	4a11      	ldr	r2, [pc, #68]	; (8002178 <ds18b20_ReadBit+0x54>)
 8002134:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002138:	60d3      	str	r3, [r2, #12]
  DelayMicro(2);
 800213a:	2002      	movs	r0, #2
 800213c:	f7ff ff86 	bl	800204c <DelayMicro>
	GPIOB->ODR |= GPIO_ODR_ODR11;// 
 8002140:	4b0d      	ldr	r3, [pc, #52]	; (8002178 <ds18b20_ReadBit+0x54>)
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	4a0c      	ldr	r2, [pc, #48]	; (8002178 <ds18b20_ReadBit+0x54>)
 8002146:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800214a:	60d3      	str	r3, [r2, #12]
	DelayMicro(13);
 800214c:	200d      	movs	r0, #13
 800214e:	f7ff ff7d 	bl	800204c <DelayMicro>
	bit = (GPIOB->IDR & GPIO_IDR_IDR11 ? 1 : 0);// 	
 8002152:	4b09      	ldr	r3, [pc, #36]	; (8002178 <ds18b20_ReadBit+0x54>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800215a:	2b00      	cmp	r3, #0
 800215c:	bf14      	ite	ne
 800215e:	2301      	movne	r3, #1
 8002160:	2300      	moveq	r3, #0
 8002162:	b2db      	uxtb	r3, r3
 8002164:	71fb      	strb	r3, [r7, #7]
	DelayMicro(45);
 8002166:	202d      	movs	r0, #45	; 0x2d
 8002168:	f7ff ff70 	bl	800204c <DelayMicro>
  return bit;
 800216c:	79fb      	ldrb	r3, [r7, #7]
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40010c00 	.word	0x40010c00

0800217c <ds18b20_ReadByte>:
//-----------------------------------------------
uint8_t ds18b20_ReadByte(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
  uint8_t data = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i <= 7; i++)
 8002186:	2300      	movs	r3, #0
 8002188:	71bb      	strb	r3, [r7, #6]
 800218a:	e00d      	b.n	80021a8 <ds18b20_ReadByte+0x2c>
  data += ds18b20_ReadBit() << i;
 800218c:	f7ff ffca 	bl	8002124 <ds18b20_ReadBit>
 8002190:	4603      	mov	r3, r0
 8002192:	461a      	mov	r2, r3
 8002194:	79bb      	ldrb	r3, [r7, #6]
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	b2da      	uxtb	r2, r3
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	4413      	add	r3, r2
 80021a0:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i <= 7; i++)
 80021a2:	79bb      	ldrb	r3, [r7, #6]
 80021a4:	3301      	adds	r3, #1
 80021a6:	71bb      	strb	r3, [r7, #6]
 80021a8:	79bb      	ldrb	r3, [r7, #6]
 80021aa:	2b07      	cmp	r3, #7
 80021ac:	d9ee      	bls.n	800218c <ds18b20_ReadByte+0x10>
  return data;
 80021ae:	79fb      	ldrb	r3, [r7, #7]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3708      	adds	r7, #8
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <ds18b20_WriteBit>:
//-----------------------------------------------
void ds18b20_WriteBit(uint8_t bit)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	71fb      	strb	r3, [r7, #7]
  GPIOB->ODR &= ~GPIO_ODR_ODR11;
 80021c2:	4b11      	ldr	r3, [pc, #68]	; (8002208 <ds18b20_WriteBit+0x50>)
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	4a10      	ldr	r2, [pc, #64]	; (8002208 <ds18b20_WriteBit+0x50>)
 80021c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80021cc:	60d3      	str	r3, [r2, #12]
  DelayMicro(bit ? 3 : 65);
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <ds18b20_WriteBit+0x20>
 80021d4:	2303      	movs	r3, #3
 80021d6:	e000      	b.n	80021da <ds18b20_WriteBit+0x22>
 80021d8:	2341      	movs	r3, #65	; 0x41
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff ff36 	bl	800204c <DelayMicro>
  GPIOB->ODR |= GPIO_ODR_ODR11;
 80021e0:	4b09      	ldr	r3, [pc, #36]	; (8002208 <ds18b20_WriteBit+0x50>)
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	4a08      	ldr	r2, [pc, #32]	; (8002208 <ds18b20_WriteBit+0x50>)
 80021e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021ea:	60d3      	str	r3, [r2, #12]
  DelayMicro(bit ? 65 : 3);
 80021ec:	79fb      	ldrb	r3, [r7, #7]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <ds18b20_WriteBit+0x3e>
 80021f2:	2341      	movs	r3, #65	; 0x41
 80021f4:	e000      	b.n	80021f8 <ds18b20_WriteBit+0x40>
 80021f6:	2303      	movs	r3, #3
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff ff27 	bl	800204c <DelayMicro>
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40010c00 	.word	0x40010c00

0800220c <ds18b20_WriteByte>:
//-----------------------------------------------
void ds18b20_WriteByte(uint8_t dt)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < 8; i++)
 8002216:	2300      	movs	r3, #0
 8002218:	73fb      	strb	r3, [r7, #15]
 800221a:	e010      	b.n	800223e <ds18b20_WriteByte+0x32>
  {
    ds18b20_WriteBit(dt >> i & 1);
 800221c:	79fa      	ldrb	r2, [r7, #7]
 800221e:	7bfb      	ldrb	r3, [r7, #15]
 8002220:	fa42 f303 	asr.w	r3, r2, r3
 8002224:	b2db      	uxtb	r3, r3
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	b2db      	uxtb	r3, r3
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff ffc3 	bl	80021b8 <ds18b20_WriteBit>
    DelayMicro(5);
 8002232:	2005      	movs	r0, #5
 8002234:	f7ff ff0a 	bl	800204c <DelayMicro>
  for (uint8_t i = 0; i < 8; i++)
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	3301      	adds	r3, #1
 800223c:	73fb      	strb	r3, [r7, #15]
 800223e:	7bfb      	ldrb	r3, [r7, #15]
 8002240:	2b07      	cmp	r3, #7
 8002242:	d9eb      	bls.n	800221c <ds18b20_WriteByte+0x10>
  }
}
 8002244:	bf00      	nop
 8002246:	3710      	adds	r7, #16
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <ds18b20_init>:
//-----------------------------------------------
uint8_t ds18b20_init(uint8_t mode, uint8_t *ROM)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	6039      	str	r1, [r7, #0]
 8002256:	71fb      	strb	r3, [r7, #7]
	if(ds18b20_Reset()) return 1;
 8002258:	f7ff ff38 	bl	80020cc <ds18b20_Reset>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <ds18b20_init+0x1a>
 8002262:	2301      	movs	r3, #1
 8002264:	e02c      	b.n	80022c0 <ds18b20_init+0x74>

	if(mode==SKIP_ROM)
 8002266:	79fb      	ldrb	r3, [r7, #7]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d103      	bne.n	8002274 <ds18b20_init+0x28>
		ds18b20_WriteByte(0xCC);//SKIP ROM
 800226c:	20cc      	movs	r0, #204	; 0xcc
 800226e:	f7ff ffcd 	bl	800220c <ds18b20_WriteByte>
 8002272:	e018      	b.n	80022a6 <ds18b20_init+0x5a>
	else{
		ds18b20_WriteByte(0x55); // MATCH ROM
 8002274:	2055      	movs	r0, #85	; 0x55
 8002276:	f7ff ffc9 	bl	800220c <ds18b20_WriteByte>
		vTaskDelay(1);
 800227a:	2001      	movs	r0, #1
 800227c:	f7fe fe32 	bl	8000ee4 <vTaskDelay>
		for(int j=0;j<8;j++)
 8002280:	2300      	movs	r3, #0
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	e009      	b.n	800229a <ds18b20_init+0x4e>
			ds18b20_WriteByte(&ROM[j]); //SKIP ROM
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	4413      	add	r3, r2
 800228c:	b2db      	uxtb	r3, r3
 800228e:	4618      	mov	r0, r3
 8002290:	f7ff ffbc 	bl	800220c <ds18b20_WriteByte>
		for(int j=0;j<8;j++)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	3301      	adds	r3, #1
 8002298:	60fb      	str	r3, [r7, #12]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2b07      	cmp	r3, #7
 800229e:	ddf2      	ble.n	8002286 <ds18b20_init+0x3a>

		vTaskDelay(1);
 80022a0:	2001      	movs	r0, #1
 80022a2:	f7fe fe1f 	bl	8000ee4 <vTaskDelay>
	}
	ds18b20_WriteByte(0x4E);//WRITE SCRATCHPAD
 80022a6:	204e      	movs	r0, #78	; 0x4e
 80022a8:	f7ff ffb0 	bl	800220c <ds18b20_WriteByte>
	ds18b20_WriteByte(0x64);//TH REGISTER 100C
 80022ac:	2064      	movs	r0, #100	; 0x64
 80022ae:	f7ff ffad 	bl	800220c <ds18b20_WriteByte>
	ds18b20_WriteByte(0x1E);//TL REGISTER - 30C
 80022b2:	201e      	movs	r0, #30
 80022b4:	f7ff ffaa 	bl	800220c <ds18b20_WriteByte>
	ds18b20_WriteByte(RESOLUTION_12BIT);//Resolution 12 bit
 80022b8:	207f      	movs	r0, #127	; 0x7f
 80022ba:	f7ff ffa7 	bl	800220c <ds18b20_WriteByte>
  return 0;
 80022be:	2300      	movs	r3, #0
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <ds18b20_MeasureTemperCmd>:
//----------------------------------------------------------
void ds18b20_MeasureTemperCmd(uint8_t mode, uint8_t *ROM)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	6039      	str	r1, [r7, #0]
 80022d2:	71fb      	strb	r3, [r7, #7]
  ds18b20_Reset();
 80022d4:	f7ff fefa 	bl	80020cc <ds18b20_Reset>
  if(mode==SKIP_ROM)
 80022d8:	79fb      	ldrb	r3, [r7, #7]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d103      	bne.n	80022e6 <ds18b20_MeasureTemperCmd+0x1e>
	  ds18b20_WriteByte(0xCC);//SKIP ROM
 80022de:	20cc      	movs	r0, #204	; 0xcc
 80022e0:	f7ff ff94 	bl	800220c <ds18b20_WriteByte>
 80022e4:	e012      	b.n	800230c <ds18b20_MeasureTemperCmd+0x44>
  else {
	  ds18b20_WriteByte(0x55); // MATCH ROM
 80022e6:	2055      	movs	r0, #85	; 0x55
 80022e8:	f7ff ff90 	bl	800220c <ds18b20_WriteByte>
	  for(int j=0;j<8;j++)
 80022ec:	2300      	movs	r3, #0
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	e009      	b.n	8002306 <ds18b20_MeasureTemperCmd+0x3e>
		  ds18b20_WriteByte(ROM[j]); //SKIP ROM
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	4413      	add	r3, r2
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7ff ff86 	bl	800220c <ds18b20_WriteByte>
	  for(int j=0;j<8;j++)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	3301      	adds	r3, #1
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2b07      	cmp	r3, #7
 800230a:	ddf2      	ble.n	80022f2 <ds18b20_MeasureTemperCmd+0x2a>
  }
  //CONVERT T
  ds18b20_WriteByte(0x44);
 800230c:	2044      	movs	r0, #68	; 0x44
 800230e:	f7ff ff7d 	bl	800220c <ds18b20_WriteByte>
}
 8002312:	bf00      	nop
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <ds18b20_ReadStratcpad>:
//----------------------------------------------------------
void ds18b20_ReadStratcpad(uint8_t mode, uint8_t *Data, uint8_t *ROM)
{
 800231a:	b590      	push	{r4, r7, lr}
 800231c:	b087      	sub	sp, #28
 800231e:	af00      	add	r7, sp, #0
 8002320:	4603      	mov	r3, r0
 8002322:	60b9      	str	r1, [r7, #8]
 8002324:	607a      	str	r2, [r7, #4]
 8002326:	73fb      	strb	r3, [r7, #15]
  uint8_t i;
  ds18b20_Reset();
 8002328:	f7ff fed0 	bl	80020cc <ds18b20_Reset>

  if(mode==SKIP_ROM)
 800232c:	7bfb      	ldrb	r3, [r7, #15]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d103      	bne.n	800233a <ds18b20_ReadStratcpad+0x20>
	  ds18b20_WriteByte(0xCC); //SKIP ROM
 8002332:	20cc      	movs	r0, #204	; 0xcc
 8002334:	f7ff ff6a 	bl	800220c <ds18b20_WriteByte>
 8002338:	e018      	b.n	800236c <ds18b20_ReadStratcpad+0x52>
  else{
	  ds18b20_WriteByte(0x55); // MATCH ROM
 800233a:	2055      	movs	r0, #85	; 0x55
 800233c:	f7ff ff66 	bl	800220c <ds18b20_WriteByte>
	  vTaskDelay(1);
 8002340:	2001      	movs	r0, #1
 8002342:	f7fe fdcf 	bl	8000ee4 <vTaskDelay>
	  for(int j=0;j<8;j++)
 8002346:	2300      	movs	r3, #0
 8002348:	613b      	str	r3, [r7, #16]
 800234a:	e009      	b.n	8002360 <ds18b20_ReadStratcpad+0x46>
		  ds18b20_WriteByte(ROM[j]); //SKIP ROM
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	4413      	add	r3, r2
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff ff59 	bl	800220c <ds18b20_WriteByte>
	  for(int j=0;j<8;j++)
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	3301      	adds	r3, #1
 800235e:	613b      	str	r3, [r7, #16]
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	2b07      	cmp	r3, #7
 8002364:	ddf2      	ble.n	800234c <ds18b20_ReadStratcpad+0x32>
	  vTaskDelay(1);
 8002366:	2001      	movs	r0, #1
 8002368:	f7fe fdbc 	bl	8000ee4 <vTaskDelay>
  }
  //READ SCRATCHPAD
  ds18b20_WriteByte(0xBE);
 800236c:	20be      	movs	r0, #190	; 0xbe
 800236e:	f7ff ff4d 	bl	800220c <ds18b20_WriteByte>
  for(i=0;i<8;i++)
 8002372:	2300      	movs	r3, #0
 8002374:	75fb      	strb	r3, [r7, #23]
 8002376:	e009      	b.n	800238c <ds18b20_ReadStratcpad+0x72>
  {
    Data[i] = ds18b20_ReadByte();
 8002378:	7dfb      	ldrb	r3, [r7, #23]
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	18d4      	adds	r4, r2, r3
 800237e:	f7ff fefd 	bl	800217c <ds18b20_ReadByte>
 8002382:	4603      	mov	r3, r0
 8002384:	7023      	strb	r3, [r4, #0]
  for(i=0;i<8;i++)
 8002386:	7dfb      	ldrb	r3, [r7, #23]
 8002388:	3301      	adds	r3, #1
 800238a:	75fb      	strb	r3, [r7, #23]
 800238c:	7dfb      	ldrb	r3, [r7, #23]
 800238e:	2b07      	cmp	r3, #7
 8002390:	d9f2      	bls.n	8002378 <ds18b20_ReadStratcpad+0x5e>
  }
}
 8002392:	bf00      	nop
 8002394:	371c      	adds	r7, #28
 8002396:	46bd      	mov	sp, r7
 8002398:	bd90      	pop	{r4, r7, pc}
	...

0800239c <ADC_Mode_Init>:

extern uint16_t valueADC[2];



void ADC_Mode_Init(void){
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
	ADC1->CR2 |= ADC_CR2_CONT;
 80023a0:	4b25      	ldr	r3, [pc, #148]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	4a24      	ldr	r2, [pc, #144]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023a6:	f043 0302 	orr.w	r3, r3, #2
 80023aa:	6093      	str	r3, [r2, #8]
	//ADC1->CR2 &= ~ADC_CR2_CONT;
	ADC1->CR2 |= ADC_CR2_EXTSEL;
 80023ac:	4b22      	ldr	r3, [pc, #136]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	4a21      	ldr	r2, [pc, #132]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023b2:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
 80023b6:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTTRIG;
 80023b8:	4b1f      	ldr	r3, [pc, #124]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	4a1e      	ldr	r2, [pc, #120]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023c2:	6093      	str	r3, [r2, #8]
	ADC1->SQR1 &= ~ADC_SQR1_L;
 80023c4:	4b1c      	ldr	r3, [pc, #112]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c8:	4a1b      	ldr	r2, [pc, #108]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023ca:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80023ce:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC1->SQR1 |= ADC_SQR1_L_0;  /// 2
 80023d0:	4b19      	ldr	r3, [pc, #100]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d4:	4a18      	ldr	r2, [pc, #96]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023da:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC1->SMPR2 &= ~ADC_SMPR2_SMP0; //  0     
 80023dc:	4b16      	ldr	r3, [pc, #88]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	4a15      	ldr	r2, [pc, #84]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023e2:	f023 0307 	bic.w	r3, r3, #7
 80023e6:	6113      	str	r3, [r2, #16]
	ADC1->SMPR2 &= ~ADC_SMPR2_SMP1; //  1     
 80023e8:	4b13      	ldr	r3, [pc, #76]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	4a12      	ldr	r2, [pc, #72]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023ee:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80023f2:	6113      	str	r3, [r2, #16]
	ADC1->SMPR2 |= ADC_SMPR2_SMP0 ;
 80023f4:	4b10      	ldr	r3, [pc, #64]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023f6:	691b      	ldr	r3, [r3, #16]
 80023f8:	4a0f      	ldr	r2, [pc, #60]	; (8002438 <ADC_Mode_Init+0x9c>)
 80023fa:	f043 0307 	orr.w	r3, r3, #7
 80023fe:	6113      	str	r3, [r2, #16]
	ADC1->SMPR2 |= ADC_SMPR2_SMP1 ;
 8002400:	4b0d      	ldr	r3, [pc, #52]	; (8002438 <ADC_Mode_Init+0x9c>)
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	4a0c      	ldr	r2, [pc, #48]	; (8002438 <ADC_Mode_Init+0x9c>)
 8002406:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 800240a:	6113      	str	r3, [r2, #16]
	ADC1->SQR3 &= ~ADC_SQR3_SQ1;  //PA0
 800240c:	4b0a      	ldr	r3, [pc, #40]	; (8002438 <ADC_Mode_Init+0x9c>)
 800240e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002410:	4a09      	ldr	r2, [pc, #36]	; (8002438 <ADC_Mode_Init+0x9c>)
 8002412:	f023 031f 	bic.w	r3, r3, #31
 8002416:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR3 |= ADC_SQR3_SQ2_0;
 8002418:	4b07      	ldr	r3, [pc, #28]	; (8002438 <ADC_Mode_Init+0x9c>)
 800241a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800241c:	4a06      	ldr	r2, [pc, #24]	; (8002438 <ADC_Mode_Init+0x9c>)
 800241e:	f043 0320 	orr.w	r3, r3, #32
 8002422:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->CR1 |= ADC_CR1_SCAN;
 8002424:	4b04      	ldr	r3, [pc, #16]	; (8002438 <ADC_Mode_Init+0x9c>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	4a03      	ldr	r2, [pc, #12]	; (8002438 <ADC_Mode_Init+0x9c>)
 800242a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800242e:	6053      	str	r3, [r2, #4]


}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr
 8002438:	40012400 	.word	0x40012400

0800243c <ADC_POWER>:

void ADC_POWER(uint8_t  pwrmode){
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	4603      	mov	r3, r0
 8002444:	71fb      	strb	r3, [r7, #7]
	memset(&valueADC[0],0,sizeof(valueADC));
 8002446:	2204      	movs	r2, #4
 8002448:	2100      	movs	r1, #0
 800244a:	4809      	ldr	r0, [pc, #36]	; (8002470 <ADC_POWER+0x34>)
 800244c:	f000 fd35 	bl	8002eba <memset>
	if (pwrmode){
 8002450:	79fb      	ldrb	r3, [r7, #7]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d002      	beq.n	800245c <ADC_POWER+0x20>
		ADC_Calibrate();
 8002456:	f000 f80f 	bl	8002478 <ADC_Calibrate>
	}
	else
		ADC1->CR2 &= ~ADC_CR2_ADON;
}
 800245a:	e005      	b.n	8002468 <ADC_POWER+0x2c>
		ADC1->CR2 &= ~ADC_CR2_ADON;
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <ADC_POWER+0x38>)
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	4a04      	ldr	r2, [pc, #16]	; (8002474 <ADC_POWER+0x38>)
 8002462:	f023 0301 	bic.w	r3, r3, #1
 8002466:	6093      	str	r3, [r2, #8]
}
 8002468:	bf00      	nop
 800246a:	3708      	adds	r7, #8
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	20001200 	.word	0x20001200
 8002474:	40012400 	.word	0x40012400

08002478 <ADC_Calibrate>:

void ADC_Calibrate(void){
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
	ADC1->CR2 |= ADC_CR2_ADON;
 800247c:	4b0f      	ldr	r3, [pc, #60]	; (80024bc <ADC_Calibrate+0x44>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	4a0e      	ldr	r2, [pc, #56]	; (80024bc <ADC_Calibrate+0x44>)
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_RSTCAL;
 8002488:	4b0c      	ldr	r3, [pc, #48]	; (80024bc <ADC_Calibrate+0x44>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	4a0b      	ldr	r2, [pc, #44]	; (80024bc <ADC_Calibrate+0x44>)
 800248e:	f043 0308 	orr.w	r3, r3, #8
 8002492:	6093      	str	r3, [r2, #8]
	while ((ADC1->CR2 & ADC_CR2_RSTCAL) == ADC_CR2_RSTCAL);
 8002494:	bf00      	nop
 8002496:	4b09      	ldr	r3, [pc, #36]	; (80024bc <ADC_Calibrate+0x44>)
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	f003 0308 	and.w	r3, r3, #8
 800249e:	2b08      	cmp	r3, #8
 80024a0:	d0f9      	beq.n	8002496 <ADC_Calibrate+0x1e>
	ADC1->CR2 |= ADC_CR2_CAL;
 80024a2:	4b06      	ldr	r3, [pc, #24]	; (80024bc <ADC_Calibrate+0x44>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	4a05      	ldr	r2, [pc, #20]	; (80024bc <ADC_Calibrate+0x44>)
 80024a8:	f043 0304 	orr.w	r3, r3, #4
 80024ac:	6093      	str	r3, [r2, #8]
	while ((ADC1->CR2 & ADC_CR2_RSTCAL) == ADC_CR2_CAL); //   1       
 80024ae:	bf00      	nop
 80024b0:	4b02      	ldr	r3, [pc, #8]	; (80024bc <ADC_Calibrate+0x44>)
 80024b2:	689b      	ldr	r3, [r3, #8]

}
 80024b4:	bf00      	nop
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr
 80024bc:	40012400 	.word	0x40012400

080024c0 <ADC_GPIO_Init>:

void ADC_GPIO_Init(void){
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 80024c4:	4b22      	ldr	r3, [pc, #136]	; (8002550 <ADC_GPIO_Init+0x90>)
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	4a21      	ldr	r2, [pc, #132]	; (8002550 <ADC_GPIO_Init+0x90>)
 80024ca:	f043 0301 	orr.w	r3, r3, #1
 80024ce:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 80024d0:	4b1f      	ldr	r3, [pc, #124]	; (8002550 <ADC_GPIO_Init+0x90>)
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	4a1e      	ldr	r2, [pc, #120]	; (8002550 <ADC_GPIO_Init+0x90>)
 80024d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024da:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 80024dc:	4b1c      	ldr	r3, [pc, #112]	; (8002550 <ADC_GPIO_Init+0x90>)
 80024de:	699b      	ldr	r3, [r3, #24]
 80024e0:	4a1b      	ldr	r2, [pc, #108]	; (8002550 <ADC_GPIO_Init+0x90>)
 80024e2:	f043 0304 	orr.w	r3, r3, #4
 80024e6:	6193      	str	r3, [r2, #24]
	// ADC ports
	GPIOA->CRL &= ~GPIO_CRL_MODE0; // PA0   - input
 80024e8:	4b1a      	ldr	r3, [pc, #104]	; (8002554 <ADC_GPIO_Init+0x94>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a19      	ldr	r2, [pc, #100]	; (8002554 <ADC_GPIO_Init+0x94>)
 80024ee:	f023 0303 	bic.w	r3, r3, #3
 80024f2:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~GPIO_CRL_CNF0;  //PA0    - analog mode
 80024f4:	4b17      	ldr	r3, [pc, #92]	; (8002554 <ADC_GPIO_Init+0x94>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a16      	ldr	r2, [pc, #88]	; (8002554 <ADC_GPIO_Init+0x94>)
 80024fa:	f023 030c 	bic.w	r3, r3, #12
 80024fe:	6013      	str	r3, [r2, #0]

	GPIOA->CRL &= ~GPIO_CRL_MODE1; // PA1   - input
 8002500:	4b14      	ldr	r3, [pc, #80]	; (8002554 <ADC_GPIO_Init+0x94>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a13      	ldr	r2, [pc, #76]	; (8002554 <ADC_GPIO_Init+0x94>)
 8002506:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800250a:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~GPIO_CRL_CNF1;  //PA1    - analog mode
 800250c:	4b11      	ldr	r3, [pc, #68]	; (8002554 <ADC_GPIO_Init+0x94>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a10      	ldr	r2, [pc, #64]	; (8002554 <ADC_GPIO_Init+0x94>)
 8002512:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002516:	6013      	str	r3, [r2, #0]

	GPIOA->CRL &= ~GPIO_CRL_MODE2; // PA2  - input
 8002518:	4b0e      	ldr	r3, [pc, #56]	; (8002554 <ADC_GPIO_Init+0x94>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a0d      	ldr	r2, [pc, #52]	; (8002554 <ADC_GPIO_Init+0x94>)
 800251e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002522:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~GPIO_CRL_CNF2;  //PA2    - analog mode
 8002524:	4b0b      	ldr	r3, [pc, #44]	; (8002554 <ADC_GPIO_Init+0x94>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a0a      	ldr	r2, [pc, #40]	; (8002554 <ADC_GPIO_Init+0x94>)
 800252a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800252e:	6013      	str	r3, [r2, #0]

	GPIOA->CRL &= ~GPIO_CRL_MODE3; // PA3   - input
 8002530:	4b08      	ldr	r3, [pc, #32]	; (8002554 <ADC_GPIO_Init+0x94>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a07      	ldr	r2, [pc, #28]	; (8002554 <ADC_GPIO_Init+0x94>)
 8002536:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800253a:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~GPIO_CRL_CNF3;  //PA3    - analog mode
 800253c:	4b05      	ldr	r3, [pc, #20]	; (8002554 <ADC_GPIO_Init+0x94>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a04      	ldr	r2, [pc, #16]	; (8002554 <ADC_GPIO_Init+0x94>)
 8002542:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002546:	6013      	str	r3, [r2, #0]


}
 8002548:	bf00      	nop
 800254a:	46bd      	mov	sp, r7
 800254c:	bc80      	pop	{r7}
 800254e:	4770      	bx	lr
 8002550:	40021000 	.word	0x40021000
 8002554:	40010800 	.word	0x40010800

08002558 <ADC_DMA_Init>:

void ADC_DMA_Init(void){
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
	//--------------------------------------------------------------------------------
		//     DMA   ADC1

		RCC->AHBENR |= RCC_AHBENR_DMA1EN;
 800255c:	4b21      	ldr	r3, [pc, #132]	; (80025e4 <ADC_DMA_Init+0x8c>)
 800255e:	695b      	ldr	r3, [r3, #20]
 8002560:	4a20      	ldr	r2, [pc, #128]	; (80025e4 <ADC_DMA_Init+0x8c>)
 8002562:	f043 0301 	orr.w	r3, r3, #1
 8002566:	6153      	str	r3, [r2, #20]
		DMA1_Channel1->CPAR = (uint32_t) &ADC1->DR;
 8002568:	4b1f      	ldr	r3, [pc, #124]	; (80025e8 <ADC_DMA_Init+0x90>)
 800256a:	4a20      	ldr	r2, [pc, #128]	; (80025ec <ADC_DMA_Init+0x94>)
 800256c:	609a      	str	r2, [r3, #8]
		DMA1_Channel1->CMAR = (uint32_t) &valueADC[0];
 800256e:	4b1e      	ldr	r3, [pc, #120]	; (80025e8 <ADC_DMA_Init+0x90>)
 8002570:	4a1f      	ldr	r2, [pc, #124]	; (80025f0 <ADC_DMA_Init+0x98>)
 8002572:	60da      	str	r2, [r3, #12]
		DMA1_Channel1->CNDTR = 2;
 8002574:	4b1c      	ldr	r3, [pc, #112]	; (80025e8 <ADC_DMA_Init+0x90>)
 8002576:	2202      	movs	r2, #2
 8002578:	605a      	str	r2, [r3, #4]
		DMA1_Channel1->CCR |= DMA_CCR_MSIZE_0;
 800257a:	4b1b      	ldr	r3, [pc, #108]	; (80025e8 <ADC_DMA_Init+0x90>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a1a      	ldr	r2, [pc, #104]	; (80025e8 <ADC_DMA_Init+0x90>)
 8002580:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002584:	6013      	str	r3, [r2, #0]
		DMA1_Channel1->CCR |= DMA_CCR_PSIZE_0;
 8002586:	4b18      	ldr	r3, [pc, #96]	; (80025e8 <ADC_DMA_Init+0x90>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a17      	ldr	r2, [pc, #92]	; (80025e8 <ADC_DMA_Init+0x90>)
 800258c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002590:	6013      	str	r3, [r2, #0]
		DMA1_Channel1->CCR &= ~DMA_CCR_PINC;
 8002592:	4b15      	ldr	r3, [pc, #84]	; (80025e8 <ADC_DMA_Init+0x90>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a14      	ldr	r2, [pc, #80]	; (80025e8 <ADC_DMA_Init+0x90>)
 8002598:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800259c:	6013      	str	r3, [r2, #0]
		DMA1_Channel1->CCR |= DMA_CCR_MINC;
 800259e:	4b12      	ldr	r3, [pc, #72]	; (80025e8 <ADC_DMA_Init+0x90>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a11      	ldr	r2, [pc, #68]	; (80025e8 <ADC_DMA_Init+0x90>)
 80025a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025a8:	6013      	str	r3, [r2, #0]
		DMA1_Channel1->CCR |= DMA_CCR_CIRC;
 80025aa:	4b0f      	ldr	r3, [pc, #60]	; (80025e8 <ADC_DMA_Init+0x90>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a0e      	ldr	r2, [pc, #56]	; (80025e8 <ADC_DMA_Init+0x90>)
 80025b0:	f043 0320 	orr.w	r3, r3, #32
 80025b4:	6013      	str	r3, [r2, #0]
		//DMA1_Channel1->CCR &= ~DMA_CCR_CIRC;
		DMA1_Channel1->CCR &= ~DMA_CCR_DIR;
 80025b6:	4b0c      	ldr	r3, [pc, #48]	; (80025e8 <ADC_DMA_Init+0x90>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a0b      	ldr	r2, [pc, #44]	; (80025e8 <ADC_DMA_Init+0x90>)
 80025bc:	f023 0310 	bic.w	r3, r3, #16
 80025c0:	6013      	str	r3, [r2, #0]
		DMA1_Channel1->CCR |= DMA_CCR_EN;
 80025c2:	4b09      	ldr	r3, [pc, #36]	; (80025e8 <ADC_DMA_Init+0x90>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a08      	ldr	r2, [pc, #32]	; (80025e8 <ADC_DMA_Init+0x90>)
 80025c8:	f043 0301 	orr.w	r3, r3, #1
 80025cc:	6013      	str	r3, [r2, #0]
		ADC1->CR2 |= ADC_CR2_DMA;
 80025ce:	4b09      	ldr	r3, [pc, #36]	; (80025f4 <ADC_DMA_Init+0x9c>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	4a08      	ldr	r2, [pc, #32]	; (80025f4 <ADC_DMA_Init+0x9c>)
 80025d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025d8:	6093      	str	r3, [r2, #8]



}
 80025da:	bf00      	nop
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	40021000 	.word	0x40021000
 80025e8:	40020008 	.word	0x40020008
 80025ec:	4001244c 	.word	0x4001244c
 80025f0:	20001200 	.word	0x20001200
 80025f4:	40012400 	.word	0x40012400

080025f8 <RCC_PLL_Init>:
#include "defines.h"
#include "libRCC.h"

void RCC_PLL_Init(void){
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
	 //  HSE PLL SYSCLK
		RCC->CR |= RCC_CR_HSEON;
 80025fc:	4b39      	ldr	r3, [pc, #228]	; (80026e4 <RCC_PLL_Init+0xec>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a38      	ldr	r2, [pc, #224]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002602:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002606:	6013      	str	r3, [r2, #0]
		while (!  (RCC->CR & RCC_CR_HSERDY)   );
 8002608:	bf00      	nop
 800260a:	4b36      	ldr	r3, [pc, #216]	; (80026e4 <RCC_PLL_Init+0xec>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d0f9      	beq.n	800260a <RCC_PLL_Init+0x12>
		FLASH ->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 8002616:	4b34      	ldr	r3, [pc, #208]	; (80026e8 <RCC_PLL_Init+0xf0>)
 8002618:	2217      	movs	r2, #23
 800261a:	601a      	str	r2, [r3, #0]
		RCC->CFGR &= ~RCC_CFGR_HPRE;  // 0000   /1
 800261c:	4b31      	ldr	r3, [pc, #196]	; (80026e4 <RCC_PLL_Init+0xec>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	4a30      	ldr	r2, [pc, #192]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002622:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002626:	6053      	str	r3, [r2, #4]
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;//100 - /2
 8002628:	4b2e      	ldr	r3, [pc, #184]	; (80026e4 <RCC_PLL_Init+0xec>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	4a2d      	ldr	r2, [pc, #180]	; (80026e4 <RCC_PLL_Init+0xec>)
 800262e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002632:	6053      	str	r3, [r2, #4]
		RCC->CFGR &= ~RCC_CFGR_PPRE2; //000  - /1
 8002634:	4b2b      	ldr	r3, [pc, #172]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	4a2a      	ldr	r2, [pc, #168]	; (80026e4 <RCC_PLL_Init+0xec>)
 800263a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800263e:	6053      	str	r3, [r2, #4]
		RCC->CFGR |=  RCC_CFGR_ADCPRE_DIV4;
 8002640:	4b28      	ldr	r3, [pc, #160]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	4a27      	ldr	r2, [pc, #156]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002646:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800264a:	6053      	str	r3, [r2, #4]

		RCC->CFGR &= ~RCC_CFGR_PLLSRC;
 800264c:	4b25      	ldr	r3, [pc, #148]	; (80026e4 <RCC_PLL_Init+0xec>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	4a24      	ldr	r2, [pc, #144]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002652:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002656:	6053      	str	r3, [r2, #4]
		RCC->CFGR &= ~RCC_CFGR_PLLMULL;
 8002658:	4b22      	ldr	r3, [pc, #136]	; (80026e4 <RCC_PLL_Init+0xec>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	4a21      	ldr	r2, [pc, #132]	; (80026e4 <RCC_PLL_Init+0xec>)
 800265e:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 8002662:	6053      	str	r3, [r2, #4]
		RCC->CFGR &= ~RCC_CFGR_PLLXTPRE;
 8002664:	4b1f      	ldr	r3, [pc, #124]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	4a1e      	ldr	r2, [pc, #120]	; (80026e4 <RCC_PLL_Init+0xec>)
 800266a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800266e:	6053      	str	r3, [r2, #4]

		RCC->CFGR |= RCC_CFGR_PLLSRC;
 8002670:	4b1c      	ldr	r3, [pc, #112]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	4a1b      	ldr	r2, [pc, #108]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002676:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800267a:	6053      	str	r3, [r2, #4]
		RCC->CFGR |= RCC_CFGR_PLLXTPRE_HSE;
 800267c:	4b19      	ldr	r3, [pc, #100]	; (80026e4 <RCC_PLL_Init+0xec>)
 800267e:	4a19      	ldr	r2, [pc, #100]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	6053      	str	r3, [r2, #4]
		RCC->CFGR |= RCC_CFGR_PLLMULL6;
 8002684:	4b17      	ldr	r3, [pc, #92]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	4a16      	ldr	r2, [pc, #88]	; (80026e4 <RCC_PLL_Init+0xec>)
 800268a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800268e:	6053      	str	r3, [r2, #4]

		RCC->CR |= RCC_CR_PLLON;
 8002690:	4b14      	ldr	r3, [pc, #80]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a13      	ldr	r2, [pc, #76]	; (80026e4 <RCC_PLL_Init+0xec>)
 8002696:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800269a:	6013      	str	r3, [r2, #0]
		while (!  (RCC->CR & RCC_CR_PLLRDY)   );
 800269c:	bf00      	nop
 800269e:	4b11      	ldr	r3, [pc, #68]	; (80026e4 <RCC_PLL_Init+0xec>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d0f9      	beq.n	800269e <RCC_PLL_Init+0xa6>

		RCC->CFGR &= ~RCC_CFGR_SW;
 80026aa:	4b0e      	ldr	r3, [pc, #56]	; (80026e4 <RCC_PLL_Init+0xec>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	4a0d      	ldr	r2, [pc, #52]	; (80026e4 <RCC_PLL_Init+0xec>)
 80026b0:	f023 0303 	bic.w	r3, r3, #3
 80026b4:	6053      	str	r3, [r2, #4]
		RCC->CFGR |=  RCC_CFGR_SW_PLL;
 80026b6:	4b0b      	ldr	r3, [pc, #44]	; (80026e4 <RCC_PLL_Init+0xec>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	4a0a      	ldr	r2, [pc, #40]	; (80026e4 <RCC_PLL_Init+0xec>)
 80026bc:	f043 0302 	orr.w	r3, r3, #2
 80026c0:	6053      	str	r3, [r2, #4]

		RCC->CFGR |= RCC_CFGR_MCOSEL_PLL_DIV2;
 80026c2:	4b08      	ldr	r3, [pc, #32]	; (80026e4 <RCC_PLL_Init+0xec>)
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	4a07      	ldr	r2, [pc, #28]	; (80026e4 <RCC_PLL_Init+0xec>)
 80026c8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80026cc:	6053      	str	r3, [r2, #4]


		while (  (RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_1   ) ;
 80026ce:	bf00      	nop
 80026d0:	4b04      	ldr	r3, [pc, #16]	; (80026e4 <RCC_PLL_Init+0xec>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f003 030c 	and.w	r3, r3, #12
 80026d8:	2b08      	cmp	r3, #8
 80026da:	d1f9      	bne.n	80026d0 <RCC_PLL_Init+0xd8>
}
 80026dc:	bf00      	nop
 80026de:	46bd      	mov	sp, r7
 80026e0:	bc80      	pop	{r7}
 80026e2:	4770      	bx	lr
 80026e4:	40021000 	.word	0x40021000
 80026e8:	40022000 	.word	0x40022000

080026ec <vTask1Wire>:
extern xQueueHandle ReceiveCommand;
extern uint16_t valueADC[2];

char commandStr[20];

void vTask1Wire (void *argument){
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b088      	sub	sp, #32
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]

	uint8_t dt[8];
	uint8_t ROM1[8] = {0xFC, 0x02, 0x03,0x92,0x45,0xB8, 0x89,0x28};
 80026f4:	4a19      	ldr	r2, [pc, #100]	; (800275c <vTask1Wire+0x70>)
 80026f6:	f107 0310 	add.w	r3, r7, #16
 80026fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026fe:	e883 0003 	stmia.w	r3, {r0, r1}
	//uint8_t ROM2[8] = {0x28, 0x89, 0xB8,0x45,0x92,0x03, 0x02,0xfc};
	//uint8_t status;
	uint16_t raw_temper;

	port_init();
 8002702:	f7ff fcc1 	bl	8002088 <port_init>
	ds18b20_init(SKIP_ROM,ROM1);
 8002706:	f107 0310 	add.w	r3, r7, #16
 800270a:	4619      	mov	r1, r3
 800270c:	2000      	movs	r0, #0
 800270e:	f7ff fd9d 	bl	800224c <ds18b20_init>

while (1){
	ds18b20_MeasureTemperCmd(SKIP_ROM, ROM1);
 8002712:	f107 0310 	add.w	r3, r7, #16
 8002716:	4619      	mov	r1, r3
 8002718:	2000      	movs	r0, #0
 800271a:	f7ff fdd5 	bl	80022c8 <ds18b20_MeasureTemperCmd>
	vTaskDelay(1300);
 800271e:	f240 5014 	movw	r0, #1300	; 0x514
 8002722:	f7fe fbdf 	bl	8000ee4 <vTaskDelay>
	ds18b20_ReadStratcpad(SKIP_ROM, dt, ROM1);
 8002726:	f107 0210 	add.w	r2, r7, #16
 800272a:	f107 0318 	add.w	r3, r7, #24
 800272e:	4619      	mov	r1, r3
 8002730:	2000      	movs	r0, #0
 8002732:	f7ff fdf2 	bl	800231a <ds18b20_ReadStratcpad>
	raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 8002736:	7e7b      	ldrb	r3, [r7, #25]
 8002738:	021b      	lsls	r3, r3, #8
 800273a:	b21a      	sxth	r2, r3
 800273c:	7e3b      	ldrb	r3, [r7, #24]
 800273e:	b21b      	sxth	r3, r3
 8002740:	4313      	orrs	r3, r2
 8002742:	b21b      	sxth	r3, r3
 8002744:	b29b      	uxth	r3, r3
 8002746:	81fb      	strh	r3, [r7, #14]
	xQueueSend(TransmitDataTemp1,&raw_temper,0);
 8002748:	4b05      	ldr	r3, [pc, #20]	; (8002760 <vTask1Wire+0x74>)
 800274a:	6818      	ldr	r0, [r3, #0]
 800274c:	f107 010e 	add.w	r1, r7, #14
 8002750:	2300      	movs	r3, #0
 8002752:	2200      	movs	r2, #0
 8002754:	f7fd fe88 	bl	8000468 <xQueueGenericSend>
	ds18b20_MeasureTemperCmd(SKIP_ROM, ROM1);
 8002758:	e7db      	b.n	8002712 <vTask1Wire+0x26>
 800275a:	bf00      	nop
 800275c:	08003728 	.word	0x08003728
 8002760:	2000120c 	.word	0x2000120c

08002764 <vTaskSendToUART>:
}

}

void vTaskSendToUART(void *argument){
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
	uint16_t uBuffer;
	char strbuffer[6];
	char bufc;
	uint8_t indexC =0;
 800276c:	2300      	movs	r3, #0
 800276e:	75fb      	strb	r3, [r7, #23]


	USART1_GPIO_Init();
 8002770:	f000 f98c 	bl	8002a8c <USART1_GPIO_Init>
	USART1_Mode_Init();
 8002774:	f000 f9be 	bl	8002af4 <USART1_Mode_Init>

	while (1){
		if (uxQueueMessagesWaiting(TransmitDataTemp1)!= 0){
 8002778:	4b6d      	ldr	r3, [pc, #436]	; (8002930 <vTaskSendToUART+0x1cc>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4618      	mov	r0, r3
 800277e:	f7fe f95a 	bl	8000a36 <uxQueueMessagesWaiting>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d01a      	beq.n	80027be <vTaskSendToUART+0x5a>
			xQueueReceive(TransmitDataTemp1, &uBuffer, 0);
 8002788:	4b69      	ldr	r3, [pc, #420]	; (8002930 <vTaskSendToUART+0x1cc>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f107 0114 	add.w	r1, r7, #20
 8002790:	2200      	movs	r2, #0
 8002792:	4618      	mov	r0, r3
 8002794:	f7fd fff6 	bl	8000784 <xQueueReceive>
			sprintf(strbuffer, "%u",uBuffer);
 8002798:	8abb      	ldrh	r3, [r7, #20]
 800279a:	461a      	mov	r2, r3
 800279c:	f107 030c 	add.w	r3, r7, #12
 80027a0:	4964      	ldr	r1, [pc, #400]	; (8002934 <vTaskSendToUART+0x1d0>)
 80027a2:	4618      	mov	r0, r3
 80027a4:	f000 fb92 	bl	8002ecc <siprintf>
			USART1SendStr("Temp1=        ");USART1SendStr(strbuffer);USART1SendStr("\r\n");
 80027a8:	4863      	ldr	r0, [pc, #396]	; (8002938 <vTaskSendToUART+0x1d4>)
 80027aa:	f000 fa01 	bl	8002bb0 <USART1SendStr>
 80027ae:	f107 030c 	add.w	r3, r7, #12
 80027b2:	4618      	mov	r0, r3
 80027b4:	f000 f9fc 	bl	8002bb0 <USART1SendStr>
 80027b8:	4860      	ldr	r0, [pc, #384]	; (800293c <vTaskSendToUART+0x1d8>)
 80027ba:	f000 f9f9 	bl	8002bb0 <USART1SendStr>
		}
		if (uxQueueMessagesWaiting(TransmitDataTemp2)!= 0){
 80027be:	4b60      	ldr	r3, [pc, #384]	; (8002940 <vTaskSendToUART+0x1dc>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7fe f937 	bl	8000a36 <uxQueueMessagesWaiting>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d01a      	beq.n	8002804 <vTaskSendToUART+0xa0>
			xQueueReceive(TransmitDataTemp2, &uBuffer, 0);
 80027ce:	4b5c      	ldr	r3, [pc, #368]	; (8002940 <vTaskSendToUART+0x1dc>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f107 0114 	add.w	r1, r7, #20
 80027d6:	2200      	movs	r2, #0
 80027d8:	4618      	mov	r0, r3
 80027da:	f7fd ffd3 	bl	8000784 <xQueueReceive>
			sprintf(strbuffer, "%u",uBuffer);
 80027de:	8abb      	ldrh	r3, [r7, #20]
 80027e0:	461a      	mov	r2, r3
 80027e2:	f107 030c 	add.w	r3, r7, #12
 80027e6:	4953      	ldr	r1, [pc, #332]	; (8002934 <vTaskSendToUART+0x1d0>)
 80027e8:	4618      	mov	r0, r3
 80027ea:	f000 fb6f 	bl	8002ecc <siprintf>
			USART1SendStr("Temp2=        ");USART1SendStr(strbuffer);USART1SendStr("\r\n");
 80027ee:	4855      	ldr	r0, [pc, #340]	; (8002944 <vTaskSendToUART+0x1e0>)
 80027f0:	f000 f9de 	bl	8002bb0 <USART1SendStr>
 80027f4:	f107 030c 	add.w	r3, r7, #12
 80027f8:	4618      	mov	r0, r3
 80027fa:	f000 f9d9 	bl	8002bb0 <USART1SendStr>
 80027fe:	484f      	ldr	r0, [pc, #316]	; (800293c <vTaskSendToUART+0x1d8>)
 8002800:	f000 f9d6 	bl	8002bb0 <USART1SendStr>
		}
		if (uxQueueMessagesWaiting(TransmitDataADC3)!= 0){
 8002804:	4b50      	ldr	r3, [pc, #320]	; (8002948 <vTaskSendToUART+0x1e4>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4618      	mov	r0, r3
 800280a:	f7fe f914 	bl	8000a36 <uxQueueMessagesWaiting>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d01a      	beq.n	800284a <vTaskSendToUART+0xe6>
			xQueueReceive(TransmitDataADC3, &uBuffer, 0);
 8002814:	4b4c      	ldr	r3, [pc, #304]	; (8002948 <vTaskSendToUART+0x1e4>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f107 0114 	add.w	r1, r7, #20
 800281c:	2200      	movs	r2, #0
 800281e:	4618      	mov	r0, r3
 8002820:	f7fd ffb0 	bl	8000784 <xQueueReceive>

			sprintf(strbuffer, "%u",uBuffer);
 8002824:	8abb      	ldrh	r3, [r7, #20]
 8002826:	461a      	mov	r2, r3
 8002828:	f107 030c 	add.w	r3, r7, #12
 800282c:	4941      	ldr	r1, [pc, #260]	; (8002934 <vTaskSendToUART+0x1d0>)
 800282e:	4618      	mov	r0, r3
 8002830:	f000 fb4c 	bl	8002ecc <siprintf>
			USART1SendStr("BatLevel=     ");USART1SendStr(strbuffer);USART1SendStr("\r\n");
 8002834:	4845      	ldr	r0, [pc, #276]	; (800294c <vTaskSendToUART+0x1e8>)
 8002836:	f000 f9bb 	bl	8002bb0 <USART1SendStr>
 800283a:	f107 030c 	add.w	r3, r7, #12
 800283e:	4618      	mov	r0, r3
 8002840:	f000 f9b6 	bl	8002bb0 <USART1SendStr>
 8002844:	483d      	ldr	r0, [pc, #244]	; (800293c <vTaskSendToUART+0x1d8>)
 8002846:	f000 f9b3 	bl	8002bb0 <USART1SendStr>
		}
		if (uxQueueMessagesWaiting(TransmitDataADC4)!= 0){
 800284a:	4b41      	ldr	r3, [pc, #260]	; (8002950 <vTaskSendToUART+0x1ec>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f7fe f8f1 	bl	8000a36 <uxQueueMessagesWaiting>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d01a      	beq.n	8002890 <vTaskSendToUART+0x12c>
			xQueueReceive(TransmitDataADC4, &uBuffer, 0);
 800285a:	4b3d      	ldr	r3, [pc, #244]	; (8002950 <vTaskSendToUART+0x1ec>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f107 0114 	add.w	r1, r7, #20
 8002862:	2200      	movs	r2, #0
 8002864:	4618      	mov	r0, r3
 8002866:	f7fd ff8d 	bl	8000784 <xQueueReceive>
			sprintf(strbuffer, "%u",uBuffer);
 800286a:	8abb      	ldrh	r3, [r7, #20]
 800286c:	461a      	mov	r2, r3
 800286e:	f107 030c 	add.w	r3, r7, #12
 8002872:	4930      	ldr	r1, [pc, #192]	; (8002934 <vTaskSendToUART+0x1d0>)
 8002874:	4618      	mov	r0, r3
 8002876:	f000 fb29 	bl	8002ecc <siprintf>
			USART1SendStr("NoiseLevel=   ");USART1SendStr(strbuffer);USART1SendStr("\r\n");
 800287a:	4836      	ldr	r0, [pc, #216]	; (8002954 <vTaskSendToUART+0x1f0>)
 800287c:	f000 f998 	bl	8002bb0 <USART1SendStr>
 8002880:	f107 030c 	add.w	r3, r7, #12
 8002884:	4618      	mov	r0, r3
 8002886:	f000 f993 	bl	8002bb0 <USART1SendStr>
 800288a:	482c      	ldr	r0, [pc, #176]	; (800293c <vTaskSendToUART+0x1d8>)
 800288c:	f000 f990 	bl	8002bb0 <USART1SendStr>
		}
		if (uxQueueMessagesWaiting(ReceiveCommand)!=0){
 8002890:	4b31      	ldr	r3, [pc, #196]	; (8002958 <vTaskSendToUART+0x1f4>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4618      	mov	r0, r3
 8002896:	f7fe f8ce 	bl	8000a36 <uxQueueMessagesWaiting>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d042      	beq.n	8002926 <vTaskSendToUART+0x1c2>
			xQueueReceiveFromISR(ReceiveCommand, &bufc, 0);
 80028a0:	4b2d      	ldr	r3, [pc, #180]	; (8002958 <vTaskSendToUART+0x1f4>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f107 010b 	add.w	r1, r7, #11
 80028a8:	2200      	movs	r2, #0
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7fe f846 	bl	800093c <xQueueReceiveFromISR>
			if (bufc=='\n' || bufc=='\r' || bufc==0 || indexC==(sizeof(commandStr)-1)){
 80028b0:	7afb      	ldrb	r3, [r7, #11]
 80028b2:	2b0a      	cmp	r3, #10
 80028b4:	d008      	beq.n	80028c8 <vTaskSendToUART+0x164>
 80028b6:	7afb      	ldrb	r3, [r7, #11]
 80028b8:	2b0d      	cmp	r3, #13
 80028ba:	d005      	beq.n	80028c8 <vTaskSendToUART+0x164>
 80028bc:	7afb      	ldrb	r3, [r7, #11]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d002      	beq.n	80028c8 <vTaskSendToUART+0x164>
 80028c2:	7dfb      	ldrb	r3, [r7, #23]
 80028c4:	2b13      	cmp	r3, #19
 80028c6:	d127      	bne.n	8002918 <vTaskSendToUART+0x1b4>
			//	NVIC_DisableIRQ(USART1_IRQn);
				if (strcmp(strsub(commandStr,0,6), "ADC=ON" )){
 80028c8:	2206      	movs	r2, #6
 80028ca:	2100      	movs	r1, #0
 80028cc:	4823      	ldr	r0, [pc, #140]	; (800295c <vTaskSendToUART+0x1f8>)
 80028ce:	f000 f8a1 	bl	8002a14 <strsub>
 80028d2:	4603      	mov	r3, r0
 80028d4:	4922      	ldr	r1, [pc, #136]	; (8002960 <vTaskSendToUART+0x1fc>)
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fd fc3a 	bl	8000150 <strcmp>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d002      	beq.n	80028e8 <vTaskSendToUART+0x184>
					ADC_POWER(ON);
 80028e2:	2001      	movs	r0, #1
 80028e4:	f7ff fdaa 	bl	800243c <ADC_POWER>
				}
				if (strcmp(strsub(commandStr,0,7), "ADC=OFF" )){
 80028e8:	2207      	movs	r2, #7
 80028ea:	2100      	movs	r1, #0
 80028ec:	481b      	ldr	r0, [pc, #108]	; (800295c <vTaskSendToUART+0x1f8>)
 80028ee:	f000 f891 	bl	8002a14 <strsub>
 80028f2:	4603      	mov	r3, r0
 80028f4:	491b      	ldr	r1, [pc, #108]	; (8002964 <vTaskSendToUART+0x200>)
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fd fc2a 	bl	8000150 <strcmp>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d002      	beq.n	8002908 <vTaskSendToUART+0x1a4>
					ADC_POWER(OFF);
 8002902:	2000      	movs	r0, #0
 8002904:	f7ff fd9a 	bl	800243c <ADC_POWER>
				}
				indexC=0;
 8002908:	2300      	movs	r3, #0
 800290a:	75fb      	strb	r3, [r7, #23]
				memset(&commandStr[0], 0, sizeof(commandStr));
 800290c:	2214      	movs	r2, #20
 800290e:	2100      	movs	r1, #0
 8002910:	4812      	ldr	r0, [pc, #72]	; (800295c <vTaskSendToUART+0x1f8>)
 8002912:	f000 fad2 	bl	8002eba <memset>
 8002916:	e006      	b.n	8002926 <vTaskSendToUART+0x1c2>
			//	NVIC_EnableIRQ(USART1_IRQn);
			}
			else {
			commandStr[indexC++]=bufc;
 8002918:	7dfb      	ldrb	r3, [r7, #23]
 800291a:	1c5a      	adds	r2, r3, #1
 800291c:	75fa      	strb	r2, [r7, #23]
 800291e:	461a      	mov	r2, r3
 8002920:	7af9      	ldrb	r1, [r7, #11]
 8002922:	4b0e      	ldr	r3, [pc, #56]	; (800295c <vTaskSendToUART+0x1f8>)
 8002924:	5499      	strb	r1, [r3, r2]
			}
		}

		vTaskDelay(30);
 8002926:	201e      	movs	r0, #30
 8002928:	f7fe fadc 	bl	8000ee4 <vTaskDelay>
		if (uxQueueMessagesWaiting(TransmitDataTemp1)!= 0){
 800292c:	e724      	b.n	8002778 <vTaskSendToUART+0x14>
 800292e:	bf00      	nop
 8002930:	2000120c 	.word	0x2000120c
 8002934:	08003730 	.word	0x08003730
 8002938:	08003734 	.word	0x08003734
 800293c:	08003744 	.word	0x08003744
 8002940:	200011fc 	.word	0x200011fc
 8002944:	08003748 	.word	0x08003748
 8002948:	20001208 	.word	0x20001208
 800294c:	08003758 	.word	0x08003758
 8002950:	20001204 	.word	0x20001204
 8002954:	08003768 	.word	0x08003768
 8002958:	20001210 	.word	0x20001210
 800295c:	200011e8 	.word	0x200011e8
 8002960:	08003778 	.word	0x08003778
 8002964:	08003780 	.word	0x08003780

08002968 <vTaskBlink>:

	}
}
void vTaskBlink( void *argument){
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
	while(1){
	GPIOC->BSRR |= GPIO_BSRR_BS13;
 8002970:	4b0a      	ldr	r3, [pc, #40]	; (800299c <vTaskBlink+0x34>)
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	4a09      	ldr	r2, [pc, #36]	; (800299c <vTaskBlink+0x34>)
 8002976:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800297a:	6113      	str	r3, [r2, #16]
	vTaskDelay(1000);
 800297c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002980:	f7fe fab0 	bl	8000ee4 <vTaskDelay>
	GPIOC->BSRR |= GPIO_BSRR_BR13;
 8002984:	4b05      	ldr	r3, [pc, #20]	; (800299c <vTaskBlink+0x34>)
 8002986:	691b      	ldr	r3, [r3, #16]
 8002988:	4a04      	ldr	r2, [pc, #16]	; (800299c <vTaskBlink+0x34>)
 800298a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800298e:	6113      	str	r3, [r2, #16]
	vTaskDelay(1000);
 8002990:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002994:	f7fe faa6 	bl	8000ee4 <vTaskDelay>
	GPIOC->BSRR |= GPIO_BSRR_BS13;
 8002998:	e7ea      	b.n	8002970 <vTaskBlink+0x8>
 800299a:	bf00      	nop
 800299c:	40011000 	.word	0x40011000

080029a0 <vTaskADCConvert>:


	}
}

void vTaskADCConvert (void *argument){
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
	ADC_GPIO_Init();
 80029a8:	f7ff fd8a 	bl	80024c0 <ADC_GPIO_Init>
	ADC_Mode_Init();
 80029ac:	f7ff fcf6 	bl	800239c <ADC_Mode_Init>
	ADC_POWER(ON);
 80029b0:	2001      	movs	r0, #1
 80029b2:	f7ff fd43 	bl	800243c <ADC_POWER>
	ADC_DMA_Init();
 80029b6:	f7ff fdcf 	bl	8002558 <ADC_DMA_Init>
	while (1){
		ADC1->CR2 |= ADC_CR2_SWSTART; // start
 80029ba:	4b10      	ldr	r3, [pc, #64]	; (80029fc <vTaskADCConvert+0x5c>)
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	4a0f      	ldr	r2, [pc, #60]	; (80029fc <vTaskADCConvert+0x5c>)
 80029c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80029c4:	6093      	str	r3, [r2, #8]
		while (  (DMA1->ISR & DMA_ISR_TCIF1) == 0  );
 80029c6:	bf00      	nop
 80029c8:	4b0d      	ldr	r3, [pc, #52]	; (8002a00 <vTaskADCConvert+0x60>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d0f9      	beq.n	80029c8 <vTaskADCConvert+0x28>
		xQueueSend(TransmitDataADC3,&valueADC[0],0);
 80029d4:	4b0b      	ldr	r3, [pc, #44]	; (8002a04 <vTaskADCConvert+0x64>)
 80029d6:	6818      	ldr	r0, [r3, #0]
 80029d8:	2300      	movs	r3, #0
 80029da:	2200      	movs	r2, #0
 80029dc:	490a      	ldr	r1, [pc, #40]	; (8002a08 <vTaskADCConvert+0x68>)
 80029de:	f7fd fd43 	bl	8000468 <xQueueGenericSend>
		xQueueSend(TransmitDataADC4,&valueADC[1],0);
 80029e2:	4b0a      	ldr	r3, [pc, #40]	; (8002a0c <vTaskADCConvert+0x6c>)
 80029e4:	6818      	ldr	r0, [r3, #0]
 80029e6:	2300      	movs	r3, #0
 80029e8:	2200      	movs	r2, #0
 80029ea:	4909      	ldr	r1, [pc, #36]	; (8002a10 <vTaskADCConvert+0x70>)
 80029ec:	f7fd fd3c 	bl	8000468 <xQueueGenericSend>
		vTaskDelay(1000);
 80029f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80029f4:	f7fe fa76 	bl	8000ee4 <vTaskDelay>
		ADC1->CR2 |= ADC_CR2_SWSTART; // start
 80029f8:	e7df      	b.n	80029ba <vTaskADCConvert+0x1a>
 80029fa:	bf00      	nop
 80029fc:	40012400 	.word	0x40012400
 8002a00:	40020000 	.word	0x40020000
 8002a04:	20001208 	.word	0x20001208
 8002a08:	20001200 	.word	0x20001200
 8002a0c:	20001204 	.word	0x20001204
 8002a10:	20001202 	.word	0x20001202

08002a14 <strsub>:


}

const char* const strsub(char* s, size_t pos, size_t count)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	607a      	str	r2, [r7, #4]
   static char buf[BUFSIZ];
   buf[sizeof buf - 1] = '\0';
 8002a20:	4b0b      	ldr	r3, [pc, #44]	; (8002a50 <strsub+0x3c>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	f883 23ff 	strb.w	r2, [r3, #1023]	; 0x3ff
   if ( count >= BUFSIZ )
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a2e:	d301      	bcc.n	8002a34 <strsub+0x20>
      return NULL;
 8002a30:	2300      	movs	r3, #0
 8002a32:	e008      	b.n	8002a46 <strsub+0x32>
   else
      return strncpy(buf, s + pos, count);
 8002a34:	68fa      	ldr	r2, [r7, #12]
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	4413      	add	r3, r2
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	4804      	ldr	r0, [pc, #16]	; (8002a50 <strsub+0x3c>)
 8002a40:	f000 fa64 	bl	8002f0c <strncpy>
 8002a44:	4603      	mov	r3, r0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000dd8 	.word	0x20000dd8

08002a54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	db0b      	blt.n	8002a7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a66:	79fb      	ldrb	r3, [r7, #7]
 8002a68:	f003 021f 	and.w	r2, r3, #31
 8002a6c:	4906      	ldr	r1, [pc, #24]	; (8002a88 <__NVIC_EnableIRQ+0x34>)
 8002a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a72:	095b      	lsrs	r3, r3, #5
 8002a74:	2001      	movs	r0, #1
 8002a76:	fa00 f202 	lsl.w	r2, r0, r2
 8002a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr
 8002a88:	e000e100 	.word	0xe000e100

08002a8c <USART1_GPIO_Init>:

extern xQueueHandle ReceiveCommand;



void USART1_GPIO_Init(void){
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8002a90:	4b16      	ldr	r3, [pc, #88]	; (8002aec <USART1_GPIO_Init+0x60>)
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	4a15      	ldr	r2, [pc, #84]	; (8002aec <USART1_GPIO_Init+0x60>)
 8002a96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a9a:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8002a9c:	4b13      	ldr	r3, [pc, #76]	; (8002aec <USART1_GPIO_Init+0x60>)
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	4a12      	ldr	r2, [pc, #72]	; (8002aec <USART1_GPIO_Init+0x60>)
 8002aa2:	f043 0304 	orr.w	r3, r3, #4
 8002aa6:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 8002aa8:	4b10      	ldr	r3, [pc, #64]	; (8002aec <USART1_GPIO_Init+0x60>)
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	4a0f      	ldr	r2, [pc, #60]	; (8002aec <USART1_GPIO_Init+0x60>)
 8002aae:	f043 0301 	orr.w	r3, r3, #1
 8002ab2:	6193      	str	r3, [r2, #24]
	// UART ports
	GPIOA->CRH |= GPIO_CRH_MODE9; // PA9    - output      TX
 8002ab4:	4b0e      	ldr	r3, [pc, #56]	; (8002af0 <USART1_GPIO_Init+0x64>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	4a0d      	ldr	r2, [pc, #52]	; (8002af0 <USART1_GPIO_Init+0x64>)
 8002aba:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002abe:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_CNF9_1;  //PA9   - GP out PP   TX
 8002ac0:	4b0b      	ldr	r3, [pc, #44]	; (8002af0 <USART1_GPIO_Init+0x64>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	4a0a      	ldr	r2, [pc, #40]	; (8002af0 <USART1_GPIO_Init+0x64>)
 8002ac6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002aca:	6053      	str	r3, [r2, #4]
	GPIOA->CRH &= ~ GPIO_CRH_MODE10; // PA10  - input                     RX
 8002acc:	4b08      	ldr	r3, [pc, #32]	; (8002af0 <USART1_GPIO_Init+0x64>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	4a07      	ldr	r2, [pc, #28]	; (8002af0 <USART1_GPIO_Init+0x64>)
 8002ad2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ad6:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_CNF10_0;  //PA10  - Alternative input float   RX
 8002ad8:	4b05      	ldr	r3, [pc, #20]	; (8002af0 <USART1_GPIO_Init+0x64>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	4a04      	ldr	r2, [pc, #16]	; (8002af0 <USART1_GPIO_Init+0x64>)
 8002ade:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ae2:	6053      	str	r3, [r2, #4]

}
 8002ae4:	bf00      	nop
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr
 8002aec:	40021000 	.word	0x40021000
 8002af0:	40010800 	.word	0x40010800

08002af4 <USART1_Mode_Init>:


void USART1_Mode_Init(void){
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0

	USART1->BRR =  0x1A1; // 417   -- 115200 48MHz
 8002af8:	4b10      	ldr	r3, [pc, #64]	; (8002b3c <USART1_Mode_Init+0x48>)
 8002afa:	f240 12a1 	movw	r2, #417	; 0x1a1
 8002afe:	609a      	str	r2, [r3, #8]

	USART1->CR1 |= USART_CR1_UE;
 8002b00:	4b0e      	ldr	r3, [pc, #56]	; (8002b3c <USART1_Mode_Init+0x48>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	4a0d      	ldr	r2, [pc, #52]	; (8002b3c <USART1_Mode_Init+0x48>)
 8002b06:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002b0a:	60d3      	str	r3, [r2, #12]
	USART1->CR1 |= USART_CR1_TE;
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	; (8002b3c <USART1_Mode_Init+0x48>)
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	4a0a      	ldr	r2, [pc, #40]	; (8002b3c <USART1_Mode_Init+0x48>)
 8002b12:	f043 0308 	orr.w	r3, r3, #8
 8002b16:	60d3      	str	r3, [r2, #12]
	USART1->CR1 |= USART_CR1_RE;
 8002b18:	4b08      	ldr	r3, [pc, #32]	; (8002b3c <USART1_Mode_Init+0x48>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	4a07      	ldr	r2, [pc, #28]	; (8002b3c <USART1_Mode_Init+0x48>)
 8002b1e:	f043 0304 	orr.w	r3, r3, #4
 8002b22:	60d3      	str	r3, [r2, #12]
	USART1->CR1 |= USART_CR1_RXNEIE;
 8002b24:	4b05      	ldr	r3, [pc, #20]	; (8002b3c <USART1_Mode_Init+0x48>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	4a04      	ldr	r2, [pc, #16]	; (8002b3c <USART1_Mode_Init+0x48>)
 8002b2a:	f043 0320 	orr.w	r3, r3, #32
 8002b2e:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(USART1_IRQn);
 8002b30:	2025      	movs	r0, #37	; 0x25
 8002b32:	f7ff ff8f 	bl	8002a54 <__NVIC_EnableIRQ>



}
 8002b36:	bf00      	nop
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	40013800 	.word	0x40013800

08002b40 <USART1_IRQHandler>:
void USART1_IRQHandler (void ){
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
	char data;
	if (USART1->SR & USART_SR_RXNE){
 8002b46:	4b0d      	ldr	r3, [pc, #52]	; (8002b7c <USART1_IRQHandler+0x3c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0320 	and.w	r3, r3, #32
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d010      	beq.n	8002b74 <USART1_IRQHandler+0x34>
		USART1->SR &= ~USART_SR_RXNE;
 8002b52:	4b0a      	ldr	r3, [pc, #40]	; (8002b7c <USART1_IRQHandler+0x3c>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a09      	ldr	r2, [pc, #36]	; (8002b7c <USART1_IRQHandler+0x3c>)
 8002b58:	f023 0320 	bic.w	r3, r3, #32
 8002b5c:	6013      	str	r3, [r2, #0]
		data=USART1->DR;
 8002b5e:	4b07      	ldr	r3, [pc, #28]	; (8002b7c <USART1_IRQHandler+0x3c>)
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	71fb      	strb	r3, [r7, #7]
		xQueueSendToBackFromISR(ReceiveCommand,&data,0);
 8002b66:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <USART1_IRQHandler+0x40>)
 8002b68:	6818      	ldr	r0, [r3, #0]
 8002b6a:	1df9      	adds	r1, r7, #7
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f7fd fd74 	bl	800065c <xQueueGenericSendFromISR>
	}

}
 8002b74:	bf00      	nop
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40013800 	.word	0x40013800
 8002b80:	20001210 	.word	0x20001210

08002b84 <USART1SendChar>:
void USART1SendByte(uint8_t b){
	while (! (USART1->SR & USART_SR_TC));
	USART1->DR = b;

}
void USART1SendChar(char symb){
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	71fb      	strb	r3, [r7, #7]
	while (! (USART1->SR & USART_SR_TC));
 8002b8e:	bf00      	nop
 8002b90:	4b06      	ldr	r3, [pc, #24]	; (8002bac <USART1SendChar+0x28>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d0f9      	beq.n	8002b90 <USART1SendChar+0xc>
	USART1->DR = symb;
 8002b9c:	4a03      	ldr	r2, [pc, #12]	; (8002bac <USART1SendChar+0x28>)
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	6053      	str	r3, [r2, #4]

}
 8002ba2:	bf00      	nop
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bc80      	pop	{r7}
 8002baa:	4770      	bx	lr
 8002bac:	40013800 	.word	0x40013800

08002bb0 <USART1SendStr>:
void USART1SendStr(char* str){
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	73fb      	strb	r3, [r7, #15]
	while (str[i]){
 8002bbc:	e009      	b.n	8002bd2 <USART1SendStr+0x22>
		USART1SendChar(str[i++]);
 8002bbe:	7bfb      	ldrb	r3, [r7, #15]
 8002bc0:	1c5a      	adds	r2, r3, #1
 8002bc2:	73fa      	strb	r2, [r7, #15]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4413      	add	r3, r2
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7ff ffd9 	bl	8002b84 <USART1SendChar>
	while (str[i]){
 8002bd2:	7bfb      	ldrb	r3, [r7, #15]
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1ef      	bne.n	8002bbe <USART1SendStr+0xe>
	}

}
 8002bde:	bf00      	nop
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
	...

08002be8 <main>:
xQueueHandle ReceiveCommand;
uint16_t valueADC[2];



int main (void){
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af02      	add	r7, sp, #8

	RCC_PLL_Init();
 8002bee:	f7ff fd03 	bl	80025f8 <RCC_PLL_Init>

	//LED C13
	RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;
 8002bf2:	4b32      	ldr	r3, [pc, #200]	; (8002cbc <main+0xd4>)
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	4a31      	ldr	r2, [pc, #196]	; (8002cbc <main+0xd4>)
 8002bf8:	f043 0310 	orr.w	r3, r3, #16
 8002bfc:	6193      	str	r3, [r2, #24]
	GPIOC->CRH |= GPIO_CRH_MODE13; // PC13   - output
 8002bfe:	4b30      	ldr	r3, [pc, #192]	; (8002cc0 <main+0xd8>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	4a2f      	ldr	r2, [pc, #188]	; (8002cc0 <main+0xd8>)
 8002c04:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8002c08:	6053      	str	r3, [r2, #4]
	GPIOC->CRH &= ~GPIO_CRH_CNF13;  //PC13   - GP out PP
 8002c0a:	4b2d      	ldr	r3, [pc, #180]	; (8002cc0 <main+0xd8>)
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	4a2c      	ldr	r2, [pc, #176]	; (8002cc0 <main+0xd8>)
 8002c10:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002c14:	6053      	str	r3, [r2, #4]


	//--------------------------------------------------------------------------------
	TransmitDataTemp1 = xQueueCreate(1,sizeof(uint16_t));
 8002c16:	2200      	movs	r2, #0
 8002c18:	2102      	movs	r1, #2
 8002c1a:	2001      	movs	r0, #1
 8002c1c:	f7fd fbcc 	bl	80003b8 <xQueueGenericCreate>
 8002c20:	4602      	mov	r2, r0
 8002c22:	4b28      	ldr	r3, [pc, #160]	; (8002cc4 <main+0xdc>)
 8002c24:	601a      	str	r2, [r3, #0]
	TransmitDataTemp2 = xQueueCreate(1,sizeof(uint16_t));
 8002c26:	2200      	movs	r2, #0
 8002c28:	2102      	movs	r1, #2
 8002c2a:	2001      	movs	r0, #1
 8002c2c:	f7fd fbc4 	bl	80003b8 <xQueueGenericCreate>
 8002c30:	4602      	mov	r2, r0
 8002c32:	4b25      	ldr	r3, [pc, #148]	; (8002cc8 <main+0xe0>)
 8002c34:	601a      	str	r2, [r3, #0]
	TransmitDataADC3 = xQueueCreate(3,sizeof(uint16_t));
 8002c36:	2200      	movs	r2, #0
 8002c38:	2102      	movs	r1, #2
 8002c3a:	2003      	movs	r0, #3
 8002c3c:	f7fd fbbc 	bl	80003b8 <xQueueGenericCreate>
 8002c40:	4602      	mov	r2, r0
 8002c42:	4b22      	ldr	r3, [pc, #136]	; (8002ccc <main+0xe4>)
 8002c44:	601a      	str	r2, [r3, #0]
	TransmitDataADC4 = xQueueCreate(3,sizeof(uint16_t));
 8002c46:	2200      	movs	r2, #0
 8002c48:	2102      	movs	r1, #2
 8002c4a:	2003      	movs	r0, #3
 8002c4c:	f7fd fbb4 	bl	80003b8 <xQueueGenericCreate>
 8002c50:	4602      	mov	r2, r0
 8002c52:	4b1f      	ldr	r3, [pc, #124]	; (8002cd0 <main+0xe8>)
 8002c54:	601a      	str	r2, [r3, #0]
	ReceiveCommand = xQueueCreate(20, sizeof(char));
 8002c56:	2200      	movs	r2, #0
 8002c58:	2101      	movs	r1, #1
 8002c5a:	2014      	movs	r0, #20
 8002c5c:	f7fd fbac 	bl	80003b8 <xQueueGenericCreate>
 8002c60:	4602      	mov	r2, r0
 8002c62:	4b1c      	ldr	r3, [pc, #112]	; (8002cd4 <main+0xec>)
 8002c64:	601a      	str	r2, [r3, #0]


	xTaskCreate(vTaskBlink, "Led Blink 13", 16, NULL, 1, NULL);
 8002c66:	2300      	movs	r3, #0
 8002c68:	9301      	str	r3, [sp, #4]
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	9300      	str	r3, [sp, #0]
 8002c6e:	2300      	movs	r3, #0
 8002c70:	2210      	movs	r2, #16
 8002c72:	4919      	ldr	r1, [pc, #100]	; (8002cd8 <main+0xf0>)
 8002c74:	4819      	ldr	r0, [pc, #100]	; (8002cdc <main+0xf4>)
 8002c76:	f7fe f80b 	bl	8000c90 <xTaskCreate>
	xTaskCreate(vTaskADCConvert, "ADC ", 128, NULL, 1, NULL);
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	9301      	str	r3, [sp, #4]
 8002c7e:	2301      	movs	r3, #1
 8002c80:	9300      	str	r3, [sp, #0]
 8002c82:	2300      	movs	r3, #0
 8002c84:	2280      	movs	r2, #128	; 0x80
 8002c86:	4916      	ldr	r1, [pc, #88]	; (8002ce0 <main+0xf8>)
 8002c88:	4816      	ldr	r0, [pc, #88]	; (8002ce4 <main+0xfc>)
 8002c8a:	f7fe f801 	bl	8000c90 <xTaskCreate>
	xTaskCreate(vTask1Wire, "Temp", 128, NULL, 1, NULL);
 8002c8e:	2300      	movs	r3, #0
 8002c90:	9301      	str	r3, [sp, #4]
 8002c92:	2301      	movs	r3, #1
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	2300      	movs	r3, #0
 8002c98:	2280      	movs	r2, #128	; 0x80
 8002c9a:	4913      	ldr	r1, [pc, #76]	; (8002ce8 <main+0x100>)
 8002c9c:	4813      	ldr	r0, [pc, #76]	; (8002cec <main+0x104>)
 8002c9e:	f7fd fff7 	bl	8000c90 <xTaskCreate>


	//xTaskCreate(vTaskReadROM, "ROM", 128, NULL, 1, NULL);
	xTaskCreate(vTaskSendToUART, "UART ", 128, NULL, 1, NULL);
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	9301      	str	r3, [sp, #4]
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	2300      	movs	r3, #0
 8002cac:	2280      	movs	r2, #128	; 0x80
 8002cae:	4910      	ldr	r1, [pc, #64]	; (8002cf0 <main+0x108>)
 8002cb0:	4810      	ldr	r0, [pc, #64]	; (8002cf4 <main+0x10c>)
 8002cb2:	f7fd ffed 	bl	8000c90 <xTaskCreate>

	vTaskStartScheduler();
 8002cb6:	f7fe f949 	bl	8000f4c <vTaskStartScheduler>

	while (1){
 8002cba:	e7fe      	b.n	8002cba <main+0xd2>
 8002cbc:	40021000 	.word	0x40021000
 8002cc0:	40011000 	.word	0x40011000
 8002cc4:	2000120c 	.word	0x2000120c
 8002cc8:	200011fc 	.word	0x200011fc
 8002ccc:	20001208 	.word	0x20001208
 8002cd0:	20001204 	.word	0x20001204
 8002cd4:	20001210 	.word	0x20001210
 8002cd8:	080037a4 	.word	0x080037a4
 8002cdc:	08002969 	.word	0x08002969
 8002ce0:	080037b4 	.word	0x080037b4
 8002ce4:	080029a1 	.word	0x080029a1
 8002ce8:	080037bc 	.word	0x080037bc
 8002cec:	080026ed 	.word	0x080026ed
 8002cf0:	080037c4 	.word	0x080037c4
 8002cf4:	08002765 	.word	0x08002765

08002cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002cfc:	bf00      	nop
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr

08002d04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d08:	e7fe      	b.n	8002d08 <HardFault_Handler+0x4>

08002d0a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d0e:	e7fe      	b.n	8002d0e <MemManage_Handler+0x4>

08002d10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d14:	e7fe      	b.n	8002d14 <BusFault_Handler+0x4>

08002d16 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d16:	b480      	push	{r7}
 8002d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d1a:	e7fe      	b.n	8002d1a <UsageFault_Handler+0x4>

08002d1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d20:	bf00      	nop
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr

08002d28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d2c:	f7fd fa1a 	bl	8000164 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002d30:	f7fe fcd2 	bl	80016d8 <xTaskGetSchedulerState>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d001      	beq.n	8002d3e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002d3a:	f7fe ff35 	bl	8001ba8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d3e:	bf00      	nop
 8002d40:	bd80      	pop	{r7, pc}
	...

08002d44 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002d4c:	4b11      	ldr	r3, [pc, #68]	; (8002d94 <_sbrk+0x50>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d102      	bne.n	8002d5a <_sbrk+0x16>
		heap_end = &end;
 8002d54:	4b0f      	ldr	r3, [pc, #60]	; (8002d94 <_sbrk+0x50>)
 8002d56:	4a10      	ldr	r2, [pc, #64]	; (8002d98 <_sbrk+0x54>)
 8002d58:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002d5a:	4b0e      	ldr	r3, [pc, #56]	; (8002d94 <_sbrk+0x50>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002d60:	4b0c      	ldr	r3, [pc, #48]	; (8002d94 <_sbrk+0x50>)
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4413      	add	r3, r2
 8002d68:	466a      	mov	r2, sp
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d907      	bls.n	8002d7e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002d6e:	f000 f86f 	bl	8002e50 <__errno>
 8002d72:	4602      	mov	r2, r0
 8002d74:	230c      	movs	r3, #12
 8002d76:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002d78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d7c:	e006      	b.n	8002d8c <_sbrk+0x48>
	}

	heap_end += incr;
 8002d7e:	4b05      	ldr	r3, [pc, #20]	; (8002d94 <_sbrk+0x50>)
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4413      	add	r3, r2
 8002d86:	4a03      	ldr	r2, [pc, #12]	; (8002d94 <_sbrk+0x50>)
 8002d88:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3710      	adds	r7, #16
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	200011d8 	.word	0x200011d8
 8002d98:	20001218 	.word	0x20001218

08002d9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002da0:	4b15      	ldr	r3, [pc, #84]	; (8002df8 <SystemInit+0x5c>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a14      	ldr	r2, [pc, #80]	; (8002df8 <SystemInit+0x5c>)
 8002da6:	f043 0301 	orr.w	r3, r3, #1
 8002daa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002dac:	4b12      	ldr	r3, [pc, #72]	; (8002df8 <SystemInit+0x5c>)
 8002dae:	685a      	ldr	r2, [r3, #4]
 8002db0:	4911      	ldr	r1, [pc, #68]	; (8002df8 <SystemInit+0x5c>)
 8002db2:	4b12      	ldr	r3, [pc, #72]	; (8002dfc <SystemInit+0x60>)
 8002db4:	4013      	ands	r3, r2
 8002db6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002db8:	4b0f      	ldr	r3, [pc, #60]	; (8002df8 <SystemInit+0x5c>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a0e      	ldr	r2, [pc, #56]	; (8002df8 <SystemInit+0x5c>)
 8002dbe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002dc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dc6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002dc8:	4b0b      	ldr	r3, [pc, #44]	; (8002df8 <SystemInit+0x5c>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a0a      	ldr	r2, [pc, #40]	; (8002df8 <SystemInit+0x5c>)
 8002dce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dd2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002dd4:	4b08      	ldr	r3, [pc, #32]	; (8002df8 <SystemInit+0x5c>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	4a07      	ldr	r2, [pc, #28]	; (8002df8 <SystemInit+0x5c>)
 8002dda:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002dde:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002de0:	4b05      	ldr	r3, [pc, #20]	; (8002df8 <SystemInit+0x5c>)
 8002de2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002de6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002de8:	4b05      	ldr	r3, [pc, #20]	; (8002e00 <SystemInit+0x64>)
 8002dea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002dee:	609a      	str	r2, [r3, #8]
#endif 
}
 8002df0:	bf00      	nop
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bc80      	pop	{r7}
 8002df6:	4770      	bx	lr
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	f8ff0000 	.word	0xf8ff0000
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002e04:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002e06:	e003      	b.n	8002e10 <LoopCopyDataInit>

08002e08 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002e08:	4b0b      	ldr	r3, [pc, #44]	; (8002e38 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002e0a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002e0c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002e0e:	3104      	adds	r1, #4

08002e10 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002e10:	480a      	ldr	r0, [pc, #40]	; (8002e3c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002e12:	4b0b      	ldr	r3, [pc, #44]	; (8002e40 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002e14:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002e16:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002e18:	d3f6      	bcc.n	8002e08 <CopyDataInit>
  ldr r2, =_sbss
 8002e1a:	4a0a      	ldr	r2, [pc, #40]	; (8002e44 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002e1c:	e002      	b.n	8002e24 <LoopFillZerobss>

08002e1e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002e1e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002e20:	f842 3b04 	str.w	r3, [r2], #4

08002e24 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002e24:	4b08      	ldr	r3, [pc, #32]	; (8002e48 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002e26:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002e28:	d3f9      	bcc.n	8002e1e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002e2a:	f7ff ffb7 	bl	8002d9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e2e:	f000 f815 	bl	8002e5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e32:	f7ff fed9 	bl	8002be8 <main>
  bx lr
 8002e36:	4770      	bx	lr
  ldr r3, =_sidata
 8002e38:	08003808 	.word	0x08003808
  ldr r0, =_sdata
 8002e3c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002e40:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8002e44:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8002e48:	20001218 	.word	0x20001218

08002e4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e4c:	e7fe      	b.n	8002e4c <ADC1_2_IRQHandler>
	...

08002e50 <__errno>:
 8002e50:	4b01      	ldr	r3, [pc, #4]	; (8002e58 <__errno+0x8>)
 8002e52:	6818      	ldr	r0, [r3, #0]
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	2000000c 	.word	0x2000000c

08002e5c <__libc_init_array>:
 8002e5c:	b570      	push	{r4, r5, r6, lr}
 8002e5e:	2500      	movs	r5, #0
 8002e60:	4e0c      	ldr	r6, [pc, #48]	; (8002e94 <__libc_init_array+0x38>)
 8002e62:	4c0d      	ldr	r4, [pc, #52]	; (8002e98 <__libc_init_array+0x3c>)
 8002e64:	1ba4      	subs	r4, r4, r6
 8002e66:	10a4      	asrs	r4, r4, #2
 8002e68:	42a5      	cmp	r5, r4
 8002e6a:	d109      	bne.n	8002e80 <__libc_init_array+0x24>
 8002e6c:	f000 fc4c 	bl	8003708 <_init>
 8002e70:	2500      	movs	r5, #0
 8002e72:	4e0a      	ldr	r6, [pc, #40]	; (8002e9c <__libc_init_array+0x40>)
 8002e74:	4c0a      	ldr	r4, [pc, #40]	; (8002ea0 <__libc_init_array+0x44>)
 8002e76:	1ba4      	subs	r4, r4, r6
 8002e78:	10a4      	asrs	r4, r4, #2
 8002e7a:	42a5      	cmp	r5, r4
 8002e7c:	d105      	bne.n	8002e8a <__libc_init_array+0x2e>
 8002e7e:	bd70      	pop	{r4, r5, r6, pc}
 8002e80:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e84:	4798      	blx	r3
 8002e86:	3501      	adds	r5, #1
 8002e88:	e7ee      	b.n	8002e68 <__libc_init_array+0xc>
 8002e8a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e8e:	4798      	blx	r3
 8002e90:	3501      	adds	r5, #1
 8002e92:	e7f2      	b.n	8002e7a <__libc_init_array+0x1e>
 8002e94:	08003800 	.word	0x08003800
 8002e98:	08003800 	.word	0x08003800
 8002e9c:	08003800 	.word	0x08003800
 8002ea0:	08003804 	.word	0x08003804

08002ea4 <memcpy>:
 8002ea4:	b510      	push	{r4, lr}
 8002ea6:	1e43      	subs	r3, r0, #1
 8002ea8:	440a      	add	r2, r1
 8002eaa:	4291      	cmp	r1, r2
 8002eac:	d100      	bne.n	8002eb0 <memcpy+0xc>
 8002eae:	bd10      	pop	{r4, pc}
 8002eb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002eb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002eb8:	e7f7      	b.n	8002eaa <memcpy+0x6>

08002eba <memset>:
 8002eba:	4603      	mov	r3, r0
 8002ebc:	4402      	add	r2, r0
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d100      	bne.n	8002ec4 <memset+0xa>
 8002ec2:	4770      	bx	lr
 8002ec4:	f803 1b01 	strb.w	r1, [r3], #1
 8002ec8:	e7f9      	b.n	8002ebe <memset+0x4>
	...

08002ecc <siprintf>:
 8002ecc:	b40e      	push	{r1, r2, r3}
 8002ece:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002ed2:	b500      	push	{lr}
 8002ed4:	b09c      	sub	sp, #112	; 0x70
 8002ed6:	ab1d      	add	r3, sp, #116	; 0x74
 8002ed8:	9002      	str	r0, [sp, #8]
 8002eda:	9006      	str	r0, [sp, #24]
 8002edc:	9107      	str	r1, [sp, #28]
 8002ede:	9104      	str	r1, [sp, #16]
 8002ee0:	4808      	ldr	r0, [pc, #32]	; (8002f04 <siprintf+0x38>)
 8002ee2:	4909      	ldr	r1, [pc, #36]	; (8002f08 <siprintf+0x3c>)
 8002ee4:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ee8:	9105      	str	r1, [sp, #20]
 8002eea:	6800      	ldr	r0, [r0, #0]
 8002eec:	a902      	add	r1, sp, #8
 8002eee:	9301      	str	r3, [sp, #4]
 8002ef0:	f000 f87c 	bl	8002fec <_svfiprintf_r>
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	9b02      	ldr	r3, [sp, #8]
 8002ef8:	701a      	strb	r2, [r3, #0]
 8002efa:	b01c      	add	sp, #112	; 0x70
 8002efc:	f85d eb04 	ldr.w	lr, [sp], #4
 8002f00:	b003      	add	sp, #12
 8002f02:	4770      	bx	lr
 8002f04:	2000000c 	.word	0x2000000c
 8002f08:	ffff0208 	.word	0xffff0208

08002f0c <strncpy>:
 8002f0c:	b570      	push	{r4, r5, r6, lr}
 8002f0e:	4604      	mov	r4, r0
 8002f10:	3901      	subs	r1, #1
 8002f12:	b902      	cbnz	r2, 8002f16 <strncpy+0xa>
 8002f14:	bd70      	pop	{r4, r5, r6, pc}
 8002f16:	4623      	mov	r3, r4
 8002f18:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8002f1c:	1e56      	subs	r6, r2, #1
 8002f1e:	f803 5b01 	strb.w	r5, [r3], #1
 8002f22:	b92d      	cbnz	r5, 8002f30 <strncpy+0x24>
 8002f24:	4414      	add	r4, r2
 8002f26:	42a3      	cmp	r3, r4
 8002f28:	d0f4      	beq.n	8002f14 <strncpy+0x8>
 8002f2a:	f803 5b01 	strb.w	r5, [r3], #1
 8002f2e:	e7fa      	b.n	8002f26 <strncpy+0x1a>
 8002f30:	461c      	mov	r4, r3
 8002f32:	4632      	mov	r2, r6
 8002f34:	e7ed      	b.n	8002f12 <strncpy+0x6>

08002f36 <__ssputs_r>:
 8002f36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f3a:	688e      	ldr	r6, [r1, #8]
 8002f3c:	4682      	mov	sl, r0
 8002f3e:	429e      	cmp	r6, r3
 8002f40:	460c      	mov	r4, r1
 8002f42:	4690      	mov	r8, r2
 8002f44:	4699      	mov	r9, r3
 8002f46:	d837      	bhi.n	8002fb8 <__ssputs_r+0x82>
 8002f48:	898a      	ldrh	r2, [r1, #12]
 8002f4a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002f4e:	d031      	beq.n	8002fb4 <__ssputs_r+0x7e>
 8002f50:	2302      	movs	r3, #2
 8002f52:	6825      	ldr	r5, [r4, #0]
 8002f54:	6909      	ldr	r1, [r1, #16]
 8002f56:	1a6f      	subs	r7, r5, r1
 8002f58:	6965      	ldr	r5, [r4, #20]
 8002f5a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002f5e:	fb95 f5f3 	sdiv	r5, r5, r3
 8002f62:	f109 0301 	add.w	r3, r9, #1
 8002f66:	443b      	add	r3, r7
 8002f68:	429d      	cmp	r5, r3
 8002f6a:	bf38      	it	cc
 8002f6c:	461d      	movcc	r5, r3
 8002f6e:	0553      	lsls	r3, r2, #21
 8002f70:	d530      	bpl.n	8002fd4 <__ssputs_r+0x9e>
 8002f72:	4629      	mov	r1, r5
 8002f74:	f000 fb2e 	bl	80035d4 <_malloc_r>
 8002f78:	4606      	mov	r6, r0
 8002f7a:	b950      	cbnz	r0, 8002f92 <__ssputs_r+0x5c>
 8002f7c:	230c      	movs	r3, #12
 8002f7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f82:	f8ca 3000 	str.w	r3, [sl]
 8002f86:	89a3      	ldrh	r3, [r4, #12]
 8002f88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f8c:	81a3      	strh	r3, [r4, #12]
 8002f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f92:	463a      	mov	r2, r7
 8002f94:	6921      	ldr	r1, [r4, #16]
 8002f96:	f7ff ff85 	bl	8002ea4 <memcpy>
 8002f9a:	89a3      	ldrh	r3, [r4, #12]
 8002f9c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002fa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fa4:	81a3      	strh	r3, [r4, #12]
 8002fa6:	6126      	str	r6, [r4, #16]
 8002fa8:	443e      	add	r6, r7
 8002faa:	6026      	str	r6, [r4, #0]
 8002fac:	464e      	mov	r6, r9
 8002fae:	6165      	str	r5, [r4, #20]
 8002fb0:	1bed      	subs	r5, r5, r7
 8002fb2:	60a5      	str	r5, [r4, #8]
 8002fb4:	454e      	cmp	r6, r9
 8002fb6:	d900      	bls.n	8002fba <__ssputs_r+0x84>
 8002fb8:	464e      	mov	r6, r9
 8002fba:	4632      	mov	r2, r6
 8002fbc:	4641      	mov	r1, r8
 8002fbe:	6820      	ldr	r0, [r4, #0]
 8002fc0:	f000 faa2 	bl	8003508 <memmove>
 8002fc4:	68a3      	ldr	r3, [r4, #8]
 8002fc6:	2000      	movs	r0, #0
 8002fc8:	1b9b      	subs	r3, r3, r6
 8002fca:	60a3      	str	r3, [r4, #8]
 8002fcc:	6823      	ldr	r3, [r4, #0]
 8002fce:	441e      	add	r6, r3
 8002fd0:	6026      	str	r6, [r4, #0]
 8002fd2:	e7dc      	b.n	8002f8e <__ssputs_r+0x58>
 8002fd4:	462a      	mov	r2, r5
 8002fd6:	f000 fb57 	bl	8003688 <_realloc_r>
 8002fda:	4606      	mov	r6, r0
 8002fdc:	2800      	cmp	r0, #0
 8002fde:	d1e2      	bne.n	8002fa6 <__ssputs_r+0x70>
 8002fe0:	6921      	ldr	r1, [r4, #16]
 8002fe2:	4650      	mov	r0, sl
 8002fe4:	f000 faaa 	bl	800353c <_free_r>
 8002fe8:	e7c8      	b.n	8002f7c <__ssputs_r+0x46>
	...

08002fec <_svfiprintf_r>:
 8002fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ff0:	461d      	mov	r5, r3
 8002ff2:	898b      	ldrh	r3, [r1, #12]
 8002ff4:	b09d      	sub	sp, #116	; 0x74
 8002ff6:	061f      	lsls	r7, r3, #24
 8002ff8:	4680      	mov	r8, r0
 8002ffa:	460c      	mov	r4, r1
 8002ffc:	4616      	mov	r6, r2
 8002ffe:	d50f      	bpl.n	8003020 <_svfiprintf_r+0x34>
 8003000:	690b      	ldr	r3, [r1, #16]
 8003002:	b96b      	cbnz	r3, 8003020 <_svfiprintf_r+0x34>
 8003004:	2140      	movs	r1, #64	; 0x40
 8003006:	f000 fae5 	bl	80035d4 <_malloc_r>
 800300a:	6020      	str	r0, [r4, #0]
 800300c:	6120      	str	r0, [r4, #16]
 800300e:	b928      	cbnz	r0, 800301c <_svfiprintf_r+0x30>
 8003010:	230c      	movs	r3, #12
 8003012:	f8c8 3000 	str.w	r3, [r8]
 8003016:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800301a:	e0c8      	b.n	80031ae <_svfiprintf_r+0x1c2>
 800301c:	2340      	movs	r3, #64	; 0x40
 800301e:	6163      	str	r3, [r4, #20]
 8003020:	2300      	movs	r3, #0
 8003022:	9309      	str	r3, [sp, #36]	; 0x24
 8003024:	2320      	movs	r3, #32
 8003026:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800302a:	2330      	movs	r3, #48	; 0x30
 800302c:	f04f 0b01 	mov.w	fp, #1
 8003030:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003034:	9503      	str	r5, [sp, #12]
 8003036:	4637      	mov	r7, r6
 8003038:	463d      	mov	r5, r7
 800303a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800303e:	b10b      	cbz	r3, 8003044 <_svfiprintf_r+0x58>
 8003040:	2b25      	cmp	r3, #37	; 0x25
 8003042:	d13e      	bne.n	80030c2 <_svfiprintf_r+0xd6>
 8003044:	ebb7 0a06 	subs.w	sl, r7, r6
 8003048:	d00b      	beq.n	8003062 <_svfiprintf_r+0x76>
 800304a:	4653      	mov	r3, sl
 800304c:	4632      	mov	r2, r6
 800304e:	4621      	mov	r1, r4
 8003050:	4640      	mov	r0, r8
 8003052:	f7ff ff70 	bl	8002f36 <__ssputs_r>
 8003056:	3001      	adds	r0, #1
 8003058:	f000 80a4 	beq.w	80031a4 <_svfiprintf_r+0x1b8>
 800305c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800305e:	4453      	add	r3, sl
 8003060:	9309      	str	r3, [sp, #36]	; 0x24
 8003062:	783b      	ldrb	r3, [r7, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	f000 809d 	beq.w	80031a4 <_svfiprintf_r+0x1b8>
 800306a:	2300      	movs	r3, #0
 800306c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003070:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003074:	9304      	str	r3, [sp, #16]
 8003076:	9307      	str	r3, [sp, #28]
 8003078:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800307c:	931a      	str	r3, [sp, #104]	; 0x68
 800307e:	462f      	mov	r7, r5
 8003080:	2205      	movs	r2, #5
 8003082:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003086:	4850      	ldr	r0, [pc, #320]	; (80031c8 <_svfiprintf_r+0x1dc>)
 8003088:	f000 fa30 	bl	80034ec <memchr>
 800308c:	9b04      	ldr	r3, [sp, #16]
 800308e:	b9d0      	cbnz	r0, 80030c6 <_svfiprintf_r+0xda>
 8003090:	06d9      	lsls	r1, r3, #27
 8003092:	bf44      	itt	mi
 8003094:	2220      	movmi	r2, #32
 8003096:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800309a:	071a      	lsls	r2, r3, #28
 800309c:	bf44      	itt	mi
 800309e:	222b      	movmi	r2, #43	; 0x2b
 80030a0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80030a4:	782a      	ldrb	r2, [r5, #0]
 80030a6:	2a2a      	cmp	r2, #42	; 0x2a
 80030a8:	d015      	beq.n	80030d6 <_svfiprintf_r+0xea>
 80030aa:	462f      	mov	r7, r5
 80030ac:	2000      	movs	r0, #0
 80030ae:	250a      	movs	r5, #10
 80030b0:	9a07      	ldr	r2, [sp, #28]
 80030b2:	4639      	mov	r1, r7
 80030b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80030b8:	3b30      	subs	r3, #48	; 0x30
 80030ba:	2b09      	cmp	r3, #9
 80030bc:	d94d      	bls.n	800315a <_svfiprintf_r+0x16e>
 80030be:	b1b8      	cbz	r0, 80030f0 <_svfiprintf_r+0x104>
 80030c0:	e00f      	b.n	80030e2 <_svfiprintf_r+0xf6>
 80030c2:	462f      	mov	r7, r5
 80030c4:	e7b8      	b.n	8003038 <_svfiprintf_r+0x4c>
 80030c6:	4a40      	ldr	r2, [pc, #256]	; (80031c8 <_svfiprintf_r+0x1dc>)
 80030c8:	463d      	mov	r5, r7
 80030ca:	1a80      	subs	r0, r0, r2
 80030cc:	fa0b f000 	lsl.w	r0, fp, r0
 80030d0:	4318      	orrs	r0, r3
 80030d2:	9004      	str	r0, [sp, #16]
 80030d4:	e7d3      	b.n	800307e <_svfiprintf_r+0x92>
 80030d6:	9a03      	ldr	r2, [sp, #12]
 80030d8:	1d11      	adds	r1, r2, #4
 80030da:	6812      	ldr	r2, [r2, #0]
 80030dc:	9103      	str	r1, [sp, #12]
 80030de:	2a00      	cmp	r2, #0
 80030e0:	db01      	blt.n	80030e6 <_svfiprintf_r+0xfa>
 80030e2:	9207      	str	r2, [sp, #28]
 80030e4:	e004      	b.n	80030f0 <_svfiprintf_r+0x104>
 80030e6:	4252      	negs	r2, r2
 80030e8:	f043 0302 	orr.w	r3, r3, #2
 80030ec:	9207      	str	r2, [sp, #28]
 80030ee:	9304      	str	r3, [sp, #16]
 80030f0:	783b      	ldrb	r3, [r7, #0]
 80030f2:	2b2e      	cmp	r3, #46	; 0x2e
 80030f4:	d10c      	bne.n	8003110 <_svfiprintf_r+0x124>
 80030f6:	787b      	ldrb	r3, [r7, #1]
 80030f8:	2b2a      	cmp	r3, #42	; 0x2a
 80030fa:	d133      	bne.n	8003164 <_svfiprintf_r+0x178>
 80030fc:	9b03      	ldr	r3, [sp, #12]
 80030fe:	3702      	adds	r7, #2
 8003100:	1d1a      	adds	r2, r3, #4
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	9203      	str	r2, [sp, #12]
 8003106:	2b00      	cmp	r3, #0
 8003108:	bfb8      	it	lt
 800310a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800310e:	9305      	str	r3, [sp, #20]
 8003110:	4d2e      	ldr	r5, [pc, #184]	; (80031cc <_svfiprintf_r+0x1e0>)
 8003112:	2203      	movs	r2, #3
 8003114:	7839      	ldrb	r1, [r7, #0]
 8003116:	4628      	mov	r0, r5
 8003118:	f000 f9e8 	bl	80034ec <memchr>
 800311c:	b138      	cbz	r0, 800312e <_svfiprintf_r+0x142>
 800311e:	2340      	movs	r3, #64	; 0x40
 8003120:	1b40      	subs	r0, r0, r5
 8003122:	fa03 f000 	lsl.w	r0, r3, r0
 8003126:	9b04      	ldr	r3, [sp, #16]
 8003128:	3701      	adds	r7, #1
 800312a:	4303      	orrs	r3, r0
 800312c:	9304      	str	r3, [sp, #16]
 800312e:	7839      	ldrb	r1, [r7, #0]
 8003130:	2206      	movs	r2, #6
 8003132:	4827      	ldr	r0, [pc, #156]	; (80031d0 <_svfiprintf_r+0x1e4>)
 8003134:	1c7e      	adds	r6, r7, #1
 8003136:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800313a:	f000 f9d7 	bl	80034ec <memchr>
 800313e:	2800      	cmp	r0, #0
 8003140:	d038      	beq.n	80031b4 <_svfiprintf_r+0x1c8>
 8003142:	4b24      	ldr	r3, [pc, #144]	; (80031d4 <_svfiprintf_r+0x1e8>)
 8003144:	bb13      	cbnz	r3, 800318c <_svfiprintf_r+0x1a0>
 8003146:	9b03      	ldr	r3, [sp, #12]
 8003148:	3307      	adds	r3, #7
 800314a:	f023 0307 	bic.w	r3, r3, #7
 800314e:	3308      	adds	r3, #8
 8003150:	9303      	str	r3, [sp, #12]
 8003152:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003154:	444b      	add	r3, r9
 8003156:	9309      	str	r3, [sp, #36]	; 0x24
 8003158:	e76d      	b.n	8003036 <_svfiprintf_r+0x4a>
 800315a:	fb05 3202 	mla	r2, r5, r2, r3
 800315e:	2001      	movs	r0, #1
 8003160:	460f      	mov	r7, r1
 8003162:	e7a6      	b.n	80030b2 <_svfiprintf_r+0xc6>
 8003164:	2300      	movs	r3, #0
 8003166:	250a      	movs	r5, #10
 8003168:	4619      	mov	r1, r3
 800316a:	3701      	adds	r7, #1
 800316c:	9305      	str	r3, [sp, #20]
 800316e:	4638      	mov	r0, r7
 8003170:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003174:	3a30      	subs	r2, #48	; 0x30
 8003176:	2a09      	cmp	r2, #9
 8003178:	d903      	bls.n	8003182 <_svfiprintf_r+0x196>
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0c8      	beq.n	8003110 <_svfiprintf_r+0x124>
 800317e:	9105      	str	r1, [sp, #20]
 8003180:	e7c6      	b.n	8003110 <_svfiprintf_r+0x124>
 8003182:	fb05 2101 	mla	r1, r5, r1, r2
 8003186:	2301      	movs	r3, #1
 8003188:	4607      	mov	r7, r0
 800318a:	e7f0      	b.n	800316e <_svfiprintf_r+0x182>
 800318c:	ab03      	add	r3, sp, #12
 800318e:	9300      	str	r3, [sp, #0]
 8003190:	4622      	mov	r2, r4
 8003192:	4b11      	ldr	r3, [pc, #68]	; (80031d8 <_svfiprintf_r+0x1ec>)
 8003194:	a904      	add	r1, sp, #16
 8003196:	4640      	mov	r0, r8
 8003198:	f3af 8000 	nop.w
 800319c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80031a0:	4681      	mov	r9, r0
 80031a2:	d1d6      	bne.n	8003152 <_svfiprintf_r+0x166>
 80031a4:	89a3      	ldrh	r3, [r4, #12]
 80031a6:	065b      	lsls	r3, r3, #25
 80031a8:	f53f af35 	bmi.w	8003016 <_svfiprintf_r+0x2a>
 80031ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80031ae:	b01d      	add	sp, #116	; 0x74
 80031b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031b4:	ab03      	add	r3, sp, #12
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	4622      	mov	r2, r4
 80031ba:	4b07      	ldr	r3, [pc, #28]	; (80031d8 <_svfiprintf_r+0x1ec>)
 80031bc:	a904      	add	r1, sp, #16
 80031be:	4640      	mov	r0, r8
 80031c0:	f000 f882 	bl	80032c8 <_printf_i>
 80031c4:	e7ea      	b.n	800319c <_svfiprintf_r+0x1b0>
 80031c6:	bf00      	nop
 80031c8:	080037ca 	.word	0x080037ca
 80031cc:	080037d0 	.word	0x080037d0
 80031d0:	080037d4 	.word	0x080037d4
 80031d4:	00000000 	.word	0x00000000
 80031d8:	08002f37 	.word	0x08002f37

080031dc <_printf_common>:
 80031dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031e0:	4691      	mov	r9, r2
 80031e2:	461f      	mov	r7, r3
 80031e4:	688a      	ldr	r2, [r1, #8]
 80031e6:	690b      	ldr	r3, [r1, #16]
 80031e8:	4606      	mov	r6, r0
 80031ea:	4293      	cmp	r3, r2
 80031ec:	bfb8      	it	lt
 80031ee:	4613      	movlt	r3, r2
 80031f0:	f8c9 3000 	str.w	r3, [r9]
 80031f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80031f8:	460c      	mov	r4, r1
 80031fa:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80031fe:	b112      	cbz	r2, 8003206 <_printf_common+0x2a>
 8003200:	3301      	adds	r3, #1
 8003202:	f8c9 3000 	str.w	r3, [r9]
 8003206:	6823      	ldr	r3, [r4, #0]
 8003208:	0699      	lsls	r1, r3, #26
 800320a:	bf42      	ittt	mi
 800320c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003210:	3302      	addmi	r3, #2
 8003212:	f8c9 3000 	strmi.w	r3, [r9]
 8003216:	6825      	ldr	r5, [r4, #0]
 8003218:	f015 0506 	ands.w	r5, r5, #6
 800321c:	d107      	bne.n	800322e <_printf_common+0x52>
 800321e:	f104 0a19 	add.w	sl, r4, #25
 8003222:	68e3      	ldr	r3, [r4, #12]
 8003224:	f8d9 2000 	ldr.w	r2, [r9]
 8003228:	1a9b      	subs	r3, r3, r2
 800322a:	42ab      	cmp	r3, r5
 800322c:	dc29      	bgt.n	8003282 <_printf_common+0xa6>
 800322e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003232:	6822      	ldr	r2, [r4, #0]
 8003234:	3300      	adds	r3, #0
 8003236:	bf18      	it	ne
 8003238:	2301      	movne	r3, #1
 800323a:	0692      	lsls	r2, r2, #26
 800323c:	d42e      	bmi.n	800329c <_printf_common+0xc0>
 800323e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003242:	4639      	mov	r1, r7
 8003244:	4630      	mov	r0, r6
 8003246:	47c0      	blx	r8
 8003248:	3001      	adds	r0, #1
 800324a:	d021      	beq.n	8003290 <_printf_common+0xb4>
 800324c:	6823      	ldr	r3, [r4, #0]
 800324e:	68e5      	ldr	r5, [r4, #12]
 8003250:	f003 0306 	and.w	r3, r3, #6
 8003254:	2b04      	cmp	r3, #4
 8003256:	bf18      	it	ne
 8003258:	2500      	movne	r5, #0
 800325a:	f8d9 2000 	ldr.w	r2, [r9]
 800325e:	f04f 0900 	mov.w	r9, #0
 8003262:	bf08      	it	eq
 8003264:	1aad      	subeq	r5, r5, r2
 8003266:	68a3      	ldr	r3, [r4, #8]
 8003268:	6922      	ldr	r2, [r4, #16]
 800326a:	bf08      	it	eq
 800326c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003270:	4293      	cmp	r3, r2
 8003272:	bfc4      	itt	gt
 8003274:	1a9b      	subgt	r3, r3, r2
 8003276:	18ed      	addgt	r5, r5, r3
 8003278:	341a      	adds	r4, #26
 800327a:	454d      	cmp	r5, r9
 800327c:	d11a      	bne.n	80032b4 <_printf_common+0xd8>
 800327e:	2000      	movs	r0, #0
 8003280:	e008      	b.n	8003294 <_printf_common+0xb8>
 8003282:	2301      	movs	r3, #1
 8003284:	4652      	mov	r2, sl
 8003286:	4639      	mov	r1, r7
 8003288:	4630      	mov	r0, r6
 800328a:	47c0      	blx	r8
 800328c:	3001      	adds	r0, #1
 800328e:	d103      	bne.n	8003298 <_printf_common+0xbc>
 8003290:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003298:	3501      	adds	r5, #1
 800329a:	e7c2      	b.n	8003222 <_printf_common+0x46>
 800329c:	2030      	movs	r0, #48	; 0x30
 800329e:	18e1      	adds	r1, r4, r3
 80032a0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80032a4:	1c5a      	adds	r2, r3, #1
 80032a6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80032aa:	4422      	add	r2, r4
 80032ac:	3302      	adds	r3, #2
 80032ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80032b2:	e7c4      	b.n	800323e <_printf_common+0x62>
 80032b4:	2301      	movs	r3, #1
 80032b6:	4622      	mov	r2, r4
 80032b8:	4639      	mov	r1, r7
 80032ba:	4630      	mov	r0, r6
 80032bc:	47c0      	blx	r8
 80032be:	3001      	adds	r0, #1
 80032c0:	d0e6      	beq.n	8003290 <_printf_common+0xb4>
 80032c2:	f109 0901 	add.w	r9, r9, #1
 80032c6:	e7d8      	b.n	800327a <_printf_common+0x9e>

080032c8 <_printf_i>:
 80032c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80032cc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80032d0:	460c      	mov	r4, r1
 80032d2:	7e09      	ldrb	r1, [r1, #24]
 80032d4:	b085      	sub	sp, #20
 80032d6:	296e      	cmp	r1, #110	; 0x6e
 80032d8:	4617      	mov	r7, r2
 80032da:	4606      	mov	r6, r0
 80032dc:	4698      	mov	r8, r3
 80032de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80032e0:	f000 80b3 	beq.w	800344a <_printf_i+0x182>
 80032e4:	d822      	bhi.n	800332c <_printf_i+0x64>
 80032e6:	2963      	cmp	r1, #99	; 0x63
 80032e8:	d036      	beq.n	8003358 <_printf_i+0x90>
 80032ea:	d80a      	bhi.n	8003302 <_printf_i+0x3a>
 80032ec:	2900      	cmp	r1, #0
 80032ee:	f000 80b9 	beq.w	8003464 <_printf_i+0x19c>
 80032f2:	2958      	cmp	r1, #88	; 0x58
 80032f4:	f000 8083 	beq.w	80033fe <_printf_i+0x136>
 80032f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032fc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003300:	e032      	b.n	8003368 <_printf_i+0xa0>
 8003302:	2964      	cmp	r1, #100	; 0x64
 8003304:	d001      	beq.n	800330a <_printf_i+0x42>
 8003306:	2969      	cmp	r1, #105	; 0x69
 8003308:	d1f6      	bne.n	80032f8 <_printf_i+0x30>
 800330a:	6820      	ldr	r0, [r4, #0]
 800330c:	6813      	ldr	r3, [r2, #0]
 800330e:	0605      	lsls	r5, r0, #24
 8003310:	f103 0104 	add.w	r1, r3, #4
 8003314:	d52a      	bpl.n	800336c <_printf_i+0xa4>
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	6011      	str	r1, [r2, #0]
 800331a:	2b00      	cmp	r3, #0
 800331c:	da03      	bge.n	8003326 <_printf_i+0x5e>
 800331e:	222d      	movs	r2, #45	; 0x2d
 8003320:	425b      	negs	r3, r3
 8003322:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003326:	486f      	ldr	r0, [pc, #444]	; (80034e4 <_printf_i+0x21c>)
 8003328:	220a      	movs	r2, #10
 800332a:	e039      	b.n	80033a0 <_printf_i+0xd8>
 800332c:	2973      	cmp	r1, #115	; 0x73
 800332e:	f000 809d 	beq.w	800346c <_printf_i+0x1a4>
 8003332:	d808      	bhi.n	8003346 <_printf_i+0x7e>
 8003334:	296f      	cmp	r1, #111	; 0x6f
 8003336:	d020      	beq.n	800337a <_printf_i+0xb2>
 8003338:	2970      	cmp	r1, #112	; 0x70
 800333a:	d1dd      	bne.n	80032f8 <_printf_i+0x30>
 800333c:	6823      	ldr	r3, [r4, #0]
 800333e:	f043 0320 	orr.w	r3, r3, #32
 8003342:	6023      	str	r3, [r4, #0]
 8003344:	e003      	b.n	800334e <_printf_i+0x86>
 8003346:	2975      	cmp	r1, #117	; 0x75
 8003348:	d017      	beq.n	800337a <_printf_i+0xb2>
 800334a:	2978      	cmp	r1, #120	; 0x78
 800334c:	d1d4      	bne.n	80032f8 <_printf_i+0x30>
 800334e:	2378      	movs	r3, #120	; 0x78
 8003350:	4865      	ldr	r0, [pc, #404]	; (80034e8 <_printf_i+0x220>)
 8003352:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003356:	e055      	b.n	8003404 <_printf_i+0x13c>
 8003358:	6813      	ldr	r3, [r2, #0]
 800335a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800335e:	1d19      	adds	r1, r3, #4
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	6011      	str	r1, [r2, #0]
 8003364:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003368:	2301      	movs	r3, #1
 800336a:	e08c      	b.n	8003486 <_printf_i+0x1be>
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003372:	6011      	str	r1, [r2, #0]
 8003374:	bf18      	it	ne
 8003376:	b21b      	sxthne	r3, r3
 8003378:	e7cf      	b.n	800331a <_printf_i+0x52>
 800337a:	6813      	ldr	r3, [r2, #0]
 800337c:	6825      	ldr	r5, [r4, #0]
 800337e:	1d18      	adds	r0, r3, #4
 8003380:	6010      	str	r0, [r2, #0]
 8003382:	0628      	lsls	r0, r5, #24
 8003384:	d501      	bpl.n	800338a <_printf_i+0xc2>
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	e002      	b.n	8003390 <_printf_i+0xc8>
 800338a:	0668      	lsls	r0, r5, #25
 800338c:	d5fb      	bpl.n	8003386 <_printf_i+0xbe>
 800338e:	881b      	ldrh	r3, [r3, #0]
 8003390:	296f      	cmp	r1, #111	; 0x6f
 8003392:	bf14      	ite	ne
 8003394:	220a      	movne	r2, #10
 8003396:	2208      	moveq	r2, #8
 8003398:	4852      	ldr	r0, [pc, #328]	; (80034e4 <_printf_i+0x21c>)
 800339a:	2100      	movs	r1, #0
 800339c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80033a0:	6865      	ldr	r5, [r4, #4]
 80033a2:	2d00      	cmp	r5, #0
 80033a4:	60a5      	str	r5, [r4, #8]
 80033a6:	f2c0 8095 	blt.w	80034d4 <_printf_i+0x20c>
 80033aa:	6821      	ldr	r1, [r4, #0]
 80033ac:	f021 0104 	bic.w	r1, r1, #4
 80033b0:	6021      	str	r1, [r4, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d13d      	bne.n	8003432 <_printf_i+0x16a>
 80033b6:	2d00      	cmp	r5, #0
 80033b8:	f040 808e 	bne.w	80034d8 <_printf_i+0x210>
 80033bc:	4665      	mov	r5, ip
 80033be:	2a08      	cmp	r2, #8
 80033c0:	d10b      	bne.n	80033da <_printf_i+0x112>
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	07db      	lsls	r3, r3, #31
 80033c6:	d508      	bpl.n	80033da <_printf_i+0x112>
 80033c8:	6923      	ldr	r3, [r4, #16]
 80033ca:	6862      	ldr	r2, [r4, #4]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	bfde      	ittt	le
 80033d0:	2330      	movle	r3, #48	; 0x30
 80033d2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80033d6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80033da:	ebac 0305 	sub.w	r3, ip, r5
 80033de:	6123      	str	r3, [r4, #16]
 80033e0:	f8cd 8000 	str.w	r8, [sp]
 80033e4:	463b      	mov	r3, r7
 80033e6:	aa03      	add	r2, sp, #12
 80033e8:	4621      	mov	r1, r4
 80033ea:	4630      	mov	r0, r6
 80033ec:	f7ff fef6 	bl	80031dc <_printf_common>
 80033f0:	3001      	adds	r0, #1
 80033f2:	d14d      	bne.n	8003490 <_printf_i+0x1c8>
 80033f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80033f8:	b005      	add	sp, #20
 80033fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80033fe:	4839      	ldr	r0, [pc, #228]	; (80034e4 <_printf_i+0x21c>)
 8003400:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003404:	6813      	ldr	r3, [r2, #0]
 8003406:	6821      	ldr	r1, [r4, #0]
 8003408:	1d1d      	adds	r5, r3, #4
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6015      	str	r5, [r2, #0]
 800340e:	060a      	lsls	r2, r1, #24
 8003410:	d50b      	bpl.n	800342a <_printf_i+0x162>
 8003412:	07ca      	lsls	r2, r1, #31
 8003414:	bf44      	itt	mi
 8003416:	f041 0120 	orrmi.w	r1, r1, #32
 800341a:	6021      	strmi	r1, [r4, #0]
 800341c:	b91b      	cbnz	r3, 8003426 <_printf_i+0x15e>
 800341e:	6822      	ldr	r2, [r4, #0]
 8003420:	f022 0220 	bic.w	r2, r2, #32
 8003424:	6022      	str	r2, [r4, #0]
 8003426:	2210      	movs	r2, #16
 8003428:	e7b7      	b.n	800339a <_printf_i+0xd2>
 800342a:	064d      	lsls	r5, r1, #25
 800342c:	bf48      	it	mi
 800342e:	b29b      	uxthmi	r3, r3
 8003430:	e7ef      	b.n	8003412 <_printf_i+0x14a>
 8003432:	4665      	mov	r5, ip
 8003434:	fbb3 f1f2 	udiv	r1, r3, r2
 8003438:	fb02 3311 	mls	r3, r2, r1, r3
 800343c:	5cc3      	ldrb	r3, [r0, r3]
 800343e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003442:	460b      	mov	r3, r1
 8003444:	2900      	cmp	r1, #0
 8003446:	d1f5      	bne.n	8003434 <_printf_i+0x16c>
 8003448:	e7b9      	b.n	80033be <_printf_i+0xf6>
 800344a:	6813      	ldr	r3, [r2, #0]
 800344c:	6825      	ldr	r5, [r4, #0]
 800344e:	1d18      	adds	r0, r3, #4
 8003450:	6961      	ldr	r1, [r4, #20]
 8003452:	6010      	str	r0, [r2, #0]
 8003454:	0628      	lsls	r0, r5, #24
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	d501      	bpl.n	800345e <_printf_i+0x196>
 800345a:	6019      	str	r1, [r3, #0]
 800345c:	e002      	b.n	8003464 <_printf_i+0x19c>
 800345e:	066a      	lsls	r2, r5, #25
 8003460:	d5fb      	bpl.n	800345a <_printf_i+0x192>
 8003462:	8019      	strh	r1, [r3, #0]
 8003464:	2300      	movs	r3, #0
 8003466:	4665      	mov	r5, ip
 8003468:	6123      	str	r3, [r4, #16]
 800346a:	e7b9      	b.n	80033e0 <_printf_i+0x118>
 800346c:	6813      	ldr	r3, [r2, #0]
 800346e:	1d19      	adds	r1, r3, #4
 8003470:	6011      	str	r1, [r2, #0]
 8003472:	681d      	ldr	r5, [r3, #0]
 8003474:	6862      	ldr	r2, [r4, #4]
 8003476:	2100      	movs	r1, #0
 8003478:	4628      	mov	r0, r5
 800347a:	f000 f837 	bl	80034ec <memchr>
 800347e:	b108      	cbz	r0, 8003484 <_printf_i+0x1bc>
 8003480:	1b40      	subs	r0, r0, r5
 8003482:	6060      	str	r0, [r4, #4]
 8003484:	6863      	ldr	r3, [r4, #4]
 8003486:	6123      	str	r3, [r4, #16]
 8003488:	2300      	movs	r3, #0
 800348a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800348e:	e7a7      	b.n	80033e0 <_printf_i+0x118>
 8003490:	6923      	ldr	r3, [r4, #16]
 8003492:	462a      	mov	r2, r5
 8003494:	4639      	mov	r1, r7
 8003496:	4630      	mov	r0, r6
 8003498:	47c0      	blx	r8
 800349a:	3001      	adds	r0, #1
 800349c:	d0aa      	beq.n	80033f4 <_printf_i+0x12c>
 800349e:	6823      	ldr	r3, [r4, #0]
 80034a0:	079b      	lsls	r3, r3, #30
 80034a2:	d413      	bmi.n	80034cc <_printf_i+0x204>
 80034a4:	68e0      	ldr	r0, [r4, #12]
 80034a6:	9b03      	ldr	r3, [sp, #12]
 80034a8:	4298      	cmp	r0, r3
 80034aa:	bfb8      	it	lt
 80034ac:	4618      	movlt	r0, r3
 80034ae:	e7a3      	b.n	80033f8 <_printf_i+0x130>
 80034b0:	2301      	movs	r3, #1
 80034b2:	464a      	mov	r2, r9
 80034b4:	4639      	mov	r1, r7
 80034b6:	4630      	mov	r0, r6
 80034b8:	47c0      	blx	r8
 80034ba:	3001      	adds	r0, #1
 80034bc:	d09a      	beq.n	80033f4 <_printf_i+0x12c>
 80034be:	3501      	adds	r5, #1
 80034c0:	68e3      	ldr	r3, [r4, #12]
 80034c2:	9a03      	ldr	r2, [sp, #12]
 80034c4:	1a9b      	subs	r3, r3, r2
 80034c6:	42ab      	cmp	r3, r5
 80034c8:	dcf2      	bgt.n	80034b0 <_printf_i+0x1e8>
 80034ca:	e7eb      	b.n	80034a4 <_printf_i+0x1dc>
 80034cc:	2500      	movs	r5, #0
 80034ce:	f104 0919 	add.w	r9, r4, #25
 80034d2:	e7f5      	b.n	80034c0 <_printf_i+0x1f8>
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d1ac      	bne.n	8003432 <_printf_i+0x16a>
 80034d8:	7803      	ldrb	r3, [r0, #0]
 80034da:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034e2:	e76c      	b.n	80033be <_printf_i+0xf6>
 80034e4:	080037db 	.word	0x080037db
 80034e8:	080037ec 	.word	0x080037ec

080034ec <memchr>:
 80034ec:	b510      	push	{r4, lr}
 80034ee:	b2c9      	uxtb	r1, r1
 80034f0:	4402      	add	r2, r0
 80034f2:	4290      	cmp	r0, r2
 80034f4:	4603      	mov	r3, r0
 80034f6:	d101      	bne.n	80034fc <memchr+0x10>
 80034f8:	2300      	movs	r3, #0
 80034fa:	e003      	b.n	8003504 <memchr+0x18>
 80034fc:	781c      	ldrb	r4, [r3, #0]
 80034fe:	3001      	adds	r0, #1
 8003500:	428c      	cmp	r4, r1
 8003502:	d1f6      	bne.n	80034f2 <memchr+0x6>
 8003504:	4618      	mov	r0, r3
 8003506:	bd10      	pop	{r4, pc}

08003508 <memmove>:
 8003508:	4288      	cmp	r0, r1
 800350a:	b510      	push	{r4, lr}
 800350c:	eb01 0302 	add.w	r3, r1, r2
 8003510:	d807      	bhi.n	8003522 <memmove+0x1a>
 8003512:	1e42      	subs	r2, r0, #1
 8003514:	4299      	cmp	r1, r3
 8003516:	d00a      	beq.n	800352e <memmove+0x26>
 8003518:	f811 4b01 	ldrb.w	r4, [r1], #1
 800351c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003520:	e7f8      	b.n	8003514 <memmove+0xc>
 8003522:	4283      	cmp	r3, r0
 8003524:	d9f5      	bls.n	8003512 <memmove+0xa>
 8003526:	1881      	adds	r1, r0, r2
 8003528:	1ad2      	subs	r2, r2, r3
 800352a:	42d3      	cmn	r3, r2
 800352c:	d100      	bne.n	8003530 <memmove+0x28>
 800352e:	bd10      	pop	{r4, pc}
 8003530:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003534:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003538:	e7f7      	b.n	800352a <memmove+0x22>
	...

0800353c <_free_r>:
 800353c:	b538      	push	{r3, r4, r5, lr}
 800353e:	4605      	mov	r5, r0
 8003540:	2900      	cmp	r1, #0
 8003542:	d043      	beq.n	80035cc <_free_r+0x90>
 8003544:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003548:	1f0c      	subs	r4, r1, #4
 800354a:	2b00      	cmp	r3, #0
 800354c:	bfb8      	it	lt
 800354e:	18e4      	addlt	r4, r4, r3
 8003550:	f000 f8d0 	bl	80036f4 <__malloc_lock>
 8003554:	4a1e      	ldr	r2, [pc, #120]	; (80035d0 <_free_r+0x94>)
 8003556:	6813      	ldr	r3, [r2, #0]
 8003558:	4610      	mov	r0, r2
 800355a:	b933      	cbnz	r3, 800356a <_free_r+0x2e>
 800355c:	6063      	str	r3, [r4, #4]
 800355e:	6014      	str	r4, [r2, #0]
 8003560:	4628      	mov	r0, r5
 8003562:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003566:	f000 b8c6 	b.w	80036f6 <__malloc_unlock>
 800356a:	42a3      	cmp	r3, r4
 800356c:	d90b      	bls.n	8003586 <_free_r+0x4a>
 800356e:	6821      	ldr	r1, [r4, #0]
 8003570:	1862      	adds	r2, r4, r1
 8003572:	4293      	cmp	r3, r2
 8003574:	bf01      	itttt	eq
 8003576:	681a      	ldreq	r2, [r3, #0]
 8003578:	685b      	ldreq	r3, [r3, #4]
 800357a:	1852      	addeq	r2, r2, r1
 800357c:	6022      	streq	r2, [r4, #0]
 800357e:	6063      	str	r3, [r4, #4]
 8003580:	6004      	str	r4, [r0, #0]
 8003582:	e7ed      	b.n	8003560 <_free_r+0x24>
 8003584:	4613      	mov	r3, r2
 8003586:	685a      	ldr	r2, [r3, #4]
 8003588:	b10a      	cbz	r2, 800358e <_free_r+0x52>
 800358a:	42a2      	cmp	r2, r4
 800358c:	d9fa      	bls.n	8003584 <_free_r+0x48>
 800358e:	6819      	ldr	r1, [r3, #0]
 8003590:	1858      	adds	r0, r3, r1
 8003592:	42a0      	cmp	r0, r4
 8003594:	d10b      	bne.n	80035ae <_free_r+0x72>
 8003596:	6820      	ldr	r0, [r4, #0]
 8003598:	4401      	add	r1, r0
 800359a:	1858      	adds	r0, r3, r1
 800359c:	4282      	cmp	r2, r0
 800359e:	6019      	str	r1, [r3, #0]
 80035a0:	d1de      	bne.n	8003560 <_free_r+0x24>
 80035a2:	6810      	ldr	r0, [r2, #0]
 80035a4:	6852      	ldr	r2, [r2, #4]
 80035a6:	4401      	add	r1, r0
 80035a8:	6019      	str	r1, [r3, #0]
 80035aa:	605a      	str	r2, [r3, #4]
 80035ac:	e7d8      	b.n	8003560 <_free_r+0x24>
 80035ae:	d902      	bls.n	80035b6 <_free_r+0x7a>
 80035b0:	230c      	movs	r3, #12
 80035b2:	602b      	str	r3, [r5, #0]
 80035b4:	e7d4      	b.n	8003560 <_free_r+0x24>
 80035b6:	6820      	ldr	r0, [r4, #0]
 80035b8:	1821      	adds	r1, r4, r0
 80035ba:	428a      	cmp	r2, r1
 80035bc:	bf01      	itttt	eq
 80035be:	6811      	ldreq	r1, [r2, #0]
 80035c0:	6852      	ldreq	r2, [r2, #4]
 80035c2:	1809      	addeq	r1, r1, r0
 80035c4:	6021      	streq	r1, [r4, #0]
 80035c6:	6062      	str	r2, [r4, #4]
 80035c8:	605c      	str	r4, [r3, #4]
 80035ca:	e7c9      	b.n	8003560 <_free_r+0x24>
 80035cc:	bd38      	pop	{r3, r4, r5, pc}
 80035ce:	bf00      	nop
 80035d0:	200011dc 	.word	0x200011dc

080035d4 <_malloc_r>:
 80035d4:	b570      	push	{r4, r5, r6, lr}
 80035d6:	1ccd      	adds	r5, r1, #3
 80035d8:	f025 0503 	bic.w	r5, r5, #3
 80035dc:	3508      	adds	r5, #8
 80035de:	2d0c      	cmp	r5, #12
 80035e0:	bf38      	it	cc
 80035e2:	250c      	movcc	r5, #12
 80035e4:	2d00      	cmp	r5, #0
 80035e6:	4606      	mov	r6, r0
 80035e8:	db01      	blt.n	80035ee <_malloc_r+0x1a>
 80035ea:	42a9      	cmp	r1, r5
 80035ec:	d903      	bls.n	80035f6 <_malloc_r+0x22>
 80035ee:	230c      	movs	r3, #12
 80035f0:	6033      	str	r3, [r6, #0]
 80035f2:	2000      	movs	r0, #0
 80035f4:	bd70      	pop	{r4, r5, r6, pc}
 80035f6:	f000 f87d 	bl	80036f4 <__malloc_lock>
 80035fa:	4a21      	ldr	r2, [pc, #132]	; (8003680 <_malloc_r+0xac>)
 80035fc:	6814      	ldr	r4, [r2, #0]
 80035fe:	4621      	mov	r1, r4
 8003600:	b991      	cbnz	r1, 8003628 <_malloc_r+0x54>
 8003602:	4c20      	ldr	r4, [pc, #128]	; (8003684 <_malloc_r+0xb0>)
 8003604:	6823      	ldr	r3, [r4, #0]
 8003606:	b91b      	cbnz	r3, 8003610 <_malloc_r+0x3c>
 8003608:	4630      	mov	r0, r6
 800360a:	f000 f863 	bl	80036d4 <_sbrk_r>
 800360e:	6020      	str	r0, [r4, #0]
 8003610:	4629      	mov	r1, r5
 8003612:	4630      	mov	r0, r6
 8003614:	f000 f85e 	bl	80036d4 <_sbrk_r>
 8003618:	1c43      	adds	r3, r0, #1
 800361a:	d124      	bne.n	8003666 <_malloc_r+0x92>
 800361c:	230c      	movs	r3, #12
 800361e:	4630      	mov	r0, r6
 8003620:	6033      	str	r3, [r6, #0]
 8003622:	f000 f868 	bl	80036f6 <__malloc_unlock>
 8003626:	e7e4      	b.n	80035f2 <_malloc_r+0x1e>
 8003628:	680b      	ldr	r3, [r1, #0]
 800362a:	1b5b      	subs	r3, r3, r5
 800362c:	d418      	bmi.n	8003660 <_malloc_r+0x8c>
 800362e:	2b0b      	cmp	r3, #11
 8003630:	d90f      	bls.n	8003652 <_malloc_r+0x7e>
 8003632:	600b      	str	r3, [r1, #0]
 8003634:	18cc      	adds	r4, r1, r3
 8003636:	50cd      	str	r5, [r1, r3]
 8003638:	4630      	mov	r0, r6
 800363a:	f000 f85c 	bl	80036f6 <__malloc_unlock>
 800363e:	f104 000b 	add.w	r0, r4, #11
 8003642:	1d23      	adds	r3, r4, #4
 8003644:	f020 0007 	bic.w	r0, r0, #7
 8003648:	1ac3      	subs	r3, r0, r3
 800364a:	d0d3      	beq.n	80035f4 <_malloc_r+0x20>
 800364c:	425a      	negs	r2, r3
 800364e:	50e2      	str	r2, [r4, r3]
 8003650:	e7d0      	b.n	80035f4 <_malloc_r+0x20>
 8003652:	684b      	ldr	r3, [r1, #4]
 8003654:	428c      	cmp	r4, r1
 8003656:	bf16      	itet	ne
 8003658:	6063      	strne	r3, [r4, #4]
 800365a:	6013      	streq	r3, [r2, #0]
 800365c:	460c      	movne	r4, r1
 800365e:	e7eb      	b.n	8003638 <_malloc_r+0x64>
 8003660:	460c      	mov	r4, r1
 8003662:	6849      	ldr	r1, [r1, #4]
 8003664:	e7cc      	b.n	8003600 <_malloc_r+0x2c>
 8003666:	1cc4      	adds	r4, r0, #3
 8003668:	f024 0403 	bic.w	r4, r4, #3
 800366c:	42a0      	cmp	r0, r4
 800366e:	d005      	beq.n	800367c <_malloc_r+0xa8>
 8003670:	1a21      	subs	r1, r4, r0
 8003672:	4630      	mov	r0, r6
 8003674:	f000 f82e 	bl	80036d4 <_sbrk_r>
 8003678:	3001      	adds	r0, #1
 800367a:	d0cf      	beq.n	800361c <_malloc_r+0x48>
 800367c:	6025      	str	r5, [r4, #0]
 800367e:	e7db      	b.n	8003638 <_malloc_r+0x64>
 8003680:	200011dc 	.word	0x200011dc
 8003684:	200011e0 	.word	0x200011e0

08003688 <_realloc_r>:
 8003688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800368a:	4607      	mov	r7, r0
 800368c:	4614      	mov	r4, r2
 800368e:	460e      	mov	r6, r1
 8003690:	b921      	cbnz	r1, 800369c <_realloc_r+0x14>
 8003692:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003696:	4611      	mov	r1, r2
 8003698:	f7ff bf9c 	b.w	80035d4 <_malloc_r>
 800369c:	b922      	cbnz	r2, 80036a8 <_realloc_r+0x20>
 800369e:	f7ff ff4d 	bl	800353c <_free_r>
 80036a2:	4625      	mov	r5, r4
 80036a4:	4628      	mov	r0, r5
 80036a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036a8:	f000 f826 	bl	80036f8 <_malloc_usable_size_r>
 80036ac:	42a0      	cmp	r0, r4
 80036ae:	d20f      	bcs.n	80036d0 <_realloc_r+0x48>
 80036b0:	4621      	mov	r1, r4
 80036b2:	4638      	mov	r0, r7
 80036b4:	f7ff ff8e 	bl	80035d4 <_malloc_r>
 80036b8:	4605      	mov	r5, r0
 80036ba:	2800      	cmp	r0, #0
 80036bc:	d0f2      	beq.n	80036a4 <_realloc_r+0x1c>
 80036be:	4631      	mov	r1, r6
 80036c0:	4622      	mov	r2, r4
 80036c2:	f7ff fbef 	bl	8002ea4 <memcpy>
 80036c6:	4631      	mov	r1, r6
 80036c8:	4638      	mov	r0, r7
 80036ca:	f7ff ff37 	bl	800353c <_free_r>
 80036ce:	e7e9      	b.n	80036a4 <_realloc_r+0x1c>
 80036d0:	4635      	mov	r5, r6
 80036d2:	e7e7      	b.n	80036a4 <_realloc_r+0x1c>

080036d4 <_sbrk_r>:
 80036d4:	b538      	push	{r3, r4, r5, lr}
 80036d6:	2300      	movs	r3, #0
 80036d8:	4c05      	ldr	r4, [pc, #20]	; (80036f0 <_sbrk_r+0x1c>)
 80036da:	4605      	mov	r5, r0
 80036dc:	4608      	mov	r0, r1
 80036de:	6023      	str	r3, [r4, #0]
 80036e0:	f7ff fb30 	bl	8002d44 <_sbrk>
 80036e4:	1c43      	adds	r3, r0, #1
 80036e6:	d102      	bne.n	80036ee <_sbrk_r+0x1a>
 80036e8:	6823      	ldr	r3, [r4, #0]
 80036ea:	b103      	cbz	r3, 80036ee <_sbrk_r+0x1a>
 80036ec:	602b      	str	r3, [r5, #0]
 80036ee:	bd38      	pop	{r3, r4, r5, pc}
 80036f0:	20001214 	.word	0x20001214

080036f4 <__malloc_lock>:
 80036f4:	4770      	bx	lr

080036f6 <__malloc_unlock>:
 80036f6:	4770      	bx	lr

080036f8 <_malloc_usable_size_r>:
 80036f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036fc:	1f18      	subs	r0, r3, #4
 80036fe:	2b00      	cmp	r3, #0
 8003700:	bfbc      	itt	lt
 8003702:	580b      	ldrlt	r3, [r1, r0]
 8003704:	18c0      	addlt	r0, r0, r3
 8003706:	4770      	bx	lr

08003708 <_init>:
 8003708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800370a:	bf00      	nop
 800370c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800370e:	bc08      	pop	{r3}
 8003710:	469e      	mov	lr, r3
 8003712:	4770      	bx	lr

08003714 <_fini>:
 8003714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003716:	bf00      	nop
 8003718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800371a:	bc08      	pop	{r3}
 800371c:	469e      	mov	lr, r3
 800371e:	4770      	bx	lr
