

================================================================
== Vitis HLS Report for 'patch_embed_accumulate_compute_16u_128u_8u_s'
================================================================
* Date:           Wed Jul 31 16:58:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    27672|    27672|  0.277 ms|  0.277 ms|  27672|  27672|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                               Loop Name                              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim  |    27670|    27670|        26|          3|          1|  9216|       yes|
        +----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 3, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.20>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dim = alloca i32 1"   --->   Operation 29 'alloca' 'dim' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dim_block = alloca i32 1"   --->   Operation 30 'alloca' 'dim_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%patch_x_base = alloca i32 1"   --->   Operation 31 'alloca' 'patch_x_base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 32 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%y_offset = alloca i32 1"   --->   Operation 33 'alloca' 'y_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%channel = alloca i32 1"   --->   Operation 35 'alloca' 'channel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten68 = alloca i32 1"   --->   Operation 36 'alloca' 'indvar_flatten68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%image_block_3 = alloca i32 1"   --->   Operation 37 'alloca' 'image_block_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %image_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln63 = store i14 0, i14 %indvar_flatten68" [Deit_cpp/src/conv.cpp:63]   --->   Operation 39 'store' 'store_ln63' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln63 = store i2 0, i2 %channel" [Deit_cpp/src/conv.cpp:63]   --->   Operation 40 'store' 'store_ln63' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln63 = store i13 0, i13 %indvar_flatten26" [Deit_cpp/src/conv.cpp:63]   --->   Operation 41 'store' 'store_ln63' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln63 = store i5 0, i5 %y_offset" [Deit_cpp/src/conv.cpp:63]   --->   Operation 42 'store' 'store_ln63' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln63 = store i9 0, i9 %indvar_flatten" [Deit_cpp/src/conv.cpp:63]   --->   Operation 43 'store' 'store_ln63' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln63 = store i5 0, i5 %dim_block" [Deit_cpp/src/conv.cpp:63]   --->   Operation 45 'store' 'store_ln63' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln63 = store i8 0, i8 %dim" [Deit_cpp/src/conv.cpp:63]   --->   Operation 46 'store' 'store_ln63' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.body12" [Deit_cpp/src/conv.cpp:63]   --->   Operation 47 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [Deit_cpp/src/conv.cpp:67]   --->   Operation 48 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%y_offset_2 = load i5 %y_offset"   --->   Operation 49 'load' 'y_offset_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i13 %indvar_flatten26" [Deit_cpp/src/conv.cpp:65]   --->   Operation 50 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%channel_2 = load i2 %channel" [Deit_cpp/src/conv.cpp:63]   --->   Operation 51 'load' 'channel_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten68_load = load i14 %indvar_flatten68" [Deit_cpp/src/conv.cpp:63]   --->   Operation 52 'load' 'indvar_flatten68_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node empty_194)   --->   "%empty = trunc i5 %y_offset_2"   --->   Operation 53 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node empty_194)   --->   "%empty_193 = or i2 %empty, i2 %channel_2" [Deit_cpp/src/conv.cpp:63]   --->   Operation 54 'or' 'empty_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node empty_194)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %y_offset_2, i32 2, i32 3"   --->   Operation 55 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node empty_194)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp, i2 %empty_193" [Deit_cpp/src/conv.cpp:63]   --->   Operation 56 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.72ns) (out node of the LUT)   --->   "%empty_194 = icmp_eq  i4 %tmp_s, i4 0" [Deit_cpp/src/conv.cpp:63]   --->   Operation 57 'icmp' 'empty_194' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.03ns)   --->   "%icmp_ln63 = icmp_eq  i14 %indvar_flatten68_load, i14 9216" [Deit_cpp/src/conv.cpp:63]   --->   Operation 58 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.83ns)   --->   "%add_ln63_1 = add i14 %indvar_flatten68_load, i14 1" [Deit_cpp/src/conv.cpp:63]   --->   Operation 59 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc99, void %for.end101" [Deit_cpp/src/conv.cpp:63]   --->   Operation 60 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%dim_load = load i8 %dim" [Deit_cpp/src/conv.cpp:67]   --->   Operation 61 'load' 'dim_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%dim_block_load = load i5 %dim_block" [Deit_cpp/src/conv.cpp:67]   --->   Operation 62 'load' 'dim_block_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.54ns)   --->   "%add_ln63 = add i2 %channel_2, i2 1" [Deit_cpp/src/conv.cpp:63]   --->   Operation 63 'add' 'add_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%icmp_ln65 = icmp_eq  i13 %indvar_flatten26_load, i13 3072" [Deit_cpp/src/conv.cpp:65]   --->   Operation 64 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln63)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.41ns)   --->   "%select_ln63 = select i1 %icmp_ln65, i5 0, i5 %y_offset_2" [Deit_cpp/src/conv.cpp:63]   --->   Operation 65 'select' 'select_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.17ns)   --->   "%select_ln63_1 = select i1 %icmp_ln65, i2 %add_ln63, i2 %channel_2" [Deit_cpp/src/conv.cpp:63]   --->   Operation 66 'select' 'select_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i2 %select_ln63_1"   --->   Operation 67 'zext' 'zext_ln1273_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_191_mid = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %add_ln63" [Deit_cpp/src/conv.cpp:63]   --->   Operation 68 'bitconcatenate' 'tmp_191_mid' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.58ns)   --->   "%p_mid152 = icmp_eq  i3 %tmp_191_mid, i3 0" [Deit_cpp/src/conv.cpp:63]   --->   Operation 69 'icmp' 'p_mid152' <Predicate = (!icmp_ln63)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_2)   --->   "%select_ln63_2 = select i1 %icmp_ln65, i1 %p_mid152, i1 %empty_194" [Deit_cpp/src/conv.cpp:63]   --->   Operation 70 'select' 'select_ln63_2' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.28ns)   --->   "%xor_ln63 = xor i1 %icmp_ln65, i1 1" [Deit_cpp/src/conv.cpp:63]   --->   Operation 71 'xor' 'xor_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.75ns)   --->   "%icmp_ln69 = icmp_eq  i5 %dim_block_load, i5 24" [Deit_cpp/src/conv.cpp:69]   --->   Operation 72 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.88ns)   --->   "%icmp_ln67 = icmp_eq  i9 %indvar_flatten_load, i9 192" [Deit_cpp/src/conv.cpp:67]   --->   Operation 73 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln63)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.28ns)   --->   "%and_ln63_1 = and i1 %icmp_ln67, i1 %xor_ln63" [Deit_cpp/src/conv.cpp:63]   --->   Operation 74 'and' 'and_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln65 = add i5 %select_ln63, i5 1" [Deit_cpp/src/conv.cpp:65]   --->   Operation 75 'add' 'add_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.28ns)   --->   "%or_ln65 = or i1 %and_ln63_1, i1 %icmp_ln65" [Deit_cpp/src/conv.cpp:65]   --->   Operation 76 'or' 'or_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.41ns)   --->   "%select_ln65_1 = select i1 %and_ln63_1, i5 %add_ln65, i5 %select_ln63" [Deit_cpp/src/conv.cpp:65]   --->   Operation 77 'select' 'select_ln65_1' <Predicate = (!icmp_ln63)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%select_ln65_1_cast = zext i5 %select_ln65_1" [Deit_cpp/src/conv.cpp:65]   --->   Operation 78 'zext' 'select_ln65_1_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_mid116)   --->   "%empty_195 = trunc i5 %add_ln65" [Deit_cpp/src/conv.cpp:65]   --->   Operation 79 'trunc' 'empty_195' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_mid116)   --->   "%p_mid114 = or i2 %empty_195, i2 %select_ln63_1" [Deit_cpp/src/conv.cpp:65]   --->   Operation 80 'or' 'p_mid114' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_mid116)   --->   "%tmp_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln65, i32 2, i32 3" [Deit_cpp/src/conv.cpp:65]   --->   Operation 81 'partselect' 'tmp_mid1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_mid116)   --->   "%tmp_191_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_mid1, i2 %p_mid114" [Deit_cpp/src/conv.cpp:65]   --->   Operation 82 'bitconcatenate' 'tmp_191_mid1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.72ns) (out node of the LUT)   --->   "%p_mid116 = icmp_eq  i4 %tmp_191_mid1, i4 0" [Deit_cpp/src/conv.cpp:65]   --->   Operation 83 'icmp' 'p_mid116' <Predicate = (!icmp_ln63)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %and_ln63_1, i1 %p_mid116, i1 %select_ln63_2" [Deit_cpp/src/conv.cpp:65]   --->   Operation 84 'select' 'select_ln65_2' <Predicate = (!icmp_ln63)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%xor_ln65 = xor i1 %icmp_ln67, i1 1" [Deit_cpp/src/conv.cpp:65]   --->   Operation 85 'xor' 'xor_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%or_ln65_1 = or i1 %icmp_ln65, i1 %xor_ln65" [Deit_cpp/src/conv.cpp:65]   --->   Operation 86 'or' 'or_ln65_1' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%and_ln63 = and i1 %icmp_ln69, i1 %xor_ln63" [Deit_cpp/src/conv.cpp:63]   --->   Operation 87 'and' 'and_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln65 = and i1 %and_ln63, i1 %or_ln65_1" [Deit_cpp/src/conv.cpp:65]   --->   Operation 88 'and' 'and_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_1)   --->   "%or_ln67 = or i1 %and_ln65, i1 %and_ln63_1" [Deit_cpp/src/conv.cpp:67]   --->   Operation 89 'or' 'or_ln67' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln67_1 = or i1 %or_ln67, i1 %icmp_ln65" [Deit_cpp/src/conv.cpp:67]   --->   Operation 90 'or' 'or_ln67_1' <Predicate = (!icmp_ln63)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.41ns)   --->   "%select_ln67 = select i1 %or_ln67_1, i5 0, i5 %dim_block_load" [Deit_cpp/src/conv.cpp:67]   --->   Operation 91 'select' 'select_ln67' <Predicate = (!icmp_ln63)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.39ns)   --->   "%select_ln67_1 = select i1 %or_ln67_1, i8 0, i8 %dim_load" [Deit_cpp/src/conv.cpp:67]   --->   Operation 92 'select' 'select_ln67_1' <Predicate = (!icmp_ln63)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.75ns)   --->   "%icmp_ln73 = icmp_eq  i5 %select_ln67, i5 0" [Deit_cpp/src/conv.cpp:73]   --->   Operation 93 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln63)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %if.end, void %xlx_occurrence.if.then.8" [Deit_cpp/src/conv.cpp:73]   --->   Operation 94 'br' 'br_ln73' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %select_ln67_1, i32 3, i32 7"   --->   Operation 95 'partselect' 'lshr_ln' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i5 %lshr_ln" [Deit_cpp/src/conv.cpp:80]   --->   Operation 96 'zext' 'zext_ln80' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1273_32 = zext i5 %lshr_ln"   --->   Operation 97 'zext' 'zext_ln1273_32' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %lshr_ln, i2 0"   --->   Operation 98 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i7 %tmp_50, i7 %zext_ln1273_32"   --->   Operation 99 'sub' 'sub_ln1273' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 100 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln1273 = add i7 %sub_ln1273, i7 %zext_ln1273_3"   --->   Operation 100 'add' 'add_ln1273' <Predicate = (!icmp_ln63)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln1273, i4 0"   --->   Operation 101 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.79ns)   --->   "%add_ln1273_1 = add i11 %tmp_51, i11 %select_ln65_1_cast"   --->   Operation 102 'add' 'add_ln1273_1' <Predicate = (!icmp_ln63)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1273_33 = zext i11 %add_ln1273_1"   --->   Operation 103 'zext' 'zext_ln1273_33' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%patch_embed_weights_addr = getelementptr i2048 %patch_embed_weights, i64 0, i64 %zext_ln1273_33"   --->   Operation 104 'getelementptr' 'patch_embed_weights_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %select_ln65_2, void %for.body55, void %for.body20" [Deit_cpp/src/conv.cpp:80]   --->   Operation 105 'br' 'br_ln80' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%patch_embed_bias_addr = getelementptr i128 %patch_embed_bias, i64 0, i64 %zext_ln80"   --->   Operation 106 'getelementptr' 'patch_embed_bias_addr' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%patch_embed_bias_load = load i5 %patch_embed_bias_addr"   --->   Operation 107 'load' 'patch_embed_bias_load' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 24> <RAM>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%patch_embed_weights_load = load i11 %patch_embed_weights_addr"   --->   Operation 108 'load' 'patch_embed_weights_load' <Predicate = (!icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2048> <Depth = 1152> <RAM>
ST_1 : Operation 109 [1/1] (0.76ns)   --->   "%add_ln69 = add i8 %select_ln67_1, i8 8" [Deit_cpp/src/conv.cpp:69]   --->   Operation 109 'add' 'add_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.78ns)   --->   "%add_ln69_1 = add i5 %select_ln67, i5 1" [Deit_cpp/src/conv.cpp:69]   --->   Operation 110 'add' 'add_ln69_1' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.77ns)   --->   "%add_ln67_1 = add i9 %indvar_flatten_load, i9 1" [Deit_cpp/src/conv.cpp:67]   --->   Operation 111 'add' 'add_ln67_1' <Predicate = (!icmp_ln63)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.39ns)   --->   "%select_ln67_4 = select i1 %or_ln65, i9 1, i9 %add_ln67_1" [Deit_cpp/src/conv.cpp:67]   --->   Operation 112 'select' 'select_ln67_4' <Predicate = (!icmp_ln63)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.82ns)   --->   "%add_ln65_1 = add i13 %indvar_flatten26_load, i13 1" [Deit_cpp/src/conv.cpp:65]   --->   Operation 113 'add' 'add_ln65_1' <Predicate = (!icmp_ln63)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.30ns)   --->   "%select_ln65_4 = select i1 %icmp_ln65, i13 1, i13 %add_ln65_1" [Deit_cpp/src/conv.cpp:65]   --->   Operation 114 'select' 'select_ln65_4' <Predicate = (!icmp_ln63)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln69 = store i14 %add_ln63_1, i14 %indvar_flatten68" [Deit_cpp/src/conv.cpp:69]   --->   Operation 115 'store' 'store_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln69 = store i2 %select_ln63_1, i2 %channel" [Deit_cpp/src/conv.cpp:69]   --->   Operation 116 'store' 'store_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln69 = store i13 %select_ln65_4, i13 %indvar_flatten26" [Deit_cpp/src/conv.cpp:69]   --->   Operation 117 'store' 'store_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln69 = store i5 %select_ln65_1, i5 %y_offset" [Deit_cpp/src/conv.cpp:69]   --->   Operation 118 'store' 'store_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_1 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln69 = store i9 %select_ln67_4, i9 %indvar_flatten" [Deit_cpp/src/conv.cpp:69]   --->   Operation 119 'store' 'store_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_1 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln69 = store i5 %add_ln69_1, i5 %dim_block" [Deit_cpp/src/conv.cpp:69]   --->   Operation 120 'store' 'store_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln69 = store i8 %add_ln69, i8 %dim" [Deit_cpp/src/conv.cpp:69]   --->   Operation 121 'store' 'store_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln63 = store i5 0, i5 %patch_x_base" [Deit_cpp/src/conv.cpp:63]   --->   Operation 44 'store' 'store_ln63' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%patch_x_base_2 = load i5 %patch_x_base" [Deit_cpp/src/conv.cpp:65]   --->   Operation 122 'load' 'patch_x_base_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %patch_x_base_2, i32 1, i32 3" [Deit_cpp/src/conv.cpp:65]   --->   Operation 123 'partselect' 'tmp_49' <Predicate = (!or_ln65 & !and_ln65)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln63_for_each_channel_ln67_for_block_patch_x_ln69_for_block_dim_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln65_for_offset_y_ln67_for_block_patch_x_ln69_for_block_dim_str"   --->   Operation 126 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.41ns)   --->   "%select_ln65 = select i1 %or_ln65, i5 0, i5 %patch_x_base_2" [Deit_cpp/src/conv.cpp:65]   --->   Operation 127 'select' 'select_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_2)   --->   "%select_ln65_3 = select i1 %or_ln65, i3 0, i3 %tmp_49" [Deit_cpp/src/conv.cpp:65]   --->   Operation 128 'select' 'select_ln65_3' <Predicate = (!icmp_ln63 & !and_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln67 = add i5 %select_ln65, i5 2" [Deit_cpp/src/conv.cpp:67]   --->   Operation 129 'add' 'add_ln67' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln67_for_block_patch_x_ln69_for_block_dim_str"   --->   Operation 130 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_2)   --->   "%p_mid1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln67, i32 1, i32 3" [Deit_cpp/src/conv.cpp:67]   --->   Operation 131 'partselect' 'p_mid1' <Predicate = (!icmp_ln63 & and_ln65)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.20ns) (out node of the LUT)   --->   "%select_ln67_2 = select i1 %and_ln65, i3 %p_mid1, i3 %select_ln65_3" [Deit_cpp/src/conv.cpp:67]   --->   Operation 132 'select' 'select_ln67_2' <Predicate = (!icmp_ln63)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %select_ln67_2, i5 0" [Deit_cpp/src/conv.cpp:91]   --->   Operation 133 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln67_2, i3 0" [Deit_cpp/src/conv.cpp:91]   --->   Operation 134 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i6 %tmp_64" [Deit_cpp/src/conv.cpp:91]   --->   Operation 135 'zext' 'zext_ln91' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln91 = sub i8 %p_shl, i8 %zext_ln91" [Deit_cpp/src/conv.cpp:91]   --->   Operation 136 'sub' 'sub_ln91' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/1] (0.41ns)   --->   "%select_ln67_3 = select i1 %and_ln65, i5 %add_ln67, i5 %select_ln65" [Deit_cpp/src/conv.cpp:67]   --->   Operation 137 'select' 'select_ln67_3' <Predicate = (!icmp_ln63)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i5 %select_ln67" [Deit_cpp/src/conv.cpp:91]   --->   Operation 138 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln91 = add i8 %sub_ln91, i8 %zext_ln91_1" [Deit_cpp/src/conv.cpp:91]   --->   Operation 139 'add' 'add_ln91' <Predicate = (!icmp_ln63)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i8 %add_ln91" [Deit_cpp/src/conv.cpp:91]   --->   Operation 140 'zext' 'zext_ln91_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%patches_addr = getelementptr i512 %patches, i64 0, i64 %zext_ln91_2" [Deit_cpp/src/conv.cpp:91]   --->   Operation 141 'getelementptr' 'patches_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/conv.cpp:71]   --->   Operation 142 'specpipeline' 'specpipeline_ln71' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [Deit_cpp/src/conv.cpp:69]   --->   Operation 143 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [Deit_cpp/src/conv.cpp:73]   --->   Operation 144 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln63 & icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (1.83ns)   --->   "%image_stream_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %image_stream" [Deit_cpp/src/conv.cpp:77]   --->   Operation 145 'read' 'image_stream_read' <Predicate = (!icmp_ln63 & icmp_ln73)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specoccurrence_ln78 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 24, void @empty_24" [Deit_cpp/src/conv.cpp:78]   --->   Operation 146 'specoccurrence' 'specoccurrence_ln78' <Predicate = (!icmp_ln63 & icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin" [Deit_cpp/src/conv.cpp:78]   --->   Operation 147 'specregionend' 'rend' <Predicate = (!icmp_ln63 & icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln78 = store i256 %image_stream_read, i256 %image_block_3" [Deit_cpp/src/conv.cpp:78]   --->   Operation 148 'store' 'store_ln78' <Predicate = (!icmp_ln63 & icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln78 = br void %if.end" [Deit_cpp/src/conv.cpp:78]   --->   Operation 149 'br' 'br_ln78' <Predicate = (!icmp_ln63 & icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 150 [1/2] (1.23ns)   --->   "%patch_embed_bias_load = load i5 %patch_embed_bias_addr"   --->   Operation 150 'load' 'patch_embed_bias_load' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 24> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln838 = trunc i128 %patch_embed_bias_load"   --->   Operation 151 'trunc' 'trunc_ln838' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %trunc_ln838, i11 0"   --->   Operation 152 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln837 = sext i27 %shl_ln"   --->   Operation 153 'sext' 'sext_ln837' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 16, i32 31"   --->   Operation 154 'partselect' 'tmp_52' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln838_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_52, i11 0"   --->   Operation 155 'bitconcatenate' 'shl_ln838_1' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln837_1 = sext i27 %shl_ln838_1"   --->   Operation 156 'sext' 'sext_ln837_1' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 32, i32 47"   --->   Operation 157 'partselect' 'tmp_53' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln838_2 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_53, i11 0"   --->   Operation 158 'bitconcatenate' 'shl_ln838_2' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln837_2 = sext i27 %shl_ln838_2"   --->   Operation 159 'sext' 'sext_ln837_2' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 48, i32 63"   --->   Operation 160 'partselect' 'tmp_54' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln838_3 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_54, i11 0"   --->   Operation 161 'bitconcatenate' 'shl_ln838_3' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln837_3 = sext i27 %shl_ln838_3"   --->   Operation 162 'sext' 'sext_ln837_3' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 64, i32 79"   --->   Operation 163 'partselect' 'tmp_55' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln838_4 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_55, i11 0"   --->   Operation 164 'bitconcatenate' 'shl_ln838_4' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln837_4 = sext i27 %shl_ln838_4"   --->   Operation 165 'sext' 'sext_ln837_4' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 80, i32 95"   --->   Operation 166 'partselect' 'tmp_56' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln838_5 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_56, i11 0"   --->   Operation 167 'bitconcatenate' 'shl_ln838_5' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln837_5 = sext i27 %shl_ln838_5"   --->   Operation 168 'sext' 'sext_ln837_5' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 96, i32 111"   --->   Operation 169 'partselect' 'tmp_57' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln838_6 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_57, i11 0"   --->   Operation 170 'bitconcatenate' 'shl_ln838_6' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln837_6 = sext i27 %shl_ln838_6"   --->   Operation 171 'sext' 'sext_ln837_6' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 112, i32 127"   --->   Operation 172 'partselect' 'tmp_58' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln838_7 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_58, i11 0"   --->   Operation 173 'bitconcatenate' 'shl_ln838_7' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i27 %shl_ln838_7" [Deit_cpp/src/conv.cpp:90]   --->   Operation 174 'sext' 'sext_ln90' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i507 @_ssdm_op_BitConcatenate.i507.i16.i11.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i16 %tmp_58, i11 0, i32 %sext_ln837_6, i32 %sext_ln837_5, i32 %sext_ln837_4, i32 %sext_ln837_3, i32 %sext_ln837_2, i32 %sext_ln837_1, i32 %sext_ln837, i32 %sext_ln90, i32 %sext_ln837_6, i32 %sext_ln837_5, i32 %sext_ln837_4, i32 %sext_ln837_3, i32 %sext_ln837_2, i32 %sext_ln837_1, i32 %sext_ln837" [Deit_cpp/src/conv.cpp:91]   --->   Operation 175 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i507 %tmp_38" [Deit_cpp/src/conv.cpp:91]   --->   Operation 176 'sext' 'sext_ln91' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.23ns)   --->   "%store_ln91 = store i512 %sext_ln91, i8 %patches_addr" [Deit_cpp/src/conv.cpp:91]   --->   Operation 177 'store' 'store_ln91' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 192> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.body55" [Deit_cpp/src/conv.cpp:93]   --->   Operation 178 'br' 'br_ln93' <Predicate = (!icmp_ln63 & select_ln65_2)> <Delay = 0.00>
ST_2 : Operation 179 [1/2] (1.23ns)   --->   "%patch_embed_weights_load = load i11 %patch_embed_weights_addr"   --->   Operation 179 'load' 'patch_embed_weights_load' <Predicate = (!icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2048> <Depth = 1152> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln1273 = trunc i2048 %patch_embed_weights_load"   --->   Operation 180 'trunc' 'trunc_ln1273' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 16, i32 31"   --->   Operation 181 'partselect' 'tmp_60' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 32, i32 47"   --->   Operation 182 'partselect' 'tmp_61' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 48, i32 63"   --->   Operation 183 'partselect' 'tmp_63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 64, i32 79"   --->   Operation 184 'partselect' 'tmp_69' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 80, i32 95"   --->   Operation 185 'partselect' 'tmp_72' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 96, i32 111"   --->   Operation 186 'partselect' 'tmp_75' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 112, i32 127"   --->   Operation 187 'partselect' 'tmp_78' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 128, i32 143"   --->   Operation 188 'partselect' 'tmp_81' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 144, i32 159"   --->   Operation 189 'partselect' 'tmp_84' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 160, i32 175"   --->   Operation 190 'partselect' 'tmp_87' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 176, i32 191"   --->   Operation 191 'partselect' 'tmp_90' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 192, i32 207"   --->   Operation 192 'partselect' 'tmp_93' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 208, i32 223"   --->   Operation 193 'partselect' 'tmp_96' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 224, i32 239"   --->   Operation 194 'partselect' 'tmp_99' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 240, i32 255"   --->   Operation 195 'partselect' 'tmp_102' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 256, i32 271"   --->   Operation 196 'partselect' 'tmp_104' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 272, i32 287"   --->   Operation 197 'partselect' 'tmp_106' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 288, i32 303"   --->   Operation 198 'partselect' 'tmp_107' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 304, i32 319"   --->   Operation 199 'partselect' 'tmp_110' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 320, i32 335"   --->   Operation 200 'partselect' 'tmp_112' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 336, i32 351"   --->   Operation 201 'partselect' 'tmp_114' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 352, i32 367"   --->   Operation 202 'partselect' 'tmp_116' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 368, i32 383"   --->   Operation 203 'partselect' 'tmp_118' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 384, i32 399"   --->   Operation 204 'partselect' 'tmp_120' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 400, i32 415"   --->   Operation 205 'partselect' 'tmp_122' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 416, i32 431"   --->   Operation 206 'partselect' 'tmp_124' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 432, i32 447"   --->   Operation 207 'partselect' 'tmp_126' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 448, i32 463"   --->   Operation 208 'partselect' 'tmp_128' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 464, i32 479"   --->   Operation 209 'partselect' 'tmp_130' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 480, i32 495"   --->   Operation 210 'partselect' 'tmp_132' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 496, i32 511"   --->   Operation 211 'partselect' 'tmp_134' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 512, i32 527"   --->   Operation 212 'partselect' 'tmp_135' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 528, i32 543"   --->   Operation 213 'partselect' 'tmp_137' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 544, i32 559"   --->   Operation 214 'partselect' 'tmp_138' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 560, i32 575"   --->   Operation 215 'partselect' 'tmp_141' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 576, i32 591"   --->   Operation 216 'partselect' 'tmp_143' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 592, i32 607"   --->   Operation 217 'partselect' 'tmp_145' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 608, i32 623"   --->   Operation 218 'partselect' 'tmp_147' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 624, i32 639"   --->   Operation 219 'partselect' 'tmp_149' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 640, i32 655"   --->   Operation 220 'partselect' 'tmp_151' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 656, i32 671"   --->   Operation 221 'partselect' 'tmp_153' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 672, i32 687"   --->   Operation 222 'partselect' 'tmp_155' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 688, i32 703"   --->   Operation 223 'partselect' 'tmp_157' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 704, i32 719"   --->   Operation 224 'partselect' 'tmp_159' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 720, i32 735"   --->   Operation 225 'partselect' 'tmp_161' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 736, i32 751"   --->   Operation 226 'partselect' 'tmp_163' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 752, i32 767"   --->   Operation 227 'partselect' 'tmp_165' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 768, i32 783"   --->   Operation 228 'partselect' 'tmp_166' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 784, i32 799"   --->   Operation 229 'partselect' 'tmp_168' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 800, i32 815"   --->   Operation 230 'partselect' 'tmp_170' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 816, i32 831"   --->   Operation 231 'partselect' 'tmp_173' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 832, i32 847"   --->   Operation 232 'partselect' 'tmp_175' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 848, i32 863"   --->   Operation 233 'partselect' 'tmp_177' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 864, i32 879"   --->   Operation 234 'partselect' 'tmp_179' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 880, i32 895"   --->   Operation 235 'partselect' 'tmp_181' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 896, i32 911"   --->   Operation 236 'partselect' 'tmp_183' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 912, i32 927"   --->   Operation 237 'partselect' 'tmp_185' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 928, i32 943"   --->   Operation 238 'partselect' 'tmp_187' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 944, i32 959"   --->   Operation 239 'partselect' 'tmp_189' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 960, i32 975"   --->   Operation 240 'partselect' 'tmp_191' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 976, i32 991"   --->   Operation 241 'partselect' 'tmp_193' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 992, i32 1007"   --->   Operation 242 'partselect' 'tmp_195' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1008, i32 1023"   --->   Operation 243 'partselect' 'tmp_197' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1024, i32 1039"   --->   Operation 244 'partselect' 'tmp_198' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1040, i32 1055"   --->   Operation 245 'partselect' 'tmp_200' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1056, i32 1071"   --->   Operation 246 'partselect' 'tmp_201' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1072, i32 1087"   --->   Operation 247 'partselect' 'tmp_204' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1088, i32 1103"   --->   Operation 248 'partselect' 'tmp_206' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1104, i32 1119"   --->   Operation 249 'partselect' 'tmp_208' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1120, i32 1135"   --->   Operation 250 'partselect' 'tmp_210' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1136, i32 1151"   --->   Operation 251 'partselect' 'tmp_212' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1152, i32 1167"   --->   Operation 252 'partselect' 'tmp_214' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1168, i32 1183"   --->   Operation 253 'partselect' 'tmp_216' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1184, i32 1199"   --->   Operation 254 'partselect' 'tmp_218' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1200, i32 1215"   --->   Operation 255 'partselect' 'tmp_220' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1216, i32 1231"   --->   Operation 256 'partselect' 'tmp_222' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1232, i32 1247"   --->   Operation 257 'partselect' 'tmp_224' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1248, i32 1263"   --->   Operation 258 'partselect' 'tmp_226' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1264, i32 1279"   --->   Operation 259 'partselect' 'tmp_228' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1280, i32 1295"   --->   Operation 260 'partselect' 'tmp_229' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1296, i32 1311"   --->   Operation 261 'partselect' 'tmp_231' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1312, i32 1327"   --->   Operation 262 'partselect' 'tmp_232' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1328, i32 1343"   --->   Operation 263 'partselect' 'tmp_235' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1344, i32 1359"   --->   Operation 264 'partselect' 'tmp_237' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1360, i32 1375"   --->   Operation 265 'partselect' 'tmp_239' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1376, i32 1391"   --->   Operation 266 'partselect' 'tmp_241' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1392, i32 1407"   --->   Operation 267 'partselect' 'tmp_243' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1408, i32 1423"   --->   Operation 268 'partselect' 'tmp_245' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1424, i32 1439"   --->   Operation 269 'partselect' 'tmp_247' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1440, i32 1455"   --->   Operation 270 'partselect' 'tmp_249' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1456, i32 1471"   --->   Operation 271 'partselect' 'tmp_251' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1472, i32 1487"   --->   Operation 272 'partselect' 'tmp_253' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1488, i32 1503"   --->   Operation 273 'partselect' 'tmp_255' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1504, i32 1519"   --->   Operation 274 'partselect' 'tmp_257' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1520, i32 1535"   --->   Operation 275 'partselect' 'tmp_259' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1536, i32 1551"   --->   Operation 276 'partselect' 'tmp_260' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1552, i32 1567"   --->   Operation 277 'partselect' 'tmp_262' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1568, i32 1583"   --->   Operation 278 'partselect' 'tmp_263' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1584, i32 1599"   --->   Operation 279 'partselect' 'tmp_266' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1600, i32 1615"   --->   Operation 280 'partselect' 'tmp_268' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1616, i32 1631"   --->   Operation 281 'partselect' 'tmp_270' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1632, i32 1647"   --->   Operation 282 'partselect' 'tmp_272' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1648, i32 1663"   --->   Operation 283 'partselect' 'tmp_274' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1664, i32 1679"   --->   Operation 284 'partselect' 'tmp_276' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1680, i32 1695"   --->   Operation 285 'partselect' 'tmp_278' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1696, i32 1711"   --->   Operation 286 'partselect' 'tmp_280' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1712, i32 1727"   --->   Operation 287 'partselect' 'tmp_282' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1728, i32 1743"   --->   Operation 288 'partselect' 'tmp_284' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1744, i32 1759"   --->   Operation 289 'partselect' 'tmp_286' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1760, i32 1775"   --->   Operation 290 'partselect' 'tmp_288' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1776, i32 1791"   --->   Operation 291 'partselect' 'tmp_290' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1792, i32 1807"   --->   Operation 292 'partselect' 'tmp_291' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1808, i32 1823"   --->   Operation 293 'partselect' 'tmp_293' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1824, i32 1839"   --->   Operation 294 'partselect' 'tmp_294' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1840, i32 1855"   --->   Operation 295 'partselect' 'tmp_297' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1856, i32 1871"   --->   Operation 296 'partselect' 'tmp_299' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1872, i32 1887"   --->   Operation 297 'partselect' 'tmp_301' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1888, i32 1903"   --->   Operation 298 'partselect' 'tmp_303' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1904, i32 1919"   --->   Operation 299 'partselect' 'tmp_305' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1920, i32 1935"   --->   Operation 300 'partselect' 'tmp_307' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1936, i32 1951"   --->   Operation 301 'partselect' 'tmp_309' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1952, i32 1967"   --->   Operation 302 'partselect' 'tmp_311' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1968, i32 1983"   --->   Operation 303 'partselect' 'tmp_313' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1984, i32 1999"   --->   Operation 304 'partselect' 'tmp_315' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 2000, i32 2015"   --->   Operation 305 'partselect' 'tmp_317' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 2016, i32 2031"   --->   Operation 306 'partselect' 'tmp_319' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 2032, i32 2047"   --->   Operation 307 'partselect' 'tmp_321' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.42ns)   --->   "%store_ln69 = store i5 %select_ln67_3, i5 %patch_x_base" [Deit_cpp/src/conv.cpp:69]   --->   Operation 308 'store' 'store_ln69' <Predicate = (!icmp_ln63)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%image_block_3_load = load i256 %image_block_3"   --->   Operation 309 'load' 'image_block_3_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln1271 = trunc i256 %image_block_3_load"   --->   Operation 310 'trunc' 'trunc_ln1271' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i8 %trunc_ln1271"   --->   Operation 311 'zext' 'zext_ln1273' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %trunc_ln1273"   --->   Operation 312 'sext' 'sext_ln1273' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 313 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i24 %sext_ln1273, i24 %zext_ln1273"   --->   Operation 313 'mul' 'r_V' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i16 %tmp_104"   --->   Operation 314 'sext' 'sext_ln1273_16' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 315 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i24 %sext_ln1273_16, i24 %zext_ln1273"   --->   Operation 315 'mul' 'r_V_16' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i16 %tmp_135"   --->   Operation 316 'sext' 'sext_ln1273_32' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 317 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_32 = mul i24 %sext_ln1273_32, i24 %zext_ln1273"   --->   Operation 317 'mul' 'r_V_32' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1273_48 = sext i16 %tmp_166"   --->   Operation 318 'sext' 'sext_ln1273_48' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 319 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_48 = mul i24 %sext_ln1273_48, i24 %zext_ln1273"   --->   Operation 319 'mul' 'r_V_48' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1273_64 = sext i16 %tmp_198"   --->   Operation 320 'sext' 'sext_ln1273_64' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 321 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_64 = mul i24 %sext_ln1273_64, i24 %zext_ln1273"   --->   Operation 321 'mul' 'r_V_64' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1273_80 = sext i16 %tmp_229"   --->   Operation 322 'sext' 'sext_ln1273_80' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 323 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_80 = mul i24 %sext_ln1273_80, i24 %zext_ln1273"   --->   Operation 323 'mul' 'r_V_80' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1273_96 = sext i16 %tmp_260"   --->   Operation 324 'sext' 'sext_ln1273_96' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 325 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_96 = mul i24 %sext_ln1273_96, i24 %zext_ln1273"   --->   Operation 325 'mul' 'r_V_96' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1273_112 = sext i16 %tmp_291"   --->   Operation 326 'sext' 'sext_ln1273_112' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 327 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_112 = mul i24 %sext_ln1273_112, i24 %zext_ln1273"   --->   Operation 327 'mul' 'r_V_112' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 128, i32 135"   --->   Operation 328 'partselect' 'tmp_327' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln1273_17 = zext i8 %tmp_327"   --->   Operation 329 'zext' 'zext_ln1273_17' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 330 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_128 = mul i24 %zext_ln1273_17, i24 %sext_ln1273"   --->   Operation 330 'mul' 'r_V_128' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 331 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_144 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_16"   --->   Operation 331 'mul' 'r_V_144' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 332 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_160 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_32"   --->   Operation 332 'mul' 'r_V_160' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 333 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_176 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_48"   --->   Operation 333 'mul' 'r_V_176' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 334 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_192 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_64"   --->   Operation 334 'mul' 'r_V_192' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 335 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_208 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_80"   --->   Operation 335 'mul' 'r_V_208' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 336 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_224 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_96"   --->   Operation 336 'mul' 'r_V_224' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 337 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_240 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_112"   --->   Operation 337 'mul' 'r_V_240' <Predicate = (!icmp_ln63)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 338 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i24 %sext_ln1273, i24 %zext_ln1273"   --->   Operation 338 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 8, i32 15"   --->   Operation 339 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i8 %lshr_ln1"   --->   Operation 340 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i16 %tmp_60"   --->   Operation 341 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%r_V_256 = mul i24 %sext_ln1273_1, i24 %zext_ln1273_1"   --->   Operation 342 'mul' 'r_V_256' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 343 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i24 %sext_ln1273_16, i24 %zext_ln1273"   --->   Operation 343 'mul' 'r_V_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i16 %tmp_106"   --->   Operation 344 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [3/3] (0.99ns) (grouped into DSP with root node ret_V_15)   --->   "%r_V_271 = mul i24 %sext_ln1273_17, i24 %zext_ln1273_1"   --->   Operation 345 'mul' 'r_V_271' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 346 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_32 = mul i24 %sext_ln1273_32, i24 %zext_ln1273"   --->   Operation 346 'mul' 'r_V_32' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i16 %tmp_137"   --->   Operation 347 'sext' 'sext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [3/3] (0.99ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_286 = mul i24 %sext_ln1273_33, i24 %zext_ln1273_1"   --->   Operation 348 'mul' 'r_V_286' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 349 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_48 = mul i24 %sext_ln1273_48, i24 %zext_ln1273"   --->   Operation 349 'mul' 'r_V_48' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1273_49 = sext i16 %tmp_168"   --->   Operation 350 'sext' 'sext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [3/3] (0.99ns) (grouped into DSP with root node ret_V_45)   --->   "%r_V_301 = mul i24 %sext_ln1273_49, i24 %zext_ln1273_1"   --->   Operation 351 'mul' 'r_V_301' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 352 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_64 = mul i24 %sext_ln1273_64, i24 %zext_ln1273"   --->   Operation 352 'mul' 'r_V_64' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1273_65 = sext i16 %tmp_200"   --->   Operation 353 'sext' 'sext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [3/3] (0.99ns) (grouped into DSP with root node ret_V_60)   --->   "%r_V_316 = mul i24 %sext_ln1273_65, i24 %zext_ln1273_1"   --->   Operation 354 'mul' 'r_V_316' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 355 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_80 = mul i24 %sext_ln1273_80, i24 %zext_ln1273"   --->   Operation 355 'mul' 'r_V_80' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1273_81 = sext i16 %tmp_231"   --->   Operation 356 'sext' 'sext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [3/3] (0.99ns) (grouped into DSP with root node ret_V_75)   --->   "%r_V_331 = mul i24 %sext_ln1273_81, i24 %zext_ln1273_1"   --->   Operation 357 'mul' 'r_V_331' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 358 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_96 = mul i24 %sext_ln1273_96, i24 %zext_ln1273"   --->   Operation 358 'mul' 'r_V_96' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1273_97 = sext i16 %tmp_262"   --->   Operation 359 'sext' 'sext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [3/3] (0.99ns) (grouped into DSP with root node ret_V_90)   --->   "%r_V_346 = mul i24 %sext_ln1273_97, i24 %zext_ln1273_1"   --->   Operation 360 'mul' 'r_V_346' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 361 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_112 = mul i24 %sext_ln1273_112, i24 %zext_ln1273"   --->   Operation 361 'mul' 'r_V_112' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1273_113 = sext i16 %tmp_293"   --->   Operation 362 'sext' 'sext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [3/3] (0.99ns) (grouped into DSP with root node ret_V_105)   --->   "%r_V_361 = mul i24 %sext_ln1273_113, i24 %zext_ln1273_1"   --->   Operation 363 'mul' 'r_V_361' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 364 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_128 = mul i24 %zext_ln1273_17, i24 %sext_ln1273"   --->   Operation 364 'mul' 'r_V_128' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 136, i32 143"   --->   Operation 365 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln1273_18 = zext i8 %tmp_329"   --->   Operation 366 'zext' 'zext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 367 [3/3] (0.99ns) (grouped into DSP with root node ret_V_120)   --->   "%r_V_376 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_1"   --->   Operation 367 'mul' 'r_V_376' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 368 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_144 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_16"   --->   Operation 368 'mul' 'r_V_144' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 369 [3/3] (0.99ns) (grouped into DSP with root node ret_V_135)   --->   "%r_V_391 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_17"   --->   Operation 369 'mul' 'r_V_391' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 370 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_160 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_32"   --->   Operation 370 'mul' 'r_V_160' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 371 [3/3] (0.99ns) (grouped into DSP with root node ret_V_150)   --->   "%r_V_406 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_33"   --->   Operation 371 'mul' 'r_V_406' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 372 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_176 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_48"   --->   Operation 372 'mul' 'r_V_176' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 373 [3/3] (0.99ns) (grouped into DSP with root node ret_V_165)   --->   "%r_V_421 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_49"   --->   Operation 373 'mul' 'r_V_421' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 374 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_192 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_64"   --->   Operation 374 'mul' 'r_V_192' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 375 [3/3] (0.99ns) (grouped into DSP with root node ret_V_180)   --->   "%r_V_436 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_65"   --->   Operation 375 'mul' 'r_V_436' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 376 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_208 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_80"   --->   Operation 376 'mul' 'r_V_208' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 377 [3/3] (0.99ns) (grouped into DSP with root node ret_V_195)   --->   "%r_V_451 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_81"   --->   Operation 377 'mul' 'r_V_451' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 378 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_224 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_96"   --->   Operation 378 'mul' 'r_V_224' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 379 [3/3] (0.99ns) (grouped into DSP with root node ret_V_210)   --->   "%r_V_466 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_97"   --->   Operation 379 'mul' 'r_V_466' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 380 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_240 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_112"   --->   Operation 380 'mul' 'r_V_240' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 381 [3/3] (0.99ns) (grouped into DSP with root node ret_V_225)   --->   "%r_V_481 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_113"   --->   Operation 381 'mul' 'r_V_481' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 382 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i24 %sext_ln1273, i24 %zext_ln1273"   --->   Operation 382 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 383 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%r_V_256 = mul i24 %sext_ln1273_1, i24 %zext_ln1273_1"   --->   Operation 383 'mul' 'r_V_256' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%lshr_ln1271_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 16, i32 23"   --->   Operation 384 'partselect' 'lshr_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i8 %lshr_ln1271_1"   --->   Operation 385 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i16 %tmp_61"   --->   Operation 386 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 387 [3/3] (0.99ns) (grouped into DSP with root node ret_V_1)   --->   "%r_V_257 = mul i24 %zext_ln1271, i24 %sext_ln1273_2"   --->   Operation 387 'mul' 'r_V_257' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 24, i32 31"   --->   Operation 388 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 32, i32 39"   --->   Operation 389 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 40, i32 47"   --->   Operation 390 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 48, i32 55"   --->   Operation 391 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 56, i32 63"   --->   Operation 392 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 64, i32 71"   --->   Operation 393 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 72, i32 79"   --->   Operation 394 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 80, i32 87"   --->   Operation 395 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 88, i32 95"   --->   Operation 396 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 96, i32 103"   --->   Operation 397 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 104, i32 111"   --->   Operation 398 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 112, i32 119"   --->   Operation 399 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 120, i32 127"   --->   Operation 400 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 401 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i24 %sext_ln1273_16, i24 %zext_ln1273"   --->   Operation 401 'mul' 'r_V_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 402 [2/3] (0.99ns) (grouped into DSP with root node ret_V_15)   --->   "%r_V_271 = mul i24 %sext_ln1273_17, i24 %zext_ln1273_1"   --->   Operation 402 'mul' 'r_V_271' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i16 %tmp_107"   --->   Operation 403 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 404 [3/3] (0.99ns) (grouped into DSP with root node ret_V_16)   --->   "%r_V_272 = mul i24 %zext_ln1271, i24 %sext_ln1273_18"   --->   Operation 404 'mul' 'r_V_272' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 405 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_32 = mul i24 %sext_ln1273_32, i24 %zext_ln1273"   --->   Operation 405 'mul' 'r_V_32' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 406 [2/3] (0.99ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_286 = mul i24 %sext_ln1273_33, i24 %zext_ln1273_1"   --->   Operation 406 'mul' 'r_V_286' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i16 %tmp_138"   --->   Operation 407 'sext' 'sext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 408 [3/3] (0.99ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_287 = mul i24 %zext_ln1271, i24 %sext_ln1273_34"   --->   Operation 408 'mul' 'r_V_287' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 409 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_48 = mul i24 %sext_ln1273_48, i24 %zext_ln1273"   --->   Operation 409 'mul' 'r_V_48' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 410 [2/3] (0.99ns) (grouped into DSP with root node ret_V_45)   --->   "%r_V_301 = mul i24 %sext_ln1273_49, i24 %zext_ln1273_1"   --->   Operation 410 'mul' 'r_V_301' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln1273_50 = sext i16 %tmp_170"   --->   Operation 411 'sext' 'sext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 412 [3/3] (0.99ns) (grouped into DSP with root node ret_V_46)   --->   "%r_V_302 = mul i24 %zext_ln1271, i24 %sext_ln1273_50"   --->   Operation 412 'mul' 'r_V_302' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 413 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_64 = mul i24 %sext_ln1273_64, i24 %zext_ln1273"   --->   Operation 413 'mul' 'r_V_64' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 414 [2/3] (0.99ns) (grouped into DSP with root node ret_V_60)   --->   "%r_V_316 = mul i24 %sext_ln1273_65, i24 %zext_ln1273_1"   --->   Operation 414 'mul' 'r_V_316' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln1273_66 = sext i16 %tmp_201"   --->   Operation 415 'sext' 'sext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 416 [3/3] (0.99ns) (grouped into DSP with root node ret_V_61)   --->   "%r_V_317 = mul i24 %zext_ln1271, i24 %sext_ln1273_66"   --->   Operation 416 'mul' 'r_V_317' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 417 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_80 = mul i24 %sext_ln1273_80, i24 %zext_ln1273"   --->   Operation 417 'mul' 'r_V_80' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 418 [2/3] (0.99ns) (grouped into DSP with root node ret_V_75)   --->   "%r_V_331 = mul i24 %sext_ln1273_81, i24 %zext_ln1273_1"   --->   Operation 418 'mul' 'r_V_331' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln1273_82 = sext i16 %tmp_232"   --->   Operation 419 'sext' 'sext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 420 [3/3] (0.99ns) (grouped into DSP with root node ret_V_76)   --->   "%r_V_332 = mul i24 %zext_ln1271, i24 %sext_ln1273_82"   --->   Operation 420 'mul' 'r_V_332' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 421 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_96 = mul i24 %sext_ln1273_96, i24 %zext_ln1273"   --->   Operation 421 'mul' 'r_V_96' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 422 [2/3] (0.99ns) (grouped into DSP with root node ret_V_90)   --->   "%r_V_346 = mul i24 %sext_ln1273_97, i24 %zext_ln1273_1"   --->   Operation 422 'mul' 'r_V_346' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1273_98 = sext i16 %tmp_263"   --->   Operation 423 'sext' 'sext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [3/3] (0.99ns) (grouped into DSP with root node ret_V_91)   --->   "%r_V_347 = mul i24 %zext_ln1271, i24 %sext_ln1273_98"   --->   Operation 424 'mul' 'r_V_347' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 425 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_112 = mul i24 %sext_ln1273_112, i24 %zext_ln1273"   --->   Operation 425 'mul' 'r_V_112' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 426 [2/3] (0.99ns) (grouped into DSP with root node ret_V_105)   --->   "%r_V_361 = mul i24 %sext_ln1273_113, i24 %zext_ln1273_1"   --->   Operation 426 'mul' 'r_V_361' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln1273_114 = sext i16 %tmp_294"   --->   Operation 427 'sext' 'sext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 428 [3/3] (0.99ns) (grouped into DSP with root node ret_V_106)   --->   "%r_V_362 = mul i24 %zext_ln1271, i24 %sext_ln1273_114"   --->   Operation 428 'mul' 'r_V_362' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 429 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_128 = mul i24 %zext_ln1273_17, i24 %sext_ln1273"   --->   Operation 429 'mul' 'r_V_128' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 430 [2/3] (0.99ns) (grouped into DSP with root node ret_V_120)   --->   "%r_V_376 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_1"   --->   Operation 430 'mul' 'r_V_376' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 144, i32 151"   --->   Operation 431 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln1273_19 = zext i8 %tmp_330"   --->   Operation 432 'zext' 'zext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 433 [3/3] (0.99ns) (grouped into DSP with root node ret_V_121)   --->   "%r_V_377 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_2"   --->   Operation 433 'mul' 'r_V_377' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 152, i32 159"   --->   Operation 434 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 160, i32 167"   --->   Operation 435 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 168, i32 175"   --->   Operation 436 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 176, i32 183"   --->   Operation 437 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 184, i32 191"   --->   Operation 438 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 192, i32 199"   --->   Operation 439 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 200, i32 207"   --->   Operation 440 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 208, i32 215"   --->   Operation 441 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 216, i32 223"   --->   Operation 442 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 224, i32 231"   --->   Operation 443 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 232, i32 239"   --->   Operation 444 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 240, i32 247"   --->   Operation 445 'partselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln1273_s = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 248, i32 255"   --->   Operation 446 'partselect' 'trunc_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 447 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_144 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_16"   --->   Operation 447 'mul' 'r_V_144' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 448 [2/3] (0.99ns) (grouped into DSP with root node ret_V_135)   --->   "%r_V_391 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_17"   --->   Operation 448 'mul' 'r_V_391' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 449 [3/3] (0.99ns) (grouped into DSP with root node ret_V_136)   --->   "%r_V_392 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_18"   --->   Operation 449 'mul' 'r_V_392' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 450 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_160 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_32"   --->   Operation 450 'mul' 'r_V_160' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 451 [2/3] (0.99ns) (grouped into DSP with root node ret_V_150)   --->   "%r_V_406 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_33"   --->   Operation 451 'mul' 'r_V_406' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 452 [3/3] (0.99ns) (grouped into DSP with root node ret_V_151)   --->   "%r_V_407 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_34"   --->   Operation 452 'mul' 'r_V_407' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 453 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_176 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_48"   --->   Operation 453 'mul' 'r_V_176' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 454 [2/3] (0.99ns) (grouped into DSP with root node ret_V_165)   --->   "%r_V_421 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_49"   --->   Operation 454 'mul' 'r_V_421' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 455 [3/3] (0.99ns) (grouped into DSP with root node ret_V_166)   --->   "%r_V_422 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_50"   --->   Operation 455 'mul' 'r_V_422' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 456 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_192 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_64"   --->   Operation 456 'mul' 'r_V_192' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 457 [2/3] (0.99ns) (grouped into DSP with root node ret_V_180)   --->   "%r_V_436 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_65"   --->   Operation 457 'mul' 'r_V_436' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 458 [3/3] (0.99ns) (grouped into DSP with root node ret_V_181)   --->   "%r_V_437 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_66"   --->   Operation 458 'mul' 'r_V_437' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 459 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_208 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_80"   --->   Operation 459 'mul' 'r_V_208' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 460 [2/3] (0.99ns) (grouped into DSP with root node ret_V_195)   --->   "%r_V_451 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_81"   --->   Operation 460 'mul' 'r_V_451' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 461 [3/3] (0.99ns) (grouped into DSP with root node ret_V_196)   --->   "%r_V_452 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_82"   --->   Operation 461 'mul' 'r_V_452' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 462 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_224 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_96"   --->   Operation 462 'mul' 'r_V_224' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 463 [2/3] (0.99ns) (grouped into DSP with root node ret_V_210)   --->   "%r_V_466 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_97"   --->   Operation 463 'mul' 'r_V_466' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 464 [3/3] (0.99ns) (grouped into DSP with root node ret_V_211)   --->   "%r_V_467 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_98"   --->   Operation 464 'mul' 'r_V_467' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 465 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_240 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_112"   --->   Operation 465 'mul' 'r_V_240' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 466 [2/3] (0.99ns) (grouped into DSP with root node ret_V_225)   --->   "%r_V_481 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_113"   --->   Operation 466 'mul' 'r_V_481' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 467 [3/3] (0.99ns) (grouped into DSP with root node ret_V_226)   --->   "%r_V_482 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_114"   --->   Operation 467 'mul' 'r_V_482' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 468 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i24 %sext_ln1273, i24 %zext_ln1273"   --->   Operation 468 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V, i32 2, i32 23"   --->   Operation 469 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_59, i2 0"   --->   Operation 470 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 471 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%r_V_256 = mul i24 %sext_ln1273_1, i24 %zext_ln1273_1"   --->   Operation 471 'mul' 'r_V_256' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i24 %lhs"   --->   Operation 472 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%sext_ln1347_1 = sext i24 %r_V_256"   --->   Operation 473 'sext' 'sext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 474 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i25 %sext_ln1347, i25 %sext_ln1347_1"   --->   Operation 474 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 475 [2/3] (0.99ns) (grouped into DSP with root node ret_V_1)   --->   "%r_V_257 = mul i24 %zext_ln1271, i24 %sext_ln1273_2"   --->   Operation 475 'mul' 'r_V_257' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i8 %tmp_67"   --->   Operation 476 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i16 %tmp_63"   --->   Operation 477 'sext' 'sext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 478 [3/3] (0.99ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_258 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_3"   --->   Operation 478 'mul' 'r_V_258' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 479 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_16 = mul i24 %sext_ln1273_16, i24 %zext_ln1273"   --->   Operation 479 'mul' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_16, i32 2, i32 23"   --->   Operation 480 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%lhs_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_105, i2 0"   --->   Operation 481 'bitconcatenate' 'lhs_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 482 [1/3] (0.00ns) (grouped into DSP with root node ret_V_15)   --->   "%r_V_271 = mul i24 %sext_ln1273_17, i24 %zext_ln1273_1"   --->   Operation 482 'mul' 'r_V_271' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln1347_16 = sext i24 %lhs_16"   --->   Operation 483 'sext' 'sext_ln1347_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 484 [1/1] (0.00ns) (grouped into DSP with root node ret_V_15)   --->   "%sext_ln1347_17 = sext i24 %r_V_271"   --->   Operation 484 'sext' 'sext_ln1347_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 485 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_15 = add i25 %sext_ln1347_16, i25 %sext_ln1347_17"   --->   Operation 485 'add' 'ret_V_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 486 [2/3] (0.99ns) (grouped into DSP with root node ret_V_16)   --->   "%r_V_272 = mul i24 %zext_ln1271, i24 %sext_ln1273_18"   --->   Operation 486 'mul' 'r_V_272' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i16 %tmp_110"   --->   Operation 487 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 488 [3/3] (0.99ns) (grouped into DSP with root node ret_V_17)   --->   "%r_V_273 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_19"   --->   Operation 488 'mul' 'r_V_273' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 489 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_32 = mul i24 %sext_ln1273_32, i24 %zext_ln1273"   --->   Operation 489 'mul' 'r_V_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_32, i32 2, i32 23"   --->   Operation 490 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 491 [1/1] (0.00ns)   --->   "%lhs_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_136, i2 0"   --->   Operation 491 'bitconcatenate' 'lhs_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 492 [1/3] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_286 = mul i24 %sext_ln1273_33, i24 %zext_ln1273_1"   --->   Operation 492 'mul' 'r_V_286' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1347_32 = sext i24 %lhs_32"   --->   Operation 493 'sext' 'sext_ln1347_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 494 [1/1] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%sext_ln1347_33 = sext i24 %r_V_286"   --->   Operation 494 'sext' 'sext_ln1347_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 495 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_30 = add i25 %sext_ln1347_32, i25 %sext_ln1347_33"   --->   Operation 495 'add' 'ret_V_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 496 [2/3] (0.99ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_287 = mul i24 %zext_ln1271, i24 %sext_ln1273_34"   --->   Operation 496 'mul' 'r_V_287' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1273_35 = sext i16 %tmp_141"   --->   Operation 497 'sext' 'sext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 498 [3/3] (0.99ns) (grouped into DSP with root node ret_V_32)   --->   "%r_V_288 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_35"   --->   Operation 498 'mul' 'r_V_288' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 499 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_48 = mul i24 %sext_ln1273_48, i24 %zext_ln1273"   --->   Operation 499 'mul' 'r_V_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_48, i32 2, i32 23"   --->   Operation 500 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 501 [1/1] (0.00ns)   --->   "%lhs_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_167, i2 0"   --->   Operation 501 'bitconcatenate' 'lhs_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 502 [1/3] (0.00ns) (grouped into DSP with root node ret_V_45)   --->   "%r_V_301 = mul i24 %sext_ln1273_49, i24 %zext_ln1273_1"   --->   Operation 502 'mul' 'r_V_301' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln1347_48 = sext i24 %lhs_48"   --->   Operation 503 'sext' 'sext_ln1347_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 504 [1/1] (0.00ns) (grouped into DSP with root node ret_V_45)   --->   "%sext_ln1347_49 = sext i24 %r_V_301"   --->   Operation 504 'sext' 'sext_ln1347_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 505 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_45 = add i25 %sext_ln1347_48, i25 %sext_ln1347_49"   --->   Operation 505 'add' 'ret_V_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 506 [2/3] (0.99ns) (grouped into DSP with root node ret_V_46)   --->   "%r_V_302 = mul i24 %zext_ln1271, i24 %sext_ln1273_50"   --->   Operation 506 'mul' 'r_V_302' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1273_51 = sext i16 %tmp_173"   --->   Operation 507 'sext' 'sext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 508 [3/3] (0.99ns) (grouped into DSP with root node ret_V_47)   --->   "%r_V_303 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_51"   --->   Operation 508 'mul' 'r_V_303' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 509 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_64 = mul i24 %sext_ln1273_64, i24 %zext_ln1273"   --->   Operation 509 'mul' 'r_V_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_64, i32 2, i32 23"   --->   Operation 510 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 511 [1/1] (0.00ns)   --->   "%lhs_64 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_199, i2 0"   --->   Operation 511 'bitconcatenate' 'lhs_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 512 [1/3] (0.00ns) (grouped into DSP with root node ret_V_60)   --->   "%r_V_316 = mul i24 %sext_ln1273_65, i24 %zext_ln1273_1"   --->   Operation 512 'mul' 'r_V_316' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln1347_64 = sext i24 %lhs_64"   --->   Operation 513 'sext' 'sext_ln1347_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 514 [1/1] (0.00ns) (grouped into DSP with root node ret_V_60)   --->   "%sext_ln1347_65 = sext i24 %r_V_316"   --->   Operation 514 'sext' 'sext_ln1347_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 515 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_60 = add i25 %sext_ln1347_64, i25 %sext_ln1347_65"   --->   Operation 515 'add' 'ret_V_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 516 [2/3] (0.99ns) (grouped into DSP with root node ret_V_61)   --->   "%r_V_317 = mul i24 %zext_ln1271, i24 %sext_ln1273_66"   --->   Operation 516 'mul' 'r_V_317' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln1273_67 = sext i16 %tmp_204"   --->   Operation 517 'sext' 'sext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 518 [3/3] (0.99ns) (grouped into DSP with root node ret_V_62)   --->   "%r_V_318 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_67"   --->   Operation 518 'mul' 'r_V_318' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 519 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_80 = mul i24 %sext_ln1273_80, i24 %zext_ln1273"   --->   Operation 519 'mul' 'r_V_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_80, i32 2, i32 23"   --->   Operation 520 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 521 [1/1] (0.00ns)   --->   "%lhs_80 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_230, i2 0"   --->   Operation 521 'bitconcatenate' 'lhs_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 522 [1/3] (0.00ns) (grouped into DSP with root node ret_V_75)   --->   "%r_V_331 = mul i24 %sext_ln1273_81, i24 %zext_ln1273_1"   --->   Operation 522 'mul' 'r_V_331' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln1347_80 = sext i24 %lhs_80"   --->   Operation 523 'sext' 'sext_ln1347_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 524 [1/1] (0.00ns) (grouped into DSP with root node ret_V_75)   --->   "%sext_ln1347_81 = sext i24 %r_V_331"   --->   Operation 524 'sext' 'sext_ln1347_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 525 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_75 = add i25 %sext_ln1347_80, i25 %sext_ln1347_81"   --->   Operation 525 'add' 'ret_V_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 526 [2/3] (0.99ns) (grouped into DSP with root node ret_V_76)   --->   "%r_V_332 = mul i24 %zext_ln1271, i24 %sext_ln1273_82"   --->   Operation 526 'mul' 'r_V_332' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln1273_83 = sext i16 %tmp_235"   --->   Operation 527 'sext' 'sext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 528 [3/3] (0.99ns) (grouped into DSP with root node ret_V_77)   --->   "%r_V_333 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_83"   --->   Operation 528 'mul' 'r_V_333' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 529 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_96 = mul i24 %sext_ln1273_96, i24 %zext_ln1273"   --->   Operation 529 'mul' 'r_V_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_96, i32 2, i32 23"   --->   Operation 530 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 531 [1/1] (0.00ns)   --->   "%lhs_96 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_261, i2 0"   --->   Operation 531 'bitconcatenate' 'lhs_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 532 [1/3] (0.00ns) (grouped into DSP with root node ret_V_90)   --->   "%r_V_346 = mul i24 %sext_ln1273_97, i24 %zext_ln1273_1"   --->   Operation 532 'mul' 'r_V_346' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1347_96 = sext i24 %lhs_96"   --->   Operation 533 'sext' 'sext_ln1347_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 534 [1/1] (0.00ns) (grouped into DSP with root node ret_V_90)   --->   "%sext_ln1347_97 = sext i24 %r_V_346"   --->   Operation 534 'sext' 'sext_ln1347_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 535 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_90 = add i25 %sext_ln1347_96, i25 %sext_ln1347_97"   --->   Operation 535 'add' 'ret_V_90' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 536 [2/3] (0.99ns) (grouped into DSP with root node ret_V_91)   --->   "%r_V_347 = mul i24 %zext_ln1271, i24 %sext_ln1273_98"   --->   Operation 536 'mul' 'r_V_347' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1273_99 = sext i16 %tmp_266"   --->   Operation 537 'sext' 'sext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 538 [3/3] (0.99ns) (grouped into DSP with root node ret_V_92)   --->   "%r_V_348 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_99"   --->   Operation 538 'mul' 'r_V_348' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 539 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_112 = mul i24 %sext_ln1273_112, i24 %zext_ln1273"   --->   Operation 539 'mul' 'r_V_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_112, i32 2, i32 23"   --->   Operation 540 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 541 [1/1] (0.00ns)   --->   "%lhs_112 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_292, i2 0"   --->   Operation 541 'bitconcatenate' 'lhs_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 542 [1/3] (0.00ns) (grouped into DSP with root node ret_V_105)   --->   "%r_V_361 = mul i24 %sext_ln1273_113, i24 %zext_ln1273_1"   --->   Operation 542 'mul' 'r_V_361' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1347_112 = sext i24 %lhs_112"   --->   Operation 543 'sext' 'sext_ln1347_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 544 [1/1] (0.00ns) (grouped into DSP with root node ret_V_105)   --->   "%sext_ln1347_113 = sext i24 %r_V_361"   --->   Operation 544 'sext' 'sext_ln1347_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 545 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_105 = add i25 %sext_ln1347_112, i25 %sext_ln1347_113"   --->   Operation 545 'add' 'ret_V_105' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 546 [2/3] (0.99ns) (grouped into DSP with root node ret_V_106)   --->   "%r_V_362 = mul i24 %zext_ln1271, i24 %sext_ln1273_114"   --->   Operation 546 'mul' 'r_V_362' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln1273_115 = sext i16 %tmp_297"   --->   Operation 547 'sext' 'sext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 548 [3/3] (0.99ns) (grouped into DSP with root node ret_V_107)   --->   "%r_V_363 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_115"   --->   Operation 548 'mul' 'r_V_363' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 549 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_128 = mul i24 %zext_ln1273_17, i24 %sext_ln1273"   --->   Operation 549 'mul' 'r_V_128' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_128, i32 2, i32 23"   --->   Operation 550 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 551 [1/1] (0.00ns)   --->   "%lhs_136 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_328, i2 0"   --->   Operation 551 'bitconcatenate' 'lhs_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 552 [1/3] (0.00ns) (grouped into DSP with root node ret_V_120)   --->   "%r_V_376 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_1"   --->   Operation 552 'mul' 'r_V_376' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1347_128 = sext i24 %lhs_136"   --->   Operation 553 'sext' 'sext_ln1347_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 554 [1/1] (0.00ns) (grouped into DSP with root node ret_V_120)   --->   "%sext_ln1347_129 = sext i24 %r_V_376"   --->   Operation 554 'sext' 'sext_ln1347_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 555 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_120 = add i25 %sext_ln1347_128, i25 %sext_ln1347_129"   --->   Operation 555 'add' 'ret_V_120' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 556 [2/3] (0.99ns) (grouped into DSP with root node ret_V_121)   --->   "%r_V_377 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_2"   --->   Operation 556 'mul' 'r_V_377' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln1273_20 = zext i8 %tmp_333"   --->   Operation 557 'zext' 'zext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 558 [3/3] (0.99ns) (grouped into DSP with root node ret_V_122)   --->   "%r_V_378 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_3"   --->   Operation 558 'mul' 'r_V_378' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 559 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_144 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_16"   --->   Operation 559 'mul' 'r_V_144' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_144, i32 2, i32 23"   --->   Operation 560 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 561 [1/1] (0.00ns)   --->   "%lhs_152 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_357, i2 0"   --->   Operation 561 'bitconcatenate' 'lhs_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 562 [1/3] (0.00ns) (grouped into DSP with root node ret_V_135)   --->   "%r_V_391 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_17"   --->   Operation 562 'mul' 'r_V_391' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln1347_144 = sext i24 %lhs_152"   --->   Operation 563 'sext' 'sext_ln1347_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 564 [1/1] (0.00ns) (grouped into DSP with root node ret_V_135)   --->   "%sext_ln1347_145 = sext i24 %r_V_391"   --->   Operation 564 'sext' 'sext_ln1347_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 565 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_135 = add i25 %sext_ln1347_144, i25 %sext_ln1347_145"   --->   Operation 565 'add' 'ret_V_135' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 566 [2/3] (0.99ns) (grouped into DSP with root node ret_V_136)   --->   "%r_V_392 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_18"   --->   Operation 566 'mul' 'r_V_392' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 567 [3/3] (0.99ns) (grouped into DSP with root node ret_V_137)   --->   "%r_V_393 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_19"   --->   Operation 567 'mul' 'r_V_393' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 568 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_160 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_32"   --->   Operation 568 'mul' 'r_V_160' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_160, i32 2, i32 23"   --->   Operation 569 'partselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 570 [1/1] (0.00ns)   --->   "%lhs_168 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_372, i2 0"   --->   Operation 570 'bitconcatenate' 'lhs_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 571 [1/3] (0.00ns) (grouped into DSP with root node ret_V_150)   --->   "%r_V_406 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_33"   --->   Operation 571 'mul' 'r_V_406' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1347_160 = sext i24 %lhs_168"   --->   Operation 572 'sext' 'sext_ln1347_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 573 [1/1] (0.00ns) (grouped into DSP with root node ret_V_150)   --->   "%sext_ln1347_161 = sext i24 %r_V_406"   --->   Operation 573 'sext' 'sext_ln1347_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 574 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_150 = add i25 %sext_ln1347_160, i25 %sext_ln1347_161"   --->   Operation 574 'add' 'ret_V_150' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 575 [2/3] (0.99ns) (grouped into DSP with root node ret_V_151)   --->   "%r_V_407 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_34"   --->   Operation 575 'mul' 'r_V_407' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 576 [3/3] (0.99ns) (grouped into DSP with root node ret_V_152)   --->   "%r_V_408 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_35"   --->   Operation 576 'mul' 'r_V_408' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 577 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_176 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_48"   --->   Operation 577 'mul' 'r_V_176' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_176, i32 2, i32 23"   --->   Operation 578 'partselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 579 [1/1] (0.00ns)   --->   "%lhs_184 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_387, i2 0"   --->   Operation 579 'bitconcatenate' 'lhs_184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 580 [1/3] (0.00ns) (grouped into DSP with root node ret_V_165)   --->   "%r_V_421 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_49"   --->   Operation 580 'mul' 'r_V_421' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln1347_176 = sext i24 %lhs_184"   --->   Operation 581 'sext' 'sext_ln1347_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 582 [1/1] (0.00ns) (grouped into DSP with root node ret_V_165)   --->   "%sext_ln1347_177 = sext i24 %r_V_421"   --->   Operation 582 'sext' 'sext_ln1347_177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 583 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_165 = add i25 %sext_ln1347_176, i25 %sext_ln1347_177"   --->   Operation 583 'add' 'ret_V_165' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 584 [2/3] (0.99ns) (grouped into DSP with root node ret_V_166)   --->   "%r_V_422 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_50"   --->   Operation 584 'mul' 'r_V_422' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 585 [3/3] (0.99ns) (grouped into DSP with root node ret_V_167)   --->   "%r_V_423 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_51"   --->   Operation 585 'mul' 'r_V_423' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 586 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_192 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_64"   --->   Operation 586 'mul' 'r_V_192' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_402 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_192, i32 2, i32 23"   --->   Operation 587 'partselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 588 [1/1] (0.00ns)   --->   "%lhs_200 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_402, i2 0"   --->   Operation 588 'bitconcatenate' 'lhs_200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 589 [1/3] (0.00ns) (grouped into DSP with root node ret_V_180)   --->   "%r_V_436 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_65"   --->   Operation 589 'mul' 'r_V_436' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1347_192 = sext i24 %lhs_200"   --->   Operation 590 'sext' 'sext_ln1347_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 591 [1/1] (0.00ns) (grouped into DSP with root node ret_V_180)   --->   "%sext_ln1347_193 = sext i24 %r_V_436"   --->   Operation 591 'sext' 'sext_ln1347_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 592 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_180 = add i25 %sext_ln1347_192, i25 %sext_ln1347_193"   --->   Operation 592 'add' 'ret_V_180' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 593 [2/3] (0.99ns) (grouped into DSP with root node ret_V_181)   --->   "%r_V_437 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_66"   --->   Operation 593 'mul' 'r_V_437' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 594 [3/3] (0.99ns) (grouped into DSP with root node ret_V_182)   --->   "%r_V_438 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_67"   --->   Operation 594 'mul' 'r_V_438' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 595 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_208 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_80"   --->   Operation 595 'mul' 'r_V_208' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_417 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_208, i32 2, i32 23"   --->   Operation 596 'partselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 597 [1/1] (0.00ns)   --->   "%lhs_216 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_417, i2 0"   --->   Operation 597 'bitconcatenate' 'lhs_216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 598 [1/3] (0.00ns) (grouped into DSP with root node ret_V_195)   --->   "%r_V_451 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_81"   --->   Operation 598 'mul' 'r_V_451' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln1347_208 = sext i24 %lhs_216"   --->   Operation 599 'sext' 'sext_ln1347_208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 600 [1/1] (0.00ns) (grouped into DSP with root node ret_V_195)   --->   "%sext_ln1347_209 = sext i24 %r_V_451"   --->   Operation 600 'sext' 'sext_ln1347_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 601 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_195 = add i25 %sext_ln1347_208, i25 %sext_ln1347_209"   --->   Operation 601 'add' 'ret_V_195' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 602 [2/3] (0.99ns) (grouped into DSP with root node ret_V_196)   --->   "%r_V_452 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_82"   --->   Operation 602 'mul' 'r_V_452' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 603 [3/3] (0.99ns) (grouped into DSP with root node ret_V_197)   --->   "%r_V_453 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_83"   --->   Operation 603 'mul' 'r_V_453' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 604 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_224 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_96"   --->   Operation 604 'mul' 'r_V_224' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_432 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_224, i32 2, i32 23"   --->   Operation 605 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 606 [1/1] (0.00ns)   --->   "%lhs_232 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_432, i2 0"   --->   Operation 606 'bitconcatenate' 'lhs_232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 607 [1/3] (0.00ns) (grouped into DSP with root node ret_V_210)   --->   "%r_V_466 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_97"   --->   Operation 607 'mul' 'r_V_466' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln1347_224 = sext i24 %lhs_232"   --->   Operation 608 'sext' 'sext_ln1347_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 609 [1/1] (0.00ns) (grouped into DSP with root node ret_V_210)   --->   "%sext_ln1347_225 = sext i24 %r_V_466"   --->   Operation 609 'sext' 'sext_ln1347_225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 610 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_210 = add i25 %sext_ln1347_224, i25 %sext_ln1347_225"   --->   Operation 610 'add' 'ret_V_210' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 611 [2/3] (0.99ns) (grouped into DSP with root node ret_V_211)   --->   "%r_V_467 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_98"   --->   Operation 611 'mul' 'r_V_467' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 612 [3/3] (0.99ns) (grouped into DSP with root node ret_V_212)   --->   "%r_V_468 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_99"   --->   Operation 612 'mul' 'r_V_468' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 613 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_240 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_112"   --->   Operation 613 'mul' 'r_V_240' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_447 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_240, i32 2, i32 23"   --->   Operation 614 'partselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 615 [1/1] (0.00ns)   --->   "%lhs_248 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_447, i2 0"   --->   Operation 615 'bitconcatenate' 'lhs_248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 616 [1/3] (0.00ns) (grouped into DSP with root node ret_V_225)   --->   "%r_V_481 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_113"   --->   Operation 616 'mul' 'r_V_481' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln1347_240 = sext i24 %lhs_248"   --->   Operation 617 'sext' 'sext_ln1347_240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 618 [1/1] (0.00ns) (grouped into DSP with root node ret_V_225)   --->   "%sext_ln1347_241 = sext i24 %r_V_481"   --->   Operation 618 'sext' 'sext_ln1347_241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 619 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_225 = add i25 %sext_ln1347_240, i25 %sext_ln1347_241"   --->   Operation 619 'add' 'ret_V_225' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 620 [2/3] (0.99ns) (grouped into DSP with root node ret_V_226)   --->   "%r_V_482 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_114"   --->   Operation 620 'mul' 'r_V_482' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 621 [3/3] (0.99ns) (grouped into DSP with root node ret_V_227)   --->   "%r_V_483 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_115"   --->   Operation 621 'mul' 'r_V_483' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 622 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i25 %sext_ln1347, i25 %sext_ln1347_1"   --->   Operation 622 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 623 [1/1] (0.00ns)   --->   "%lhs_1 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V, i32 2, i32 24"   --->   Operation 623 'partselect' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 624 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%r_V_257 = mul i24 %zext_ln1271, i24 %sext_ln1273_2"   --->   Operation 624 'mul' 'r_V_257' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 625 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_1, i2 0"   --->   Operation 625 'bitconcatenate' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i25 %lhs_2"   --->   Operation 626 'sext' 'sext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 627 [1/1] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%sext_ln1347_18 = sext i24 %r_V_257"   --->   Operation 627 'sext' 'sext_ln1347_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 628 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_1 = add i26 %sext_ln1347_2, i26 %sext_ln1347_18"   --->   Operation 628 'add' 'ret_V_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 629 [2/3] (0.99ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_258 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_3"   --->   Operation 629 'mul' 'r_V_258' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i8 %tmp_70"   --->   Operation 630 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i16 %tmp_69"   --->   Operation 631 'sext' 'sext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 632 [3/3] (0.99ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_259 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_4"   --->   Operation 632 'mul' 'r_V_259' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 633 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_15 = add i25 %sext_ln1347_16, i25 %sext_ln1347_17"   --->   Operation 633 'add' 'ret_V_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 634 [1/1] (0.00ns)   --->   "%lhs_17 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_15, i32 2, i32 24"   --->   Operation 634 'partselect' 'lhs_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 635 [1/3] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%r_V_272 = mul i24 %zext_ln1271, i24 %sext_ln1273_18"   --->   Operation 635 'mul' 'r_V_272' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 636 [1/1] (0.00ns)   --->   "%lhs_18 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_17, i2 0"   --->   Operation 636 'bitconcatenate' 'lhs_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln1347_34 = sext i25 %lhs_18"   --->   Operation 637 'sext' 'sext_ln1347_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 638 [1/1] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%sext_ln1347_50 = sext i24 %r_V_272"   --->   Operation 638 'sext' 'sext_ln1347_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 639 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_16 = add i26 %sext_ln1347_34, i26 %sext_ln1347_50"   --->   Operation 639 'add' 'ret_V_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 640 [2/3] (0.99ns) (grouped into DSP with root node ret_V_17)   --->   "%r_V_273 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_19"   --->   Operation 640 'mul' 'r_V_273' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i16 %tmp_112"   --->   Operation 641 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 642 [3/3] (0.99ns) (grouped into DSP with root node ret_V_18)   --->   "%r_V_274 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_20"   --->   Operation 642 'mul' 'r_V_274' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 643 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_30 = add i25 %sext_ln1347_32, i25 %sext_ln1347_33"   --->   Operation 643 'add' 'ret_V_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 644 [1/1] (0.00ns)   --->   "%lhs_33 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_30, i32 2, i32 24"   --->   Operation 644 'partselect' 'lhs_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 645 [1/3] (0.00ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_287 = mul i24 %zext_ln1271, i24 %sext_ln1273_34"   --->   Operation 645 'mul' 'r_V_287' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 646 [1/1] (0.00ns)   --->   "%lhs_34 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_33, i2 0"   --->   Operation 646 'bitconcatenate' 'lhs_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln1347_66 = sext i25 %lhs_34"   --->   Operation 647 'sext' 'sext_ln1347_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 648 [1/1] (0.00ns) (grouped into DSP with root node ret_V_31)   --->   "%sext_ln1347_82 = sext i24 %r_V_287"   --->   Operation 648 'sext' 'sext_ln1347_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 649 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_31 = add i26 %sext_ln1347_66, i26 %sext_ln1347_82"   --->   Operation 649 'add' 'ret_V_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 650 [2/3] (0.99ns) (grouped into DSP with root node ret_V_32)   --->   "%r_V_288 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_35"   --->   Operation 650 'mul' 'r_V_288' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1273_36 = sext i16 %tmp_143"   --->   Operation 651 'sext' 'sext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 652 [3/3] (0.99ns) (grouped into DSP with root node ret_V_33)   --->   "%r_V_289 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_36"   --->   Operation 652 'mul' 'r_V_289' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 653 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_45 = add i25 %sext_ln1347_48, i25 %sext_ln1347_49"   --->   Operation 653 'add' 'ret_V_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 654 [1/1] (0.00ns)   --->   "%lhs_49 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_45, i32 2, i32 24"   --->   Operation 654 'partselect' 'lhs_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 655 [1/3] (0.00ns) (grouped into DSP with root node ret_V_46)   --->   "%r_V_302 = mul i24 %zext_ln1271, i24 %sext_ln1273_50"   --->   Operation 655 'mul' 'r_V_302' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 656 [1/1] (0.00ns)   --->   "%lhs_50 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_49, i2 0"   --->   Operation 656 'bitconcatenate' 'lhs_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln1347_98 = sext i25 %lhs_50"   --->   Operation 657 'sext' 'sext_ln1347_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 658 [1/1] (0.00ns) (grouped into DSP with root node ret_V_46)   --->   "%sext_ln1347_114 = sext i24 %r_V_302"   --->   Operation 658 'sext' 'sext_ln1347_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 659 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_46 = add i26 %sext_ln1347_98, i26 %sext_ln1347_114"   --->   Operation 659 'add' 'ret_V_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 660 [2/3] (0.99ns) (grouped into DSP with root node ret_V_47)   --->   "%r_V_303 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_51"   --->   Operation 660 'mul' 'r_V_303' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln1273_52 = sext i16 %tmp_175"   --->   Operation 661 'sext' 'sext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 662 [3/3] (0.99ns) (grouped into DSP with root node ret_V_48)   --->   "%r_V_304 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_52"   --->   Operation 662 'mul' 'r_V_304' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 663 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_60 = add i25 %sext_ln1347_64, i25 %sext_ln1347_65"   --->   Operation 663 'add' 'ret_V_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 664 [1/1] (0.00ns)   --->   "%lhs_65 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_60, i32 2, i32 24"   --->   Operation 664 'partselect' 'lhs_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 665 [1/3] (0.00ns) (grouped into DSP with root node ret_V_61)   --->   "%r_V_317 = mul i24 %zext_ln1271, i24 %sext_ln1273_66"   --->   Operation 665 'mul' 'r_V_317' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 666 [1/1] (0.00ns)   --->   "%lhs_66 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_65, i2 0"   --->   Operation 666 'bitconcatenate' 'lhs_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln1347_130 = sext i25 %lhs_66"   --->   Operation 667 'sext' 'sext_ln1347_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 668 [1/1] (0.00ns) (grouped into DSP with root node ret_V_61)   --->   "%sext_ln1347_146 = sext i24 %r_V_317"   --->   Operation 668 'sext' 'sext_ln1347_146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 669 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_61 = add i26 %sext_ln1347_130, i26 %sext_ln1347_146"   --->   Operation 669 'add' 'ret_V_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 670 [2/3] (0.99ns) (grouped into DSP with root node ret_V_62)   --->   "%r_V_318 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_67"   --->   Operation 670 'mul' 'r_V_318' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln1273_68 = sext i16 %tmp_206"   --->   Operation 671 'sext' 'sext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 672 [3/3] (0.99ns) (grouped into DSP with root node ret_V_63)   --->   "%r_V_319 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_68"   --->   Operation 672 'mul' 'r_V_319' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 673 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_75 = add i25 %sext_ln1347_80, i25 %sext_ln1347_81"   --->   Operation 673 'add' 'ret_V_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 674 [1/1] (0.00ns)   --->   "%lhs_81 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_75, i32 2, i32 24"   --->   Operation 674 'partselect' 'lhs_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 675 [1/3] (0.00ns) (grouped into DSP with root node ret_V_76)   --->   "%r_V_332 = mul i24 %zext_ln1271, i24 %sext_ln1273_82"   --->   Operation 675 'mul' 'r_V_332' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 676 [1/1] (0.00ns)   --->   "%lhs_82 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_81, i2 0"   --->   Operation 676 'bitconcatenate' 'lhs_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1347_162 = sext i25 %lhs_82"   --->   Operation 677 'sext' 'sext_ln1347_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 678 [1/1] (0.00ns) (grouped into DSP with root node ret_V_76)   --->   "%sext_ln1347_178 = sext i24 %r_V_332"   --->   Operation 678 'sext' 'sext_ln1347_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 679 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_76 = add i26 %sext_ln1347_162, i26 %sext_ln1347_178"   --->   Operation 679 'add' 'ret_V_76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 680 [2/3] (0.99ns) (grouped into DSP with root node ret_V_77)   --->   "%r_V_333 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_83"   --->   Operation 680 'mul' 'r_V_333' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln1273_84 = sext i16 %tmp_237"   --->   Operation 681 'sext' 'sext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 682 [3/3] (0.99ns) (grouped into DSP with root node ret_V_78)   --->   "%r_V_334 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_84"   --->   Operation 682 'mul' 'r_V_334' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 683 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_90 = add i25 %sext_ln1347_96, i25 %sext_ln1347_97"   --->   Operation 683 'add' 'ret_V_90' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 684 [1/1] (0.00ns)   --->   "%lhs_97 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_90, i32 2, i32 24"   --->   Operation 684 'partselect' 'lhs_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 685 [1/3] (0.00ns) (grouped into DSP with root node ret_V_91)   --->   "%r_V_347 = mul i24 %zext_ln1271, i24 %sext_ln1273_98"   --->   Operation 685 'mul' 'r_V_347' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 686 [1/1] (0.00ns)   --->   "%lhs_98 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_97, i2 0"   --->   Operation 686 'bitconcatenate' 'lhs_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1347_194 = sext i25 %lhs_98"   --->   Operation 687 'sext' 'sext_ln1347_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 688 [1/1] (0.00ns) (grouped into DSP with root node ret_V_91)   --->   "%sext_ln1347_210 = sext i24 %r_V_347"   --->   Operation 688 'sext' 'sext_ln1347_210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 689 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_91 = add i26 %sext_ln1347_194, i26 %sext_ln1347_210"   --->   Operation 689 'add' 'ret_V_91' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 690 [2/3] (0.99ns) (grouped into DSP with root node ret_V_92)   --->   "%r_V_348 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_99"   --->   Operation 690 'mul' 'r_V_348' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1273_100 = sext i16 %tmp_268"   --->   Operation 691 'sext' 'sext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 692 [3/3] (0.99ns) (grouped into DSP with root node ret_V_93)   --->   "%r_V_349 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_100"   --->   Operation 692 'mul' 'r_V_349' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 693 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_105 = add i25 %sext_ln1347_112, i25 %sext_ln1347_113"   --->   Operation 693 'add' 'ret_V_105' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 694 [1/1] (0.00ns)   --->   "%lhs_113 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_105, i32 2, i32 24"   --->   Operation 694 'partselect' 'lhs_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 695 [1/3] (0.00ns) (grouped into DSP with root node ret_V_106)   --->   "%r_V_362 = mul i24 %zext_ln1271, i24 %sext_ln1273_114"   --->   Operation 695 'mul' 'r_V_362' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 696 [1/1] (0.00ns)   --->   "%lhs_114 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_113, i2 0"   --->   Operation 696 'bitconcatenate' 'lhs_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln1347_226 = sext i25 %lhs_114"   --->   Operation 697 'sext' 'sext_ln1347_226' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 698 [1/1] (0.00ns) (grouped into DSP with root node ret_V_106)   --->   "%sext_ln1347_242 = sext i24 %r_V_362"   --->   Operation 698 'sext' 'sext_ln1347_242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 699 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_106 = add i26 %sext_ln1347_226, i26 %sext_ln1347_242"   --->   Operation 699 'add' 'ret_V_106' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 700 [2/3] (0.99ns) (grouped into DSP with root node ret_V_107)   --->   "%r_V_363 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_115"   --->   Operation 700 'mul' 'r_V_363' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln1273_116 = sext i16 %tmp_299"   --->   Operation 701 'sext' 'sext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 702 [3/3] (0.99ns) (grouped into DSP with root node ret_V_108)   --->   "%r_V_364 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_116"   --->   Operation 702 'mul' 'r_V_364' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 703 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_120 = add i25 %sext_ln1347_128, i25 %sext_ln1347_129"   --->   Operation 703 'add' 'ret_V_120' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 704 [1/1] (0.00ns)   --->   "%lhs_137 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_120, i32 2, i32 24"   --->   Operation 704 'partselect' 'lhs_137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 705 [1/3] (0.00ns) (grouped into DSP with root node ret_V_121)   --->   "%r_V_377 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_2"   --->   Operation 705 'mul' 'r_V_377' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 706 [1/1] (0.00ns)   --->   "%lhs_138 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_137, i2 0"   --->   Operation 706 'bitconcatenate' 'lhs_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln1347_256 = sext i25 %lhs_138"   --->   Operation 707 'sext' 'sext_ln1347_256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 708 [1/1] (0.00ns) (grouped into DSP with root node ret_V_121)   --->   "%sext_ln1347_257 = sext i24 %r_V_377"   --->   Operation 708 'sext' 'sext_ln1347_257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 709 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_121 = add i26 %sext_ln1347_256, i26 %sext_ln1347_257"   --->   Operation 709 'add' 'ret_V_121' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 710 [2/3] (0.99ns) (grouped into DSP with root node ret_V_122)   --->   "%r_V_378 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_3"   --->   Operation 710 'mul' 'r_V_378' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln1273_21 = zext i8 %tmp_335"   --->   Operation 711 'zext' 'zext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 712 [3/3] (0.99ns) (grouped into DSP with root node ret_V_123)   --->   "%r_V_379 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_4"   --->   Operation 712 'mul' 'r_V_379' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 713 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_135 = add i25 %sext_ln1347_144, i25 %sext_ln1347_145"   --->   Operation 713 'add' 'ret_V_135' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 714 [1/1] (0.00ns)   --->   "%lhs_153 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_135, i32 2, i32 24"   --->   Operation 714 'partselect' 'lhs_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 715 [1/3] (0.00ns) (grouped into DSP with root node ret_V_136)   --->   "%r_V_392 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_18"   --->   Operation 715 'mul' 'r_V_392' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 716 [1/1] (0.00ns)   --->   "%lhs_154 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_153, i2 0"   --->   Operation 716 'bitconcatenate' 'lhs_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln1347_258 = sext i25 %lhs_154"   --->   Operation 717 'sext' 'sext_ln1347_258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 718 [1/1] (0.00ns) (grouped into DSP with root node ret_V_136)   --->   "%sext_ln1347_259 = sext i24 %r_V_392"   --->   Operation 718 'sext' 'sext_ln1347_259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 719 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_136 = add i26 %sext_ln1347_258, i26 %sext_ln1347_259"   --->   Operation 719 'add' 'ret_V_136' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 720 [2/3] (0.99ns) (grouped into DSP with root node ret_V_137)   --->   "%r_V_393 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_19"   --->   Operation 720 'mul' 'r_V_393' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 721 [3/3] (0.99ns) (grouped into DSP with root node ret_V_138)   --->   "%r_V_394 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_20"   --->   Operation 721 'mul' 'r_V_394' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 722 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_150 = add i25 %sext_ln1347_160, i25 %sext_ln1347_161"   --->   Operation 722 'add' 'ret_V_150' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 723 [1/1] (0.00ns)   --->   "%lhs_169 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_150, i32 2, i32 24"   --->   Operation 723 'partselect' 'lhs_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 724 [1/3] (0.00ns) (grouped into DSP with root node ret_V_151)   --->   "%r_V_407 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_34"   --->   Operation 724 'mul' 'r_V_407' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 725 [1/1] (0.00ns)   --->   "%lhs_170 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_169, i2 0"   --->   Operation 725 'bitconcatenate' 'lhs_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln1347_260 = sext i25 %lhs_170"   --->   Operation 726 'sext' 'sext_ln1347_260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 727 [1/1] (0.00ns) (grouped into DSP with root node ret_V_151)   --->   "%sext_ln1347_261 = sext i24 %r_V_407"   --->   Operation 727 'sext' 'sext_ln1347_261' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 728 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_151 = add i26 %sext_ln1347_260, i26 %sext_ln1347_261"   --->   Operation 728 'add' 'ret_V_151' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 729 [2/3] (0.99ns) (grouped into DSP with root node ret_V_152)   --->   "%r_V_408 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_35"   --->   Operation 729 'mul' 'r_V_408' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 730 [3/3] (0.99ns) (grouped into DSP with root node ret_V_153)   --->   "%r_V_409 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_36"   --->   Operation 730 'mul' 'r_V_409' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 731 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_165 = add i25 %sext_ln1347_176, i25 %sext_ln1347_177"   --->   Operation 731 'add' 'ret_V_165' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 732 [1/1] (0.00ns)   --->   "%lhs_185 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_165, i32 2, i32 24"   --->   Operation 732 'partselect' 'lhs_185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 733 [1/3] (0.00ns) (grouped into DSP with root node ret_V_166)   --->   "%r_V_422 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_50"   --->   Operation 733 'mul' 'r_V_422' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 734 [1/1] (0.00ns)   --->   "%lhs_186 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_185, i2 0"   --->   Operation 734 'bitconcatenate' 'lhs_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln1347_262 = sext i25 %lhs_186"   --->   Operation 735 'sext' 'sext_ln1347_262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 736 [1/1] (0.00ns) (grouped into DSP with root node ret_V_166)   --->   "%sext_ln1347_263 = sext i24 %r_V_422"   --->   Operation 736 'sext' 'sext_ln1347_263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 737 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_166 = add i26 %sext_ln1347_262, i26 %sext_ln1347_263"   --->   Operation 737 'add' 'ret_V_166' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 738 [2/3] (0.99ns) (grouped into DSP with root node ret_V_167)   --->   "%r_V_423 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_51"   --->   Operation 738 'mul' 'r_V_423' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 739 [3/3] (0.99ns) (grouped into DSP with root node ret_V_168)   --->   "%r_V_424 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_52"   --->   Operation 739 'mul' 'r_V_424' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 740 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_180 = add i25 %sext_ln1347_192, i25 %sext_ln1347_193"   --->   Operation 740 'add' 'ret_V_180' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 741 [1/1] (0.00ns)   --->   "%lhs_201 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_180, i32 2, i32 24"   --->   Operation 741 'partselect' 'lhs_201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 742 [1/3] (0.00ns) (grouped into DSP with root node ret_V_181)   --->   "%r_V_437 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_66"   --->   Operation 742 'mul' 'r_V_437' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 743 [1/1] (0.00ns)   --->   "%lhs_202 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_201, i2 0"   --->   Operation 743 'bitconcatenate' 'lhs_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln1347_264 = sext i25 %lhs_202"   --->   Operation 744 'sext' 'sext_ln1347_264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 745 [1/1] (0.00ns) (grouped into DSP with root node ret_V_181)   --->   "%sext_ln1347_265 = sext i24 %r_V_437"   --->   Operation 745 'sext' 'sext_ln1347_265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 746 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_181 = add i26 %sext_ln1347_264, i26 %sext_ln1347_265"   --->   Operation 746 'add' 'ret_V_181' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 747 [2/3] (0.99ns) (grouped into DSP with root node ret_V_182)   --->   "%r_V_438 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_67"   --->   Operation 747 'mul' 'r_V_438' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 748 [3/3] (0.99ns) (grouped into DSP with root node ret_V_183)   --->   "%r_V_439 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_68"   --->   Operation 748 'mul' 'r_V_439' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 749 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_195 = add i25 %sext_ln1347_208, i25 %sext_ln1347_209"   --->   Operation 749 'add' 'ret_V_195' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 750 [1/1] (0.00ns)   --->   "%lhs_217 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_195, i32 2, i32 24"   --->   Operation 750 'partselect' 'lhs_217' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 751 [1/3] (0.00ns) (grouped into DSP with root node ret_V_196)   --->   "%r_V_452 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_82"   --->   Operation 751 'mul' 'r_V_452' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 752 [1/1] (0.00ns)   --->   "%lhs_218 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_217, i2 0"   --->   Operation 752 'bitconcatenate' 'lhs_218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln1347_266 = sext i25 %lhs_218"   --->   Operation 753 'sext' 'sext_ln1347_266' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 754 [1/1] (0.00ns) (grouped into DSP with root node ret_V_196)   --->   "%sext_ln1347_267 = sext i24 %r_V_452"   --->   Operation 754 'sext' 'sext_ln1347_267' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 755 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_196 = add i26 %sext_ln1347_266, i26 %sext_ln1347_267"   --->   Operation 755 'add' 'ret_V_196' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 756 [2/3] (0.99ns) (grouped into DSP with root node ret_V_197)   --->   "%r_V_453 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_83"   --->   Operation 756 'mul' 'r_V_453' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 757 [3/3] (0.99ns) (grouped into DSP with root node ret_V_198)   --->   "%r_V_454 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_84"   --->   Operation 757 'mul' 'r_V_454' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 758 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_210 = add i25 %sext_ln1347_224, i25 %sext_ln1347_225"   --->   Operation 758 'add' 'ret_V_210' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 759 [1/1] (0.00ns)   --->   "%lhs_233 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_210, i32 2, i32 24"   --->   Operation 759 'partselect' 'lhs_233' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 760 [1/3] (0.00ns) (grouped into DSP with root node ret_V_211)   --->   "%r_V_467 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_98"   --->   Operation 760 'mul' 'r_V_467' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 761 [1/1] (0.00ns)   --->   "%lhs_234 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_233, i2 0"   --->   Operation 761 'bitconcatenate' 'lhs_234' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1347_268 = sext i25 %lhs_234"   --->   Operation 762 'sext' 'sext_ln1347_268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 763 [1/1] (0.00ns) (grouped into DSP with root node ret_V_211)   --->   "%sext_ln1347_269 = sext i24 %r_V_467"   --->   Operation 763 'sext' 'sext_ln1347_269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 764 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_211 = add i26 %sext_ln1347_268, i26 %sext_ln1347_269"   --->   Operation 764 'add' 'ret_V_211' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 765 [2/3] (0.99ns) (grouped into DSP with root node ret_V_212)   --->   "%r_V_468 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_99"   --->   Operation 765 'mul' 'r_V_468' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 766 [3/3] (0.99ns) (grouped into DSP with root node ret_V_213)   --->   "%r_V_469 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_100"   --->   Operation 766 'mul' 'r_V_469' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 767 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_225 = add i25 %sext_ln1347_240, i25 %sext_ln1347_241"   --->   Operation 767 'add' 'ret_V_225' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 768 [1/1] (0.00ns)   --->   "%lhs_249 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_225, i32 2, i32 24"   --->   Operation 768 'partselect' 'lhs_249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 769 [1/3] (0.00ns) (grouped into DSP with root node ret_V_226)   --->   "%r_V_482 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_114"   --->   Operation 769 'mul' 'r_V_482' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 770 [1/1] (0.00ns)   --->   "%lhs_250 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_249, i2 0"   --->   Operation 770 'bitconcatenate' 'lhs_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln1347_270 = sext i25 %lhs_250"   --->   Operation 771 'sext' 'sext_ln1347_270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 772 [1/1] (0.00ns) (grouped into DSP with root node ret_V_226)   --->   "%sext_ln1347_271 = sext i24 %r_V_482"   --->   Operation 772 'sext' 'sext_ln1347_271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 773 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_226 = add i26 %sext_ln1347_270, i26 %sext_ln1347_271"   --->   Operation 773 'add' 'ret_V_226' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 774 [2/3] (0.99ns) (grouped into DSP with root node ret_V_227)   --->   "%r_V_483 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_115"   --->   Operation 774 'mul' 'r_V_483' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 775 [3/3] (0.99ns) (grouped into DSP with root node ret_V_228)   --->   "%r_V_484 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_116"   --->   Operation 775 'mul' 'r_V_484' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 776 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_1 = add i26 %sext_ln1347_2, i26 %sext_ln1347_18"   --->   Operation 776 'add' 'ret_V_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_1, i32 2, i32 25"   --->   Operation 777 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_65, i2 0"   --->   Operation 778 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 779 [1/1] (0.00ns)   --->   "%lhs_3 = sext i26 %tmp_66"   --->   Operation 779 'sext' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 780 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_258 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_3"   --->   Operation 780 'mul' 'r_V_258' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 781 [1/1] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%sext_ln1347_3 = sext i24 %r_V_258"   --->   Operation 781 'sext' 'sext_ln1347_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 782 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_2 = add i34 %lhs_3, i34 %sext_ln1347_3"   --->   Operation 782 'add' 'ret_V_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 783 [2/3] (0.99ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_259 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_4"   --->   Operation 783 'mul' 'r_V_259' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i8 %tmp_73"   --->   Operation 784 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i16 %tmp_72"   --->   Operation 785 'sext' 'sext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 786 [3/3] (0.99ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_260 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_5"   --->   Operation 786 'mul' 'r_V_260' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 787 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_16 = add i26 %sext_ln1347_34, i26 %sext_ln1347_50"   --->   Operation 787 'add' 'ret_V_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_16, i32 2, i32 25"   --->   Operation 788 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_109 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_108, i2 0"   --->   Operation 789 'bitconcatenate' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 790 [1/1] (0.00ns)   --->   "%lhs_19 = sext i26 %tmp_109"   --->   Operation 790 'sext' 'lhs_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 791 [1/3] (0.00ns) (grouped into DSP with root node ret_V_17)   --->   "%r_V_273 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_19"   --->   Operation 791 'mul' 'r_V_273' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 792 [1/1] (0.00ns) (grouped into DSP with root node ret_V_17)   --->   "%sext_ln1347_19 = sext i24 %r_V_273"   --->   Operation 792 'sext' 'sext_ln1347_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 793 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_17 = add i34 %lhs_19, i34 %sext_ln1347_19"   --->   Operation 793 'add' 'ret_V_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 794 [2/3] (0.99ns) (grouped into DSP with root node ret_V_18)   --->   "%r_V_274 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_20"   --->   Operation 794 'mul' 'r_V_274' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i16 %tmp_114"   --->   Operation 795 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 796 [3/3] (0.99ns) (grouped into DSP with root node ret_V_19)   --->   "%r_V_275 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_21"   --->   Operation 796 'mul' 'r_V_275' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 797 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_31 = add i26 %sext_ln1347_66, i26 %sext_ln1347_82"   --->   Operation 797 'add' 'ret_V_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_31, i32 2, i32 25"   --->   Operation 798 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_140 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_139, i2 0"   --->   Operation 799 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 800 [1/1] (0.00ns)   --->   "%lhs_35 = sext i26 %tmp_140"   --->   Operation 800 'sext' 'lhs_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 801 [1/3] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%r_V_288 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_35"   --->   Operation 801 'mul' 'r_V_288' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 802 [1/1] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%sext_ln1347_35 = sext i24 %r_V_288"   --->   Operation 802 'sext' 'sext_ln1347_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 803 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_32 = add i34 %lhs_35, i34 %sext_ln1347_35"   --->   Operation 803 'add' 'ret_V_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 804 [2/3] (0.99ns) (grouped into DSP with root node ret_V_33)   --->   "%r_V_289 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_36"   --->   Operation 804 'mul' 'r_V_289' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln1273_37 = sext i16 %tmp_145"   --->   Operation 805 'sext' 'sext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 806 [3/3] (0.99ns) (grouped into DSP with root node ret_V_34)   --->   "%r_V_290 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_37"   --->   Operation 806 'mul' 'r_V_290' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 807 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_46 = add i26 %sext_ln1347_98, i26 %sext_ln1347_114"   --->   Operation 807 'add' 'ret_V_46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_46, i32 2, i32 25"   --->   Operation 808 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_172 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_171, i2 0"   --->   Operation 809 'bitconcatenate' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 810 [1/1] (0.00ns)   --->   "%lhs_51 = sext i26 %tmp_172"   --->   Operation 810 'sext' 'lhs_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 811 [1/3] (0.00ns) (grouped into DSP with root node ret_V_47)   --->   "%r_V_303 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_51"   --->   Operation 811 'mul' 'r_V_303' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 812 [1/1] (0.00ns) (grouped into DSP with root node ret_V_47)   --->   "%sext_ln1347_51 = sext i24 %r_V_303"   --->   Operation 812 'sext' 'sext_ln1347_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 813 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_47 = add i34 %lhs_51, i34 %sext_ln1347_51"   --->   Operation 813 'add' 'ret_V_47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 814 [2/3] (0.99ns) (grouped into DSP with root node ret_V_48)   --->   "%r_V_304 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_52"   --->   Operation 814 'mul' 'r_V_304' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i16 %tmp_177"   --->   Operation 815 'sext' 'sext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 816 [3/3] (0.99ns) (grouped into DSP with root node ret_V_49)   --->   "%r_V_305 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_53"   --->   Operation 816 'mul' 'r_V_305' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 817 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_61 = add i26 %sext_ln1347_130, i26 %sext_ln1347_146"   --->   Operation 817 'add' 'ret_V_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_61, i32 2, i32 25"   --->   Operation 818 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_203 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_202, i2 0"   --->   Operation 819 'bitconcatenate' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 820 [1/1] (0.00ns)   --->   "%lhs_67 = sext i26 %tmp_203"   --->   Operation 820 'sext' 'lhs_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 821 [1/3] (0.00ns) (grouped into DSP with root node ret_V_62)   --->   "%r_V_318 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_67"   --->   Operation 821 'mul' 'r_V_318' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 822 [1/1] (0.00ns) (grouped into DSP with root node ret_V_62)   --->   "%sext_ln1347_67 = sext i24 %r_V_318"   --->   Operation 822 'sext' 'sext_ln1347_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 823 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_62 = add i34 %lhs_67, i34 %sext_ln1347_67"   --->   Operation 823 'add' 'ret_V_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 824 [2/3] (0.99ns) (grouped into DSP with root node ret_V_63)   --->   "%r_V_319 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_68"   --->   Operation 824 'mul' 'r_V_319' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln1273_69 = sext i16 %tmp_208"   --->   Operation 825 'sext' 'sext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 826 [3/3] (0.99ns) (grouped into DSP with root node ret_V_64)   --->   "%r_V_320 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_69"   --->   Operation 826 'mul' 'r_V_320' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 827 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_76 = add i26 %sext_ln1347_162, i26 %sext_ln1347_178"   --->   Operation 827 'add' 'ret_V_76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_76, i32 2, i32 25"   --->   Operation 828 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_234 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_233, i2 0"   --->   Operation 829 'bitconcatenate' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 830 [1/1] (0.00ns)   --->   "%lhs_83 = sext i26 %tmp_234"   --->   Operation 830 'sext' 'lhs_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 831 [1/3] (0.00ns) (grouped into DSP with root node ret_V_77)   --->   "%r_V_333 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_83"   --->   Operation 831 'mul' 'r_V_333' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 832 [1/1] (0.00ns) (grouped into DSP with root node ret_V_77)   --->   "%sext_ln1347_83 = sext i24 %r_V_333"   --->   Operation 832 'sext' 'sext_ln1347_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 833 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_77 = add i34 %lhs_83, i34 %sext_ln1347_83"   --->   Operation 833 'add' 'ret_V_77' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 834 [2/3] (0.99ns) (grouped into DSP with root node ret_V_78)   --->   "%r_V_334 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_84"   --->   Operation 834 'mul' 'r_V_334' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln1273_85 = sext i16 %tmp_239"   --->   Operation 835 'sext' 'sext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 836 [3/3] (0.99ns) (grouped into DSP with root node ret_V_79)   --->   "%r_V_335 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_85"   --->   Operation 836 'mul' 'r_V_335' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 837 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_91 = add i26 %sext_ln1347_194, i26 %sext_ln1347_210"   --->   Operation 837 'add' 'ret_V_91' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_91, i32 2, i32 25"   --->   Operation 838 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_265 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_264, i2 0"   --->   Operation 839 'bitconcatenate' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 840 [1/1] (0.00ns)   --->   "%lhs_99 = sext i26 %tmp_265"   --->   Operation 840 'sext' 'lhs_99' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 841 [1/3] (0.00ns) (grouped into DSP with root node ret_V_92)   --->   "%r_V_348 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_99"   --->   Operation 841 'mul' 'r_V_348' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 842 [1/1] (0.00ns) (grouped into DSP with root node ret_V_92)   --->   "%sext_ln1347_99 = sext i24 %r_V_348"   --->   Operation 842 'sext' 'sext_ln1347_99' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 843 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_92 = add i34 %lhs_99, i34 %sext_ln1347_99"   --->   Operation 843 'add' 'ret_V_92' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 844 [2/3] (0.99ns) (grouped into DSP with root node ret_V_93)   --->   "%r_V_349 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_100"   --->   Operation 844 'mul' 'r_V_349' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln1273_101 = sext i16 %tmp_270"   --->   Operation 845 'sext' 'sext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 846 [3/3] (0.99ns) (grouped into DSP with root node ret_V_94)   --->   "%r_V_350 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_101"   --->   Operation 846 'mul' 'r_V_350' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 847 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_106 = add i26 %sext_ln1347_226, i26 %sext_ln1347_242"   --->   Operation 847 'add' 'ret_V_106' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_106, i32 2, i32 25"   --->   Operation 848 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_296 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_295, i2 0"   --->   Operation 849 'bitconcatenate' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 850 [1/1] (0.00ns)   --->   "%lhs_115 = sext i26 %tmp_296"   --->   Operation 850 'sext' 'lhs_115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 851 [1/3] (0.00ns) (grouped into DSP with root node ret_V_107)   --->   "%r_V_363 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_115"   --->   Operation 851 'mul' 'r_V_363' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 852 [1/1] (0.00ns) (grouped into DSP with root node ret_V_107)   --->   "%sext_ln1347_115 = sext i24 %r_V_363"   --->   Operation 852 'sext' 'sext_ln1347_115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 853 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_107 = add i34 %lhs_115, i34 %sext_ln1347_115"   --->   Operation 853 'add' 'ret_V_107' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 854 [2/3] (0.99ns) (grouped into DSP with root node ret_V_108)   --->   "%r_V_364 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_116"   --->   Operation 854 'mul' 'r_V_364' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1273_117 = sext i16 %tmp_301"   --->   Operation 855 'sext' 'sext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 856 [3/3] (0.99ns) (grouped into DSP with root node ret_V_109)   --->   "%r_V_365 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_117"   --->   Operation 856 'mul' 'r_V_365' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 857 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_121 = add i26 %sext_ln1347_256, i26 %sext_ln1347_257"   --->   Operation 857 'add' 'ret_V_121' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_121, i32 2, i32 25"   --->   Operation 858 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_332 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_331, i2 0"   --->   Operation 859 'bitconcatenate' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 860 [1/1] (0.00ns)   --->   "%lhs_139 = sext i26 %tmp_332"   --->   Operation 860 'sext' 'lhs_139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 861 [1/3] (0.00ns) (grouped into DSP with root node ret_V_122)   --->   "%r_V_378 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_3"   --->   Operation 861 'mul' 'r_V_378' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 862 [1/1] (0.00ns) (grouped into DSP with root node ret_V_122)   --->   "%sext_ln1347_131 = sext i24 %r_V_378"   --->   Operation 862 'sext' 'sext_ln1347_131' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 863 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_122 = add i34 %lhs_139, i34 %sext_ln1347_131"   --->   Operation 863 'add' 'ret_V_122' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 864 [2/3] (0.99ns) (grouped into DSP with root node ret_V_123)   --->   "%r_V_379 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_4"   --->   Operation 864 'mul' 'r_V_379' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln1273_22 = zext i8 %tmp_337"   --->   Operation 865 'zext' 'zext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 866 [3/3] (0.99ns) (grouped into DSP with root node ret_V_124)   --->   "%r_V_380 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_5"   --->   Operation 866 'mul' 'r_V_380' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 867 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_136 = add i26 %sext_ln1347_258, i26 %sext_ln1347_259"   --->   Operation 867 'add' 'ret_V_136' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_136, i32 2, i32 25"   --->   Operation 868 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_359 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_358, i2 0"   --->   Operation 869 'bitconcatenate' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 870 [1/1] (0.00ns)   --->   "%lhs_155 = sext i26 %tmp_359"   --->   Operation 870 'sext' 'lhs_155' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 871 [1/3] (0.00ns) (grouped into DSP with root node ret_V_137)   --->   "%r_V_393 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_19"   --->   Operation 871 'mul' 'r_V_393' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 872 [1/1] (0.00ns) (grouped into DSP with root node ret_V_137)   --->   "%sext_ln1347_147 = sext i24 %r_V_393"   --->   Operation 872 'sext' 'sext_ln1347_147' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 873 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_137 = add i34 %lhs_155, i34 %sext_ln1347_147"   --->   Operation 873 'add' 'ret_V_137' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 874 [2/3] (0.99ns) (grouped into DSP with root node ret_V_138)   --->   "%r_V_394 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_20"   --->   Operation 874 'mul' 'r_V_394' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 875 [3/3] (0.99ns) (grouped into DSP with root node ret_V_139)   --->   "%r_V_395 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_21"   --->   Operation 875 'mul' 'r_V_395' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 876 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_151 = add i26 %sext_ln1347_260, i26 %sext_ln1347_261"   --->   Operation 876 'add' 'ret_V_151' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_151, i32 2, i32 25"   --->   Operation 877 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_374 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_373, i2 0"   --->   Operation 878 'bitconcatenate' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 879 [1/1] (0.00ns)   --->   "%lhs_171 = sext i26 %tmp_374"   --->   Operation 879 'sext' 'lhs_171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 880 [1/3] (0.00ns) (grouped into DSP with root node ret_V_152)   --->   "%r_V_408 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_35"   --->   Operation 880 'mul' 'r_V_408' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 881 [1/1] (0.00ns) (grouped into DSP with root node ret_V_152)   --->   "%sext_ln1347_163 = sext i24 %r_V_408"   --->   Operation 881 'sext' 'sext_ln1347_163' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 882 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_152 = add i34 %lhs_171, i34 %sext_ln1347_163"   --->   Operation 882 'add' 'ret_V_152' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 883 [2/3] (0.99ns) (grouped into DSP with root node ret_V_153)   --->   "%r_V_409 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_36"   --->   Operation 883 'mul' 'r_V_409' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 884 [3/3] (0.99ns) (grouped into DSP with root node ret_V_154)   --->   "%r_V_410 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_37"   --->   Operation 884 'mul' 'r_V_410' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 885 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_166 = add i26 %sext_ln1347_262, i26 %sext_ln1347_263"   --->   Operation 885 'add' 'ret_V_166' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_388 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_166, i32 2, i32 25"   --->   Operation 886 'partselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_389 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_388, i2 0"   --->   Operation 887 'bitconcatenate' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 888 [1/1] (0.00ns)   --->   "%lhs_187 = sext i26 %tmp_389"   --->   Operation 888 'sext' 'lhs_187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 889 [1/3] (0.00ns) (grouped into DSP with root node ret_V_167)   --->   "%r_V_423 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_51"   --->   Operation 889 'mul' 'r_V_423' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 890 [1/1] (0.00ns) (grouped into DSP with root node ret_V_167)   --->   "%sext_ln1347_179 = sext i24 %r_V_423"   --->   Operation 890 'sext' 'sext_ln1347_179' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 891 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_167 = add i34 %lhs_187, i34 %sext_ln1347_179"   --->   Operation 891 'add' 'ret_V_167' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 892 [2/3] (0.99ns) (grouped into DSP with root node ret_V_168)   --->   "%r_V_424 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_52"   --->   Operation 892 'mul' 'r_V_424' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 893 [3/3] (0.99ns) (grouped into DSP with root node ret_V_169)   --->   "%r_V_425 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_53"   --->   Operation 893 'mul' 'r_V_425' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 894 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_181 = add i26 %sext_ln1347_264, i26 %sext_ln1347_265"   --->   Operation 894 'add' 'ret_V_181' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_403 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_181, i32 2, i32 25"   --->   Operation 895 'partselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_404 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_403, i2 0"   --->   Operation 896 'bitconcatenate' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 897 [1/1] (0.00ns)   --->   "%lhs_203 = sext i26 %tmp_404"   --->   Operation 897 'sext' 'lhs_203' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 898 [1/3] (0.00ns) (grouped into DSP with root node ret_V_182)   --->   "%r_V_438 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_67"   --->   Operation 898 'mul' 'r_V_438' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 899 [1/1] (0.00ns) (grouped into DSP with root node ret_V_182)   --->   "%sext_ln1347_195 = sext i24 %r_V_438"   --->   Operation 899 'sext' 'sext_ln1347_195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 900 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_182 = add i34 %lhs_203, i34 %sext_ln1347_195"   --->   Operation 900 'add' 'ret_V_182' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 901 [2/3] (0.99ns) (grouped into DSP with root node ret_V_183)   --->   "%r_V_439 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_68"   --->   Operation 901 'mul' 'r_V_439' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 902 [3/3] (0.99ns) (grouped into DSP with root node ret_V_184)   --->   "%r_V_440 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_69"   --->   Operation 902 'mul' 'r_V_440' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 903 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_196 = add i26 %sext_ln1347_266, i26 %sext_ln1347_267"   --->   Operation 903 'add' 'ret_V_196' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_418 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_196, i32 2, i32 25"   --->   Operation 904 'partselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_419 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_418, i2 0"   --->   Operation 905 'bitconcatenate' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 906 [1/1] (0.00ns)   --->   "%lhs_219 = sext i26 %tmp_419"   --->   Operation 906 'sext' 'lhs_219' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 907 [1/3] (0.00ns) (grouped into DSP with root node ret_V_197)   --->   "%r_V_453 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_83"   --->   Operation 907 'mul' 'r_V_453' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 908 [1/1] (0.00ns) (grouped into DSP with root node ret_V_197)   --->   "%sext_ln1347_211 = sext i24 %r_V_453"   --->   Operation 908 'sext' 'sext_ln1347_211' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 909 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_197 = add i34 %lhs_219, i34 %sext_ln1347_211"   --->   Operation 909 'add' 'ret_V_197' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 910 [2/3] (0.99ns) (grouped into DSP with root node ret_V_198)   --->   "%r_V_454 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_84"   --->   Operation 910 'mul' 'r_V_454' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 911 [3/3] (0.99ns) (grouped into DSP with root node ret_V_199)   --->   "%r_V_455 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_85"   --->   Operation 911 'mul' 'r_V_455' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 912 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_211 = add i26 %sext_ln1347_268, i26 %sext_ln1347_269"   --->   Operation 912 'add' 'ret_V_211' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_211, i32 2, i32 25"   --->   Operation 913 'partselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_434 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_433, i2 0"   --->   Operation 914 'bitconcatenate' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 915 [1/1] (0.00ns)   --->   "%lhs_235 = sext i26 %tmp_434"   --->   Operation 915 'sext' 'lhs_235' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 916 [1/3] (0.00ns) (grouped into DSP with root node ret_V_212)   --->   "%r_V_468 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_99"   --->   Operation 916 'mul' 'r_V_468' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 917 [1/1] (0.00ns) (grouped into DSP with root node ret_V_212)   --->   "%sext_ln1347_227 = sext i24 %r_V_468"   --->   Operation 917 'sext' 'sext_ln1347_227' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 918 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_212 = add i34 %lhs_235, i34 %sext_ln1347_227"   --->   Operation 918 'add' 'ret_V_212' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 919 [2/3] (0.99ns) (grouped into DSP with root node ret_V_213)   --->   "%r_V_469 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_100"   --->   Operation 919 'mul' 'r_V_469' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 920 [3/3] (0.99ns) (grouped into DSP with root node ret_V_214)   --->   "%r_V_470 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_101"   --->   Operation 920 'mul' 'r_V_470' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 921 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_226 = add i26 %sext_ln1347_270, i26 %sext_ln1347_271"   --->   Operation 921 'add' 'ret_V_226' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_448 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_226, i32 2, i32 25"   --->   Operation 922 'partselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_449 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_448, i2 0"   --->   Operation 923 'bitconcatenate' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 924 [1/1] (0.00ns)   --->   "%lhs_251 = sext i26 %tmp_449"   --->   Operation 924 'sext' 'lhs_251' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 925 [1/3] (0.00ns) (grouped into DSP with root node ret_V_227)   --->   "%r_V_483 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_115"   --->   Operation 925 'mul' 'r_V_483' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 926 [1/1] (0.00ns) (grouped into DSP with root node ret_V_227)   --->   "%sext_ln1347_243 = sext i24 %r_V_483"   --->   Operation 926 'sext' 'sext_ln1347_243' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 927 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_227 = add i34 %lhs_251, i34 %sext_ln1347_243"   --->   Operation 927 'add' 'ret_V_227' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 928 [2/3] (0.99ns) (grouped into DSP with root node ret_V_228)   --->   "%r_V_484 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_116"   --->   Operation 928 'mul' 'r_V_484' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 929 [3/3] (0.99ns) (grouped into DSP with root node ret_V_229)   --->   "%r_V_485 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_117"   --->   Operation 929 'mul' 'r_V_485' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 930 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_2 = add i34 %lhs_3, i34 %sext_ln1347_3"   --->   Operation 930 'add' 'ret_V_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_2, i32 2, i32 33"   --->   Operation 931 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 932 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_68, i2 0"   --->   Operation 932 'bitconcatenate' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 933 [1/3] (0.00ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_259 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_4"   --->   Operation 933 'mul' 'r_V_259' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 934 [1/1] (0.00ns) (grouped into DSP with root node ret_V_3)   --->   "%sext_ln1347_4 = sext i24 %r_V_259"   --->   Operation 934 'sext' 'sext_ln1347_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 935 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_3 = add i34 %lhs_4, i34 %sext_ln1347_4"   --->   Operation 935 'add' 'ret_V_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 936 [2/3] (0.99ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_260 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_5"   --->   Operation 936 'mul' 'r_V_260' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i8 %tmp_76"   --->   Operation 937 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i16 %tmp_75"   --->   Operation 938 'sext' 'sext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 939 [3/3] (0.99ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_261 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_6"   --->   Operation 939 'mul' 'r_V_261' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 940 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_17 = add i34 %lhs_19, i34 %sext_ln1347_19"   --->   Operation 940 'add' 'ret_V_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_17, i32 2, i32 33"   --->   Operation 941 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 942 [1/1] (0.00ns)   --->   "%lhs_20 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_111, i2 0"   --->   Operation 942 'bitconcatenate' 'lhs_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 943 [1/3] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%r_V_274 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_20"   --->   Operation 943 'mul' 'r_V_274' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 944 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%sext_ln1347_20 = sext i24 %r_V_274"   --->   Operation 944 'sext' 'sext_ln1347_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 945 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_18 = add i34 %lhs_20, i34 %sext_ln1347_20"   --->   Operation 945 'add' 'ret_V_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 946 [2/3] (0.99ns) (grouped into DSP with root node ret_V_19)   --->   "%r_V_275 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_21"   --->   Operation 946 'mul' 'r_V_275' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i16 %tmp_116"   --->   Operation 947 'sext' 'sext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 948 [3/3] (0.99ns) (grouped into DSP with root node ret_V_20)   --->   "%r_V_276 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_22"   --->   Operation 948 'mul' 'r_V_276' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 949 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_32 = add i34 %lhs_35, i34 %sext_ln1347_35"   --->   Operation 949 'add' 'ret_V_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_32, i32 2, i32 33"   --->   Operation 950 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 951 [1/1] (0.00ns)   --->   "%lhs_36 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_142, i2 0"   --->   Operation 951 'bitconcatenate' 'lhs_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 952 [1/3] (0.00ns) (grouped into DSP with root node ret_V_33)   --->   "%r_V_289 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_36"   --->   Operation 952 'mul' 'r_V_289' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 953 [1/1] (0.00ns) (grouped into DSP with root node ret_V_33)   --->   "%sext_ln1347_36 = sext i24 %r_V_289"   --->   Operation 953 'sext' 'sext_ln1347_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 954 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_33 = add i34 %lhs_36, i34 %sext_ln1347_36"   --->   Operation 954 'add' 'ret_V_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 955 [2/3] (0.99ns) (grouped into DSP with root node ret_V_34)   --->   "%r_V_290 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_37"   --->   Operation 955 'mul' 'r_V_290' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln1273_38 = sext i16 %tmp_147"   --->   Operation 956 'sext' 'sext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 957 [3/3] (0.99ns) (grouped into DSP with root node ret_V_35)   --->   "%r_V_291 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_38"   --->   Operation 957 'mul' 'r_V_291' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 958 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_47 = add i34 %lhs_51, i34 %sext_ln1347_51"   --->   Operation 958 'add' 'ret_V_47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_47, i32 2, i32 33"   --->   Operation 959 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 960 [1/1] (0.00ns)   --->   "%lhs_52 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_174, i2 0"   --->   Operation 960 'bitconcatenate' 'lhs_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 961 [1/3] (0.00ns) (grouped into DSP with root node ret_V_48)   --->   "%r_V_304 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_52"   --->   Operation 961 'mul' 'r_V_304' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 962 [1/1] (0.00ns) (grouped into DSP with root node ret_V_48)   --->   "%sext_ln1347_52 = sext i24 %r_V_304"   --->   Operation 962 'sext' 'sext_ln1347_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 963 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_48 = add i34 %lhs_52, i34 %sext_ln1347_52"   --->   Operation 963 'add' 'ret_V_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 964 [2/3] (0.99ns) (grouped into DSP with root node ret_V_49)   --->   "%r_V_305 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_53"   --->   Operation 964 'mul' 'r_V_305' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln1273_54 = sext i16 %tmp_179"   --->   Operation 965 'sext' 'sext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 966 [3/3] (0.99ns) (grouped into DSP with root node ret_V_50)   --->   "%r_V_306 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_54"   --->   Operation 966 'mul' 'r_V_306' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 967 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_62 = add i34 %lhs_67, i34 %sext_ln1347_67"   --->   Operation 967 'add' 'ret_V_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_62, i32 2, i32 33"   --->   Operation 968 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 969 [1/1] (0.00ns)   --->   "%lhs_68 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_205, i2 0"   --->   Operation 969 'bitconcatenate' 'lhs_68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 970 [1/3] (0.00ns) (grouped into DSP with root node ret_V_63)   --->   "%r_V_319 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_68"   --->   Operation 970 'mul' 'r_V_319' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 971 [1/1] (0.00ns) (grouped into DSP with root node ret_V_63)   --->   "%sext_ln1347_68 = sext i24 %r_V_319"   --->   Operation 971 'sext' 'sext_ln1347_68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 972 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_63 = add i34 %lhs_68, i34 %sext_ln1347_68"   --->   Operation 972 'add' 'ret_V_63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 973 [2/3] (0.99ns) (grouped into DSP with root node ret_V_64)   --->   "%r_V_320 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_69"   --->   Operation 973 'mul' 'r_V_320' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln1273_70 = sext i16 %tmp_210"   --->   Operation 974 'sext' 'sext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 975 [3/3] (0.99ns) (grouped into DSP with root node ret_V_65)   --->   "%r_V_321 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_70"   --->   Operation 975 'mul' 'r_V_321' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 976 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_77 = add i34 %lhs_83, i34 %sext_ln1347_83"   --->   Operation 976 'add' 'ret_V_77' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_77, i32 2, i32 33"   --->   Operation 977 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 978 [1/1] (0.00ns)   --->   "%lhs_84 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_236, i2 0"   --->   Operation 978 'bitconcatenate' 'lhs_84' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 979 [1/3] (0.00ns) (grouped into DSP with root node ret_V_78)   --->   "%r_V_334 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_84"   --->   Operation 979 'mul' 'r_V_334' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 980 [1/1] (0.00ns) (grouped into DSP with root node ret_V_78)   --->   "%sext_ln1347_84 = sext i24 %r_V_334"   --->   Operation 980 'sext' 'sext_ln1347_84' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 981 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_78 = add i34 %lhs_84, i34 %sext_ln1347_84"   --->   Operation 981 'add' 'ret_V_78' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 982 [2/3] (0.99ns) (grouped into DSP with root node ret_V_79)   --->   "%r_V_335 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_85"   --->   Operation 982 'mul' 'r_V_335' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln1273_86 = sext i16 %tmp_241"   --->   Operation 983 'sext' 'sext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 984 [3/3] (0.99ns) (grouped into DSP with root node ret_V_80)   --->   "%r_V_336 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_86"   --->   Operation 984 'mul' 'r_V_336' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 985 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_92 = add i34 %lhs_99, i34 %sext_ln1347_99"   --->   Operation 985 'add' 'ret_V_92' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_92, i32 2, i32 33"   --->   Operation 986 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 987 [1/1] (0.00ns)   --->   "%lhs_100 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_267, i2 0"   --->   Operation 987 'bitconcatenate' 'lhs_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 988 [1/3] (0.00ns) (grouped into DSP with root node ret_V_93)   --->   "%r_V_349 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_100"   --->   Operation 988 'mul' 'r_V_349' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 989 [1/1] (0.00ns) (grouped into DSP with root node ret_V_93)   --->   "%sext_ln1347_100 = sext i24 %r_V_349"   --->   Operation 989 'sext' 'sext_ln1347_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 990 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_93 = add i34 %lhs_100, i34 %sext_ln1347_100"   --->   Operation 990 'add' 'ret_V_93' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 991 [2/3] (0.99ns) (grouped into DSP with root node ret_V_94)   --->   "%r_V_350 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_101"   --->   Operation 991 'mul' 'r_V_350' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln1273_102 = sext i16 %tmp_272"   --->   Operation 992 'sext' 'sext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 993 [3/3] (0.99ns) (grouped into DSP with root node ret_V_95)   --->   "%r_V_351 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_102"   --->   Operation 993 'mul' 'r_V_351' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 994 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_107 = add i34 %lhs_115, i34 %sext_ln1347_115"   --->   Operation 994 'add' 'ret_V_107' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_107, i32 2, i32 33"   --->   Operation 995 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 996 [1/1] (0.00ns)   --->   "%lhs_116 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_298, i2 0"   --->   Operation 996 'bitconcatenate' 'lhs_116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 997 [1/3] (0.00ns) (grouped into DSP with root node ret_V_108)   --->   "%r_V_364 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_116"   --->   Operation 997 'mul' 'r_V_364' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 998 [1/1] (0.00ns) (grouped into DSP with root node ret_V_108)   --->   "%sext_ln1347_116 = sext i24 %r_V_364"   --->   Operation 998 'sext' 'sext_ln1347_116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 999 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_108 = add i34 %lhs_116, i34 %sext_ln1347_116"   --->   Operation 999 'add' 'ret_V_108' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1000 [2/3] (0.99ns) (grouped into DSP with root node ret_V_109)   --->   "%r_V_365 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_117"   --->   Operation 1000 'mul' 'r_V_365' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln1273_118 = sext i16 %tmp_303"   --->   Operation 1001 'sext' 'sext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1002 [3/3] (0.99ns) (grouped into DSP with root node ret_V_110)   --->   "%r_V_366 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_118"   --->   Operation 1002 'mul' 'r_V_366' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1003 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_122 = add i34 %lhs_139, i34 %sext_ln1347_131"   --->   Operation 1003 'add' 'ret_V_122' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_122, i32 2, i32 33"   --->   Operation 1004 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1005 [1/1] (0.00ns)   --->   "%lhs_140 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_334, i2 0"   --->   Operation 1005 'bitconcatenate' 'lhs_140' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1006 [1/3] (0.00ns) (grouped into DSP with root node ret_V_123)   --->   "%r_V_379 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_4"   --->   Operation 1006 'mul' 'r_V_379' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1007 [1/1] (0.00ns) (grouped into DSP with root node ret_V_123)   --->   "%sext_ln1347_132 = sext i24 %r_V_379"   --->   Operation 1007 'sext' 'sext_ln1347_132' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1008 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_123 = add i34 %lhs_140, i34 %sext_ln1347_132"   --->   Operation 1008 'add' 'ret_V_123' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1009 [2/3] (0.99ns) (grouped into DSP with root node ret_V_124)   --->   "%r_V_380 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_5"   --->   Operation 1009 'mul' 'r_V_380' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln1273_23 = zext i8 %tmp_339"   --->   Operation 1010 'zext' 'zext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1011 [3/3] (0.99ns) (grouped into DSP with root node ret_V_125)   --->   "%r_V_381 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_6"   --->   Operation 1011 'mul' 'r_V_381' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1012 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_137 = add i34 %lhs_155, i34 %sext_ln1347_147"   --->   Operation 1012 'add' 'ret_V_137' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_137, i32 2, i32 33"   --->   Operation 1013 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1014 [1/1] (0.00ns)   --->   "%lhs_156 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_360, i2 0"   --->   Operation 1014 'bitconcatenate' 'lhs_156' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1015 [1/3] (0.00ns) (grouped into DSP with root node ret_V_138)   --->   "%r_V_394 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_20"   --->   Operation 1015 'mul' 'r_V_394' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1016 [1/1] (0.00ns) (grouped into DSP with root node ret_V_138)   --->   "%sext_ln1347_148 = sext i24 %r_V_394"   --->   Operation 1016 'sext' 'sext_ln1347_148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1017 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_138 = add i34 %lhs_156, i34 %sext_ln1347_148"   --->   Operation 1017 'add' 'ret_V_138' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1018 [2/3] (0.99ns) (grouped into DSP with root node ret_V_139)   --->   "%r_V_395 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_21"   --->   Operation 1018 'mul' 'r_V_395' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1019 [3/3] (0.99ns) (grouped into DSP with root node ret_V_140)   --->   "%r_V_396 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_22"   --->   Operation 1019 'mul' 'r_V_396' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1020 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_152 = add i34 %lhs_171, i34 %sext_ln1347_163"   --->   Operation 1020 'add' 'ret_V_152' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_152, i32 2, i32 33"   --->   Operation 1021 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1022 [1/1] (0.00ns)   --->   "%lhs_172 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_375, i2 0"   --->   Operation 1022 'bitconcatenate' 'lhs_172' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1023 [1/3] (0.00ns) (grouped into DSP with root node ret_V_153)   --->   "%r_V_409 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_36"   --->   Operation 1023 'mul' 'r_V_409' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1024 [1/1] (0.00ns) (grouped into DSP with root node ret_V_153)   --->   "%sext_ln1347_164 = sext i24 %r_V_409"   --->   Operation 1024 'sext' 'sext_ln1347_164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1025 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_153 = add i34 %lhs_172, i34 %sext_ln1347_164"   --->   Operation 1025 'add' 'ret_V_153' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1026 [2/3] (0.99ns) (grouped into DSP with root node ret_V_154)   --->   "%r_V_410 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_37"   --->   Operation 1026 'mul' 'r_V_410' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1027 [3/3] (0.99ns) (grouped into DSP with root node ret_V_155)   --->   "%r_V_411 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_38"   --->   Operation 1027 'mul' 'r_V_411' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1028 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_167 = add i34 %lhs_187, i34 %sext_ln1347_179"   --->   Operation 1028 'add' 'ret_V_167' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_390 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_167, i32 2, i32 33"   --->   Operation 1029 'partselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1030 [1/1] (0.00ns)   --->   "%lhs_188 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_390, i2 0"   --->   Operation 1030 'bitconcatenate' 'lhs_188' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1031 [1/3] (0.00ns) (grouped into DSP with root node ret_V_168)   --->   "%r_V_424 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_52"   --->   Operation 1031 'mul' 'r_V_424' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1032 [1/1] (0.00ns) (grouped into DSP with root node ret_V_168)   --->   "%sext_ln1347_180 = sext i24 %r_V_424"   --->   Operation 1032 'sext' 'sext_ln1347_180' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1033 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_168 = add i34 %lhs_188, i34 %sext_ln1347_180"   --->   Operation 1033 'add' 'ret_V_168' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1034 [2/3] (0.99ns) (grouped into DSP with root node ret_V_169)   --->   "%r_V_425 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_53"   --->   Operation 1034 'mul' 'r_V_425' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1035 [3/3] (0.99ns) (grouped into DSP with root node ret_V_170)   --->   "%r_V_426 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_54"   --->   Operation 1035 'mul' 'r_V_426' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1036 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_182 = add i34 %lhs_203, i34 %sext_ln1347_195"   --->   Operation 1036 'add' 'ret_V_182' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_405 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_182, i32 2, i32 33"   --->   Operation 1037 'partselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1038 [1/1] (0.00ns)   --->   "%lhs_204 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_405, i2 0"   --->   Operation 1038 'bitconcatenate' 'lhs_204' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1039 [1/3] (0.00ns) (grouped into DSP with root node ret_V_183)   --->   "%r_V_439 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_68"   --->   Operation 1039 'mul' 'r_V_439' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1040 [1/1] (0.00ns) (grouped into DSP with root node ret_V_183)   --->   "%sext_ln1347_196 = sext i24 %r_V_439"   --->   Operation 1040 'sext' 'sext_ln1347_196' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1041 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_183 = add i34 %lhs_204, i34 %sext_ln1347_196"   --->   Operation 1041 'add' 'ret_V_183' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1042 [2/3] (0.99ns) (grouped into DSP with root node ret_V_184)   --->   "%r_V_440 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_69"   --->   Operation 1042 'mul' 'r_V_440' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1043 [3/3] (0.99ns) (grouped into DSP with root node ret_V_185)   --->   "%r_V_441 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_70"   --->   Operation 1043 'mul' 'r_V_441' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1044 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_197 = add i34 %lhs_219, i34 %sext_ln1347_211"   --->   Operation 1044 'add' 'ret_V_197' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_197, i32 2, i32 33"   --->   Operation 1045 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1046 [1/1] (0.00ns)   --->   "%lhs_220 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_420, i2 0"   --->   Operation 1046 'bitconcatenate' 'lhs_220' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1047 [1/3] (0.00ns) (grouped into DSP with root node ret_V_198)   --->   "%r_V_454 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_84"   --->   Operation 1047 'mul' 'r_V_454' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1048 [1/1] (0.00ns) (grouped into DSP with root node ret_V_198)   --->   "%sext_ln1347_212 = sext i24 %r_V_454"   --->   Operation 1048 'sext' 'sext_ln1347_212' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1049 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_198 = add i34 %lhs_220, i34 %sext_ln1347_212"   --->   Operation 1049 'add' 'ret_V_198' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1050 [2/3] (0.99ns) (grouped into DSP with root node ret_V_199)   --->   "%r_V_455 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_85"   --->   Operation 1050 'mul' 'r_V_455' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1051 [3/3] (0.99ns) (grouped into DSP with root node ret_V_200)   --->   "%r_V_456 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_86"   --->   Operation 1051 'mul' 'r_V_456' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1052 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_212 = add i34 %lhs_235, i34 %sext_ln1347_227"   --->   Operation 1052 'add' 'ret_V_212' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_212, i32 2, i32 33"   --->   Operation 1053 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1054 [1/1] (0.00ns)   --->   "%lhs_236 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_435, i2 0"   --->   Operation 1054 'bitconcatenate' 'lhs_236' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1055 [1/3] (0.00ns) (grouped into DSP with root node ret_V_213)   --->   "%r_V_469 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_100"   --->   Operation 1055 'mul' 'r_V_469' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1056 [1/1] (0.00ns) (grouped into DSP with root node ret_V_213)   --->   "%sext_ln1347_228 = sext i24 %r_V_469"   --->   Operation 1056 'sext' 'sext_ln1347_228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1057 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_213 = add i34 %lhs_236, i34 %sext_ln1347_228"   --->   Operation 1057 'add' 'ret_V_213' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1058 [2/3] (0.99ns) (grouped into DSP with root node ret_V_214)   --->   "%r_V_470 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_101"   --->   Operation 1058 'mul' 'r_V_470' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1059 [3/3] (0.99ns) (grouped into DSP with root node ret_V_215)   --->   "%r_V_471 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_102"   --->   Operation 1059 'mul' 'r_V_471' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1060 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_227 = add i34 %lhs_251, i34 %sext_ln1347_243"   --->   Operation 1060 'add' 'ret_V_227' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_450 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_227, i32 2, i32 33"   --->   Operation 1061 'partselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1062 [1/1] (0.00ns)   --->   "%lhs_252 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_450, i2 0"   --->   Operation 1062 'bitconcatenate' 'lhs_252' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1063 [1/3] (0.00ns) (grouped into DSP with root node ret_V_228)   --->   "%r_V_484 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_116"   --->   Operation 1063 'mul' 'r_V_484' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1064 [1/1] (0.00ns) (grouped into DSP with root node ret_V_228)   --->   "%sext_ln1347_244 = sext i24 %r_V_484"   --->   Operation 1064 'sext' 'sext_ln1347_244' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1065 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_228 = add i34 %lhs_252, i34 %sext_ln1347_244"   --->   Operation 1065 'add' 'ret_V_228' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1066 [2/3] (0.99ns) (grouped into DSP with root node ret_V_229)   --->   "%r_V_485 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_117"   --->   Operation 1066 'mul' 'r_V_485' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1067 [3/3] (0.99ns) (grouped into DSP with root node ret_V_230)   --->   "%r_V_486 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_118"   --->   Operation 1067 'mul' 'r_V_486' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 1068 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_3 = add i34 %lhs_4, i34 %sext_ln1347_4"   --->   Operation 1068 'add' 'ret_V_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_3, i32 2, i32 33"   --->   Operation 1069 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1070 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_71, i2 0"   --->   Operation 1070 'bitconcatenate' 'lhs_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1071 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_260 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_5"   --->   Operation 1071 'mul' 'r_V_260' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1072 [1/1] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%sext_ln1347_5 = sext i24 %r_V_260"   --->   Operation 1072 'sext' 'sext_ln1347_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1073 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_4 = add i34 %lhs_5, i34 %sext_ln1347_5"   --->   Operation 1073 'add' 'ret_V_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1074 [2/3] (0.99ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_261 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_6"   --->   Operation 1074 'mul' 'r_V_261' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i8 %tmp_79"   --->   Operation 1075 'zext' 'zext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i16 %tmp_78"   --->   Operation 1076 'sext' 'sext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1077 [3/3] (0.99ns) (grouped into DSP with root node ret_V_6)   --->   "%r_V_262 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_7"   --->   Operation 1077 'mul' 'r_V_262' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1078 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_18 = add i34 %lhs_20, i34 %sext_ln1347_20"   --->   Operation 1078 'add' 'ret_V_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_18, i32 2, i32 33"   --->   Operation 1079 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1080 [1/1] (0.00ns)   --->   "%lhs_21 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_113, i2 0"   --->   Operation 1080 'bitconcatenate' 'lhs_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1081 [1/3] (0.00ns) (grouped into DSP with root node ret_V_19)   --->   "%r_V_275 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_21"   --->   Operation 1081 'mul' 'r_V_275' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1082 [1/1] (0.00ns) (grouped into DSP with root node ret_V_19)   --->   "%sext_ln1347_21 = sext i24 %r_V_275"   --->   Operation 1082 'sext' 'sext_ln1347_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1083 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_19 = add i34 %lhs_21, i34 %sext_ln1347_21"   --->   Operation 1083 'add' 'ret_V_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1084 [2/3] (0.99ns) (grouped into DSP with root node ret_V_20)   --->   "%r_V_276 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_22"   --->   Operation 1084 'mul' 'r_V_276' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i16 %tmp_118"   --->   Operation 1085 'sext' 'sext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1086 [3/3] (0.99ns) (grouped into DSP with root node ret_V_21)   --->   "%r_V_277 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_23"   --->   Operation 1086 'mul' 'r_V_277' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1087 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_33 = add i34 %lhs_36, i34 %sext_ln1347_36"   --->   Operation 1087 'add' 'ret_V_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_33, i32 2, i32 33"   --->   Operation 1088 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1089 [1/1] (0.00ns)   --->   "%lhs_37 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_144, i2 0"   --->   Operation 1089 'bitconcatenate' 'lhs_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1090 [1/3] (0.00ns) (grouped into DSP with root node ret_V_34)   --->   "%r_V_290 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_37"   --->   Operation 1090 'mul' 'r_V_290' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1091 [1/1] (0.00ns) (grouped into DSP with root node ret_V_34)   --->   "%sext_ln1347_37 = sext i24 %r_V_290"   --->   Operation 1091 'sext' 'sext_ln1347_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1092 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_34 = add i34 %lhs_37, i34 %sext_ln1347_37"   --->   Operation 1092 'add' 'ret_V_34' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1093 [2/3] (0.99ns) (grouped into DSP with root node ret_V_35)   --->   "%r_V_291 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_38"   --->   Operation 1093 'mul' 'r_V_291' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln1273_39 = sext i16 %tmp_149"   --->   Operation 1094 'sext' 'sext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1095 [3/3] (0.99ns) (grouped into DSP with root node ret_V_36)   --->   "%r_V_292 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_39"   --->   Operation 1095 'mul' 'r_V_292' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1096 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_48 = add i34 %lhs_52, i34 %sext_ln1347_52"   --->   Operation 1096 'add' 'ret_V_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_48, i32 2, i32 33"   --->   Operation 1097 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1098 [1/1] (0.00ns)   --->   "%lhs_53 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_176, i2 0"   --->   Operation 1098 'bitconcatenate' 'lhs_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1099 [1/3] (0.00ns) (grouped into DSP with root node ret_V_49)   --->   "%r_V_305 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_53"   --->   Operation 1099 'mul' 'r_V_305' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1100 [1/1] (0.00ns) (grouped into DSP with root node ret_V_49)   --->   "%sext_ln1347_53 = sext i24 %r_V_305"   --->   Operation 1100 'sext' 'sext_ln1347_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1101 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_49 = add i34 %lhs_53, i34 %sext_ln1347_53"   --->   Operation 1101 'add' 'ret_V_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1102 [2/3] (0.99ns) (grouped into DSP with root node ret_V_50)   --->   "%r_V_306 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_54"   --->   Operation 1102 'mul' 'r_V_306' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln1273_55 = sext i16 %tmp_181"   --->   Operation 1103 'sext' 'sext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1104 [3/3] (0.99ns) (grouped into DSP with root node ret_V_51)   --->   "%r_V_307 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_55"   --->   Operation 1104 'mul' 'r_V_307' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1105 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_63 = add i34 %lhs_68, i34 %sext_ln1347_68"   --->   Operation 1105 'add' 'ret_V_63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_63, i32 2, i32 33"   --->   Operation 1106 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1107 [1/1] (0.00ns)   --->   "%lhs_69 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_207, i2 0"   --->   Operation 1107 'bitconcatenate' 'lhs_69' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1108 [1/3] (0.00ns) (grouped into DSP with root node ret_V_64)   --->   "%r_V_320 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_69"   --->   Operation 1108 'mul' 'r_V_320' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1109 [1/1] (0.00ns) (grouped into DSP with root node ret_V_64)   --->   "%sext_ln1347_69 = sext i24 %r_V_320"   --->   Operation 1109 'sext' 'sext_ln1347_69' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1110 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_64 = add i34 %lhs_69, i34 %sext_ln1347_69"   --->   Operation 1110 'add' 'ret_V_64' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1111 [2/3] (0.99ns) (grouped into DSP with root node ret_V_65)   --->   "%r_V_321 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_70"   --->   Operation 1111 'mul' 'r_V_321' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln1273_71 = sext i16 %tmp_212"   --->   Operation 1112 'sext' 'sext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1113 [3/3] (0.99ns) (grouped into DSP with root node ret_V_66)   --->   "%r_V_322 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_71"   --->   Operation 1113 'mul' 'r_V_322' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1114 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_78 = add i34 %lhs_84, i34 %sext_ln1347_84"   --->   Operation 1114 'add' 'ret_V_78' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_78, i32 2, i32 33"   --->   Operation 1115 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1116 [1/1] (0.00ns)   --->   "%lhs_85 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_238, i2 0"   --->   Operation 1116 'bitconcatenate' 'lhs_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1117 [1/3] (0.00ns) (grouped into DSP with root node ret_V_79)   --->   "%r_V_335 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_85"   --->   Operation 1117 'mul' 'r_V_335' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1118 [1/1] (0.00ns) (grouped into DSP with root node ret_V_79)   --->   "%sext_ln1347_85 = sext i24 %r_V_335"   --->   Operation 1118 'sext' 'sext_ln1347_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1119 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_79 = add i34 %lhs_85, i34 %sext_ln1347_85"   --->   Operation 1119 'add' 'ret_V_79' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1120 [2/3] (0.99ns) (grouped into DSP with root node ret_V_80)   --->   "%r_V_336 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_86"   --->   Operation 1120 'mul' 'r_V_336' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln1273_87 = sext i16 %tmp_243"   --->   Operation 1121 'sext' 'sext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1122 [3/3] (0.99ns) (grouped into DSP with root node ret_V_81)   --->   "%r_V_337 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_87"   --->   Operation 1122 'mul' 'r_V_337' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1123 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_93 = add i34 %lhs_100, i34 %sext_ln1347_100"   --->   Operation 1123 'add' 'ret_V_93' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_93, i32 2, i32 33"   --->   Operation 1124 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1125 [1/1] (0.00ns)   --->   "%lhs_101 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_269, i2 0"   --->   Operation 1125 'bitconcatenate' 'lhs_101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1126 [1/3] (0.00ns) (grouped into DSP with root node ret_V_94)   --->   "%r_V_350 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_101"   --->   Operation 1126 'mul' 'r_V_350' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1127 [1/1] (0.00ns) (grouped into DSP with root node ret_V_94)   --->   "%sext_ln1347_101 = sext i24 %r_V_350"   --->   Operation 1127 'sext' 'sext_ln1347_101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1128 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_94 = add i34 %lhs_101, i34 %sext_ln1347_101"   --->   Operation 1128 'add' 'ret_V_94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1129 [2/3] (0.99ns) (grouped into DSP with root node ret_V_95)   --->   "%r_V_351 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_102"   --->   Operation 1129 'mul' 'r_V_351' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln1273_103 = sext i16 %tmp_274"   --->   Operation 1130 'sext' 'sext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1131 [3/3] (0.99ns) (grouped into DSP with root node ret_V_96)   --->   "%r_V_352 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_103"   --->   Operation 1131 'mul' 'r_V_352' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1132 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_108 = add i34 %lhs_116, i34 %sext_ln1347_116"   --->   Operation 1132 'add' 'ret_V_108' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_108, i32 2, i32 33"   --->   Operation 1133 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1134 [1/1] (0.00ns)   --->   "%lhs_117 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_300, i2 0"   --->   Operation 1134 'bitconcatenate' 'lhs_117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1135 [1/3] (0.00ns) (grouped into DSP with root node ret_V_109)   --->   "%r_V_365 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_117"   --->   Operation 1135 'mul' 'r_V_365' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1136 [1/1] (0.00ns) (grouped into DSP with root node ret_V_109)   --->   "%sext_ln1347_117 = sext i24 %r_V_365"   --->   Operation 1136 'sext' 'sext_ln1347_117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1137 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_109 = add i34 %lhs_117, i34 %sext_ln1347_117"   --->   Operation 1137 'add' 'ret_V_109' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1138 [2/3] (0.99ns) (grouped into DSP with root node ret_V_110)   --->   "%r_V_366 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_118"   --->   Operation 1138 'mul' 'r_V_366' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln1273_119 = sext i16 %tmp_305"   --->   Operation 1139 'sext' 'sext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1140 [3/3] (0.99ns) (grouped into DSP with root node ret_V_111)   --->   "%r_V_367 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_119"   --->   Operation 1140 'mul' 'r_V_367' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1141 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_123 = add i34 %lhs_140, i34 %sext_ln1347_132"   --->   Operation 1141 'add' 'ret_V_123' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_123, i32 2, i32 33"   --->   Operation 1142 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1143 [1/1] (0.00ns)   --->   "%lhs_141 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_336, i2 0"   --->   Operation 1143 'bitconcatenate' 'lhs_141' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1144 [1/3] (0.00ns) (grouped into DSP with root node ret_V_124)   --->   "%r_V_380 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_5"   --->   Operation 1144 'mul' 'r_V_380' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1145 [1/1] (0.00ns) (grouped into DSP with root node ret_V_124)   --->   "%sext_ln1347_133 = sext i24 %r_V_380"   --->   Operation 1145 'sext' 'sext_ln1347_133' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1146 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_124 = add i34 %lhs_141, i34 %sext_ln1347_133"   --->   Operation 1146 'add' 'ret_V_124' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1147 [2/3] (0.99ns) (grouped into DSP with root node ret_V_125)   --->   "%r_V_381 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_6"   --->   Operation 1147 'mul' 'r_V_381' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln1273_24 = zext i8 %tmp_341"   --->   Operation 1148 'zext' 'zext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1149 [3/3] (0.99ns) (grouped into DSP with root node ret_V_126)   --->   "%r_V_382 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_7"   --->   Operation 1149 'mul' 'r_V_382' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1150 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_138 = add i34 %lhs_156, i34 %sext_ln1347_148"   --->   Operation 1150 'add' 'ret_V_138' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_138, i32 2, i32 33"   --->   Operation 1151 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1152 [1/1] (0.00ns)   --->   "%lhs_157 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_361, i2 0"   --->   Operation 1152 'bitconcatenate' 'lhs_157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1153 [1/3] (0.00ns) (grouped into DSP with root node ret_V_139)   --->   "%r_V_395 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_21"   --->   Operation 1153 'mul' 'r_V_395' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1154 [1/1] (0.00ns) (grouped into DSP with root node ret_V_139)   --->   "%sext_ln1347_149 = sext i24 %r_V_395"   --->   Operation 1154 'sext' 'sext_ln1347_149' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1155 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_139 = add i34 %lhs_157, i34 %sext_ln1347_149"   --->   Operation 1155 'add' 'ret_V_139' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1156 [2/3] (0.99ns) (grouped into DSP with root node ret_V_140)   --->   "%r_V_396 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_22"   --->   Operation 1156 'mul' 'r_V_396' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1157 [3/3] (0.99ns) (grouped into DSP with root node ret_V_141)   --->   "%r_V_397 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_23"   --->   Operation 1157 'mul' 'r_V_397' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1158 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_153 = add i34 %lhs_172, i34 %sext_ln1347_164"   --->   Operation 1158 'add' 'ret_V_153' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_153, i32 2, i32 33"   --->   Operation 1159 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1160 [1/1] (0.00ns)   --->   "%lhs_173 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_376, i2 0"   --->   Operation 1160 'bitconcatenate' 'lhs_173' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1161 [1/3] (0.00ns) (grouped into DSP with root node ret_V_154)   --->   "%r_V_410 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_37"   --->   Operation 1161 'mul' 'r_V_410' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1162 [1/1] (0.00ns) (grouped into DSP with root node ret_V_154)   --->   "%sext_ln1347_165 = sext i24 %r_V_410"   --->   Operation 1162 'sext' 'sext_ln1347_165' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1163 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_154 = add i34 %lhs_173, i34 %sext_ln1347_165"   --->   Operation 1163 'add' 'ret_V_154' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1164 [2/3] (0.99ns) (grouped into DSP with root node ret_V_155)   --->   "%r_V_411 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_38"   --->   Operation 1164 'mul' 'r_V_411' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1165 [3/3] (0.99ns) (grouped into DSP with root node ret_V_156)   --->   "%r_V_412 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_39"   --->   Operation 1165 'mul' 'r_V_412' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1166 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_168 = add i34 %lhs_188, i34 %sext_ln1347_180"   --->   Operation 1166 'add' 'ret_V_168' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_168, i32 2, i32 33"   --->   Operation 1167 'partselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1168 [1/1] (0.00ns)   --->   "%lhs_189 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_391, i2 0"   --->   Operation 1168 'bitconcatenate' 'lhs_189' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1169 [1/3] (0.00ns) (grouped into DSP with root node ret_V_169)   --->   "%r_V_425 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_53"   --->   Operation 1169 'mul' 'r_V_425' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1170 [1/1] (0.00ns) (grouped into DSP with root node ret_V_169)   --->   "%sext_ln1347_181 = sext i24 %r_V_425"   --->   Operation 1170 'sext' 'sext_ln1347_181' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1171 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_169 = add i34 %lhs_189, i34 %sext_ln1347_181"   --->   Operation 1171 'add' 'ret_V_169' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1172 [2/3] (0.99ns) (grouped into DSP with root node ret_V_170)   --->   "%r_V_426 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_54"   --->   Operation 1172 'mul' 'r_V_426' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1173 [3/3] (0.99ns) (grouped into DSP with root node ret_V_171)   --->   "%r_V_427 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_55"   --->   Operation 1173 'mul' 'r_V_427' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1174 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_183 = add i34 %lhs_204, i34 %sext_ln1347_196"   --->   Operation 1174 'add' 'ret_V_183' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_183, i32 2, i32 33"   --->   Operation 1175 'partselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1176 [1/1] (0.00ns)   --->   "%lhs_205 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_406, i2 0"   --->   Operation 1176 'bitconcatenate' 'lhs_205' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1177 [1/3] (0.00ns) (grouped into DSP with root node ret_V_184)   --->   "%r_V_440 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_69"   --->   Operation 1177 'mul' 'r_V_440' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1178 [1/1] (0.00ns) (grouped into DSP with root node ret_V_184)   --->   "%sext_ln1347_197 = sext i24 %r_V_440"   --->   Operation 1178 'sext' 'sext_ln1347_197' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1179 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_184 = add i34 %lhs_205, i34 %sext_ln1347_197"   --->   Operation 1179 'add' 'ret_V_184' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1180 [2/3] (0.99ns) (grouped into DSP with root node ret_V_185)   --->   "%r_V_441 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_70"   --->   Operation 1180 'mul' 'r_V_441' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1181 [3/3] (0.99ns) (grouped into DSP with root node ret_V_186)   --->   "%r_V_442 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_71"   --->   Operation 1181 'mul' 'r_V_442' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1182 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_198 = add i34 %lhs_220, i34 %sext_ln1347_212"   --->   Operation 1182 'add' 'ret_V_198' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_198, i32 2, i32 33"   --->   Operation 1183 'partselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1184 [1/1] (0.00ns)   --->   "%lhs_221 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_421, i2 0"   --->   Operation 1184 'bitconcatenate' 'lhs_221' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1185 [1/3] (0.00ns) (grouped into DSP with root node ret_V_199)   --->   "%r_V_455 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_85"   --->   Operation 1185 'mul' 'r_V_455' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1186 [1/1] (0.00ns) (grouped into DSP with root node ret_V_199)   --->   "%sext_ln1347_213 = sext i24 %r_V_455"   --->   Operation 1186 'sext' 'sext_ln1347_213' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1187 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_199 = add i34 %lhs_221, i34 %sext_ln1347_213"   --->   Operation 1187 'add' 'ret_V_199' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1188 [2/3] (0.99ns) (grouped into DSP with root node ret_V_200)   --->   "%r_V_456 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_86"   --->   Operation 1188 'mul' 'r_V_456' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1189 [3/3] (0.99ns) (grouped into DSP with root node ret_V_201)   --->   "%r_V_457 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_87"   --->   Operation 1189 'mul' 'r_V_457' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1190 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_213 = add i34 %lhs_236, i34 %sext_ln1347_228"   --->   Operation 1190 'add' 'ret_V_213' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_436 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_213, i32 2, i32 33"   --->   Operation 1191 'partselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1192 [1/1] (0.00ns)   --->   "%lhs_237 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_436, i2 0"   --->   Operation 1192 'bitconcatenate' 'lhs_237' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1193 [1/3] (0.00ns) (grouped into DSP with root node ret_V_214)   --->   "%r_V_470 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_101"   --->   Operation 1193 'mul' 'r_V_470' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1194 [1/1] (0.00ns) (grouped into DSP with root node ret_V_214)   --->   "%sext_ln1347_229 = sext i24 %r_V_470"   --->   Operation 1194 'sext' 'sext_ln1347_229' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1195 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_214 = add i34 %lhs_237, i34 %sext_ln1347_229"   --->   Operation 1195 'add' 'ret_V_214' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1196 [2/3] (0.99ns) (grouped into DSP with root node ret_V_215)   --->   "%r_V_471 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_102"   --->   Operation 1196 'mul' 'r_V_471' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1197 [3/3] (0.99ns) (grouped into DSP with root node ret_V_216)   --->   "%r_V_472 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_103"   --->   Operation 1197 'mul' 'r_V_472' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1198 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_228 = add i34 %lhs_252, i34 %sext_ln1347_244"   --->   Operation 1198 'add' 'ret_V_228' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_451 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_228, i32 2, i32 33"   --->   Operation 1199 'partselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1200 [1/1] (0.00ns)   --->   "%lhs_253 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_451, i2 0"   --->   Operation 1200 'bitconcatenate' 'lhs_253' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1201 [1/3] (0.00ns) (grouped into DSP with root node ret_V_229)   --->   "%r_V_485 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_117"   --->   Operation 1201 'mul' 'r_V_485' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1202 [1/1] (0.00ns) (grouped into DSP with root node ret_V_229)   --->   "%sext_ln1347_245 = sext i24 %r_V_485"   --->   Operation 1202 'sext' 'sext_ln1347_245' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1203 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_229 = add i34 %lhs_253, i34 %sext_ln1347_245"   --->   Operation 1203 'add' 'ret_V_229' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1204 [2/3] (0.99ns) (grouped into DSP with root node ret_V_230)   --->   "%r_V_486 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_118"   --->   Operation 1204 'mul' 'r_V_486' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1205 [3/3] (0.99ns) (grouped into DSP with root node ret_V_231)   --->   "%r_V_487 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_119"   --->   Operation 1205 'mul' 'r_V_487' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 1206 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_4 = add i34 %lhs_5, i34 %sext_ln1347_5"   --->   Operation 1206 'add' 'ret_V_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_4, i32 2, i32 33"   --->   Operation 1207 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1208 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_74, i2 0"   --->   Operation 1208 'bitconcatenate' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1209 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_261 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_6"   --->   Operation 1209 'mul' 'r_V_261' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1210 [1/1] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%sext_ln1347_6 = sext i24 %r_V_261"   --->   Operation 1210 'sext' 'sext_ln1347_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1211 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_5 = add i34 %lhs_6, i34 %sext_ln1347_6"   --->   Operation 1211 'add' 'ret_V_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1212 [2/3] (0.99ns) (grouped into DSP with root node ret_V_6)   --->   "%r_V_262 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_7"   --->   Operation 1212 'mul' 'r_V_262' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i8 %tmp_82"   --->   Operation 1213 'zext' 'zext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i16 %tmp_81"   --->   Operation 1214 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1215 [3/3] (0.99ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_263 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_8"   --->   Operation 1215 'mul' 'r_V_263' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1216 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_19 = add i34 %lhs_21, i34 %sext_ln1347_21"   --->   Operation 1216 'add' 'ret_V_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_19, i32 2, i32 33"   --->   Operation 1217 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1218 [1/1] (0.00ns)   --->   "%lhs_22 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_115, i2 0"   --->   Operation 1218 'bitconcatenate' 'lhs_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1219 [1/3] (0.00ns) (grouped into DSP with root node ret_V_20)   --->   "%r_V_276 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_22"   --->   Operation 1219 'mul' 'r_V_276' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1220 [1/1] (0.00ns) (grouped into DSP with root node ret_V_20)   --->   "%sext_ln1347_22 = sext i24 %r_V_276"   --->   Operation 1220 'sext' 'sext_ln1347_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1221 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_20 = add i34 %lhs_22, i34 %sext_ln1347_22"   --->   Operation 1221 'add' 'ret_V_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1222 [2/3] (0.99ns) (grouped into DSP with root node ret_V_21)   --->   "%r_V_277 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_23"   --->   Operation 1222 'mul' 'r_V_277' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i16 %tmp_120"   --->   Operation 1223 'sext' 'sext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1224 [3/3] (0.99ns) (grouped into DSP with root node ret_V_22)   --->   "%r_V_278 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_24"   --->   Operation 1224 'mul' 'r_V_278' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1225 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_34 = add i34 %lhs_37, i34 %sext_ln1347_37"   --->   Operation 1225 'add' 'ret_V_34' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_34, i32 2, i32 33"   --->   Operation 1226 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1227 [1/1] (0.00ns)   --->   "%lhs_38 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_146, i2 0"   --->   Operation 1227 'bitconcatenate' 'lhs_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1228 [1/3] (0.00ns) (grouped into DSP with root node ret_V_35)   --->   "%r_V_291 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_38"   --->   Operation 1228 'mul' 'r_V_291' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1229 [1/1] (0.00ns) (grouped into DSP with root node ret_V_35)   --->   "%sext_ln1347_38 = sext i24 %r_V_291"   --->   Operation 1229 'sext' 'sext_ln1347_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1230 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_35 = add i34 %lhs_38, i34 %sext_ln1347_38"   --->   Operation 1230 'add' 'ret_V_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1231 [2/3] (0.99ns) (grouped into DSP with root node ret_V_36)   --->   "%r_V_292 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_39"   --->   Operation 1231 'mul' 'r_V_292' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln1273_40 = sext i16 %tmp_151"   --->   Operation 1232 'sext' 'sext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1233 [3/3] (0.99ns) (grouped into DSP with root node ret_V_37)   --->   "%r_V_293 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_40"   --->   Operation 1233 'mul' 'r_V_293' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1234 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_49 = add i34 %lhs_53, i34 %sext_ln1347_53"   --->   Operation 1234 'add' 'ret_V_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_49, i32 2, i32 33"   --->   Operation 1235 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1236 [1/1] (0.00ns)   --->   "%lhs_54 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_178, i2 0"   --->   Operation 1236 'bitconcatenate' 'lhs_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1237 [1/3] (0.00ns) (grouped into DSP with root node ret_V_50)   --->   "%r_V_306 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_54"   --->   Operation 1237 'mul' 'r_V_306' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1238 [1/1] (0.00ns) (grouped into DSP with root node ret_V_50)   --->   "%sext_ln1347_54 = sext i24 %r_V_306"   --->   Operation 1238 'sext' 'sext_ln1347_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1239 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_50 = add i34 %lhs_54, i34 %sext_ln1347_54"   --->   Operation 1239 'add' 'ret_V_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1240 [2/3] (0.99ns) (grouped into DSP with root node ret_V_51)   --->   "%r_V_307 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_55"   --->   Operation 1240 'mul' 'r_V_307' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln1273_56 = sext i16 %tmp_183"   --->   Operation 1241 'sext' 'sext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1242 [3/3] (0.99ns) (grouped into DSP with root node ret_V_52)   --->   "%r_V_308 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_56"   --->   Operation 1242 'mul' 'r_V_308' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1243 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_64 = add i34 %lhs_69, i34 %sext_ln1347_69"   --->   Operation 1243 'add' 'ret_V_64' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_64, i32 2, i32 33"   --->   Operation 1244 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1245 [1/1] (0.00ns)   --->   "%lhs_70 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_209, i2 0"   --->   Operation 1245 'bitconcatenate' 'lhs_70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1246 [1/3] (0.00ns) (grouped into DSP with root node ret_V_65)   --->   "%r_V_321 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_70"   --->   Operation 1246 'mul' 'r_V_321' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1247 [1/1] (0.00ns) (grouped into DSP with root node ret_V_65)   --->   "%sext_ln1347_70 = sext i24 %r_V_321"   --->   Operation 1247 'sext' 'sext_ln1347_70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1248 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_65 = add i34 %lhs_70, i34 %sext_ln1347_70"   --->   Operation 1248 'add' 'ret_V_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1249 [2/3] (0.99ns) (grouped into DSP with root node ret_V_66)   --->   "%r_V_322 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_71"   --->   Operation 1249 'mul' 'r_V_322' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln1273_72 = sext i16 %tmp_214"   --->   Operation 1250 'sext' 'sext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1251 [3/3] (0.99ns) (grouped into DSP with root node ret_V_67)   --->   "%r_V_323 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_72"   --->   Operation 1251 'mul' 'r_V_323' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1252 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_79 = add i34 %lhs_85, i34 %sext_ln1347_85"   --->   Operation 1252 'add' 'ret_V_79' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_79, i32 2, i32 33"   --->   Operation 1253 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1254 [1/1] (0.00ns)   --->   "%lhs_86 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_240, i2 0"   --->   Operation 1254 'bitconcatenate' 'lhs_86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1255 [1/3] (0.00ns) (grouped into DSP with root node ret_V_80)   --->   "%r_V_336 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_86"   --->   Operation 1255 'mul' 'r_V_336' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1256 [1/1] (0.00ns) (grouped into DSP with root node ret_V_80)   --->   "%sext_ln1347_86 = sext i24 %r_V_336"   --->   Operation 1256 'sext' 'sext_ln1347_86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1257 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_80 = add i34 %lhs_86, i34 %sext_ln1347_86"   --->   Operation 1257 'add' 'ret_V_80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1258 [2/3] (0.99ns) (grouped into DSP with root node ret_V_81)   --->   "%r_V_337 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_87"   --->   Operation 1258 'mul' 'r_V_337' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln1273_88 = sext i16 %tmp_245"   --->   Operation 1259 'sext' 'sext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1260 [3/3] (0.99ns) (grouped into DSP with root node ret_V_82)   --->   "%r_V_338 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_88"   --->   Operation 1260 'mul' 'r_V_338' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1261 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_94 = add i34 %lhs_101, i34 %sext_ln1347_101"   --->   Operation 1261 'add' 'ret_V_94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_94, i32 2, i32 33"   --->   Operation 1262 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1263 [1/1] (0.00ns)   --->   "%lhs_102 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_271, i2 0"   --->   Operation 1263 'bitconcatenate' 'lhs_102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1264 [1/3] (0.00ns) (grouped into DSP with root node ret_V_95)   --->   "%r_V_351 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_102"   --->   Operation 1264 'mul' 'r_V_351' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1265 [1/1] (0.00ns) (grouped into DSP with root node ret_V_95)   --->   "%sext_ln1347_102 = sext i24 %r_V_351"   --->   Operation 1265 'sext' 'sext_ln1347_102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1266 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_95 = add i34 %lhs_102, i34 %sext_ln1347_102"   --->   Operation 1266 'add' 'ret_V_95' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1267 [2/3] (0.99ns) (grouped into DSP with root node ret_V_96)   --->   "%r_V_352 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_103"   --->   Operation 1267 'mul' 'r_V_352' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln1273_104 = sext i16 %tmp_276"   --->   Operation 1268 'sext' 'sext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1269 [3/3] (0.99ns) (grouped into DSP with root node ret_V_97)   --->   "%r_V_353 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_104"   --->   Operation 1269 'mul' 'r_V_353' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1270 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_109 = add i34 %lhs_117, i34 %sext_ln1347_117"   --->   Operation 1270 'add' 'ret_V_109' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_109, i32 2, i32 33"   --->   Operation 1271 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1272 [1/1] (0.00ns)   --->   "%lhs_118 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_302, i2 0"   --->   Operation 1272 'bitconcatenate' 'lhs_118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1273 [1/3] (0.00ns) (grouped into DSP with root node ret_V_110)   --->   "%r_V_366 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_118"   --->   Operation 1273 'mul' 'r_V_366' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1274 [1/1] (0.00ns) (grouped into DSP with root node ret_V_110)   --->   "%sext_ln1347_118 = sext i24 %r_V_366"   --->   Operation 1274 'sext' 'sext_ln1347_118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1275 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_110 = add i34 %lhs_118, i34 %sext_ln1347_118"   --->   Operation 1275 'add' 'ret_V_110' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1276 [2/3] (0.99ns) (grouped into DSP with root node ret_V_111)   --->   "%r_V_367 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_119"   --->   Operation 1276 'mul' 'r_V_367' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln1273_120 = sext i16 %tmp_307"   --->   Operation 1277 'sext' 'sext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1278 [3/3] (0.99ns) (grouped into DSP with root node ret_V_112)   --->   "%r_V_368 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_120"   --->   Operation 1278 'mul' 'r_V_368' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1279 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_124 = add i34 %lhs_141, i34 %sext_ln1347_133"   --->   Operation 1279 'add' 'ret_V_124' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_124, i32 2, i32 33"   --->   Operation 1280 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1281 [1/1] (0.00ns)   --->   "%lhs_142 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_338, i2 0"   --->   Operation 1281 'bitconcatenate' 'lhs_142' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1282 [1/3] (0.00ns) (grouped into DSP with root node ret_V_125)   --->   "%r_V_381 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_6"   --->   Operation 1282 'mul' 'r_V_381' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1283 [1/1] (0.00ns) (grouped into DSP with root node ret_V_125)   --->   "%sext_ln1347_134 = sext i24 %r_V_381"   --->   Operation 1283 'sext' 'sext_ln1347_134' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1284 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_125 = add i34 %lhs_142, i34 %sext_ln1347_134"   --->   Operation 1284 'add' 'ret_V_125' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1285 [2/3] (0.99ns) (grouped into DSP with root node ret_V_126)   --->   "%r_V_382 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_7"   --->   Operation 1285 'mul' 'r_V_382' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln1273_25 = zext i8 %tmp_343"   --->   Operation 1286 'zext' 'zext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1287 [3/3] (0.99ns) (grouped into DSP with root node ret_V_127)   --->   "%r_V_383 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_8"   --->   Operation 1287 'mul' 'r_V_383' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1288 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_139 = add i34 %lhs_157, i34 %sext_ln1347_149"   --->   Operation 1288 'add' 'ret_V_139' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_139, i32 2, i32 33"   --->   Operation 1289 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1290 [1/1] (0.00ns)   --->   "%lhs_158 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_362, i2 0"   --->   Operation 1290 'bitconcatenate' 'lhs_158' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1291 [1/3] (0.00ns) (grouped into DSP with root node ret_V_140)   --->   "%r_V_396 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_22"   --->   Operation 1291 'mul' 'r_V_396' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1292 [1/1] (0.00ns) (grouped into DSP with root node ret_V_140)   --->   "%sext_ln1347_150 = sext i24 %r_V_396"   --->   Operation 1292 'sext' 'sext_ln1347_150' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1293 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_140 = add i34 %lhs_158, i34 %sext_ln1347_150"   --->   Operation 1293 'add' 'ret_V_140' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1294 [2/3] (0.99ns) (grouped into DSP with root node ret_V_141)   --->   "%r_V_397 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_23"   --->   Operation 1294 'mul' 'r_V_397' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1295 [3/3] (0.99ns) (grouped into DSP with root node ret_V_142)   --->   "%r_V_398 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_24"   --->   Operation 1295 'mul' 'r_V_398' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1296 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_154 = add i34 %lhs_173, i34 %sext_ln1347_165"   --->   Operation 1296 'add' 'ret_V_154' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_154, i32 2, i32 33"   --->   Operation 1297 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1298 [1/1] (0.00ns)   --->   "%lhs_174 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_377, i2 0"   --->   Operation 1298 'bitconcatenate' 'lhs_174' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1299 [1/3] (0.00ns) (grouped into DSP with root node ret_V_155)   --->   "%r_V_411 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_38"   --->   Operation 1299 'mul' 'r_V_411' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1300 [1/1] (0.00ns) (grouped into DSP with root node ret_V_155)   --->   "%sext_ln1347_166 = sext i24 %r_V_411"   --->   Operation 1300 'sext' 'sext_ln1347_166' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1301 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_155 = add i34 %lhs_174, i34 %sext_ln1347_166"   --->   Operation 1301 'add' 'ret_V_155' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1302 [2/3] (0.99ns) (grouped into DSP with root node ret_V_156)   --->   "%r_V_412 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_39"   --->   Operation 1302 'mul' 'r_V_412' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1303 [3/3] (0.99ns) (grouped into DSP with root node ret_V_157)   --->   "%r_V_413 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_40"   --->   Operation 1303 'mul' 'r_V_413' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1304 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_169 = add i34 %lhs_189, i34 %sext_ln1347_181"   --->   Operation 1304 'add' 'ret_V_169' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_392 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_169, i32 2, i32 33"   --->   Operation 1305 'partselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1306 [1/1] (0.00ns)   --->   "%lhs_190 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_392, i2 0"   --->   Operation 1306 'bitconcatenate' 'lhs_190' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1307 [1/3] (0.00ns) (grouped into DSP with root node ret_V_170)   --->   "%r_V_426 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_54"   --->   Operation 1307 'mul' 'r_V_426' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1308 [1/1] (0.00ns) (grouped into DSP with root node ret_V_170)   --->   "%sext_ln1347_182 = sext i24 %r_V_426"   --->   Operation 1308 'sext' 'sext_ln1347_182' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1309 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_170 = add i34 %lhs_190, i34 %sext_ln1347_182"   --->   Operation 1309 'add' 'ret_V_170' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1310 [2/3] (0.99ns) (grouped into DSP with root node ret_V_171)   --->   "%r_V_427 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_55"   --->   Operation 1310 'mul' 'r_V_427' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1311 [3/3] (0.99ns) (grouped into DSP with root node ret_V_172)   --->   "%r_V_428 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_56"   --->   Operation 1311 'mul' 'r_V_428' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1312 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_184 = add i34 %lhs_205, i34 %sext_ln1347_197"   --->   Operation 1312 'add' 'ret_V_184' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_407 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_184, i32 2, i32 33"   --->   Operation 1313 'partselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1314 [1/1] (0.00ns)   --->   "%lhs_206 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_407, i2 0"   --->   Operation 1314 'bitconcatenate' 'lhs_206' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1315 [1/3] (0.00ns) (grouped into DSP with root node ret_V_185)   --->   "%r_V_441 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_70"   --->   Operation 1315 'mul' 'r_V_441' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1316 [1/1] (0.00ns) (grouped into DSP with root node ret_V_185)   --->   "%sext_ln1347_198 = sext i24 %r_V_441"   --->   Operation 1316 'sext' 'sext_ln1347_198' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1317 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_185 = add i34 %lhs_206, i34 %sext_ln1347_198"   --->   Operation 1317 'add' 'ret_V_185' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1318 [2/3] (0.99ns) (grouped into DSP with root node ret_V_186)   --->   "%r_V_442 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_71"   --->   Operation 1318 'mul' 'r_V_442' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1319 [3/3] (0.99ns) (grouped into DSP with root node ret_V_187)   --->   "%r_V_443 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_72"   --->   Operation 1319 'mul' 'r_V_443' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1320 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_199 = add i34 %lhs_221, i34 %sext_ln1347_213"   --->   Operation 1320 'add' 'ret_V_199' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_199, i32 2, i32 33"   --->   Operation 1321 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1322 [1/1] (0.00ns)   --->   "%lhs_222 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_422, i2 0"   --->   Operation 1322 'bitconcatenate' 'lhs_222' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1323 [1/3] (0.00ns) (grouped into DSP with root node ret_V_200)   --->   "%r_V_456 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_86"   --->   Operation 1323 'mul' 'r_V_456' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1324 [1/1] (0.00ns) (grouped into DSP with root node ret_V_200)   --->   "%sext_ln1347_214 = sext i24 %r_V_456"   --->   Operation 1324 'sext' 'sext_ln1347_214' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1325 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_200 = add i34 %lhs_222, i34 %sext_ln1347_214"   --->   Operation 1325 'add' 'ret_V_200' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1326 [2/3] (0.99ns) (grouped into DSP with root node ret_V_201)   --->   "%r_V_457 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_87"   --->   Operation 1326 'mul' 'r_V_457' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1327 [3/3] (0.99ns) (grouped into DSP with root node ret_V_202)   --->   "%r_V_458 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_88"   --->   Operation 1327 'mul' 'r_V_458' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1328 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_214 = add i34 %lhs_237, i34 %sext_ln1347_229"   --->   Operation 1328 'add' 'ret_V_214' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_214, i32 2, i32 33"   --->   Operation 1329 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1330 [1/1] (0.00ns)   --->   "%lhs_238 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_437, i2 0"   --->   Operation 1330 'bitconcatenate' 'lhs_238' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1331 [1/3] (0.00ns) (grouped into DSP with root node ret_V_215)   --->   "%r_V_471 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_102"   --->   Operation 1331 'mul' 'r_V_471' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1332 [1/1] (0.00ns) (grouped into DSP with root node ret_V_215)   --->   "%sext_ln1347_230 = sext i24 %r_V_471"   --->   Operation 1332 'sext' 'sext_ln1347_230' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1333 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_215 = add i34 %lhs_238, i34 %sext_ln1347_230"   --->   Operation 1333 'add' 'ret_V_215' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1334 [2/3] (0.99ns) (grouped into DSP with root node ret_V_216)   --->   "%r_V_472 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_103"   --->   Operation 1334 'mul' 'r_V_472' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1335 [3/3] (0.99ns) (grouped into DSP with root node ret_V_217)   --->   "%r_V_473 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_104"   --->   Operation 1335 'mul' 'r_V_473' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1336 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_229 = add i34 %lhs_253, i34 %sext_ln1347_245"   --->   Operation 1336 'add' 'ret_V_229' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_452 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_229, i32 2, i32 33"   --->   Operation 1337 'partselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1338 [1/1] (0.00ns)   --->   "%lhs_254 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_452, i2 0"   --->   Operation 1338 'bitconcatenate' 'lhs_254' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1339 [1/3] (0.00ns) (grouped into DSP with root node ret_V_230)   --->   "%r_V_486 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_118"   --->   Operation 1339 'mul' 'r_V_486' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1340 [1/1] (0.00ns) (grouped into DSP with root node ret_V_230)   --->   "%sext_ln1347_246 = sext i24 %r_V_486"   --->   Operation 1340 'sext' 'sext_ln1347_246' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1341 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_230 = add i34 %lhs_254, i34 %sext_ln1347_246"   --->   Operation 1341 'add' 'ret_V_230' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1342 [2/3] (0.99ns) (grouped into DSP with root node ret_V_231)   --->   "%r_V_487 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_119"   --->   Operation 1342 'mul' 'r_V_487' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1343 [3/3] (0.99ns) (grouped into DSP with root node ret_V_232)   --->   "%r_V_488 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_120"   --->   Operation 1343 'mul' 'r_V_488' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 1344 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_5 = add i34 %lhs_6, i34 %sext_ln1347_6"   --->   Operation 1344 'add' 'ret_V_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1345 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_5, i32 2, i32 33"   --->   Operation 1345 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1346 [1/1] (0.00ns)   --->   "%lhs_7 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_77, i2 0"   --->   Operation 1346 'bitconcatenate' 'lhs_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1347 [1/3] (0.00ns) (grouped into DSP with root node ret_V_6)   --->   "%r_V_262 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_7"   --->   Operation 1347 'mul' 'r_V_262' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1348 [1/1] (0.00ns) (grouped into DSP with root node ret_V_6)   --->   "%sext_ln1347_7 = sext i24 %r_V_262"   --->   Operation 1348 'sext' 'sext_ln1347_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1349 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_6 = add i34 %lhs_7, i34 %sext_ln1347_7"   --->   Operation 1349 'add' 'ret_V_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1350 [2/3] (0.99ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_263 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_8"   --->   Operation 1350 'mul' 'r_V_263' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln1273_10 = zext i8 %tmp_85"   --->   Operation 1351 'zext' 'zext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i16 %tmp_84"   --->   Operation 1352 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1353 [3/3] (0.99ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_264 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_9"   --->   Operation 1353 'mul' 'r_V_264' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1354 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_20 = add i34 %lhs_22, i34 %sext_ln1347_22"   --->   Operation 1354 'add' 'ret_V_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_20, i32 2, i32 33"   --->   Operation 1355 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1356 [1/1] (0.00ns)   --->   "%lhs_23 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_117, i2 0"   --->   Operation 1356 'bitconcatenate' 'lhs_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1357 [1/3] (0.00ns) (grouped into DSP with root node ret_V_21)   --->   "%r_V_277 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_23"   --->   Operation 1357 'mul' 'r_V_277' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1358 [1/1] (0.00ns) (grouped into DSP with root node ret_V_21)   --->   "%sext_ln1347_23 = sext i24 %r_V_277"   --->   Operation 1358 'sext' 'sext_ln1347_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1359 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_21 = add i34 %lhs_23, i34 %sext_ln1347_23"   --->   Operation 1359 'add' 'ret_V_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1360 [2/3] (0.99ns) (grouped into DSP with root node ret_V_22)   --->   "%r_V_278 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_24"   --->   Operation 1360 'mul' 'r_V_278' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i16 %tmp_122"   --->   Operation 1361 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1362 [3/3] (0.99ns) (grouped into DSP with root node ret_V_23)   --->   "%r_V_279 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_25"   --->   Operation 1362 'mul' 'r_V_279' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1363 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_35 = add i34 %lhs_38, i34 %sext_ln1347_38"   --->   Operation 1363 'add' 'ret_V_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1364 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_35, i32 2, i32 33"   --->   Operation 1364 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1365 [1/1] (0.00ns)   --->   "%lhs_39 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_148, i2 0"   --->   Operation 1365 'bitconcatenate' 'lhs_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1366 [1/3] (0.00ns) (grouped into DSP with root node ret_V_36)   --->   "%r_V_292 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_39"   --->   Operation 1366 'mul' 'r_V_292' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1367 [1/1] (0.00ns) (grouped into DSP with root node ret_V_36)   --->   "%sext_ln1347_39 = sext i24 %r_V_292"   --->   Operation 1367 'sext' 'sext_ln1347_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1368 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_36 = add i34 %lhs_39, i34 %sext_ln1347_39"   --->   Operation 1368 'add' 'ret_V_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1369 [2/3] (0.99ns) (grouped into DSP with root node ret_V_37)   --->   "%r_V_293 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_40"   --->   Operation 1369 'mul' 'r_V_293' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i16 %tmp_153"   --->   Operation 1370 'sext' 'sext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1371 [3/3] (0.99ns) (grouped into DSP with root node ret_V_38)   --->   "%r_V_294 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_41"   --->   Operation 1371 'mul' 'r_V_294' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1372 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_50 = add i34 %lhs_54, i34 %sext_ln1347_54"   --->   Operation 1372 'add' 'ret_V_50' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_50, i32 2, i32 33"   --->   Operation 1373 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1374 [1/1] (0.00ns)   --->   "%lhs_55 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_180, i2 0"   --->   Operation 1374 'bitconcatenate' 'lhs_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1375 [1/3] (0.00ns) (grouped into DSP with root node ret_V_51)   --->   "%r_V_307 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_55"   --->   Operation 1375 'mul' 'r_V_307' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1376 [1/1] (0.00ns) (grouped into DSP with root node ret_V_51)   --->   "%sext_ln1347_55 = sext i24 %r_V_307"   --->   Operation 1376 'sext' 'sext_ln1347_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1377 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_51 = add i34 %lhs_55, i34 %sext_ln1347_55"   --->   Operation 1377 'add' 'ret_V_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1378 [2/3] (0.99ns) (grouped into DSP with root node ret_V_52)   --->   "%r_V_308 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_56"   --->   Operation 1378 'mul' 'r_V_308' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln1273_57 = sext i16 %tmp_185"   --->   Operation 1379 'sext' 'sext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1380 [3/3] (0.99ns) (grouped into DSP with root node ret_V_53)   --->   "%r_V_309 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_57"   --->   Operation 1380 'mul' 'r_V_309' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1381 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_65 = add i34 %lhs_70, i34 %sext_ln1347_70"   --->   Operation 1381 'add' 'ret_V_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_65, i32 2, i32 33"   --->   Operation 1382 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1383 [1/1] (0.00ns)   --->   "%lhs_71 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_211, i2 0"   --->   Operation 1383 'bitconcatenate' 'lhs_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1384 [1/3] (0.00ns) (grouped into DSP with root node ret_V_66)   --->   "%r_V_322 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_71"   --->   Operation 1384 'mul' 'r_V_322' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1385 [1/1] (0.00ns) (grouped into DSP with root node ret_V_66)   --->   "%sext_ln1347_71 = sext i24 %r_V_322"   --->   Operation 1385 'sext' 'sext_ln1347_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1386 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_66 = add i34 %lhs_71, i34 %sext_ln1347_71"   --->   Operation 1386 'add' 'ret_V_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1387 [2/3] (0.99ns) (grouped into DSP with root node ret_V_67)   --->   "%r_V_323 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_72"   --->   Operation 1387 'mul' 'r_V_323' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln1273_73 = sext i16 %tmp_216"   --->   Operation 1388 'sext' 'sext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1389 [3/3] (0.99ns) (grouped into DSP with root node ret_V_68)   --->   "%r_V_324 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_73"   --->   Operation 1389 'mul' 'r_V_324' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1390 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_80 = add i34 %lhs_86, i34 %sext_ln1347_86"   --->   Operation 1390 'add' 'ret_V_80' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1391 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_80, i32 2, i32 33"   --->   Operation 1391 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1392 [1/1] (0.00ns)   --->   "%lhs_87 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_242, i2 0"   --->   Operation 1392 'bitconcatenate' 'lhs_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1393 [1/3] (0.00ns) (grouped into DSP with root node ret_V_81)   --->   "%r_V_337 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_87"   --->   Operation 1393 'mul' 'r_V_337' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1394 [1/1] (0.00ns) (grouped into DSP with root node ret_V_81)   --->   "%sext_ln1347_87 = sext i24 %r_V_337"   --->   Operation 1394 'sext' 'sext_ln1347_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1395 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_81 = add i34 %lhs_87, i34 %sext_ln1347_87"   --->   Operation 1395 'add' 'ret_V_81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1396 [2/3] (0.99ns) (grouped into DSP with root node ret_V_82)   --->   "%r_V_338 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_88"   --->   Operation 1396 'mul' 'r_V_338' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln1273_89 = sext i16 %tmp_247"   --->   Operation 1397 'sext' 'sext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1398 [3/3] (0.99ns) (grouped into DSP with root node ret_V_83)   --->   "%r_V_339 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_89"   --->   Operation 1398 'mul' 'r_V_339' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1399 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_95 = add i34 %lhs_102, i34 %sext_ln1347_102"   --->   Operation 1399 'add' 'ret_V_95' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_95, i32 2, i32 33"   --->   Operation 1400 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1401 [1/1] (0.00ns)   --->   "%lhs_103 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_273, i2 0"   --->   Operation 1401 'bitconcatenate' 'lhs_103' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1402 [1/3] (0.00ns) (grouped into DSP with root node ret_V_96)   --->   "%r_V_352 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_103"   --->   Operation 1402 'mul' 'r_V_352' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1403 [1/1] (0.00ns) (grouped into DSP with root node ret_V_96)   --->   "%sext_ln1347_103 = sext i24 %r_V_352"   --->   Operation 1403 'sext' 'sext_ln1347_103' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1404 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_96 = add i34 %lhs_103, i34 %sext_ln1347_103"   --->   Operation 1404 'add' 'ret_V_96' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1405 [2/3] (0.99ns) (grouped into DSP with root node ret_V_97)   --->   "%r_V_353 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_104"   --->   Operation 1405 'mul' 'r_V_353' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln1273_105 = sext i16 %tmp_278"   --->   Operation 1406 'sext' 'sext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1407 [3/3] (0.99ns) (grouped into DSP with root node ret_V_98)   --->   "%r_V_354 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_105"   --->   Operation 1407 'mul' 'r_V_354' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1408 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_110 = add i34 %lhs_118, i34 %sext_ln1347_118"   --->   Operation 1408 'add' 'ret_V_110' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1409 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_110, i32 2, i32 33"   --->   Operation 1409 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1410 [1/1] (0.00ns)   --->   "%lhs_119 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_304, i2 0"   --->   Operation 1410 'bitconcatenate' 'lhs_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1411 [1/3] (0.00ns) (grouped into DSP with root node ret_V_111)   --->   "%r_V_367 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_119"   --->   Operation 1411 'mul' 'r_V_367' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1412 [1/1] (0.00ns) (grouped into DSP with root node ret_V_111)   --->   "%sext_ln1347_119 = sext i24 %r_V_367"   --->   Operation 1412 'sext' 'sext_ln1347_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1413 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_111 = add i34 %lhs_119, i34 %sext_ln1347_119"   --->   Operation 1413 'add' 'ret_V_111' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1414 [2/3] (0.99ns) (grouped into DSP with root node ret_V_112)   --->   "%r_V_368 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_120"   --->   Operation 1414 'mul' 'r_V_368' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln1273_121 = sext i16 %tmp_309"   --->   Operation 1415 'sext' 'sext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1416 [3/3] (0.99ns) (grouped into DSP with root node ret_V_113)   --->   "%r_V_369 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_121"   --->   Operation 1416 'mul' 'r_V_369' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1417 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_125 = add i34 %lhs_142, i34 %sext_ln1347_134"   --->   Operation 1417 'add' 'ret_V_125' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_125, i32 2, i32 33"   --->   Operation 1418 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1419 [1/1] (0.00ns)   --->   "%lhs_143 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_340, i2 0"   --->   Operation 1419 'bitconcatenate' 'lhs_143' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1420 [1/3] (0.00ns) (grouped into DSP with root node ret_V_126)   --->   "%r_V_382 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_7"   --->   Operation 1420 'mul' 'r_V_382' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1421 [1/1] (0.00ns) (grouped into DSP with root node ret_V_126)   --->   "%sext_ln1347_135 = sext i24 %r_V_382"   --->   Operation 1421 'sext' 'sext_ln1347_135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1422 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_126 = add i34 %lhs_143, i34 %sext_ln1347_135"   --->   Operation 1422 'add' 'ret_V_126' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1423 [2/3] (0.99ns) (grouped into DSP with root node ret_V_127)   --->   "%r_V_383 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_8"   --->   Operation 1423 'mul' 'r_V_383' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln1273_26 = zext i8 %tmp_345"   --->   Operation 1424 'zext' 'zext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1425 [3/3] (0.99ns) (grouped into DSP with root node ret_V_128)   --->   "%r_V_384 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_9"   --->   Operation 1425 'mul' 'r_V_384' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1426 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_140 = add i34 %lhs_158, i34 %sext_ln1347_150"   --->   Operation 1426 'add' 'ret_V_140' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_140, i32 2, i32 33"   --->   Operation 1427 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1428 [1/1] (0.00ns)   --->   "%lhs_159 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_363, i2 0"   --->   Operation 1428 'bitconcatenate' 'lhs_159' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1429 [1/3] (0.00ns) (grouped into DSP with root node ret_V_141)   --->   "%r_V_397 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_23"   --->   Operation 1429 'mul' 'r_V_397' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1430 [1/1] (0.00ns) (grouped into DSP with root node ret_V_141)   --->   "%sext_ln1347_151 = sext i24 %r_V_397"   --->   Operation 1430 'sext' 'sext_ln1347_151' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1431 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_141 = add i34 %lhs_159, i34 %sext_ln1347_151"   --->   Operation 1431 'add' 'ret_V_141' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1432 [2/3] (0.99ns) (grouped into DSP with root node ret_V_142)   --->   "%r_V_398 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_24"   --->   Operation 1432 'mul' 'r_V_398' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1433 [3/3] (0.99ns) (grouped into DSP with root node ret_V_143)   --->   "%r_V_399 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_25"   --->   Operation 1433 'mul' 'r_V_399' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1434 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_155 = add i34 %lhs_174, i34 %sext_ln1347_166"   --->   Operation 1434 'add' 'ret_V_155' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1435 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_155, i32 2, i32 33"   --->   Operation 1435 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1436 [1/1] (0.00ns)   --->   "%lhs_175 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_378, i2 0"   --->   Operation 1436 'bitconcatenate' 'lhs_175' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1437 [1/3] (0.00ns) (grouped into DSP with root node ret_V_156)   --->   "%r_V_412 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_39"   --->   Operation 1437 'mul' 'r_V_412' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1438 [1/1] (0.00ns) (grouped into DSP with root node ret_V_156)   --->   "%sext_ln1347_167 = sext i24 %r_V_412"   --->   Operation 1438 'sext' 'sext_ln1347_167' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1439 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_156 = add i34 %lhs_175, i34 %sext_ln1347_167"   --->   Operation 1439 'add' 'ret_V_156' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1440 [2/3] (0.99ns) (grouped into DSP with root node ret_V_157)   --->   "%r_V_413 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_40"   --->   Operation 1440 'mul' 'r_V_413' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1441 [3/3] (0.99ns) (grouped into DSP with root node ret_V_158)   --->   "%r_V_414 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_41"   --->   Operation 1441 'mul' 'r_V_414' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1442 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_170 = add i34 %lhs_190, i34 %sext_ln1347_182"   --->   Operation 1442 'add' 'ret_V_170' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_170, i32 2, i32 33"   --->   Operation 1443 'partselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1444 [1/1] (0.00ns)   --->   "%lhs_191 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_393, i2 0"   --->   Operation 1444 'bitconcatenate' 'lhs_191' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1445 [1/3] (0.00ns) (grouped into DSP with root node ret_V_171)   --->   "%r_V_427 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_55"   --->   Operation 1445 'mul' 'r_V_427' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1446 [1/1] (0.00ns) (grouped into DSP with root node ret_V_171)   --->   "%sext_ln1347_183 = sext i24 %r_V_427"   --->   Operation 1446 'sext' 'sext_ln1347_183' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1447 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_171 = add i34 %lhs_191, i34 %sext_ln1347_183"   --->   Operation 1447 'add' 'ret_V_171' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1448 [2/3] (0.99ns) (grouped into DSP with root node ret_V_172)   --->   "%r_V_428 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_56"   --->   Operation 1448 'mul' 'r_V_428' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1449 [3/3] (0.99ns) (grouped into DSP with root node ret_V_173)   --->   "%r_V_429 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_57"   --->   Operation 1449 'mul' 'r_V_429' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1450 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_185 = add i34 %lhs_206, i34 %sext_ln1347_198"   --->   Operation 1450 'add' 'ret_V_185' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1451 [1/1] (0.00ns)   --->   "%tmp_408 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_185, i32 2, i32 33"   --->   Operation 1451 'partselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1452 [1/1] (0.00ns)   --->   "%lhs_207 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_408, i2 0"   --->   Operation 1452 'bitconcatenate' 'lhs_207' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1453 [1/3] (0.00ns) (grouped into DSP with root node ret_V_186)   --->   "%r_V_442 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_71"   --->   Operation 1453 'mul' 'r_V_442' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1454 [1/1] (0.00ns) (grouped into DSP with root node ret_V_186)   --->   "%sext_ln1347_199 = sext i24 %r_V_442"   --->   Operation 1454 'sext' 'sext_ln1347_199' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1455 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_186 = add i34 %lhs_207, i34 %sext_ln1347_199"   --->   Operation 1455 'add' 'ret_V_186' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1456 [2/3] (0.99ns) (grouped into DSP with root node ret_V_187)   --->   "%r_V_443 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_72"   --->   Operation 1456 'mul' 'r_V_443' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1457 [3/3] (0.99ns) (grouped into DSP with root node ret_V_188)   --->   "%r_V_444 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_73"   --->   Operation 1457 'mul' 'r_V_444' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1458 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_200 = add i34 %lhs_222, i34 %sext_ln1347_214"   --->   Operation 1458 'add' 'ret_V_200' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1459 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_200, i32 2, i32 33"   --->   Operation 1459 'partselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1460 [1/1] (0.00ns)   --->   "%lhs_223 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_423, i2 0"   --->   Operation 1460 'bitconcatenate' 'lhs_223' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1461 [1/3] (0.00ns) (grouped into DSP with root node ret_V_201)   --->   "%r_V_457 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_87"   --->   Operation 1461 'mul' 'r_V_457' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1462 [1/1] (0.00ns) (grouped into DSP with root node ret_V_201)   --->   "%sext_ln1347_215 = sext i24 %r_V_457"   --->   Operation 1462 'sext' 'sext_ln1347_215' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1463 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_201 = add i34 %lhs_223, i34 %sext_ln1347_215"   --->   Operation 1463 'add' 'ret_V_201' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1464 [2/3] (0.99ns) (grouped into DSP with root node ret_V_202)   --->   "%r_V_458 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_88"   --->   Operation 1464 'mul' 'r_V_458' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1465 [3/3] (0.99ns) (grouped into DSP with root node ret_V_203)   --->   "%r_V_459 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_89"   --->   Operation 1465 'mul' 'r_V_459' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1466 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_215 = add i34 %lhs_238, i34 %sext_ln1347_230"   --->   Operation 1466 'add' 'ret_V_215' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_438 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_215, i32 2, i32 33"   --->   Operation 1467 'partselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1468 [1/1] (0.00ns)   --->   "%lhs_239 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_438, i2 0"   --->   Operation 1468 'bitconcatenate' 'lhs_239' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1469 [1/3] (0.00ns) (grouped into DSP with root node ret_V_216)   --->   "%r_V_472 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_103"   --->   Operation 1469 'mul' 'r_V_472' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1470 [1/1] (0.00ns) (grouped into DSP with root node ret_V_216)   --->   "%sext_ln1347_231 = sext i24 %r_V_472"   --->   Operation 1470 'sext' 'sext_ln1347_231' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1471 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_216 = add i34 %lhs_239, i34 %sext_ln1347_231"   --->   Operation 1471 'add' 'ret_V_216' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1472 [2/3] (0.99ns) (grouped into DSP with root node ret_V_217)   --->   "%r_V_473 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_104"   --->   Operation 1472 'mul' 'r_V_473' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1473 [3/3] (0.99ns) (grouped into DSP with root node ret_V_218)   --->   "%r_V_474 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_105"   --->   Operation 1473 'mul' 'r_V_474' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1474 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_230 = add i34 %lhs_254, i34 %sext_ln1347_246"   --->   Operation 1474 'add' 'ret_V_230' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_453 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_230, i32 2, i32 33"   --->   Operation 1475 'partselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1476 [1/1] (0.00ns)   --->   "%lhs_255 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_453, i2 0"   --->   Operation 1476 'bitconcatenate' 'lhs_255' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1477 [1/3] (0.00ns) (grouped into DSP with root node ret_V_231)   --->   "%r_V_487 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_119"   --->   Operation 1477 'mul' 'r_V_487' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1478 [1/1] (0.00ns) (grouped into DSP with root node ret_V_231)   --->   "%sext_ln1347_247 = sext i24 %r_V_487"   --->   Operation 1478 'sext' 'sext_ln1347_247' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1479 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_231 = add i34 %lhs_255, i34 %sext_ln1347_247"   --->   Operation 1479 'add' 'ret_V_231' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1480 [2/3] (0.99ns) (grouped into DSP with root node ret_V_232)   --->   "%r_V_488 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_120"   --->   Operation 1480 'mul' 'r_V_488' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1481 [3/3] (0.99ns) (grouped into DSP with root node ret_V_233)   --->   "%r_V_489 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_121"   --->   Operation 1481 'mul' 'r_V_489' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 1482 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_6 = add i34 %lhs_7, i34 %sext_ln1347_7"   --->   Operation 1482 'add' 'ret_V_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_6, i32 2, i32 33"   --->   Operation 1483 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1484 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_80, i2 0"   --->   Operation 1484 'bitconcatenate' 'lhs_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1485 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_263 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_8"   --->   Operation 1485 'mul' 'r_V_263' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1486 [1/1] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%sext_ln1347_8 = sext i24 %r_V_263"   --->   Operation 1486 'sext' 'sext_ln1347_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1487 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_7 = add i34 %lhs_8, i34 %sext_ln1347_8"   --->   Operation 1487 'add' 'ret_V_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1488 [2/3] (0.99ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_264 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_9"   --->   Operation 1488 'mul' 'r_V_264' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln1273_11 = zext i8 %tmp_88"   --->   Operation 1489 'zext' 'zext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i16 %tmp_87"   --->   Operation 1490 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1491 [3/3] (0.99ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_265 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_10"   --->   Operation 1491 'mul' 'r_V_265' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1492 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_21 = add i34 %lhs_23, i34 %sext_ln1347_23"   --->   Operation 1492 'add' 'ret_V_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_21, i32 2, i32 33"   --->   Operation 1493 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1494 [1/1] (0.00ns)   --->   "%lhs_24 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_119, i2 0"   --->   Operation 1494 'bitconcatenate' 'lhs_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1495 [1/3] (0.00ns) (grouped into DSP with root node ret_V_22)   --->   "%r_V_278 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_24"   --->   Operation 1495 'mul' 'r_V_278' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1496 [1/1] (0.00ns) (grouped into DSP with root node ret_V_22)   --->   "%sext_ln1347_24 = sext i24 %r_V_278"   --->   Operation 1496 'sext' 'sext_ln1347_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1497 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_22 = add i34 %lhs_24, i34 %sext_ln1347_24"   --->   Operation 1497 'add' 'ret_V_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1498 [2/3] (0.99ns) (grouped into DSP with root node ret_V_23)   --->   "%r_V_279 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_25"   --->   Operation 1498 'mul' 'r_V_279' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i16 %tmp_124"   --->   Operation 1499 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1500 [3/3] (0.99ns) (grouped into DSP with root node ret_V_24)   --->   "%r_V_280 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_26"   --->   Operation 1500 'mul' 'r_V_280' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1501 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_36 = add i34 %lhs_39, i34 %sext_ln1347_39"   --->   Operation 1501 'add' 'ret_V_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_36, i32 2, i32 33"   --->   Operation 1502 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1503 [1/1] (0.00ns)   --->   "%lhs_40 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_150, i2 0"   --->   Operation 1503 'bitconcatenate' 'lhs_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1504 [1/3] (0.00ns) (grouped into DSP with root node ret_V_37)   --->   "%r_V_293 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_40"   --->   Operation 1504 'mul' 'r_V_293' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1505 [1/1] (0.00ns) (grouped into DSP with root node ret_V_37)   --->   "%sext_ln1347_40 = sext i24 %r_V_293"   --->   Operation 1505 'sext' 'sext_ln1347_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1506 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_37 = add i34 %lhs_40, i34 %sext_ln1347_40"   --->   Operation 1506 'add' 'ret_V_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1507 [2/3] (0.99ns) (grouped into DSP with root node ret_V_38)   --->   "%r_V_294 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_41"   --->   Operation 1507 'mul' 'r_V_294' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln1273_42 = sext i16 %tmp_155"   --->   Operation 1508 'sext' 'sext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1509 [3/3] (0.99ns) (grouped into DSP with root node ret_V_39)   --->   "%r_V_295 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_42"   --->   Operation 1509 'mul' 'r_V_295' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1510 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_51 = add i34 %lhs_55, i34 %sext_ln1347_55"   --->   Operation 1510 'add' 'ret_V_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_51, i32 2, i32 33"   --->   Operation 1511 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1512 [1/1] (0.00ns)   --->   "%lhs_56 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_182, i2 0"   --->   Operation 1512 'bitconcatenate' 'lhs_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1513 [1/3] (0.00ns) (grouped into DSP with root node ret_V_52)   --->   "%r_V_308 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_56"   --->   Operation 1513 'mul' 'r_V_308' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1514 [1/1] (0.00ns) (grouped into DSP with root node ret_V_52)   --->   "%sext_ln1347_56 = sext i24 %r_V_308"   --->   Operation 1514 'sext' 'sext_ln1347_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1515 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_52 = add i34 %lhs_56, i34 %sext_ln1347_56"   --->   Operation 1515 'add' 'ret_V_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1516 [2/3] (0.99ns) (grouped into DSP with root node ret_V_53)   --->   "%r_V_309 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_57"   --->   Operation 1516 'mul' 'r_V_309' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln1273_58 = sext i16 %tmp_187"   --->   Operation 1517 'sext' 'sext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1518 [3/3] (0.99ns) (grouped into DSP with root node ret_V_54)   --->   "%r_V_310 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_58"   --->   Operation 1518 'mul' 'r_V_310' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1519 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_66 = add i34 %lhs_71, i34 %sext_ln1347_71"   --->   Operation 1519 'add' 'ret_V_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_66, i32 2, i32 33"   --->   Operation 1520 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1521 [1/1] (0.00ns)   --->   "%lhs_72 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_213, i2 0"   --->   Operation 1521 'bitconcatenate' 'lhs_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1522 [1/3] (0.00ns) (grouped into DSP with root node ret_V_67)   --->   "%r_V_323 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_72"   --->   Operation 1522 'mul' 'r_V_323' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1523 [1/1] (0.00ns) (grouped into DSP with root node ret_V_67)   --->   "%sext_ln1347_72 = sext i24 %r_V_323"   --->   Operation 1523 'sext' 'sext_ln1347_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1524 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_67 = add i34 %lhs_72, i34 %sext_ln1347_72"   --->   Operation 1524 'add' 'ret_V_67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1525 [2/3] (0.99ns) (grouped into DSP with root node ret_V_68)   --->   "%r_V_324 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_73"   --->   Operation 1525 'mul' 'r_V_324' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln1273_74 = sext i16 %tmp_218"   --->   Operation 1526 'sext' 'sext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1527 [3/3] (0.99ns) (grouped into DSP with root node ret_V_69)   --->   "%r_V_325 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_74"   --->   Operation 1527 'mul' 'r_V_325' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1528 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_81 = add i34 %lhs_87, i34 %sext_ln1347_87"   --->   Operation 1528 'add' 'ret_V_81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_81, i32 2, i32 33"   --->   Operation 1529 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1530 [1/1] (0.00ns)   --->   "%lhs_88 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_244, i2 0"   --->   Operation 1530 'bitconcatenate' 'lhs_88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1531 [1/3] (0.00ns) (grouped into DSP with root node ret_V_82)   --->   "%r_V_338 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_88"   --->   Operation 1531 'mul' 'r_V_338' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1532 [1/1] (0.00ns) (grouped into DSP with root node ret_V_82)   --->   "%sext_ln1347_88 = sext i24 %r_V_338"   --->   Operation 1532 'sext' 'sext_ln1347_88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1533 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_82 = add i34 %lhs_88, i34 %sext_ln1347_88"   --->   Operation 1533 'add' 'ret_V_82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1534 [2/3] (0.99ns) (grouped into DSP with root node ret_V_83)   --->   "%r_V_339 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_89"   --->   Operation 1534 'mul' 'r_V_339' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln1273_90 = sext i16 %tmp_249"   --->   Operation 1535 'sext' 'sext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1536 [3/3] (0.99ns) (grouped into DSP with root node ret_V_84)   --->   "%r_V_340 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_90"   --->   Operation 1536 'mul' 'r_V_340' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1537 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_96 = add i34 %lhs_103, i34 %sext_ln1347_103"   --->   Operation 1537 'add' 'ret_V_96' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1538 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_96, i32 2, i32 33"   --->   Operation 1538 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1539 [1/1] (0.00ns)   --->   "%lhs_104 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_275, i2 0"   --->   Operation 1539 'bitconcatenate' 'lhs_104' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1540 [1/3] (0.00ns) (grouped into DSP with root node ret_V_97)   --->   "%r_V_353 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_104"   --->   Operation 1540 'mul' 'r_V_353' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1541 [1/1] (0.00ns) (grouped into DSP with root node ret_V_97)   --->   "%sext_ln1347_104 = sext i24 %r_V_353"   --->   Operation 1541 'sext' 'sext_ln1347_104' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1542 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_97 = add i34 %lhs_104, i34 %sext_ln1347_104"   --->   Operation 1542 'add' 'ret_V_97' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1543 [2/3] (0.99ns) (grouped into DSP with root node ret_V_98)   --->   "%r_V_354 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_105"   --->   Operation 1543 'mul' 'r_V_354' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln1273_106 = sext i16 %tmp_280"   --->   Operation 1544 'sext' 'sext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1545 [3/3] (0.99ns) (grouped into DSP with root node ret_V_99)   --->   "%r_V_355 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_106"   --->   Operation 1545 'mul' 'r_V_355' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1546 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_111 = add i34 %lhs_119, i34 %sext_ln1347_119"   --->   Operation 1546 'add' 'ret_V_111' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1547 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_111, i32 2, i32 33"   --->   Operation 1547 'partselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1548 [1/1] (0.00ns)   --->   "%lhs_120 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_306, i2 0"   --->   Operation 1548 'bitconcatenate' 'lhs_120' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1549 [1/3] (0.00ns) (grouped into DSP with root node ret_V_112)   --->   "%r_V_368 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_120"   --->   Operation 1549 'mul' 'r_V_368' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1550 [1/1] (0.00ns) (grouped into DSP with root node ret_V_112)   --->   "%sext_ln1347_120 = sext i24 %r_V_368"   --->   Operation 1550 'sext' 'sext_ln1347_120' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1551 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_112 = add i34 %lhs_120, i34 %sext_ln1347_120"   --->   Operation 1551 'add' 'ret_V_112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1552 [2/3] (0.99ns) (grouped into DSP with root node ret_V_113)   --->   "%r_V_369 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_121"   --->   Operation 1552 'mul' 'r_V_369' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln1273_122 = sext i16 %tmp_311"   --->   Operation 1553 'sext' 'sext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1554 [3/3] (0.99ns) (grouped into DSP with root node ret_V_114)   --->   "%r_V_370 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_122"   --->   Operation 1554 'mul' 'r_V_370' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1555 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_126 = add i34 %lhs_143, i34 %sext_ln1347_135"   --->   Operation 1555 'add' 'ret_V_126' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_126, i32 2, i32 33"   --->   Operation 1556 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1557 [1/1] (0.00ns)   --->   "%lhs_144 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_342, i2 0"   --->   Operation 1557 'bitconcatenate' 'lhs_144' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1558 [1/3] (0.00ns) (grouped into DSP with root node ret_V_127)   --->   "%r_V_383 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_8"   --->   Operation 1558 'mul' 'r_V_383' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1559 [1/1] (0.00ns) (grouped into DSP with root node ret_V_127)   --->   "%sext_ln1347_136 = sext i24 %r_V_383"   --->   Operation 1559 'sext' 'sext_ln1347_136' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1560 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_127 = add i34 %lhs_144, i34 %sext_ln1347_136"   --->   Operation 1560 'add' 'ret_V_127' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1561 [2/3] (0.99ns) (grouped into DSP with root node ret_V_128)   --->   "%r_V_384 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_9"   --->   Operation 1561 'mul' 'r_V_384' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln1273_27 = zext i8 %tmp_347"   --->   Operation 1562 'zext' 'zext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1563 [3/3] (0.99ns) (grouped into DSP with root node ret_V_129)   --->   "%r_V_385 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_10"   --->   Operation 1563 'mul' 'r_V_385' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1564 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_141 = add i34 %lhs_159, i34 %sext_ln1347_151"   --->   Operation 1564 'add' 'ret_V_141' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1565 [1/1] (0.00ns)   --->   "%tmp_364 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_141, i32 2, i32 33"   --->   Operation 1565 'partselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1566 [1/1] (0.00ns)   --->   "%lhs_160 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_364, i2 0"   --->   Operation 1566 'bitconcatenate' 'lhs_160' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1567 [1/3] (0.00ns) (grouped into DSP with root node ret_V_142)   --->   "%r_V_398 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_24"   --->   Operation 1567 'mul' 'r_V_398' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1568 [1/1] (0.00ns) (grouped into DSP with root node ret_V_142)   --->   "%sext_ln1347_152 = sext i24 %r_V_398"   --->   Operation 1568 'sext' 'sext_ln1347_152' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1569 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_142 = add i34 %lhs_160, i34 %sext_ln1347_152"   --->   Operation 1569 'add' 'ret_V_142' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1570 [2/3] (0.99ns) (grouped into DSP with root node ret_V_143)   --->   "%r_V_399 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_25"   --->   Operation 1570 'mul' 'r_V_399' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1571 [3/3] (0.99ns) (grouped into DSP with root node ret_V_144)   --->   "%r_V_400 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_26"   --->   Operation 1571 'mul' 'r_V_400' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1572 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_156 = add i34 %lhs_175, i34 %sext_ln1347_167"   --->   Operation 1572 'add' 'ret_V_156' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1573 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_156, i32 2, i32 33"   --->   Operation 1573 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1574 [1/1] (0.00ns)   --->   "%lhs_176 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_379, i2 0"   --->   Operation 1574 'bitconcatenate' 'lhs_176' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1575 [1/3] (0.00ns) (grouped into DSP with root node ret_V_157)   --->   "%r_V_413 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_40"   --->   Operation 1575 'mul' 'r_V_413' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1576 [1/1] (0.00ns) (grouped into DSP with root node ret_V_157)   --->   "%sext_ln1347_168 = sext i24 %r_V_413"   --->   Operation 1576 'sext' 'sext_ln1347_168' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1577 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_157 = add i34 %lhs_176, i34 %sext_ln1347_168"   --->   Operation 1577 'add' 'ret_V_157' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1578 [2/3] (0.99ns) (grouped into DSP with root node ret_V_158)   --->   "%r_V_414 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_41"   --->   Operation 1578 'mul' 'r_V_414' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1579 [3/3] (0.99ns) (grouped into DSP with root node ret_V_159)   --->   "%r_V_415 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_42"   --->   Operation 1579 'mul' 'r_V_415' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1580 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_171 = add i34 %lhs_191, i34 %sext_ln1347_183"   --->   Operation 1580 'add' 'ret_V_171' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp_394 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_171, i32 2, i32 33"   --->   Operation 1581 'partselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1582 [1/1] (0.00ns)   --->   "%lhs_192 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_394, i2 0"   --->   Operation 1582 'bitconcatenate' 'lhs_192' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1583 [1/3] (0.00ns) (grouped into DSP with root node ret_V_172)   --->   "%r_V_428 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_56"   --->   Operation 1583 'mul' 'r_V_428' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1584 [1/1] (0.00ns) (grouped into DSP with root node ret_V_172)   --->   "%sext_ln1347_184 = sext i24 %r_V_428"   --->   Operation 1584 'sext' 'sext_ln1347_184' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1585 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_172 = add i34 %lhs_192, i34 %sext_ln1347_184"   --->   Operation 1585 'add' 'ret_V_172' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1586 [2/3] (0.99ns) (grouped into DSP with root node ret_V_173)   --->   "%r_V_429 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_57"   --->   Operation 1586 'mul' 'r_V_429' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1587 [3/3] (0.99ns) (grouped into DSP with root node ret_V_174)   --->   "%r_V_430 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_58"   --->   Operation 1587 'mul' 'r_V_430' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1588 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_186 = add i34 %lhs_207, i34 %sext_ln1347_199"   --->   Operation 1588 'add' 'ret_V_186' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_186, i32 2, i32 33"   --->   Operation 1589 'partselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1590 [1/1] (0.00ns)   --->   "%lhs_208 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_409, i2 0"   --->   Operation 1590 'bitconcatenate' 'lhs_208' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1591 [1/3] (0.00ns) (grouped into DSP with root node ret_V_187)   --->   "%r_V_443 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_72"   --->   Operation 1591 'mul' 'r_V_443' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1592 [1/1] (0.00ns) (grouped into DSP with root node ret_V_187)   --->   "%sext_ln1347_200 = sext i24 %r_V_443"   --->   Operation 1592 'sext' 'sext_ln1347_200' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1593 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_187 = add i34 %lhs_208, i34 %sext_ln1347_200"   --->   Operation 1593 'add' 'ret_V_187' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1594 [2/3] (0.99ns) (grouped into DSP with root node ret_V_188)   --->   "%r_V_444 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_73"   --->   Operation 1594 'mul' 'r_V_444' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1595 [3/3] (0.99ns) (grouped into DSP with root node ret_V_189)   --->   "%r_V_445 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_74"   --->   Operation 1595 'mul' 'r_V_445' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1596 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_201 = add i34 %lhs_223, i34 %sext_ln1347_215"   --->   Operation 1596 'add' 'ret_V_201' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1597 [1/1] (0.00ns)   --->   "%tmp_424 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_201, i32 2, i32 33"   --->   Operation 1597 'partselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1598 [1/1] (0.00ns)   --->   "%lhs_224 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_424, i2 0"   --->   Operation 1598 'bitconcatenate' 'lhs_224' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1599 [1/3] (0.00ns) (grouped into DSP with root node ret_V_202)   --->   "%r_V_458 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_88"   --->   Operation 1599 'mul' 'r_V_458' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1600 [1/1] (0.00ns) (grouped into DSP with root node ret_V_202)   --->   "%sext_ln1347_216 = sext i24 %r_V_458"   --->   Operation 1600 'sext' 'sext_ln1347_216' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1601 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_202 = add i34 %lhs_224, i34 %sext_ln1347_216"   --->   Operation 1601 'add' 'ret_V_202' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1602 [2/3] (0.99ns) (grouped into DSP with root node ret_V_203)   --->   "%r_V_459 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_89"   --->   Operation 1602 'mul' 'r_V_459' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1603 [3/3] (0.99ns) (grouped into DSP with root node ret_V_204)   --->   "%r_V_460 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_90"   --->   Operation 1603 'mul' 'r_V_460' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1604 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_216 = add i34 %lhs_239, i34 %sext_ln1347_231"   --->   Operation 1604 'add' 'ret_V_216' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1605 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_216, i32 2, i32 33"   --->   Operation 1605 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1606 [1/1] (0.00ns)   --->   "%lhs_240 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_439, i2 0"   --->   Operation 1606 'bitconcatenate' 'lhs_240' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1607 [1/3] (0.00ns) (grouped into DSP with root node ret_V_217)   --->   "%r_V_473 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_104"   --->   Operation 1607 'mul' 'r_V_473' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1608 [1/1] (0.00ns) (grouped into DSP with root node ret_V_217)   --->   "%sext_ln1347_232 = sext i24 %r_V_473"   --->   Operation 1608 'sext' 'sext_ln1347_232' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1609 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_217 = add i34 %lhs_240, i34 %sext_ln1347_232"   --->   Operation 1609 'add' 'ret_V_217' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1610 [2/3] (0.99ns) (grouped into DSP with root node ret_V_218)   --->   "%r_V_474 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_105"   --->   Operation 1610 'mul' 'r_V_474' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1611 [3/3] (0.99ns) (grouped into DSP with root node ret_V_219)   --->   "%r_V_475 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_106"   --->   Operation 1611 'mul' 'r_V_475' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1612 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_231 = add i34 %lhs_255, i34 %sext_ln1347_247"   --->   Operation 1612 'add' 'ret_V_231' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_454 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_231, i32 2, i32 33"   --->   Operation 1613 'partselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1614 [1/1] (0.00ns)   --->   "%lhs_256 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_454, i2 0"   --->   Operation 1614 'bitconcatenate' 'lhs_256' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1615 [1/3] (0.00ns) (grouped into DSP with root node ret_V_232)   --->   "%r_V_488 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_120"   --->   Operation 1615 'mul' 'r_V_488' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1616 [1/1] (0.00ns) (grouped into DSP with root node ret_V_232)   --->   "%sext_ln1347_248 = sext i24 %r_V_488"   --->   Operation 1616 'sext' 'sext_ln1347_248' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1617 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_232 = add i34 %lhs_256, i34 %sext_ln1347_248"   --->   Operation 1617 'add' 'ret_V_232' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1618 [2/3] (0.99ns) (grouped into DSP with root node ret_V_233)   --->   "%r_V_489 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_121"   --->   Operation 1618 'mul' 'r_V_489' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1619 [3/3] (0.99ns) (grouped into DSP with root node ret_V_234)   --->   "%r_V_490 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_122"   --->   Operation 1619 'mul' 'r_V_490' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 1620 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_7 = add i34 %lhs_8, i34 %sext_ln1347_8"   --->   Operation 1620 'add' 'ret_V_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1621 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_7, i32 2, i32 33"   --->   Operation 1621 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1622 [1/1] (0.00ns)   --->   "%lhs_9 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_83, i2 0"   --->   Operation 1622 'bitconcatenate' 'lhs_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1623 [1/3] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_264 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_9"   --->   Operation 1623 'mul' 'r_V_264' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1624 [1/1] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%sext_ln1347_9 = sext i24 %r_V_264"   --->   Operation 1624 'sext' 'sext_ln1347_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1625 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_8 = add i34 %lhs_9, i34 %sext_ln1347_9"   --->   Operation 1625 'add' 'ret_V_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1626 [2/3] (0.99ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_265 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_10"   --->   Operation 1626 'mul' 'r_V_265' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln1273_12 = zext i8 %tmp_91"   --->   Operation 1627 'zext' 'zext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i16 %tmp_90"   --->   Operation 1628 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1629 [3/3] (0.99ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_266 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_11"   --->   Operation 1629 'mul' 'r_V_266' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1630 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_22 = add i34 %lhs_24, i34 %sext_ln1347_24"   --->   Operation 1630 'add' 'ret_V_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1631 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_22, i32 2, i32 33"   --->   Operation 1631 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1632 [1/1] (0.00ns)   --->   "%lhs_25 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_121, i2 0"   --->   Operation 1632 'bitconcatenate' 'lhs_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1633 [1/3] (0.00ns) (grouped into DSP with root node ret_V_23)   --->   "%r_V_279 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_25"   --->   Operation 1633 'mul' 'r_V_279' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1634 [1/1] (0.00ns) (grouped into DSP with root node ret_V_23)   --->   "%sext_ln1347_25 = sext i24 %r_V_279"   --->   Operation 1634 'sext' 'sext_ln1347_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1635 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_23 = add i34 %lhs_25, i34 %sext_ln1347_25"   --->   Operation 1635 'add' 'ret_V_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1636 [2/3] (0.99ns) (grouped into DSP with root node ret_V_24)   --->   "%r_V_280 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_26"   --->   Operation 1636 'mul' 'r_V_280' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i16 %tmp_126"   --->   Operation 1637 'sext' 'sext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1638 [3/3] (0.99ns) (grouped into DSP with root node ret_V_25)   --->   "%r_V_281 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_27"   --->   Operation 1638 'mul' 'r_V_281' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1639 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_37 = add i34 %lhs_40, i34 %sext_ln1347_40"   --->   Operation 1639 'add' 'ret_V_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_37, i32 2, i32 33"   --->   Operation 1640 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1641 [1/1] (0.00ns)   --->   "%lhs_41 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_152, i2 0"   --->   Operation 1641 'bitconcatenate' 'lhs_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1642 [1/3] (0.00ns) (grouped into DSP with root node ret_V_38)   --->   "%r_V_294 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_41"   --->   Operation 1642 'mul' 'r_V_294' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1643 [1/1] (0.00ns) (grouped into DSP with root node ret_V_38)   --->   "%sext_ln1347_41 = sext i24 %r_V_294"   --->   Operation 1643 'sext' 'sext_ln1347_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1644 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_38 = add i34 %lhs_41, i34 %sext_ln1347_41"   --->   Operation 1644 'add' 'ret_V_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1645 [2/3] (0.99ns) (grouped into DSP with root node ret_V_39)   --->   "%r_V_295 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_42"   --->   Operation 1645 'mul' 'r_V_295' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln1273_43 = sext i16 %tmp_157"   --->   Operation 1646 'sext' 'sext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1647 [3/3] (0.99ns) (grouped into DSP with root node ret_V_40)   --->   "%r_V_296 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_43"   --->   Operation 1647 'mul' 'r_V_296' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1648 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_52 = add i34 %lhs_56, i34 %sext_ln1347_56"   --->   Operation 1648 'add' 'ret_V_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_52, i32 2, i32 33"   --->   Operation 1649 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1650 [1/1] (0.00ns)   --->   "%lhs_57 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_184, i2 0"   --->   Operation 1650 'bitconcatenate' 'lhs_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1651 [1/3] (0.00ns) (grouped into DSP with root node ret_V_53)   --->   "%r_V_309 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_57"   --->   Operation 1651 'mul' 'r_V_309' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1652 [1/1] (0.00ns) (grouped into DSP with root node ret_V_53)   --->   "%sext_ln1347_57 = sext i24 %r_V_309"   --->   Operation 1652 'sext' 'sext_ln1347_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1653 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_53 = add i34 %lhs_57, i34 %sext_ln1347_57"   --->   Operation 1653 'add' 'ret_V_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1654 [2/3] (0.99ns) (grouped into DSP with root node ret_V_54)   --->   "%r_V_310 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_58"   --->   Operation 1654 'mul' 'r_V_310' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln1273_59 = sext i16 %tmp_189"   --->   Operation 1655 'sext' 'sext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1656 [3/3] (0.99ns) (grouped into DSP with root node ret_V_55)   --->   "%r_V_311 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_59"   --->   Operation 1656 'mul' 'r_V_311' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1657 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_67 = add i34 %lhs_72, i34 %sext_ln1347_72"   --->   Operation 1657 'add' 'ret_V_67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1658 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_67, i32 2, i32 33"   --->   Operation 1658 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1659 [1/1] (0.00ns)   --->   "%lhs_73 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_215, i2 0"   --->   Operation 1659 'bitconcatenate' 'lhs_73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1660 [1/3] (0.00ns) (grouped into DSP with root node ret_V_68)   --->   "%r_V_324 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_73"   --->   Operation 1660 'mul' 'r_V_324' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1661 [1/1] (0.00ns) (grouped into DSP with root node ret_V_68)   --->   "%sext_ln1347_73 = sext i24 %r_V_324"   --->   Operation 1661 'sext' 'sext_ln1347_73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1662 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_68 = add i34 %lhs_73, i34 %sext_ln1347_73"   --->   Operation 1662 'add' 'ret_V_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1663 [2/3] (0.99ns) (grouped into DSP with root node ret_V_69)   --->   "%r_V_325 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_74"   --->   Operation 1663 'mul' 'r_V_325' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln1273_75 = sext i16 %tmp_220"   --->   Operation 1664 'sext' 'sext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1665 [3/3] (0.99ns) (grouped into DSP with root node ret_V_70)   --->   "%r_V_326 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_75"   --->   Operation 1665 'mul' 'r_V_326' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1666 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_82 = add i34 %lhs_88, i34 %sext_ln1347_88"   --->   Operation 1666 'add' 'ret_V_82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1667 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_82, i32 2, i32 33"   --->   Operation 1667 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1668 [1/1] (0.00ns)   --->   "%lhs_89 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_246, i2 0"   --->   Operation 1668 'bitconcatenate' 'lhs_89' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1669 [1/3] (0.00ns) (grouped into DSP with root node ret_V_83)   --->   "%r_V_339 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_89"   --->   Operation 1669 'mul' 'r_V_339' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1670 [1/1] (0.00ns) (grouped into DSP with root node ret_V_83)   --->   "%sext_ln1347_89 = sext i24 %r_V_339"   --->   Operation 1670 'sext' 'sext_ln1347_89' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1671 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_83 = add i34 %lhs_89, i34 %sext_ln1347_89"   --->   Operation 1671 'add' 'ret_V_83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1672 [2/3] (0.99ns) (grouped into DSP with root node ret_V_84)   --->   "%r_V_340 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_90"   --->   Operation 1672 'mul' 'r_V_340' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1673 [1/1] (0.00ns)   --->   "%sext_ln1273_91 = sext i16 %tmp_251"   --->   Operation 1673 'sext' 'sext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1674 [3/3] (0.99ns) (grouped into DSP with root node ret_V_85)   --->   "%r_V_341 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_91"   --->   Operation 1674 'mul' 'r_V_341' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1675 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_97 = add i34 %lhs_104, i34 %sext_ln1347_104"   --->   Operation 1675 'add' 'ret_V_97' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1676 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_97, i32 2, i32 33"   --->   Operation 1676 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1677 [1/1] (0.00ns)   --->   "%lhs_105 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_277, i2 0"   --->   Operation 1677 'bitconcatenate' 'lhs_105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1678 [1/3] (0.00ns) (grouped into DSP with root node ret_V_98)   --->   "%r_V_354 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_105"   --->   Operation 1678 'mul' 'r_V_354' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1679 [1/1] (0.00ns) (grouped into DSP with root node ret_V_98)   --->   "%sext_ln1347_105 = sext i24 %r_V_354"   --->   Operation 1679 'sext' 'sext_ln1347_105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1680 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_98 = add i34 %lhs_105, i34 %sext_ln1347_105"   --->   Operation 1680 'add' 'ret_V_98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1681 [2/3] (0.99ns) (grouped into DSP with root node ret_V_99)   --->   "%r_V_355 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_106"   --->   Operation 1681 'mul' 'r_V_355' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln1273_107 = sext i16 %tmp_282"   --->   Operation 1682 'sext' 'sext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1683 [3/3] (0.99ns) (grouped into DSP with root node ret_V_100)   --->   "%r_V_356 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_107"   --->   Operation 1683 'mul' 'r_V_356' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1684 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_112 = add i34 %lhs_120, i34 %sext_ln1347_120"   --->   Operation 1684 'add' 'ret_V_112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1685 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_112, i32 2, i32 33"   --->   Operation 1685 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1686 [1/1] (0.00ns)   --->   "%lhs_121 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_308, i2 0"   --->   Operation 1686 'bitconcatenate' 'lhs_121' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1687 [1/3] (0.00ns) (grouped into DSP with root node ret_V_113)   --->   "%r_V_369 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_121"   --->   Operation 1687 'mul' 'r_V_369' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1688 [1/1] (0.00ns) (grouped into DSP with root node ret_V_113)   --->   "%sext_ln1347_121 = sext i24 %r_V_369"   --->   Operation 1688 'sext' 'sext_ln1347_121' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1689 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_113 = add i34 %lhs_121, i34 %sext_ln1347_121"   --->   Operation 1689 'add' 'ret_V_113' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1690 [2/3] (0.99ns) (grouped into DSP with root node ret_V_114)   --->   "%r_V_370 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_122"   --->   Operation 1690 'mul' 'r_V_370' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln1273_123 = sext i16 %tmp_313"   --->   Operation 1691 'sext' 'sext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1692 [3/3] (0.99ns) (grouped into DSP with root node ret_V_115)   --->   "%r_V_371 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_123"   --->   Operation 1692 'mul' 'r_V_371' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1693 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_127 = add i34 %lhs_144, i34 %sext_ln1347_136"   --->   Operation 1693 'add' 'ret_V_127' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1694 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_127, i32 2, i32 33"   --->   Operation 1694 'partselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1695 [1/1] (0.00ns)   --->   "%lhs_145 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_344, i2 0"   --->   Operation 1695 'bitconcatenate' 'lhs_145' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1696 [1/3] (0.00ns) (grouped into DSP with root node ret_V_128)   --->   "%r_V_384 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_9"   --->   Operation 1696 'mul' 'r_V_384' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1697 [1/1] (0.00ns) (grouped into DSP with root node ret_V_128)   --->   "%sext_ln1347_137 = sext i24 %r_V_384"   --->   Operation 1697 'sext' 'sext_ln1347_137' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1698 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_128 = add i34 %lhs_145, i34 %sext_ln1347_137"   --->   Operation 1698 'add' 'ret_V_128' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1699 [2/3] (0.99ns) (grouped into DSP with root node ret_V_129)   --->   "%r_V_385 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_10"   --->   Operation 1699 'mul' 'r_V_385' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln1273_28 = zext i8 %tmp_349"   --->   Operation 1700 'zext' 'zext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1701 [3/3] (0.99ns) (grouped into DSP with root node ret_V_130)   --->   "%r_V_386 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_11"   --->   Operation 1701 'mul' 'r_V_386' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1702 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_142 = add i34 %lhs_160, i34 %sext_ln1347_152"   --->   Operation 1702 'add' 'ret_V_142' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1703 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_142, i32 2, i32 33"   --->   Operation 1703 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1704 [1/1] (0.00ns)   --->   "%lhs_161 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_365, i2 0"   --->   Operation 1704 'bitconcatenate' 'lhs_161' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1705 [1/3] (0.00ns) (grouped into DSP with root node ret_V_143)   --->   "%r_V_399 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_25"   --->   Operation 1705 'mul' 'r_V_399' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1706 [1/1] (0.00ns) (grouped into DSP with root node ret_V_143)   --->   "%sext_ln1347_153 = sext i24 %r_V_399"   --->   Operation 1706 'sext' 'sext_ln1347_153' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1707 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_143 = add i34 %lhs_161, i34 %sext_ln1347_153"   --->   Operation 1707 'add' 'ret_V_143' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1708 [2/3] (0.99ns) (grouped into DSP with root node ret_V_144)   --->   "%r_V_400 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_26"   --->   Operation 1708 'mul' 'r_V_400' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1709 [3/3] (0.99ns) (grouped into DSP with root node ret_V_145)   --->   "%r_V_401 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_27"   --->   Operation 1709 'mul' 'r_V_401' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1710 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_157 = add i34 %lhs_176, i34 %sext_ln1347_168"   --->   Operation 1710 'add' 'ret_V_157' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1711 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_157, i32 2, i32 33"   --->   Operation 1711 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1712 [1/1] (0.00ns)   --->   "%lhs_177 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_380, i2 0"   --->   Operation 1712 'bitconcatenate' 'lhs_177' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1713 [1/3] (0.00ns) (grouped into DSP with root node ret_V_158)   --->   "%r_V_414 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_41"   --->   Operation 1713 'mul' 'r_V_414' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1714 [1/1] (0.00ns) (grouped into DSP with root node ret_V_158)   --->   "%sext_ln1347_169 = sext i24 %r_V_414"   --->   Operation 1714 'sext' 'sext_ln1347_169' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1715 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_158 = add i34 %lhs_177, i34 %sext_ln1347_169"   --->   Operation 1715 'add' 'ret_V_158' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1716 [2/3] (0.99ns) (grouped into DSP with root node ret_V_159)   --->   "%r_V_415 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_42"   --->   Operation 1716 'mul' 'r_V_415' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1717 [3/3] (0.99ns) (grouped into DSP with root node ret_V_160)   --->   "%r_V_416 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_43"   --->   Operation 1717 'mul' 'r_V_416' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1718 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_172 = add i34 %lhs_192, i34 %sext_ln1347_184"   --->   Operation 1718 'add' 'ret_V_172' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1719 [1/1] (0.00ns)   --->   "%tmp_395 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_172, i32 2, i32 33"   --->   Operation 1719 'partselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1720 [1/1] (0.00ns)   --->   "%lhs_193 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_395, i2 0"   --->   Operation 1720 'bitconcatenate' 'lhs_193' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1721 [1/3] (0.00ns) (grouped into DSP with root node ret_V_173)   --->   "%r_V_429 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_57"   --->   Operation 1721 'mul' 'r_V_429' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1722 [1/1] (0.00ns) (grouped into DSP with root node ret_V_173)   --->   "%sext_ln1347_185 = sext i24 %r_V_429"   --->   Operation 1722 'sext' 'sext_ln1347_185' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1723 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_173 = add i34 %lhs_193, i34 %sext_ln1347_185"   --->   Operation 1723 'add' 'ret_V_173' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1724 [2/3] (0.99ns) (grouped into DSP with root node ret_V_174)   --->   "%r_V_430 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_58"   --->   Operation 1724 'mul' 'r_V_430' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1725 [3/3] (0.99ns) (grouped into DSP with root node ret_V_175)   --->   "%r_V_431 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_59"   --->   Operation 1725 'mul' 'r_V_431' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1726 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_187 = add i34 %lhs_208, i34 %sext_ln1347_200"   --->   Operation 1726 'add' 'ret_V_187' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1727 [1/1] (0.00ns)   --->   "%tmp_410 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_187, i32 2, i32 33"   --->   Operation 1727 'partselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1728 [1/1] (0.00ns)   --->   "%lhs_209 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_410, i2 0"   --->   Operation 1728 'bitconcatenate' 'lhs_209' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1729 [1/3] (0.00ns) (grouped into DSP with root node ret_V_188)   --->   "%r_V_444 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_73"   --->   Operation 1729 'mul' 'r_V_444' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1730 [1/1] (0.00ns) (grouped into DSP with root node ret_V_188)   --->   "%sext_ln1347_201 = sext i24 %r_V_444"   --->   Operation 1730 'sext' 'sext_ln1347_201' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1731 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_188 = add i34 %lhs_209, i34 %sext_ln1347_201"   --->   Operation 1731 'add' 'ret_V_188' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1732 [2/3] (0.99ns) (grouped into DSP with root node ret_V_189)   --->   "%r_V_445 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_74"   --->   Operation 1732 'mul' 'r_V_445' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1733 [3/3] (0.99ns) (grouped into DSP with root node ret_V_190)   --->   "%r_V_446 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_75"   --->   Operation 1733 'mul' 'r_V_446' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1734 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_202 = add i34 %lhs_224, i34 %sext_ln1347_216"   --->   Operation 1734 'add' 'ret_V_202' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1735 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_202, i32 2, i32 33"   --->   Operation 1735 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1736 [1/1] (0.00ns)   --->   "%lhs_225 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_425, i2 0"   --->   Operation 1736 'bitconcatenate' 'lhs_225' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1737 [1/3] (0.00ns) (grouped into DSP with root node ret_V_203)   --->   "%r_V_459 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_89"   --->   Operation 1737 'mul' 'r_V_459' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1738 [1/1] (0.00ns) (grouped into DSP with root node ret_V_203)   --->   "%sext_ln1347_217 = sext i24 %r_V_459"   --->   Operation 1738 'sext' 'sext_ln1347_217' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1739 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_203 = add i34 %lhs_225, i34 %sext_ln1347_217"   --->   Operation 1739 'add' 'ret_V_203' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1740 [2/3] (0.99ns) (grouped into DSP with root node ret_V_204)   --->   "%r_V_460 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_90"   --->   Operation 1740 'mul' 'r_V_460' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1741 [3/3] (0.99ns) (grouped into DSP with root node ret_V_205)   --->   "%r_V_461 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_91"   --->   Operation 1741 'mul' 'r_V_461' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1742 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_217 = add i34 %lhs_240, i34 %sext_ln1347_232"   --->   Operation 1742 'add' 'ret_V_217' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_440 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_217, i32 2, i32 33"   --->   Operation 1743 'partselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1744 [1/1] (0.00ns)   --->   "%lhs_241 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_440, i2 0"   --->   Operation 1744 'bitconcatenate' 'lhs_241' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1745 [1/3] (0.00ns) (grouped into DSP with root node ret_V_218)   --->   "%r_V_474 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_105"   --->   Operation 1745 'mul' 'r_V_474' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1746 [1/1] (0.00ns) (grouped into DSP with root node ret_V_218)   --->   "%sext_ln1347_233 = sext i24 %r_V_474"   --->   Operation 1746 'sext' 'sext_ln1347_233' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1747 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_218 = add i34 %lhs_241, i34 %sext_ln1347_233"   --->   Operation 1747 'add' 'ret_V_218' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1748 [2/3] (0.99ns) (grouped into DSP with root node ret_V_219)   --->   "%r_V_475 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_106"   --->   Operation 1748 'mul' 'r_V_475' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1749 [3/3] (0.99ns) (grouped into DSP with root node ret_V_220)   --->   "%r_V_476 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_107"   --->   Operation 1749 'mul' 'r_V_476' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1750 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_232 = add i34 %lhs_256, i34 %sext_ln1347_248"   --->   Operation 1750 'add' 'ret_V_232' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1751 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_232, i32 2, i32 33"   --->   Operation 1751 'partselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1752 [1/1] (0.00ns)   --->   "%lhs_257 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_455, i2 0"   --->   Operation 1752 'bitconcatenate' 'lhs_257' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1753 [1/3] (0.00ns) (grouped into DSP with root node ret_V_233)   --->   "%r_V_489 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_121"   --->   Operation 1753 'mul' 'r_V_489' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1754 [1/1] (0.00ns) (grouped into DSP with root node ret_V_233)   --->   "%sext_ln1347_249 = sext i24 %r_V_489"   --->   Operation 1754 'sext' 'sext_ln1347_249' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1755 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_233 = add i34 %lhs_257, i34 %sext_ln1347_249"   --->   Operation 1755 'add' 'ret_V_233' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1756 [2/3] (0.99ns) (grouped into DSP with root node ret_V_234)   --->   "%r_V_490 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_122"   --->   Operation 1756 'mul' 'r_V_490' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1757 [3/3] (0.99ns) (grouped into DSP with root node ret_V_235)   --->   "%r_V_491 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_123"   --->   Operation 1757 'mul' 'r_V_491' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.29>
ST_15 : Operation 1758 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_8 = add i34 %lhs_9, i34 %sext_ln1347_9"   --->   Operation 1758 'add' 'ret_V_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_8, i32 2, i32 33"   --->   Operation 1759 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1760 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_86, i2 0"   --->   Operation 1760 'bitconcatenate' 'lhs_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1761 [1/3] (0.00ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_265 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_10"   --->   Operation 1761 'mul' 'r_V_265' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1762 [1/1] (0.00ns) (grouped into DSP with root node ret_V_9)   --->   "%sext_ln1347_10 = sext i24 %r_V_265"   --->   Operation 1762 'sext' 'sext_ln1347_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1763 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_9 = add i34 %lhs_10, i34 %sext_ln1347_10"   --->   Operation 1763 'add' 'ret_V_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1764 [2/3] (0.99ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_266 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_11"   --->   Operation 1764 'mul' 'r_V_266' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1765 [1/1] (0.00ns)   --->   "%zext_ln1273_13 = zext i8 %tmp_94"   --->   Operation 1765 'zext' 'zext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i16 %tmp_93"   --->   Operation 1766 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1767 [3/3] (0.99ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_267 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_12"   --->   Operation 1767 'mul' 'r_V_267' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1768 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_23 = add i34 %lhs_25, i34 %sext_ln1347_25"   --->   Operation 1768 'add' 'ret_V_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_23, i32 2, i32 33"   --->   Operation 1769 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1770 [1/1] (0.00ns)   --->   "%lhs_26 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_123, i2 0"   --->   Operation 1770 'bitconcatenate' 'lhs_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1771 [1/3] (0.00ns) (grouped into DSP with root node ret_V_24)   --->   "%r_V_280 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_26"   --->   Operation 1771 'mul' 'r_V_280' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1772 [1/1] (0.00ns) (grouped into DSP with root node ret_V_24)   --->   "%sext_ln1347_26 = sext i24 %r_V_280"   --->   Operation 1772 'sext' 'sext_ln1347_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1773 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_24 = add i34 %lhs_26, i34 %sext_ln1347_26"   --->   Operation 1773 'add' 'ret_V_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1774 [2/3] (0.99ns) (grouped into DSP with root node ret_V_25)   --->   "%r_V_281 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_27"   --->   Operation 1774 'mul' 'r_V_281' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i16 %tmp_128"   --->   Operation 1775 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1776 [3/3] (0.99ns) (grouped into DSP with root node ret_V_26)   --->   "%r_V_282 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_28"   --->   Operation 1776 'mul' 'r_V_282' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1777 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_38 = add i34 %lhs_41, i34 %sext_ln1347_41"   --->   Operation 1777 'add' 'ret_V_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_38, i32 2, i32 33"   --->   Operation 1778 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1779 [1/1] (0.00ns)   --->   "%lhs_42 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_154, i2 0"   --->   Operation 1779 'bitconcatenate' 'lhs_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1780 [1/3] (0.00ns) (grouped into DSP with root node ret_V_39)   --->   "%r_V_295 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_42"   --->   Operation 1780 'mul' 'r_V_295' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1781 [1/1] (0.00ns) (grouped into DSP with root node ret_V_39)   --->   "%sext_ln1347_42 = sext i24 %r_V_295"   --->   Operation 1781 'sext' 'sext_ln1347_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1782 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_39 = add i34 %lhs_42, i34 %sext_ln1347_42"   --->   Operation 1782 'add' 'ret_V_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1783 [2/3] (0.99ns) (grouped into DSP with root node ret_V_40)   --->   "%r_V_296 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_43"   --->   Operation 1783 'mul' 'r_V_296' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln1273_44 = sext i16 %tmp_159"   --->   Operation 1784 'sext' 'sext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1785 [3/3] (0.99ns) (grouped into DSP with root node ret_V_41)   --->   "%r_V_297 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_44"   --->   Operation 1785 'mul' 'r_V_297' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1786 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_53 = add i34 %lhs_57, i34 %sext_ln1347_57"   --->   Operation 1786 'add' 'ret_V_53' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_53, i32 2, i32 33"   --->   Operation 1787 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1788 [1/1] (0.00ns)   --->   "%lhs_58 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_186, i2 0"   --->   Operation 1788 'bitconcatenate' 'lhs_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1789 [1/3] (0.00ns) (grouped into DSP with root node ret_V_54)   --->   "%r_V_310 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_58"   --->   Operation 1789 'mul' 'r_V_310' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1790 [1/1] (0.00ns) (grouped into DSP with root node ret_V_54)   --->   "%sext_ln1347_58 = sext i24 %r_V_310"   --->   Operation 1790 'sext' 'sext_ln1347_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1791 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_54 = add i34 %lhs_58, i34 %sext_ln1347_58"   --->   Operation 1791 'add' 'ret_V_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1792 [2/3] (0.99ns) (grouped into DSP with root node ret_V_55)   --->   "%r_V_311 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_59"   --->   Operation 1792 'mul' 'r_V_311' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln1273_60 = sext i16 %tmp_191"   --->   Operation 1793 'sext' 'sext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1794 [3/3] (0.99ns) (grouped into DSP with root node ret_V_56)   --->   "%r_V_312 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_60"   --->   Operation 1794 'mul' 'r_V_312' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1795 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_68 = add i34 %lhs_73, i34 %sext_ln1347_73"   --->   Operation 1795 'add' 'ret_V_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1796 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_68, i32 2, i32 33"   --->   Operation 1796 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1797 [1/1] (0.00ns)   --->   "%lhs_74 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_217, i2 0"   --->   Operation 1797 'bitconcatenate' 'lhs_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1798 [1/3] (0.00ns) (grouped into DSP with root node ret_V_69)   --->   "%r_V_325 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_74"   --->   Operation 1798 'mul' 'r_V_325' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1799 [1/1] (0.00ns) (grouped into DSP with root node ret_V_69)   --->   "%sext_ln1347_74 = sext i24 %r_V_325"   --->   Operation 1799 'sext' 'sext_ln1347_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1800 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_69 = add i34 %lhs_74, i34 %sext_ln1347_74"   --->   Operation 1800 'add' 'ret_V_69' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1801 [2/3] (0.99ns) (grouped into DSP with root node ret_V_70)   --->   "%r_V_326 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_75"   --->   Operation 1801 'mul' 'r_V_326' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln1273_76 = sext i16 %tmp_222"   --->   Operation 1802 'sext' 'sext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1803 [3/3] (0.99ns) (grouped into DSP with root node ret_V_71)   --->   "%r_V_327 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_76"   --->   Operation 1803 'mul' 'r_V_327' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1804 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_83 = add i34 %lhs_89, i34 %sext_ln1347_89"   --->   Operation 1804 'add' 'ret_V_83' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_83, i32 2, i32 33"   --->   Operation 1805 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1806 [1/1] (0.00ns)   --->   "%lhs_90 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_248, i2 0"   --->   Operation 1806 'bitconcatenate' 'lhs_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1807 [1/3] (0.00ns) (grouped into DSP with root node ret_V_84)   --->   "%r_V_340 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_90"   --->   Operation 1807 'mul' 'r_V_340' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1808 [1/1] (0.00ns) (grouped into DSP with root node ret_V_84)   --->   "%sext_ln1347_90 = sext i24 %r_V_340"   --->   Operation 1808 'sext' 'sext_ln1347_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1809 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_84 = add i34 %lhs_90, i34 %sext_ln1347_90"   --->   Operation 1809 'add' 'ret_V_84' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1810 [2/3] (0.99ns) (grouped into DSP with root node ret_V_85)   --->   "%r_V_341 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_91"   --->   Operation 1810 'mul' 'r_V_341' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln1273_92 = sext i16 %tmp_253"   --->   Operation 1811 'sext' 'sext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1812 [3/3] (0.99ns) (grouped into DSP with root node ret_V_86)   --->   "%r_V_342 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_92"   --->   Operation 1812 'mul' 'r_V_342' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1813 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_98 = add i34 %lhs_105, i34 %sext_ln1347_105"   --->   Operation 1813 'add' 'ret_V_98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_98, i32 2, i32 33"   --->   Operation 1814 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1815 [1/1] (0.00ns)   --->   "%lhs_106 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_279, i2 0"   --->   Operation 1815 'bitconcatenate' 'lhs_106' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1816 [1/3] (0.00ns) (grouped into DSP with root node ret_V_99)   --->   "%r_V_355 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_106"   --->   Operation 1816 'mul' 'r_V_355' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1817 [1/1] (0.00ns) (grouped into DSP with root node ret_V_99)   --->   "%sext_ln1347_106 = sext i24 %r_V_355"   --->   Operation 1817 'sext' 'sext_ln1347_106' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1818 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_99 = add i34 %lhs_106, i34 %sext_ln1347_106"   --->   Operation 1818 'add' 'ret_V_99' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1819 [2/3] (0.99ns) (grouped into DSP with root node ret_V_100)   --->   "%r_V_356 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_107"   --->   Operation 1819 'mul' 'r_V_356' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1820 [1/1] (0.00ns)   --->   "%sext_ln1273_108 = sext i16 %tmp_284"   --->   Operation 1820 'sext' 'sext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1821 [3/3] (0.99ns) (grouped into DSP with root node ret_V_101)   --->   "%r_V_357 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_108"   --->   Operation 1821 'mul' 'r_V_357' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1822 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_113 = add i34 %lhs_121, i34 %sext_ln1347_121"   --->   Operation 1822 'add' 'ret_V_113' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1823 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_113, i32 2, i32 33"   --->   Operation 1823 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1824 [1/1] (0.00ns)   --->   "%lhs_122 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_310, i2 0"   --->   Operation 1824 'bitconcatenate' 'lhs_122' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1825 [1/3] (0.00ns) (grouped into DSP with root node ret_V_114)   --->   "%r_V_370 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_122"   --->   Operation 1825 'mul' 'r_V_370' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1826 [1/1] (0.00ns) (grouped into DSP with root node ret_V_114)   --->   "%sext_ln1347_122 = sext i24 %r_V_370"   --->   Operation 1826 'sext' 'sext_ln1347_122' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1827 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_114 = add i34 %lhs_122, i34 %sext_ln1347_122"   --->   Operation 1827 'add' 'ret_V_114' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1828 [2/3] (0.99ns) (grouped into DSP with root node ret_V_115)   --->   "%r_V_371 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_123"   --->   Operation 1828 'mul' 'r_V_371' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln1273_124 = sext i16 %tmp_315"   --->   Operation 1829 'sext' 'sext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1830 [3/3] (0.99ns) (grouped into DSP with root node ret_V_116)   --->   "%r_V_372 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_124"   --->   Operation 1830 'mul' 'r_V_372' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1831 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_128 = add i34 %lhs_145, i34 %sext_ln1347_137"   --->   Operation 1831 'add' 'ret_V_128' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1832 [1/1] (0.00ns)   --->   "%tmp_346 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_128, i32 2, i32 33"   --->   Operation 1832 'partselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1833 [1/1] (0.00ns)   --->   "%lhs_146 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_346, i2 0"   --->   Operation 1833 'bitconcatenate' 'lhs_146' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1834 [1/3] (0.00ns) (grouped into DSP with root node ret_V_129)   --->   "%r_V_385 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_10"   --->   Operation 1834 'mul' 'r_V_385' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1835 [1/1] (0.00ns) (grouped into DSP with root node ret_V_129)   --->   "%sext_ln1347_138 = sext i24 %r_V_385"   --->   Operation 1835 'sext' 'sext_ln1347_138' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1836 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_129 = add i34 %lhs_146, i34 %sext_ln1347_138"   --->   Operation 1836 'add' 'ret_V_129' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1837 [2/3] (0.99ns) (grouped into DSP with root node ret_V_130)   --->   "%r_V_386 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_11"   --->   Operation 1837 'mul' 'r_V_386' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln1273_29 = zext i8 %tmp_351"   --->   Operation 1838 'zext' 'zext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1839 [3/3] (0.99ns) (grouped into DSP with root node ret_V_131)   --->   "%r_V_387 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_12"   --->   Operation 1839 'mul' 'r_V_387' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1840 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_143 = add i34 %lhs_161, i34 %sext_ln1347_153"   --->   Operation 1840 'add' 'ret_V_143' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_143, i32 2, i32 33"   --->   Operation 1841 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1842 [1/1] (0.00ns)   --->   "%lhs_162 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_366, i2 0"   --->   Operation 1842 'bitconcatenate' 'lhs_162' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1843 [1/3] (0.00ns) (grouped into DSP with root node ret_V_144)   --->   "%r_V_400 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_26"   --->   Operation 1843 'mul' 'r_V_400' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1844 [1/1] (0.00ns) (grouped into DSP with root node ret_V_144)   --->   "%sext_ln1347_154 = sext i24 %r_V_400"   --->   Operation 1844 'sext' 'sext_ln1347_154' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1845 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_144 = add i34 %lhs_162, i34 %sext_ln1347_154"   --->   Operation 1845 'add' 'ret_V_144' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1846 [2/3] (0.99ns) (grouped into DSP with root node ret_V_145)   --->   "%r_V_401 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_27"   --->   Operation 1846 'mul' 'r_V_401' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1847 [3/3] (0.99ns) (grouped into DSP with root node ret_V_146)   --->   "%r_V_402 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_28"   --->   Operation 1847 'mul' 'r_V_402' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1848 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_158 = add i34 %lhs_177, i34 %sext_ln1347_169"   --->   Operation 1848 'add' 'ret_V_158' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_158, i32 2, i32 33"   --->   Operation 1849 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1850 [1/1] (0.00ns)   --->   "%lhs_178 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_381, i2 0"   --->   Operation 1850 'bitconcatenate' 'lhs_178' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1851 [1/3] (0.00ns) (grouped into DSP with root node ret_V_159)   --->   "%r_V_415 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_42"   --->   Operation 1851 'mul' 'r_V_415' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1852 [1/1] (0.00ns) (grouped into DSP with root node ret_V_159)   --->   "%sext_ln1347_170 = sext i24 %r_V_415"   --->   Operation 1852 'sext' 'sext_ln1347_170' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1853 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_159 = add i34 %lhs_178, i34 %sext_ln1347_170"   --->   Operation 1853 'add' 'ret_V_159' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1854 [2/3] (0.99ns) (grouped into DSP with root node ret_V_160)   --->   "%r_V_416 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_43"   --->   Operation 1854 'mul' 'r_V_416' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1855 [3/3] (0.99ns) (grouped into DSP with root node ret_V_161)   --->   "%r_V_417 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_44"   --->   Operation 1855 'mul' 'r_V_417' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1856 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_173 = add i34 %lhs_193, i34 %sext_ln1347_185"   --->   Operation 1856 'add' 'ret_V_173' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1857 [1/1] (0.00ns)   --->   "%tmp_396 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_173, i32 2, i32 33"   --->   Operation 1857 'partselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1858 [1/1] (0.00ns)   --->   "%lhs_194 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_396, i2 0"   --->   Operation 1858 'bitconcatenate' 'lhs_194' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1859 [1/3] (0.00ns) (grouped into DSP with root node ret_V_174)   --->   "%r_V_430 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_58"   --->   Operation 1859 'mul' 'r_V_430' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1860 [1/1] (0.00ns) (grouped into DSP with root node ret_V_174)   --->   "%sext_ln1347_186 = sext i24 %r_V_430"   --->   Operation 1860 'sext' 'sext_ln1347_186' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1861 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_174 = add i34 %lhs_194, i34 %sext_ln1347_186"   --->   Operation 1861 'add' 'ret_V_174' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1862 [2/3] (0.99ns) (grouped into DSP with root node ret_V_175)   --->   "%r_V_431 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_59"   --->   Operation 1862 'mul' 'r_V_431' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1863 [3/3] (0.99ns) (grouped into DSP with root node ret_V_176)   --->   "%r_V_432 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_60"   --->   Operation 1863 'mul' 'r_V_432' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1864 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_188 = add i34 %lhs_209, i34 %sext_ln1347_201"   --->   Operation 1864 'add' 'ret_V_188' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1865 [1/1] (0.00ns)   --->   "%tmp_411 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_188, i32 2, i32 33"   --->   Operation 1865 'partselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1866 [1/1] (0.00ns)   --->   "%lhs_210 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_411, i2 0"   --->   Operation 1866 'bitconcatenate' 'lhs_210' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1867 [1/3] (0.00ns) (grouped into DSP with root node ret_V_189)   --->   "%r_V_445 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_74"   --->   Operation 1867 'mul' 'r_V_445' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1868 [1/1] (0.00ns) (grouped into DSP with root node ret_V_189)   --->   "%sext_ln1347_202 = sext i24 %r_V_445"   --->   Operation 1868 'sext' 'sext_ln1347_202' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1869 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_189 = add i34 %lhs_210, i34 %sext_ln1347_202"   --->   Operation 1869 'add' 'ret_V_189' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1870 [2/3] (0.99ns) (grouped into DSP with root node ret_V_190)   --->   "%r_V_446 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_75"   --->   Operation 1870 'mul' 'r_V_446' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1871 [3/3] (0.99ns) (grouped into DSP with root node ret_V_191)   --->   "%r_V_447 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_76"   --->   Operation 1871 'mul' 'r_V_447' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1872 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_203 = add i34 %lhs_225, i34 %sext_ln1347_217"   --->   Operation 1872 'add' 'ret_V_203' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1873 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_203, i32 2, i32 33"   --->   Operation 1873 'partselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1874 [1/1] (0.00ns)   --->   "%lhs_226 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_426, i2 0"   --->   Operation 1874 'bitconcatenate' 'lhs_226' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1875 [1/3] (0.00ns) (grouped into DSP with root node ret_V_204)   --->   "%r_V_460 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_90"   --->   Operation 1875 'mul' 'r_V_460' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1876 [1/1] (0.00ns) (grouped into DSP with root node ret_V_204)   --->   "%sext_ln1347_218 = sext i24 %r_V_460"   --->   Operation 1876 'sext' 'sext_ln1347_218' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1877 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_204 = add i34 %lhs_226, i34 %sext_ln1347_218"   --->   Operation 1877 'add' 'ret_V_204' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1878 [2/3] (0.99ns) (grouped into DSP with root node ret_V_205)   --->   "%r_V_461 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_91"   --->   Operation 1878 'mul' 'r_V_461' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1879 [3/3] (0.99ns) (grouped into DSP with root node ret_V_206)   --->   "%r_V_462 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_92"   --->   Operation 1879 'mul' 'r_V_462' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1880 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_218 = add i34 %lhs_241, i34 %sext_ln1347_233"   --->   Operation 1880 'add' 'ret_V_218' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_218, i32 2, i32 33"   --->   Operation 1881 'partselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1882 [1/1] (0.00ns)   --->   "%lhs_242 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_441, i2 0"   --->   Operation 1882 'bitconcatenate' 'lhs_242' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1883 [1/3] (0.00ns) (grouped into DSP with root node ret_V_219)   --->   "%r_V_475 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_106"   --->   Operation 1883 'mul' 'r_V_475' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1884 [1/1] (0.00ns) (grouped into DSP with root node ret_V_219)   --->   "%sext_ln1347_234 = sext i24 %r_V_475"   --->   Operation 1884 'sext' 'sext_ln1347_234' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1885 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_219 = add i34 %lhs_242, i34 %sext_ln1347_234"   --->   Operation 1885 'add' 'ret_V_219' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1886 [2/3] (0.99ns) (grouped into DSP with root node ret_V_220)   --->   "%r_V_476 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_107"   --->   Operation 1886 'mul' 'r_V_476' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1887 [3/3] (0.99ns) (grouped into DSP with root node ret_V_221)   --->   "%r_V_477 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_108"   --->   Operation 1887 'mul' 'r_V_477' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1888 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_233 = add i34 %lhs_257, i34 %sext_ln1347_249"   --->   Operation 1888 'add' 'ret_V_233' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_456 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_233, i32 2, i32 33"   --->   Operation 1889 'partselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1890 [1/1] (0.00ns)   --->   "%lhs_258 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_456, i2 0"   --->   Operation 1890 'bitconcatenate' 'lhs_258' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1891 [1/3] (0.00ns) (grouped into DSP with root node ret_V_234)   --->   "%r_V_490 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_122"   --->   Operation 1891 'mul' 'r_V_490' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1892 [1/1] (0.00ns) (grouped into DSP with root node ret_V_234)   --->   "%sext_ln1347_250 = sext i24 %r_V_490"   --->   Operation 1892 'sext' 'sext_ln1347_250' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1893 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_234 = add i34 %lhs_258, i34 %sext_ln1347_250"   --->   Operation 1893 'add' 'ret_V_234' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1894 [2/3] (0.99ns) (grouped into DSP with root node ret_V_235)   --->   "%r_V_491 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_123"   --->   Operation 1894 'mul' 'r_V_491' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1895 [3/3] (0.99ns) (grouped into DSP with root node ret_V_236)   --->   "%r_V_492 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_124"   --->   Operation 1895 'mul' 'r_V_492' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.29>
ST_16 : Operation 1896 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_9 = add i34 %lhs_10, i34 %sext_ln1347_10"   --->   Operation 1896 'add' 'ret_V_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_9, i32 2, i32 33"   --->   Operation 1897 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1898 [1/1] (0.00ns)   --->   "%lhs_11 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_89, i2 0"   --->   Operation 1898 'bitconcatenate' 'lhs_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1899 [1/3] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_266 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_11"   --->   Operation 1899 'mul' 'r_V_266' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1900 [1/1] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%sext_ln1347_11 = sext i24 %r_V_266"   --->   Operation 1900 'sext' 'sext_ln1347_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1901 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_10 = add i34 %lhs_11, i34 %sext_ln1347_11"   --->   Operation 1901 'add' 'ret_V_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1902 [2/3] (0.99ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_267 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_12"   --->   Operation 1902 'mul' 'r_V_267' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln1273_14 = zext i8 %tmp_97"   --->   Operation 1903 'zext' 'zext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i16 %tmp_96"   --->   Operation 1904 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1905 [3/3] (0.99ns) (grouped into DSP with root node ret_V_12)   --->   "%r_V_268 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_13"   --->   Operation 1905 'mul' 'r_V_268' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1906 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_24 = add i34 %lhs_26, i34 %sext_ln1347_26"   --->   Operation 1906 'add' 'ret_V_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1907 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_24, i32 2, i32 33"   --->   Operation 1907 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1908 [1/1] (0.00ns)   --->   "%lhs_27 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_125, i2 0"   --->   Operation 1908 'bitconcatenate' 'lhs_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1909 [1/3] (0.00ns) (grouped into DSP with root node ret_V_25)   --->   "%r_V_281 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_27"   --->   Operation 1909 'mul' 'r_V_281' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1910 [1/1] (0.00ns) (grouped into DSP with root node ret_V_25)   --->   "%sext_ln1347_27 = sext i24 %r_V_281"   --->   Operation 1910 'sext' 'sext_ln1347_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1911 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_25 = add i34 %lhs_27, i34 %sext_ln1347_27"   --->   Operation 1911 'add' 'ret_V_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1912 [2/3] (0.99ns) (grouped into DSP with root node ret_V_26)   --->   "%r_V_282 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_28"   --->   Operation 1912 'mul' 'r_V_282' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i16 %tmp_130"   --->   Operation 1913 'sext' 'sext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1914 [3/3] (0.99ns) (grouped into DSP with root node ret_V_27)   --->   "%r_V_283 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_29"   --->   Operation 1914 'mul' 'r_V_283' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1915 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_39 = add i34 %lhs_42, i34 %sext_ln1347_42"   --->   Operation 1915 'add' 'ret_V_39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1916 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_39, i32 2, i32 33"   --->   Operation 1916 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1917 [1/1] (0.00ns)   --->   "%lhs_43 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_156, i2 0"   --->   Operation 1917 'bitconcatenate' 'lhs_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1918 [1/3] (0.00ns) (grouped into DSP with root node ret_V_40)   --->   "%r_V_296 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_43"   --->   Operation 1918 'mul' 'r_V_296' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1919 [1/1] (0.00ns) (grouped into DSP with root node ret_V_40)   --->   "%sext_ln1347_43 = sext i24 %r_V_296"   --->   Operation 1919 'sext' 'sext_ln1347_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1920 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_40 = add i34 %lhs_43, i34 %sext_ln1347_43"   --->   Operation 1920 'add' 'ret_V_40' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1921 [2/3] (0.99ns) (grouped into DSP with root node ret_V_41)   --->   "%r_V_297 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_44"   --->   Operation 1921 'mul' 'r_V_297' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln1273_45 = sext i16 %tmp_161"   --->   Operation 1922 'sext' 'sext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1923 [3/3] (0.99ns) (grouped into DSP with root node ret_V_42)   --->   "%r_V_298 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_45"   --->   Operation 1923 'mul' 'r_V_298' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1924 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_54 = add i34 %lhs_58, i34 %sext_ln1347_58"   --->   Operation 1924 'add' 'ret_V_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1925 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_54, i32 2, i32 33"   --->   Operation 1925 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1926 [1/1] (0.00ns)   --->   "%lhs_59 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_188, i2 0"   --->   Operation 1926 'bitconcatenate' 'lhs_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1927 [1/3] (0.00ns) (grouped into DSP with root node ret_V_55)   --->   "%r_V_311 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_59"   --->   Operation 1927 'mul' 'r_V_311' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1928 [1/1] (0.00ns) (grouped into DSP with root node ret_V_55)   --->   "%sext_ln1347_59 = sext i24 %r_V_311"   --->   Operation 1928 'sext' 'sext_ln1347_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1929 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_55 = add i34 %lhs_59, i34 %sext_ln1347_59"   --->   Operation 1929 'add' 'ret_V_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1930 [2/3] (0.99ns) (grouped into DSP with root node ret_V_56)   --->   "%r_V_312 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_60"   --->   Operation 1930 'mul' 'r_V_312' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln1273_61 = sext i16 %tmp_193"   --->   Operation 1931 'sext' 'sext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1932 [3/3] (0.99ns) (grouped into DSP with root node ret_V_57)   --->   "%r_V_313 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_61"   --->   Operation 1932 'mul' 'r_V_313' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1933 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_69 = add i34 %lhs_74, i34 %sext_ln1347_74"   --->   Operation 1933 'add' 'ret_V_69' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1934 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_69, i32 2, i32 33"   --->   Operation 1934 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1935 [1/1] (0.00ns)   --->   "%lhs_75 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_219, i2 0"   --->   Operation 1935 'bitconcatenate' 'lhs_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1936 [1/3] (0.00ns) (grouped into DSP with root node ret_V_70)   --->   "%r_V_326 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_75"   --->   Operation 1936 'mul' 'r_V_326' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1937 [1/1] (0.00ns) (grouped into DSP with root node ret_V_70)   --->   "%sext_ln1347_75 = sext i24 %r_V_326"   --->   Operation 1937 'sext' 'sext_ln1347_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1938 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_70 = add i34 %lhs_75, i34 %sext_ln1347_75"   --->   Operation 1938 'add' 'ret_V_70' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1939 [2/3] (0.99ns) (grouped into DSP with root node ret_V_71)   --->   "%r_V_327 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_76"   --->   Operation 1939 'mul' 'r_V_327' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1940 [1/1] (0.00ns)   --->   "%sext_ln1273_77 = sext i16 %tmp_224"   --->   Operation 1940 'sext' 'sext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1941 [3/3] (0.99ns) (grouped into DSP with root node ret_V_72)   --->   "%r_V_328 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_77"   --->   Operation 1941 'mul' 'r_V_328' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1942 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_84 = add i34 %lhs_90, i34 %sext_ln1347_90"   --->   Operation 1942 'add' 'ret_V_84' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1943 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_84, i32 2, i32 33"   --->   Operation 1943 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1944 [1/1] (0.00ns)   --->   "%lhs_91 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_250, i2 0"   --->   Operation 1944 'bitconcatenate' 'lhs_91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1945 [1/3] (0.00ns) (grouped into DSP with root node ret_V_85)   --->   "%r_V_341 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_91"   --->   Operation 1945 'mul' 'r_V_341' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1946 [1/1] (0.00ns) (grouped into DSP with root node ret_V_85)   --->   "%sext_ln1347_91 = sext i24 %r_V_341"   --->   Operation 1946 'sext' 'sext_ln1347_91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1947 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_85 = add i34 %lhs_91, i34 %sext_ln1347_91"   --->   Operation 1947 'add' 'ret_V_85' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1948 [2/3] (0.99ns) (grouped into DSP with root node ret_V_86)   --->   "%r_V_342 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_92"   --->   Operation 1948 'mul' 'r_V_342' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1949 [1/1] (0.00ns)   --->   "%sext_ln1273_93 = sext i16 %tmp_255"   --->   Operation 1949 'sext' 'sext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1950 [3/3] (0.99ns) (grouped into DSP with root node ret_V_87)   --->   "%r_V_343 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_93"   --->   Operation 1950 'mul' 'r_V_343' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1951 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_99 = add i34 %lhs_106, i34 %sext_ln1347_106"   --->   Operation 1951 'add' 'ret_V_99' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1952 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_99, i32 2, i32 33"   --->   Operation 1952 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1953 [1/1] (0.00ns)   --->   "%lhs_107 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_281, i2 0"   --->   Operation 1953 'bitconcatenate' 'lhs_107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1954 [1/3] (0.00ns) (grouped into DSP with root node ret_V_100)   --->   "%r_V_356 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_107"   --->   Operation 1954 'mul' 'r_V_356' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1955 [1/1] (0.00ns) (grouped into DSP with root node ret_V_100)   --->   "%sext_ln1347_107 = sext i24 %r_V_356"   --->   Operation 1955 'sext' 'sext_ln1347_107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1956 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_100 = add i34 %lhs_107, i34 %sext_ln1347_107"   --->   Operation 1956 'add' 'ret_V_100' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1957 [2/3] (0.99ns) (grouped into DSP with root node ret_V_101)   --->   "%r_V_357 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_108"   --->   Operation 1957 'mul' 'r_V_357' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1958 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_114 = add i34 %lhs_122, i34 %sext_ln1347_122"   --->   Operation 1958 'add' 'ret_V_114' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1959 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_114, i32 2, i32 33"   --->   Operation 1959 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1960 [1/1] (0.00ns)   --->   "%lhs_123 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_312, i2 0"   --->   Operation 1960 'bitconcatenate' 'lhs_123' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1961 [1/3] (0.00ns) (grouped into DSP with root node ret_V_115)   --->   "%r_V_371 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_123"   --->   Operation 1961 'mul' 'r_V_371' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1962 [1/1] (0.00ns) (grouped into DSP with root node ret_V_115)   --->   "%sext_ln1347_123 = sext i24 %r_V_371"   --->   Operation 1962 'sext' 'sext_ln1347_123' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1963 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_115 = add i34 %lhs_123, i34 %sext_ln1347_123"   --->   Operation 1963 'add' 'ret_V_115' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1964 [2/3] (0.99ns) (grouped into DSP with root node ret_V_116)   --->   "%r_V_372 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_124"   --->   Operation 1964 'mul' 'r_V_372' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1965 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_129 = add i34 %lhs_146, i34 %sext_ln1347_138"   --->   Operation 1965 'add' 'ret_V_129' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1966 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_129, i32 2, i32 33"   --->   Operation 1966 'partselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1967 [1/1] (0.00ns)   --->   "%lhs_147 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_348, i2 0"   --->   Operation 1967 'bitconcatenate' 'lhs_147' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1968 [1/3] (0.00ns) (grouped into DSP with root node ret_V_130)   --->   "%r_V_386 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_11"   --->   Operation 1968 'mul' 'r_V_386' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1969 [1/1] (0.00ns) (grouped into DSP with root node ret_V_130)   --->   "%sext_ln1347_139 = sext i24 %r_V_386"   --->   Operation 1969 'sext' 'sext_ln1347_139' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1970 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_130 = add i34 %lhs_147, i34 %sext_ln1347_139"   --->   Operation 1970 'add' 'ret_V_130' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1971 [2/3] (0.99ns) (grouped into DSP with root node ret_V_131)   --->   "%r_V_387 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_12"   --->   Operation 1971 'mul' 'r_V_387' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1972 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_144 = add i34 %lhs_162, i34 %sext_ln1347_154"   --->   Operation 1972 'add' 'ret_V_144' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_144, i32 2, i32 33"   --->   Operation 1973 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1974 [1/1] (0.00ns)   --->   "%lhs_163 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_367, i2 0"   --->   Operation 1974 'bitconcatenate' 'lhs_163' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1975 [1/3] (0.00ns) (grouped into DSP with root node ret_V_145)   --->   "%r_V_401 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_27"   --->   Operation 1975 'mul' 'r_V_401' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1976 [1/1] (0.00ns) (grouped into DSP with root node ret_V_145)   --->   "%sext_ln1347_155 = sext i24 %r_V_401"   --->   Operation 1976 'sext' 'sext_ln1347_155' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1977 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_145 = add i34 %lhs_163, i34 %sext_ln1347_155"   --->   Operation 1977 'add' 'ret_V_145' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1978 [2/3] (0.99ns) (grouped into DSP with root node ret_V_146)   --->   "%r_V_402 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_28"   --->   Operation 1978 'mul' 'r_V_402' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1979 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_159 = add i34 %lhs_178, i34 %sext_ln1347_170"   --->   Operation 1979 'add' 'ret_V_159' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1980 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_159, i32 2, i32 33"   --->   Operation 1980 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1981 [1/1] (0.00ns)   --->   "%lhs_179 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_382, i2 0"   --->   Operation 1981 'bitconcatenate' 'lhs_179' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1982 [1/3] (0.00ns) (grouped into DSP with root node ret_V_160)   --->   "%r_V_416 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_43"   --->   Operation 1982 'mul' 'r_V_416' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1983 [1/1] (0.00ns) (grouped into DSP with root node ret_V_160)   --->   "%sext_ln1347_171 = sext i24 %r_V_416"   --->   Operation 1983 'sext' 'sext_ln1347_171' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1984 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_160 = add i34 %lhs_179, i34 %sext_ln1347_171"   --->   Operation 1984 'add' 'ret_V_160' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1985 [2/3] (0.99ns) (grouped into DSP with root node ret_V_161)   --->   "%r_V_417 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_44"   --->   Operation 1985 'mul' 'r_V_417' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1986 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_174 = add i34 %lhs_194, i34 %sext_ln1347_186"   --->   Operation 1986 'add' 'ret_V_174' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1987 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_174, i32 2, i32 33"   --->   Operation 1987 'partselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1988 [1/1] (0.00ns)   --->   "%lhs_195 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_397, i2 0"   --->   Operation 1988 'bitconcatenate' 'lhs_195' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1989 [1/3] (0.00ns) (grouped into DSP with root node ret_V_175)   --->   "%r_V_431 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_59"   --->   Operation 1989 'mul' 'r_V_431' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1990 [1/1] (0.00ns) (grouped into DSP with root node ret_V_175)   --->   "%sext_ln1347_187 = sext i24 %r_V_431"   --->   Operation 1990 'sext' 'sext_ln1347_187' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1991 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_175 = add i34 %lhs_195, i34 %sext_ln1347_187"   --->   Operation 1991 'add' 'ret_V_175' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1992 [2/3] (0.99ns) (grouped into DSP with root node ret_V_176)   --->   "%r_V_432 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_60"   --->   Operation 1992 'mul' 'r_V_432' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1993 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_189 = add i34 %lhs_210, i34 %sext_ln1347_202"   --->   Operation 1993 'add' 'ret_V_189' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1994 [1/1] (0.00ns)   --->   "%tmp_412 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_189, i32 2, i32 33"   --->   Operation 1994 'partselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1995 [1/1] (0.00ns)   --->   "%lhs_211 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_412, i2 0"   --->   Operation 1995 'bitconcatenate' 'lhs_211' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1996 [1/3] (0.00ns) (grouped into DSP with root node ret_V_190)   --->   "%r_V_446 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_75"   --->   Operation 1996 'mul' 'r_V_446' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1997 [1/1] (0.00ns) (grouped into DSP with root node ret_V_190)   --->   "%sext_ln1347_203 = sext i24 %r_V_446"   --->   Operation 1997 'sext' 'sext_ln1347_203' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1998 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_190 = add i34 %lhs_211, i34 %sext_ln1347_203"   --->   Operation 1998 'add' 'ret_V_190' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1999 [2/3] (0.99ns) (grouped into DSP with root node ret_V_191)   --->   "%r_V_447 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_76"   --->   Operation 1999 'mul' 'r_V_447' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2000 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_204 = add i34 %lhs_226, i34 %sext_ln1347_218"   --->   Operation 2000 'add' 'ret_V_204' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2001 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_204, i32 2, i32 33"   --->   Operation 2001 'partselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2002 [1/1] (0.00ns)   --->   "%lhs_227 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_427, i2 0"   --->   Operation 2002 'bitconcatenate' 'lhs_227' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2003 [1/3] (0.00ns) (grouped into DSP with root node ret_V_205)   --->   "%r_V_461 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_91"   --->   Operation 2003 'mul' 'r_V_461' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2004 [1/1] (0.00ns) (grouped into DSP with root node ret_V_205)   --->   "%sext_ln1347_219 = sext i24 %r_V_461"   --->   Operation 2004 'sext' 'sext_ln1347_219' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2005 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_205 = add i34 %lhs_227, i34 %sext_ln1347_219"   --->   Operation 2005 'add' 'ret_V_205' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2006 [2/3] (0.99ns) (grouped into DSP with root node ret_V_206)   --->   "%r_V_462 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_92"   --->   Operation 2006 'mul' 'r_V_462' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2007 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_219 = add i34 %lhs_242, i34 %sext_ln1347_234"   --->   Operation 2007 'add' 'ret_V_219' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2008 [1/1] (0.00ns)   --->   "%tmp_442 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_219, i32 2, i32 33"   --->   Operation 2008 'partselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2009 [1/1] (0.00ns)   --->   "%lhs_243 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_442, i2 0"   --->   Operation 2009 'bitconcatenate' 'lhs_243' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2010 [1/3] (0.00ns) (grouped into DSP with root node ret_V_220)   --->   "%r_V_476 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_107"   --->   Operation 2010 'mul' 'r_V_476' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2011 [1/1] (0.00ns) (grouped into DSP with root node ret_V_220)   --->   "%sext_ln1347_235 = sext i24 %r_V_476"   --->   Operation 2011 'sext' 'sext_ln1347_235' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2012 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_220 = add i34 %lhs_243, i34 %sext_ln1347_235"   --->   Operation 2012 'add' 'ret_V_220' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2013 [2/3] (0.99ns) (grouped into DSP with root node ret_V_221)   --->   "%r_V_477 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_108"   --->   Operation 2013 'mul' 'r_V_477' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2014 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_234 = add i34 %lhs_258, i34 %sext_ln1347_250"   --->   Operation 2014 'add' 'ret_V_234' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2015 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_234, i32 2, i32 33"   --->   Operation 2015 'partselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2016 [1/1] (0.00ns)   --->   "%lhs_259 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_457, i2 0"   --->   Operation 2016 'bitconcatenate' 'lhs_259' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2017 [1/3] (0.00ns) (grouped into DSP with root node ret_V_235)   --->   "%r_V_491 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_123"   --->   Operation 2017 'mul' 'r_V_491' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2018 [1/1] (0.00ns) (grouped into DSP with root node ret_V_235)   --->   "%sext_ln1347_251 = sext i24 %r_V_491"   --->   Operation 2018 'sext' 'sext_ln1347_251' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2019 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_235 = add i34 %lhs_259, i34 %sext_ln1347_251"   --->   Operation 2019 'add' 'ret_V_235' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2020 [2/3] (0.99ns) (grouped into DSP with root node ret_V_236)   --->   "%r_V_492 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_124"   --->   Operation 2020 'mul' 'r_V_492' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 2021 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_10 = add i34 %lhs_11, i34 %sext_ln1347_11"   --->   Operation 2021 'add' 'ret_V_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2022 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_10, i32 2, i32 33"   --->   Operation 2022 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2023 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_92, i2 0"   --->   Operation 2023 'bitconcatenate' 'lhs_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2024 [1/3] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_267 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_12"   --->   Operation 2024 'mul' 'r_V_267' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2025 [1/1] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%sext_ln1347_12 = sext i24 %r_V_267"   --->   Operation 2025 'sext' 'sext_ln1347_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2026 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_11 = add i34 %lhs_12, i34 %sext_ln1347_12"   --->   Operation 2026 'add' 'ret_V_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2027 [2/3] (0.99ns) (grouped into DSP with root node ret_V_12)   --->   "%r_V_268 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_13"   --->   Operation 2027 'mul' 'r_V_268' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2028 [1/1] (0.00ns)   --->   "%zext_ln1273_15 = zext i8 %tmp_100"   --->   Operation 2028 'zext' 'zext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2029 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i16 %tmp_99"   --->   Operation 2029 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2030 [3/3] (0.99ns) (grouped into DSP with root node ret_V_13)   --->   "%r_V_269 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_14"   --->   Operation 2030 'mul' 'r_V_269' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2031 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_25 = add i34 %lhs_27, i34 %sext_ln1347_27"   --->   Operation 2031 'add' 'ret_V_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2032 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_25, i32 2, i32 33"   --->   Operation 2032 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2033 [1/1] (0.00ns)   --->   "%lhs_28 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_127, i2 0"   --->   Operation 2033 'bitconcatenate' 'lhs_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2034 [1/3] (0.00ns) (grouped into DSP with root node ret_V_26)   --->   "%r_V_282 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_28"   --->   Operation 2034 'mul' 'r_V_282' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2035 [1/1] (0.00ns) (grouped into DSP with root node ret_V_26)   --->   "%sext_ln1347_28 = sext i24 %r_V_282"   --->   Operation 2035 'sext' 'sext_ln1347_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2036 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_26 = add i34 %lhs_28, i34 %sext_ln1347_28"   --->   Operation 2036 'add' 'ret_V_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2037 [2/3] (0.99ns) (grouped into DSP with root node ret_V_27)   --->   "%r_V_283 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_29"   --->   Operation 2037 'mul' 'r_V_283' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i16 %tmp_132"   --->   Operation 2038 'sext' 'sext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2039 [3/3] (0.99ns) (grouped into DSP with root node ret_V_28)   --->   "%r_V_284 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_30"   --->   Operation 2039 'mul' 'r_V_284' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2040 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_40 = add i34 %lhs_43, i34 %sext_ln1347_43"   --->   Operation 2040 'add' 'ret_V_40' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_40, i32 2, i32 33"   --->   Operation 2041 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2042 [1/1] (0.00ns)   --->   "%lhs_44 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_158, i2 0"   --->   Operation 2042 'bitconcatenate' 'lhs_44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2043 [1/3] (0.00ns) (grouped into DSP with root node ret_V_41)   --->   "%r_V_297 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_44"   --->   Operation 2043 'mul' 'r_V_297' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2044 [1/1] (0.00ns) (grouped into DSP with root node ret_V_41)   --->   "%sext_ln1347_44 = sext i24 %r_V_297"   --->   Operation 2044 'sext' 'sext_ln1347_44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2045 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_41 = add i34 %lhs_44, i34 %sext_ln1347_44"   --->   Operation 2045 'add' 'ret_V_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2046 [2/3] (0.99ns) (grouped into DSP with root node ret_V_42)   --->   "%r_V_298 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_45"   --->   Operation 2046 'mul' 'r_V_298' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln1273_46 = sext i16 %tmp_163"   --->   Operation 2047 'sext' 'sext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2048 [3/3] (0.99ns) (grouped into DSP with root node ret_V_43)   --->   "%r_V_299 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_46"   --->   Operation 2048 'mul' 'r_V_299' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2049 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_55 = add i34 %lhs_59, i34 %sext_ln1347_59"   --->   Operation 2049 'add' 'ret_V_55' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2050 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_55, i32 2, i32 33"   --->   Operation 2050 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2051 [1/1] (0.00ns)   --->   "%lhs_60 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_190, i2 0"   --->   Operation 2051 'bitconcatenate' 'lhs_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2052 [1/3] (0.00ns) (grouped into DSP with root node ret_V_56)   --->   "%r_V_312 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_60"   --->   Operation 2052 'mul' 'r_V_312' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2053 [1/1] (0.00ns) (grouped into DSP with root node ret_V_56)   --->   "%sext_ln1347_60 = sext i24 %r_V_312"   --->   Operation 2053 'sext' 'sext_ln1347_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2054 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_56 = add i34 %lhs_60, i34 %sext_ln1347_60"   --->   Operation 2054 'add' 'ret_V_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2055 [2/3] (0.99ns) (grouped into DSP with root node ret_V_57)   --->   "%r_V_313 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_61"   --->   Operation 2055 'mul' 'r_V_313' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2056 [1/1] (0.00ns)   --->   "%sext_ln1273_62 = sext i16 %tmp_195"   --->   Operation 2056 'sext' 'sext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2057 [3/3] (0.99ns) (grouped into DSP with root node ret_V_58)   --->   "%r_V_314 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_62"   --->   Operation 2057 'mul' 'r_V_314' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2058 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_70 = add i34 %lhs_75, i34 %sext_ln1347_75"   --->   Operation 2058 'add' 'ret_V_70' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2059 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_70, i32 2, i32 33"   --->   Operation 2059 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2060 [1/1] (0.00ns)   --->   "%lhs_76 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_221, i2 0"   --->   Operation 2060 'bitconcatenate' 'lhs_76' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2061 [1/3] (0.00ns) (grouped into DSP with root node ret_V_71)   --->   "%r_V_327 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_76"   --->   Operation 2061 'mul' 'r_V_327' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2062 [1/1] (0.00ns) (grouped into DSP with root node ret_V_71)   --->   "%sext_ln1347_76 = sext i24 %r_V_327"   --->   Operation 2062 'sext' 'sext_ln1347_76' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2063 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_71 = add i34 %lhs_76, i34 %sext_ln1347_76"   --->   Operation 2063 'add' 'ret_V_71' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2064 [2/3] (0.99ns) (grouped into DSP with root node ret_V_72)   --->   "%r_V_328 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_77"   --->   Operation 2064 'mul' 'r_V_328' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln1273_78 = sext i16 %tmp_226"   --->   Operation 2065 'sext' 'sext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2066 [3/3] (0.99ns) (grouped into DSP with root node ret_V_73)   --->   "%r_V_329 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_78"   --->   Operation 2066 'mul' 'r_V_329' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2067 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_85 = add i34 %lhs_91, i34 %sext_ln1347_91"   --->   Operation 2067 'add' 'ret_V_85' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_85, i32 2, i32 33"   --->   Operation 2068 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2069 [1/1] (0.00ns)   --->   "%lhs_92 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_252, i2 0"   --->   Operation 2069 'bitconcatenate' 'lhs_92' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2070 [1/3] (0.00ns) (grouped into DSP with root node ret_V_86)   --->   "%r_V_342 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_92"   --->   Operation 2070 'mul' 'r_V_342' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2071 [1/1] (0.00ns) (grouped into DSP with root node ret_V_86)   --->   "%sext_ln1347_92 = sext i24 %r_V_342"   --->   Operation 2071 'sext' 'sext_ln1347_92' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2072 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_86 = add i34 %lhs_92, i34 %sext_ln1347_92"   --->   Operation 2072 'add' 'ret_V_86' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2073 [2/3] (0.99ns) (grouped into DSP with root node ret_V_87)   --->   "%r_V_343 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_93"   --->   Operation 2073 'mul' 'r_V_343' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln1273_94 = sext i16 %tmp_257"   --->   Operation 2074 'sext' 'sext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2075 [3/3] (0.99ns) (grouped into DSP with root node ret_V_88)   --->   "%r_V_344 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_94"   --->   Operation 2075 'mul' 'r_V_344' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2076 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_100 = add i34 %lhs_107, i34 %sext_ln1347_107"   --->   Operation 2076 'add' 'ret_V_100' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2077 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_100, i32 2, i32 33"   --->   Operation 2077 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2078 [1/1] (0.00ns)   --->   "%lhs_108 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_283, i2 0"   --->   Operation 2078 'bitconcatenate' 'lhs_108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2079 [1/3] (0.00ns) (grouped into DSP with root node ret_V_101)   --->   "%r_V_357 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_108"   --->   Operation 2079 'mul' 'r_V_357' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2080 [1/1] (0.00ns) (grouped into DSP with root node ret_V_101)   --->   "%sext_ln1347_108 = sext i24 %r_V_357"   --->   Operation 2080 'sext' 'sext_ln1347_108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2081 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_101 = add i34 %lhs_108, i34 %sext_ln1347_108"   --->   Operation 2081 'add' 'ret_V_101' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln1273_109 = sext i16 %tmp_286"   --->   Operation 2082 'sext' 'sext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2083 [3/3] (0.99ns) (grouped into DSP with root node ret_V_102)   --->   "%r_V_358 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_109"   --->   Operation 2083 'mul' 'r_V_358' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2084 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_115 = add i34 %lhs_123, i34 %sext_ln1347_123"   --->   Operation 2084 'add' 'ret_V_115' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2085 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_115, i32 2, i32 33"   --->   Operation 2085 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2086 [1/1] (0.00ns)   --->   "%lhs_124 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_314, i2 0"   --->   Operation 2086 'bitconcatenate' 'lhs_124' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2087 [1/3] (0.00ns) (grouped into DSP with root node ret_V_116)   --->   "%r_V_372 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_124"   --->   Operation 2087 'mul' 'r_V_372' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2088 [1/1] (0.00ns) (grouped into DSP with root node ret_V_116)   --->   "%sext_ln1347_124 = sext i24 %r_V_372"   --->   Operation 2088 'sext' 'sext_ln1347_124' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2089 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_116 = add i34 %lhs_124, i34 %sext_ln1347_124"   --->   Operation 2089 'add' 'ret_V_116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln1273_125 = sext i16 %tmp_317"   --->   Operation 2090 'sext' 'sext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2091 [3/3] (0.99ns) (grouped into DSP with root node ret_V_117)   --->   "%r_V_373 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_125"   --->   Operation 2091 'mul' 'r_V_373' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2092 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_130 = add i34 %lhs_147, i34 %sext_ln1347_139"   --->   Operation 2092 'add' 'ret_V_130' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2093 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_130, i32 2, i32 33"   --->   Operation 2093 'partselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2094 [1/1] (0.00ns)   --->   "%lhs_148 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_350, i2 0"   --->   Operation 2094 'bitconcatenate' 'lhs_148' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2095 [1/3] (0.00ns) (grouped into DSP with root node ret_V_131)   --->   "%r_V_387 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_12"   --->   Operation 2095 'mul' 'r_V_387' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2096 [1/1] (0.00ns) (grouped into DSP with root node ret_V_131)   --->   "%sext_ln1347_140 = sext i24 %r_V_387"   --->   Operation 2096 'sext' 'sext_ln1347_140' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2097 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_131 = add i34 %lhs_148, i34 %sext_ln1347_140"   --->   Operation 2097 'add' 'ret_V_131' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2098 [1/1] (0.00ns)   --->   "%zext_ln1273_30 = zext i8 %tmp_353"   --->   Operation 2098 'zext' 'zext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2099 [3/3] (0.99ns) (grouped into DSP with root node ret_V_132)   --->   "%r_V_388 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_13"   --->   Operation 2099 'mul' 'r_V_388' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2100 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_145 = add i34 %lhs_163, i34 %sext_ln1347_155"   --->   Operation 2100 'add' 'ret_V_145' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2101 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_145, i32 2, i32 33"   --->   Operation 2101 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2102 [1/1] (0.00ns)   --->   "%lhs_164 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_368, i2 0"   --->   Operation 2102 'bitconcatenate' 'lhs_164' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2103 [1/3] (0.00ns) (grouped into DSP with root node ret_V_146)   --->   "%r_V_402 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_28"   --->   Operation 2103 'mul' 'r_V_402' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2104 [1/1] (0.00ns) (grouped into DSP with root node ret_V_146)   --->   "%sext_ln1347_156 = sext i24 %r_V_402"   --->   Operation 2104 'sext' 'sext_ln1347_156' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2105 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_146 = add i34 %lhs_164, i34 %sext_ln1347_156"   --->   Operation 2105 'add' 'ret_V_146' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2106 [3/3] (0.99ns) (grouped into DSP with root node ret_V_147)   --->   "%r_V_403 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_29"   --->   Operation 2106 'mul' 'r_V_403' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2107 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_160 = add i34 %lhs_179, i34 %sext_ln1347_171"   --->   Operation 2107 'add' 'ret_V_160' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2108 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_160, i32 2, i32 33"   --->   Operation 2108 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2109 [1/1] (0.00ns)   --->   "%lhs_180 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_383, i2 0"   --->   Operation 2109 'bitconcatenate' 'lhs_180' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2110 [1/3] (0.00ns) (grouped into DSP with root node ret_V_161)   --->   "%r_V_417 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_44"   --->   Operation 2110 'mul' 'r_V_417' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2111 [1/1] (0.00ns) (grouped into DSP with root node ret_V_161)   --->   "%sext_ln1347_172 = sext i24 %r_V_417"   --->   Operation 2111 'sext' 'sext_ln1347_172' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2112 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_161 = add i34 %lhs_180, i34 %sext_ln1347_172"   --->   Operation 2112 'add' 'ret_V_161' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2113 [3/3] (0.99ns) (grouped into DSP with root node ret_V_162)   --->   "%r_V_418 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_45"   --->   Operation 2113 'mul' 'r_V_418' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2114 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_175 = add i34 %lhs_195, i34 %sext_ln1347_187"   --->   Operation 2114 'add' 'ret_V_175' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2115 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_175, i32 2, i32 33"   --->   Operation 2115 'partselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2116 [1/1] (0.00ns)   --->   "%lhs_196 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_398, i2 0"   --->   Operation 2116 'bitconcatenate' 'lhs_196' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2117 [1/3] (0.00ns) (grouped into DSP with root node ret_V_176)   --->   "%r_V_432 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_60"   --->   Operation 2117 'mul' 'r_V_432' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2118 [1/1] (0.00ns) (grouped into DSP with root node ret_V_176)   --->   "%sext_ln1347_188 = sext i24 %r_V_432"   --->   Operation 2118 'sext' 'sext_ln1347_188' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2119 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_176 = add i34 %lhs_196, i34 %sext_ln1347_188"   --->   Operation 2119 'add' 'ret_V_176' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2120 [3/3] (0.99ns) (grouped into DSP with root node ret_V_177)   --->   "%r_V_433 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_61"   --->   Operation 2120 'mul' 'r_V_433' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2121 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_190 = add i34 %lhs_211, i34 %sext_ln1347_203"   --->   Operation 2121 'add' 'ret_V_190' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2122 [1/1] (0.00ns)   --->   "%tmp_413 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_190, i32 2, i32 33"   --->   Operation 2122 'partselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2123 [1/1] (0.00ns)   --->   "%lhs_212 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_413, i2 0"   --->   Operation 2123 'bitconcatenate' 'lhs_212' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2124 [1/3] (0.00ns) (grouped into DSP with root node ret_V_191)   --->   "%r_V_447 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_76"   --->   Operation 2124 'mul' 'r_V_447' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2125 [1/1] (0.00ns) (grouped into DSP with root node ret_V_191)   --->   "%sext_ln1347_204 = sext i24 %r_V_447"   --->   Operation 2125 'sext' 'sext_ln1347_204' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2126 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_191 = add i34 %lhs_212, i34 %sext_ln1347_204"   --->   Operation 2126 'add' 'ret_V_191' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2127 [3/3] (0.99ns) (grouped into DSP with root node ret_V_192)   --->   "%r_V_448 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_77"   --->   Operation 2127 'mul' 'r_V_448' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2128 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_205 = add i34 %lhs_227, i34 %sext_ln1347_219"   --->   Operation 2128 'add' 'ret_V_205' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_428 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_205, i32 2, i32 33"   --->   Operation 2129 'partselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2130 [1/1] (0.00ns)   --->   "%lhs_228 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_428, i2 0"   --->   Operation 2130 'bitconcatenate' 'lhs_228' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2131 [1/3] (0.00ns) (grouped into DSP with root node ret_V_206)   --->   "%r_V_462 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_92"   --->   Operation 2131 'mul' 'r_V_462' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2132 [1/1] (0.00ns) (grouped into DSP with root node ret_V_206)   --->   "%sext_ln1347_220 = sext i24 %r_V_462"   --->   Operation 2132 'sext' 'sext_ln1347_220' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2133 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_206 = add i34 %lhs_228, i34 %sext_ln1347_220"   --->   Operation 2133 'add' 'ret_V_206' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2134 [3/3] (0.99ns) (grouped into DSP with root node ret_V_207)   --->   "%r_V_463 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_93"   --->   Operation 2134 'mul' 'r_V_463' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2135 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_220 = add i34 %lhs_243, i34 %sext_ln1347_235"   --->   Operation 2135 'add' 'ret_V_220' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2136 [1/1] (0.00ns)   --->   "%tmp_443 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_220, i32 2, i32 33"   --->   Operation 2136 'partselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2137 [1/1] (0.00ns)   --->   "%lhs_244 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_443, i2 0"   --->   Operation 2137 'bitconcatenate' 'lhs_244' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2138 [1/3] (0.00ns) (grouped into DSP with root node ret_V_221)   --->   "%r_V_477 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_108"   --->   Operation 2138 'mul' 'r_V_477' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2139 [1/1] (0.00ns) (grouped into DSP with root node ret_V_221)   --->   "%sext_ln1347_236 = sext i24 %r_V_477"   --->   Operation 2139 'sext' 'sext_ln1347_236' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2140 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_221 = add i34 %lhs_244, i34 %sext_ln1347_236"   --->   Operation 2140 'add' 'ret_V_221' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2141 [3/3] (0.99ns) (grouped into DSP with root node ret_V_222)   --->   "%r_V_478 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_109"   --->   Operation 2141 'mul' 'r_V_478' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2142 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_235 = add i34 %lhs_259, i34 %sext_ln1347_251"   --->   Operation 2142 'add' 'ret_V_235' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2143 [1/1] (0.00ns)   --->   "%tmp_458 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_235, i32 2, i32 33"   --->   Operation 2143 'partselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2144 [1/1] (0.00ns)   --->   "%lhs_260 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_458, i2 0"   --->   Operation 2144 'bitconcatenate' 'lhs_260' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2145 [1/3] (0.00ns) (grouped into DSP with root node ret_V_236)   --->   "%r_V_492 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_124"   --->   Operation 2145 'mul' 'r_V_492' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2146 [1/1] (0.00ns) (grouped into DSP with root node ret_V_236)   --->   "%sext_ln1347_252 = sext i24 %r_V_492"   --->   Operation 2146 'sext' 'sext_ln1347_252' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2147 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_236 = add i34 %lhs_260, i34 %sext_ln1347_252"   --->   Operation 2147 'add' 'ret_V_236' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2148 [3/3] (0.99ns) (grouped into DSP with root node ret_V_237)   --->   "%r_V_493 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_125"   --->   Operation 2148 'mul' 'r_V_493' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 2149 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_11 = add i34 %lhs_12, i34 %sext_ln1347_12"   --->   Operation 2149 'add' 'ret_V_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2150 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_11, i32 2, i32 33"   --->   Operation 2150 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2151 [1/1] (0.00ns)   --->   "%lhs_13 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_95, i2 0"   --->   Operation 2151 'bitconcatenate' 'lhs_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2152 [1/3] (0.00ns) (grouped into DSP with root node ret_V_12)   --->   "%r_V_268 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_13"   --->   Operation 2152 'mul' 'r_V_268' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2153 [1/1] (0.00ns) (grouped into DSP with root node ret_V_12)   --->   "%sext_ln1347_13 = sext i24 %r_V_268"   --->   Operation 2153 'sext' 'sext_ln1347_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2154 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_12 = add i34 %lhs_13, i34 %sext_ln1347_13"   --->   Operation 2154 'add' 'ret_V_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2155 [2/3] (0.99ns) (grouped into DSP with root node ret_V_13)   --->   "%r_V_269 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_14"   --->   Operation 2155 'mul' 'r_V_269' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2156 [1/1] (0.00ns)   --->   "%zext_ln1273_16 = zext i8 %tmp_103"   --->   Operation 2156 'zext' 'zext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i16 %tmp_102"   --->   Operation 2157 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2158 [3/3] (0.99ns) (grouped into DSP with root node ret_V_14)   --->   "%r_V_270 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_15"   --->   Operation 2158 'mul' 'r_V_270' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2159 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_26 = add i34 %lhs_28, i34 %sext_ln1347_28"   --->   Operation 2159 'add' 'ret_V_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2160 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_26, i32 2, i32 33"   --->   Operation 2160 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2161 [1/1] (0.00ns)   --->   "%lhs_29 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_129, i2 0"   --->   Operation 2161 'bitconcatenate' 'lhs_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2162 [1/3] (0.00ns) (grouped into DSP with root node ret_V_27)   --->   "%r_V_283 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_29"   --->   Operation 2162 'mul' 'r_V_283' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2163 [1/1] (0.00ns) (grouped into DSP with root node ret_V_27)   --->   "%sext_ln1347_29 = sext i24 %r_V_283"   --->   Operation 2163 'sext' 'sext_ln1347_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2164 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_27 = add i34 %lhs_29, i34 %sext_ln1347_29"   --->   Operation 2164 'add' 'ret_V_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2165 [2/3] (0.99ns) (grouped into DSP with root node ret_V_28)   --->   "%r_V_284 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_30"   --->   Operation 2165 'mul' 'r_V_284' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i16 %tmp_134"   --->   Operation 2166 'sext' 'sext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2167 [3/3] (0.99ns) (grouped into DSP with root node ret_V_29)   --->   "%r_V_285 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_31"   --->   Operation 2167 'mul' 'r_V_285' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2168 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_41 = add i34 %lhs_44, i34 %sext_ln1347_44"   --->   Operation 2168 'add' 'ret_V_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2169 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_41, i32 2, i32 33"   --->   Operation 2169 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2170 [1/1] (0.00ns)   --->   "%lhs_45 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_160, i2 0"   --->   Operation 2170 'bitconcatenate' 'lhs_45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2171 [1/3] (0.00ns) (grouped into DSP with root node ret_V_42)   --->   "%r_V_298 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_45"   --->   Operation 2171 'mul' 'r_V_298' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2172 [1/1] (0.00ns) (grouped into DSP with root node ret_V_42)   --->   "%sext_ln1347_45 = sext i24 %r_V_298"   --->   Operation 2172 'sext' 'sext_ln1347_45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2173 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_42 = add i34 %lhs_45, i34 %sext_ln1347_45"   --->   Operation 2173 'add' 'ret_V_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2174 [2/3] (0.99ns) (grouped into DSP with root node ret_V_43)   --->   "%r_V_299 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_46"   --->   Operation 2174 'mul' 'r_V_299' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i16 %tmp_165"   --->   Operation 2175 'sext' 'sext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2176 [3/3] (0.99ns) (grouped into DSP with root node ret_V_44)   --->   "%r_V_300 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_47"   --->   Operation 2176 'mul' 'r_V_300' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2177 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_56 = add i34 %lhs_60, i34 %sext_ln1347_60"   --->   Operation 2177 'add' 'ret_V_56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2178 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_56, i32 2, i32 33"   --->   Operation 2178 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2179 [1/1] (0.00ns)   --->   "%lhs_61 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_192, i2 0"   --->   Operation 2179 'bitconcatenate' 'lhs_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2180 [1/3] (0.00ns) (grouped into DSP with root node ret_V_57)   --->   "%r_V_313 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_61"   --->   Operation 2180 'mul' 'r_V_313' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2181 [1/1] (0.00ns) (grouped into DSP with root node ret_V_57)   --->   "%sext_ln1347_61 = sext i24 %r_V_313"   --->   Operation 2181 'sext' 'sext_ln1347_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2182 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_57 = add i34 %lhs_61, i34 %sext_ln1347_61"   --->   Operation 2182 'add' 'ret_V_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2183 [2/3] (0.99ns) (grouped into DSP with root node ret_V_58)   --->   "%r_V_314 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_62"   --->   Operation 2183 'mul' 'r_V_314' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln1273_63 = sext i16 %tmp_197"   --->   Operation 2184 'sext' 'sext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2185 [3/3] (0.99ns) (grouped into DSP with root node ret_V_59)   --->   "%r_V_315 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_63"   --->   Operation 2185 'mul' 'r_V_315' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2186 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_71 = add i34 %lhs_76, i34 %sext_ln1347_76"   --->   Operation 2186 'add' 'ret_V_71' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2187 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_71, i32 2, i32 33"   --->   Operation 2187 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2188 [1/1] (0.00ns)   --->   "%lhs_77 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_223, i2 0"   --->   Operation 2188 'bitconcatenate' 'lhs_77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2189 [1/3] (0.00ns) (grouped into DSP with root node ret_V_72)   --->   "%r_V_328 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_77"   --->   Operation 2189 'mul' 'r_V_328' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2190 [1/1] (0.00ns) (grouped into DSP with root node ret_V_72)   --->   "%sext_ln1347_77 = sext i24 %r_V_328"   --->   Operation 2190 'sext' 'sext_ln1347_77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2191 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_72 = add i34 %lhs_77, i34 %sext_ln1347_77"   --->   Operation 2191 'add' 'ret_V_72' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2192 [2/3] (0.99ns) (grouped into DSP with root node ret_V_73)   --->   "%r_V_329 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_78"   --->   Operation 2192 'mul' 'r_V_329' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln1273_79 = sext i16 %tmp_228"   --->   Operation 2193 'sext' 'sext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2194 [3/3] (0.99ns) (grouped into DSP with root node ret_V_74)   --->   "%r_V_330 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_79"   --->   Operation 2194 'mul' 'r_V_330' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2195 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_86 = add i34 %lhs_92, i34 %sext_ln1347_92"   --->   Operation 2195 'add' 'ret_V_86' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2196 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_86, i32 2, i32 33"   --->   Operation 2196 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2197 [1/1] (0.00ns)   --->   "%lhs_93 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_254, i2 0"   --->   Operation 2197 'bitconcatenate' 'lhs_93' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2198 [1/3] (0.00ns) (grouped into DSP with root node ret_V_87)   --->   "%r_V_343 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_93"   --->   Operation 2198 'mul' 'r_V_343' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2199 [1/1] (0.00ns) (grouped into DSP with root node ret_V_87)   --->   "%sext_ln1347_93 = sext i24 %r_V_343"   --->   Operation 2199 'sext' 'sext_ln1347_93' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2200 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_87 = add i34 %lhs_93, i34 %sext_ln1347_93"   --->   Operation 2200 'add' 'ret_V_87' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2201 [2/3] (0.99ns) (grouped into DSP with root node ret_V_88)   --->   "%r_V_344 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_94"   --->   Operation 2201 'mul' 'r_V_344' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2202 [1/1] (0.00ns)   --->   "%sext_ln1273_95 = sext i16 %tmp_259"   --->   Operation 2202 'sext' 'sext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2203 [3/3] (0.99ns) (grouped into DSP with root node ret_V_89)   --->   "%r_V_345 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_95"   --->   Operation 2203 'mul' 'r_V_345' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2204 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_101 = add i34 %lhs_108, i34 %sext_ln1347_108"   --->   Operation 2204 'add' 'ret_V_101' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2205 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_101, i32 2, i32 33"   --->   Operation 2205 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2206 [2/3] (0.99ns) (grouped into DSP with root node ret_V_102)   --->   "%r_V_358 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_109"   --->   Operation 2206 'mul' 'r_V_358' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln1273_110 = sext i16 %tmp_288"   --->   Operation 2207 'sext' 'sext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2208 [3/3] (0.99ns) (grouped into DSP with root node ret_V_103)   --->   "%r_V_359 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_110"   --->   Operation 2208 'mul' 'r_V_359' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2209 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_116 = add i34 %lhs_124, i34 %sext_ln1347_124"   --->   Operation 2209 'add' 'ret_V_116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2210 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_116, i32 2, i32 33"   --->   Operation 2210 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2211 [2/3] (0.99ns) (grouped into DSP with root node ret_V_117)   --->   "%r_V_373 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_125"   --->   Operation 2211 'mul' 'r_V_373' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln1273_126 = sext i16 %tmp_319"   --->   Operation 2212 'sext' 'sext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2213 [3/3] (0.99ns) (grouped into DSP with root node ret_V_118)   --->   "%r_V_374 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_126"   --->   Operation 2213 'mul' 'r_V_374' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2214 [2/2] (1.23ns)   --->   "%patches_load = load i8 %patches_addr"   --->   Operation 2214 'load' 'patches_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 192> <RAM>
ST_18 : Operation 2215 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_131 = add i34 %lhs_148, i34 %sext_ln1347_140"   --->   Operation 2215 'add' 'ret_V_131' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2216 [1/1] (0.00ns)   --->   "%tmp_352 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_131, i32 2, i32 33"   --->   Operation 2216 'partselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2217 [2/3] (0.99ns) (grouped into DSP with root node ret_V_132)   --->   "%r_V_388 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_13"   --->   Operation 2217 'mul' 'r_V_388' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2218 [1/1] (0.00ns)   --->   "%zext_ln1273_31 = zext i8 %tmp_355"   --->   Operation 2218 'zext' 'zext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2219 [3/3] (0.99ns) (grouped into DSP with root node ret_V_133)   --->   "%r_V_389 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_14"   --->   Operation 2219 'mul' 'r_V_389' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2220 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_146 = add i34 %lhs_164, i34 %sext_ln1347_156"   --->   Operation 2220 'add' 'ret_V_146' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_146, i32 2, i32 33"   --->   Operation 2221 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2222 [2/3] (0.99ns) (grouped into DSP with root node ret_V_147)   --->   "%r_V_403 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_29"   --->   Operation 2222 'mul' 'r_V_403' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2223 [3/3] (0.99ns) (grouped into DSP with root node ret_V_148)   --->   "%r_V_404 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_30"   --->   Operation 2223 'mul' 'r_V_404' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2224 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_161 = add i34 %lhs_180, i34 %sext_ln1347_172"   --->   Operation 2224 'add' 'ret_V_161' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_384 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_161, i32 2, i32 33"   --->   Operation 2225 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2226 [2/3] (0.99ns) (grouped into DSP with root node ret_V_162)   --->   "%r_V_418 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_45"   --->   Operation 2226 'mul' 'r_V_418' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2227 [3/3] (0.99ns) (grouped into DSP with root node ret_V_163)   --->   "%r_V_419 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_46"   --->   Operation 2227 'mul' 'r_V_419' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2228 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_176 = add i34 %lhs_196, i34 %sext_ln1347_188"   --->   Operation 2228 'add' 'ret_V_176' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2229 [1/1] (0.00ns)   --->   "%tmp_399 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_176, i32 2, i32 33"   --->   Operation 2229 'partselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2230 [2/3] (0.99ns) (grouped into DSP with root node ret_V_177)   --->   "%r_V_433 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_61"   --->   Operation 2230 'mul' 'r_V_433' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2231 [3/3] (0.99ns) (grouped into DSP with root node ret_V_178)   --->   "%r_V_434 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_62"   --->   Operation 2231 'mul' 'r_V_434' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2232 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_191 = add i34 %lhs_212, i34 %sext_ln1347_204"   --->   Operation 2232 'add' 'ret_V_191' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2233 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_191, i32 2, i32 33"   --->   Operation 2233 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2234 [2/3] (0.99ns) (grouped into DSP with root node ret_V_192)   --->   "%r_V_448 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_77"   --->   Operation 2234 'mul' 'r_V_448' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2235 [3/3] (0.99ns) (grouped into DSP with root node ret_V_193)   --->   "%r_V_449 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_78"   --->   Operation 2235 'mul' 'r_V_449' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2236 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_206 = add i34 %lhs_228, i34 %sext_ln1347_220"   --->   Operation 2236 'add' 'ret_V_206' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2237 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_206, i32 2, i32 33"   --->   Operation 2237 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2238 [2/3] (0.99ns) (grouped into DSP with root node ret_V_207)   --->   "%r_V_463 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_93"   --->   Operation 2238 'mul' 'r_V_463' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2239 [3/3] (0.99ns) (grouped into DSP with root node ret_V_208)   --->   "%r_V_464 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_94"   --->   Operation 2239 'mul' 'r_V_464' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2240 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_221 = add i34 %lhs_244, i34 %sext_ln1347_236"   --->   Operation 2240 'add' 'ret_V_221' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2241 [1/1] (0.00ns)   --->   "%tmp_444 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_221, i32 2, i32 33"   --->   Operation 2241 'partselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2242 [2/3] (0.99ns) (grouped into DSP with root node ret_V_222)   --->   "%r_V_478 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_109"   --->   Operation 2242 'mul' 'r_V_478' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2243 [3/3] (0.99ns) (grouped into DSP with root node ret_V_223)   --->   "%r_V_479 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_110"   --->   Operation 2243 'mul' 'r_V_479' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2244 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_236 = add i34 %lhs_260, i34 %sext_ln1347_252"   --->   Operation 2244 'add' 'ret_V_236' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2245 [1/1] (0.00ns)   --->   "%tmp_459 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_236, i32 2, i32 33"   --->   Operation 2245 'partselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2246 [2/3] (0.99ns) (grouped into DSP with root node ret_V_237)   --->   "%r_V_493 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_125"   --->   Operation 2246 'mul' 'r_V_493' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2247 [3/3] (0.99ns) (grouped into DSP with root node ret_V_238)   --->   "%r_V_494 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_126"   --->   Operation 2247 'mul' 'r_V_494' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 2248 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_12 = add i34 %lhs_13, i34 %sext_ln1347_13"   --->   Operation 2248 'add' 'ret_V_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_12, i32 2, i32 33"   --->   Operation 2249 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2250 [1/1] (0.00ns)   --->   "%lhs_14 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_98, i2 0"   --->   Operation 2250 'bitconcatenate' 'lhs_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2251 [1/3] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%r_V_269 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_14"   --->   Operation 2251 'mul' 'r_V_269' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2252 [1/1] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%sext_ln1347_14 = sext i24 %r_V_269"   --->   Operation 2252 'sext' 'sext_ln1347_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2253 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_13 = add i34 %lhs_14, i34 %sext_ln1347_14"   --->   Operation 2253 'add' 'ret_V_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2254 [2/3] (0.99ns) (grouped into DSP with root node ret_V_14)   --->   "%r_V_270 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_15"   --->   Operation 2254 'mul' 'r_V_270' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2255 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_27 = add i34 %lhs_29, i34 %sext_ln1347_29"   --->   Operation 2255 'add' 'ret_V_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2256 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_27, i32 2, i32 33"   --->   Operation 2256 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2257 [1/1] (0.00ns)   --->   "%lhs_30 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_131, i2 0"   --->   Operation 2257 'bitconcatenate' 'lhs_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2258 [1/3] (0.00ns) (grouped into DSP with root node ret_V_28)   --->   "%r_V_284 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_30"   --->   Operation 2258 'mul' 'r_V_284' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2259 [1/1] (0.00ns) (grouped into DSP with root node ret_V_28)   --->   "%sext_ln1347_30 = sext i24 %r_V_284"   --->   Operation 2259 'sext' 'sext_ln1347_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2260 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_28 = add i34 %lhs_30, i34 %sext_ln1347_30"   --->   Operation 2260 'add' 'ret_V_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2261 [2/3] (0.99ns) (grouped into DSP with root node ret_V_29)   --->   "%r_V_285 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_31"   --->   Operation 2261 'mul' 'r_V_285' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2262 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_42 = add i34 %lhs_45, i34 %sext_ln1347_45"   --->   Operation 2262 'add' 'ret_V_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2263 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_42, i32 2, i32 33"   --->   Operation 2263 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2264 [1/1] (0.00ns)   --->   "%lhs_46 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_162, i2 0"   --->   Operation 2264 'bitconcatenate' 'lhs_46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2265 [1/3] (0.00ns) (grouped into DSP with root node ret_V_43)   --->   "%r_V_299 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_46"   --->   Operation 2265 'mul' 'r_V_299' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2266 [1/1] (0.00ns) (grouped into DSP with root node ret_V_43)   --->   "%sext_ln1347_46 = sext i24 %r_V_299"   --->   Operation 2266 'sext' 'sext_ln1347_46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2267 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_43 = add i34 %lhs_46, i34 %sext_ln1347_46"   --->   Operation 2267 'add' 'ret_V_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2268 [2/3] (0.99ns) (grouped into DSP with root node ret_V_44)   --->   "%r_V_300 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_47"   --->   Operation 2268 'mul' 'r_V_300' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2269 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_57 = add i34 %lhs_61, i34 %sext_ln1347_61"   --->   Operation 2269 'add' 'ret_V_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_57, i32 2, i32 33"   --->   Operation 2270 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2271 [1/1] (0.00ns)   --->   "%lhs_62 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_194, i2 0"   --->   Operation 2271 'bitconcatenate' 'lhs_62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2272 [1/3] (0.00ns) (grouped into DSP with root node ret_V_58)   --->   "%r_V_314 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_62"   --->   Operation 2272 'mul' 'r_V_314' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2273 [1/1] (0.00ns) (grouped into DSP with root node ret_V_58)   --->   "%sext_ln1347_62 = sext i24 %r_V_314"   --->   Operation 2273 'sext' 'sext_ln1347_62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2274 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_58 = add i34 %lhs_62, i34 %sext_ln1347_62"   --->   Operation 2274 'add' 'ret_V_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2275 [2/3] (0.99ns) (grouped into DSP with root node ret_V_59)   --->   "%r_V_315 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_63"   --->   Operation 2275 'mul' 'r_V_315' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2276 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_72 = add i34 %lhs_77, i34 %sext_ln1347_77"   --->   Operation 2276 'add' 'ret_V_72' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2277 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_72, i32 2, i32 33"   --->   Operation 2277 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2278 [1/1] (0.00ns)   --->   "%lhs_78 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_225, i2 0"   --->   Operation 2278 'bitconcatenate' 'lhs_78' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2279 [1/3] (0.00ns) (grouped into DSP with root node ret_V_73)   --->   "%r_V_329 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_78"   --->   Operation 2279 'mul' 'r_V_329' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2280 [1/1] (0.00ns) (grouped into DSP with root node ret_V_73)   --->   "%sext_ln1347_78 = sext i24 %r_V_329"   --->   Operation 2280 'sext' 'sext_ln1347_78' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2281 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_73 = add i34 %lhs_78, i34 %sext_ln1347_78"   --->   Operation 2281 'add' 'ret_V_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2282 [2/3] (0.99ns) (grouped into DSP with root node ret_V_74)   --->   "%r_V_330 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_79"   --->   Operation 2282 'mul' 'r_V_330' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2283 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_87 = add i34 %lhs_93, i34 %sext_ln1347_93"   --->   Operation 2283 'add' 'ret_V_87' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2284 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_87, i32 2, i32 33"   --->   Operation 2284 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2285 [1/1] (0.00ns)   --->   "%lhs_94 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_256, i2 0"   --->   Operation 2285 'bitconcatenate' 'lhs_94' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2286 [1/3] (0.00ns) (grouped into DSP with root node ret_V_88)   --->   "%r_V_344 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_94"   --->   Operation 2286 'mul' 'r_V_344' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2287 [1/1] (0.00ns) (grouped into DSP with root node ret_V_88)   --->   "%sext_ln1347_94 = sext i24 %r_V_344"   --->   Operation 2287 'sext' 'sext_ln1347_94' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2288 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_88 = add i34 %lhs_94, i34 %sext_ln1347_94"   --->   Operation 2288 'add' 'ret_V_88' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2289 [2/3] (0.99ns) (grouped into DSP with root node ret_V_89)   --->   "%r_V_345 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_95"   --->   Operation 2289 'mul' 'r_V_345' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2290 [1/1] (0.00ns)   --->   "%lhs_109 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_285, i2 0"   --->   Operation 2290 'bitconcatenate' 'lhs_109' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2291 [1/3] (0.00ns) (grouped into DSP with root node ret_V_102)   --->   "%r_V_358 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_109"   --->   Operation 2291 'mul' 'r_V_358' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2292 [1/1] (0.00ns) (grouped into DSP with root node ret_V_102)   --->   "%sext_ln1347_109 = sext i24 %r_V_358"   --->   Operation 2292 'sext' 'sext_ln1347_109' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2293 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_102 = add i34 %lhs_109, i34 %sext_ln1347_109"   --->   Operation 2293 'add' 'ret_V_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2294 [2/3] (0.99ns) (grouped into DSP with root node ret_V_103)   --->   "%r_V_359 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_110"   --->   Operation 2294 'mul' 'r_V_359' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2295 [1/1] (0.00ns)   --->   "%lhs_125 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_316, i2 0"   --->   Operation 2295 'bitconcatenate' 'lhs_125' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2296 [1/3] (0.00ns) (grouped into DSP with root node ret_V_117)   --->   "%r_V_373 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_125"   --->   Operation 2296 'mul' 'r_V_373' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2297 [1/1] (0.00ns) (grouped into DSP with root node ret_V_117)   --->   "%sext_ln1347_125 = sext i24 %r_V_373"   --->   Operation 2297 'sext' 'sext_ln1347_125' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2298 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_117 = add i34 %lhs_125, i34 %sext_ln1347_125"   --->   Operation 2298 'add' 'ret_V_117' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2299 [2/3] (0.99ns) (grouped into DSP with root node ret_V_118)   --->   "%r_V_374 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_126"   --->   Operation 2299 'mul' 'r_V_374' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2300 [1/2] (1.23ns)   --->   "%patches_load = load i8 %patches_addr"   --->   Operation 2300 'load' 'patches_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 192> <RAM>
ST_19 : Operation 2301 [1/1] (0.00ns)   --->   "%lhs_128 = trunc i512 %patches_load"   --->   Operation 2301 'trunc' 'lhs_128' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2302 [1/1] (0.00ns)   --->   "%lhs_149 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_352, i2 0"   --->   Operation 2302 'bitconcatenate' 'lhs_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2303 [1/3] (0.00ns) (grouped into DSP with root node ret_V_132)   --->   "%r_V_388 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_13"   --->   Operation 2303 'mul' 'r_V_388' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2304 [1/1] (0.00ns) (grouped into DSP with root node ret_V_132)   --->   "%sext_ln1347_141 = sext i24 %r_V_388"   --->   Operation 2304 'sext' 'sext_ln1347_141' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2305 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_132 = add i34 %lhs_149, i34 %sext_ln1347_141"   --->   Operation 2305 'add' 'ret_V_132' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2306 [2/3] (0.99ns) (grouped into DSP with root node ret_V_133)   --->   "%r_V_389 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_14"   --->   Operation 2306 'mul' 'r_V_389' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2307 [1/1] (0.00ns)   --->   "%lhs_165 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_369, i2 0"   --->   Operation 2307 'bitconcatenate' 'lhs_165' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2308 [1/3] (0.00ns) (grouped into DSP with root node ret_V_147)   --->   "%r_V_403 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_29"   --->   Operation 2308 'mul' 'r_V_403' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2309 [1/1] (0.00ns) (grouped into DSP with root node ret_V_147)   --->   "%sext_ln1347_157 = sext i24 %r_V_403"   --->   Operation 2309 'sext' 'sext_ln1347_157' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2310 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_147 = add i34 %lhs_165, i34 %sext_ln1347_157"   --->   Operation 2310 'add' 'ret_V_147' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2311 [2/3] (0.99ns) (grouped into DSP with root node ret_V_148)   --->   "%r_V_404 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_30"   --->   Operation 2311 'mul' 'r_V_404' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2312 [1/1] (0.00ns)   --->   "%lhs_181 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_384, i2 0"   --->   Operation 2312 'bitconcatenate' 'lhs_181' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2313 [1/3] (0.00ns) (grouped into DSP with root node ret_V_162)   --->   "%r_V_418 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_45"   --->   Operation 2313 'mul' 'r_V_418' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2314 [1/1] (0.00ns) (grouped into DSP with root node ret_V_162)   --->   "%sext_ln1347_173 = sext i24 %r_V_418"   --->   Operation 2314 'sext' 'sext_ln1347_173' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2315 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_162 = add i34 %lhs_181, i34 %sext_ln1347_173"   --->   Operation 2315 'add' 'ret_V_162' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2316 [2/3] (0.99ns) (grouped into DSP with root node ret_V_163)   --->   "%r_V_419 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_46"   --->   Operation 2316 'mul' 'r_V_419' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2317 [1/1] (0.00ns)   --->   "%lhs_197 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_399, i2 0"   --->   Operation 2317 'bitconcatenate' 'lhs_197' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2318 [1/3] (0.00ns) (grouped into DSP with root node ret_V_177)   --->   "%r_V_433 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_61"   --->   Operation 2318 'mul' 'r_V_433' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2319 [1/1] (0.00ns) (grouped into DSP with root node ret_V_177)   --->   "%sext_ln1347_189 = sext i24 %r_V_433"   --->   Operation 2319 'sext' 'sext_ln1347_189' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2320 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_177 = add i34 %lhs_197, i34 %sext_ln1347_189"   --->   Operation 2320 'add' 'ret_V_177' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2321 [2/3] (0.99ns) (grouped into DSP with root node ret_V_178)   --->   "%r_V_434 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_62"   --->   Operation 2321 'mul' 'r_V_434' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2322 [1/1] (0.00ns)   --->   "%lhs_213 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_414, i2 0"   --->   Operation 2322 'bitconcatenate' 'lhs_213' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2323 [1/3] (0.00ns) (grouped into DSP with root node ret_V_192)   --->   "%r_V_448 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_77"   --->   Operation 2323 'mul' 'r_V_448' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2324 [1/1] (0.00ns) (grouped into DSP with root node ret_V_192)   --->   "%sext_ln1347_205 = sext i24 %r_V_448"   --->   Operation 2324 'sext' 'sext_ln1347_205' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2325 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_192 = add i34 %lhs_213, i34 %sext_ln1347_205"   --->   Operation 2325 'add' 'ret_V_192' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2326 [2/3] (0.99ns) (grouped into DSP with root node ret_V_193)   --->   "%r_V_449 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_78"   --->   Operation 2326 'mul' 'r_V_449' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2327 [1/1] (0.00ns)   --->   "%lhs_229 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_429, i2 0"   --->   Operation 2327 'bitconcatenate' 'lhs_229' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2328 [1/3] (0.00ns) (grouped into DSP with root node ret_V_207)   --->   "%r_V_463 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_93"   --->   Operation 2328 'mul' 'r_V_463' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2329 [1/1] (0.00ns) (grouped into DSP with root node ret_V_207)   --->   "%sext_ln1347_221 = sext i24 %r_V_463"   --->   Operation 2329 'sext' 'sext_ln1347_221' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2330 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_207 = add i34 %lhs_229, i34 %sext_ln1347_221"   --->   Operation 2330 'add' 'ret_V_207' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2331 [2/3] (0.99ns) (grouped into DSP with root node ret_V_208)   --->   "%r_V_464 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_94"   --->   Operation 2331 'mul' 'r_V_464' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2332 [1/1] (0.00ns)   --->   "%lhs_245 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_444, i2 0"   --->   Operation 2332 'bitconcatenate' 'lhs_245' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2333 [1/3] (0.00ns) (grouped into DSP with root node ret_V_222)   --->   "%r_V_478 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_109"   --->   Operation 2333 'mul' 'r_V_478' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2334 [1/1] (0.00ns) (grouped into DSP with root node ret_V_222)   --->   "%sext_ln1347_237 = sext i24 %r_V_478"   --->   Operation 2334 'sext' 'sext_ln1347_237' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2335 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_222 = add i34 %lhs_245, i34 %sext_ln1347_237"   --->   Operation 2335 'add' 'ret_V_222' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2336 [2/3] (0.99ns) (grouped into DSP with root node ret_V_223)   --->   "%r_V_479 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_110"   --->   Operation 2336 'mul' 'r_V_479' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2337 [1/1] (0.00ns)   --->   "%lhs_261 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_459, i2 0"   --->   Operation 2337 'bitconcatenate' 'lhs_261' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2338 [1/3] (0.00ns) (grouped into DSP with root node ret_V_237)   --->   "%r_V_493 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_125"   --->   Operation 2338 'mul' 'r_V_493' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2339 [1/1] (0.00ns) (grouped into DSP with root node ret_V_237)   --->   "%sext_ln1347_253 = sext i24 %r_V_493"   --->   Operation 2339 'sext' 'sext_ln1347_253' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2340 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_237 = add i34 %lhs_261, i34 %sext_ln1347_253"   --->   Operation 2340 'add' 'ret_V_237' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2341 [2/3] (0.99ns) (grouped into DSP with root node ret_V_238)   --->   "%r_V_494 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_126"   --->   Operation 2341 'mul' 'r_V_494' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 2342 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_13 = add i34 %lhs_14, i34 %sext_ln1347_14"   --->   Operation 2342 'add' 'ret_V_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2343 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_13, i32 2, i32 33"   --->   Operation 2343 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2344 [1/1] (0.00ns)   --->   "%lhs_15 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_101, i2 0"   --->   Operation 2344 'bitconcatenate' 'lhs_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2345 [1/3] (0.00ns) (grouped into DSP with root node ret_V_14)   --->   "%r_V_270 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_15"   --->   Operation 2345 'mul' 'r_V_270' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2346 [1/1] (0.00ns) (grouped into DSP with root node ret_V_14)   --->   "%sext_ln1347_15 = sext i24 %r_V_270"   --->   Operation 2346 'sext' 'sext_ln1347_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2347 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_14 = add i34 %lhs_15, i34 %sext_ln1347_15"   --->   Operation 2347 'add' 'ret_V_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2348 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_28 = add i34 %lhs_30, i34 %sext_ln1347_30"   --->   Operation 2348 'add' 'ret_V_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_28, i32 2, i32 33"   --->   Operation 2349 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2350 [1/1] (0.00ns)   --->   "%lhs_31 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_133, i2 0"   --->   Operation 2350 'bitconcatenate' 'lhs_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2351 [1/3] (0.00ns) (grouped into DSP with root node ret_V_29)   --->   "%r_V_285 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_31"   --->   Operation 2351 'mul' 'r_V_285' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2352 [1/1] (0.00ns) (grouped into DSP with root node ret_V_29)   --->   "%sext_ln1347_31 = sext i24 %r_V_285"   --->   Operation 2352 'sext' 'sext_ln1347_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2353 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_29 = add i34 %lhs_31, i34 %sext_ln1347_31"   --->   Operation 2353 'add' 'ret_V_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2354 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_43 = add i34 %lhs_46, i34 %sext_ln1347_46"   --->   Operation 2354 'add' 'ret_V_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2355 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_43, i32 2, i32 33"   --->   Operation 2355 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2356 [1/1] (0.00ns)   --->   "%lhs_47 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_164, i2 0"   --->   Operation 2356 'bitconcatenate' 'lhs_47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2357 [1/3] (0.00ns) (grouped into DSP with root node ret_V_44)   --->   "%r_V_300 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_47"   --->   Operation 2357 'mul' 'r_V_300' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2358 [1/1] (0.00ns) (grouped into DSP with root node ret_V_44)   --->   "%sext_ln1347_47 = sext i24 %r_V_300"   --->   Operation 2358 'sext' 'sext_ln1347_47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2359 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_44 = add i34 %lhs_47, i34 %sext_ln1347_47"   --->   Operation 2359 'add' 'ret_V_44' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2360 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_58 = add i34 %lhs_62, i34 %sext_ln1347_62"   --->   Operation 2360 'add' 'ret_V_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2361 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_58, i32 2, i32 33"   --->   Operation 2361 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2362 [1/1] (0.00ns)   --->   "%lhs_63 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_196, i2 0"   --->   Operation 2362 'bitconcatenate' 'lhs_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2363 [1/3] (0.00ns) (grouped into DSP with root node ret_V_59)   --->   "%r_V_315 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_63"   --->   Operation 2363 'mul' 'r_V_315' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2364 [1/1] (0.00ns) (grouped into DSP with root node ret_V_59)   --->   "%sext_ln1347_63 = sext i24 %r_V_315"   --->   Operation 2364 'sext' 'sext_ln1347_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2365 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_59 = add i34 %lhs_63, i34 %sext_ln1347_63"   --->   Operation 2365 'add' 'ret_V_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2366 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_73 = add i34 %lhs_78, i34 %sext_ln1347_78"   --->   Operation 2366 'add' 'ret_V_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2367 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_73, i32 2, i32 33"   --->   Operation 2367 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2368 [1/1] (0.00ns)   --->   "%lhs_79 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_227, i2 0"   --->   Operation 2368 'bitconcatenate' 'lhs_79' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2369 [1/3] (0.00ns) (grouped into DSP with root node ret_V_74)   --->   "%r_V_330 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_79"   --->   Operation 2369 'mul' 'r_V_330' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2370 [1/1] (0.00ns) (grouped into DSP with root node ret_V_74)   --->   "%sext_ln1347_79 = sext i24 %r_V_330"   --->   Operation 2370 'sext' 'sext_ln1347_79' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2371 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_74 = add i34 %lhs_79, i34 %sext_ln1347_79"   --->   Operation 2371 'add' 'ret_V_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2372 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_88 = add i34 %lhs_94, i34 %sext_ln1347_94"   --->   Operation 2372 'add' 'ret_V_88' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2373 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_88, i32 2, i32 33"   --->   Operation 2373 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2374 [1/1] (0.00ns)   --->   "%lhs_95 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_258, i2 0"   --->   Operation 2374 'bitconcatenate' 'lhs_95' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2375 [1/3] (0.00ns) (grouped into DSP with root node ret_V_89)   --->   "%r_V_345 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_95"   --->   Operation 2375 'mul' 'r_V_345' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2376 [1/1] (0.00ns) (grouped into DSP with root node ret_V_89)   --->   "%sext_ln1347_95 = sext i24 %r_V_345"   --->   Operation 2376 'sext' 'sext_ln1347_95' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2377 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_89 = add i34 %lhs_95, i34 %sext_ln1347_95"   --->   Operation 2377 'add' 'ret_V_89' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2378 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_102 = add i34 %lhs_109, i34 %sext_ln1347_109"   --->   Operation 2378 'add' 'ret_V_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2379 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_102, i32 2, i32 33"   --->   Operation 2379 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2380 [1/1] (0.00ns)   --->   "%lhs_110 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_287, i2 0"   --->   Operation 2380 'bitconcatenate' 'lhs_110' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2381 [1/3] (0.00ns) (grouped into DSP with root node ret_V_103)   --->   "%r_V_359 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_110"   --->   Operation 2381 'mul' 'r_V_359' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2382 [1/1] (0.00ns) (grouped into DSP with root node ret_V_103)   --->   "%sext_ln1347_110 = sext i24 %r_V_359"   --->   Operation 2382 'sext' 'sext_ln1347_110' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2383 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_103 = add i34 %lhs_110, i34 %sext_ln1347_110"   --->   Operation 2383 'add' 'ret_V_103' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln1273_111 = sext i16 %tmp_290"   --->   Operation 2384 'sext' 'sext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2385 [3/3] (0.99ns) (grouped into DSP with root node ret_V_104)   --->   "%r_V_360 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_111"   --->   Operation 2385 'mul' 'r_V_360' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2386 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_117 = add i34 %lhs_125, i34 %sext_ln1347_125"   --->   Operation 2386 'add' 'ret_V_117' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2387 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_117, i32 2, i32 33"   --->   Operation 2387 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2388 [1/1] (0.00ns)   --->   "%lhs_126 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_318, i2 0"   --->   Operation 2388 'bitconcatenate' 'lhs_126' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2389 [1/3] (0.00ns) (grouped into DSP with root node ret_V_118)   --->   "%r_V_374 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_126"   --->   Operation 2389 'mul' 'r_V_374' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2390 [1/1] (0.00ns) (grouped into DSP with root node ret_V_118)   --->   "%sext_ln1347_126 = sext i24 %r_V_374"   --->   Operation 2390 'sext' 'sext_ln1347_126' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2391 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_118 = add i34 %lhs_126, i34 %sext_ln1347_126"   --->   Operation 2391 'add' 'ret_V_118' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln1273_127 = sext i16 %tmp_321"   --->   Operation 2392 'sext' 'sext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2393 [3/3] (0.99ns) (grouped into DSP with root node ret_V_119)   --->   "%r_V_375 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_127"   --->   Operation 2393 'mul' 'r_V_375' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2394 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_132 = add i34 %lhs_149, i34 %sext_ln1347_141"   --->   Operation 2394 'add' 'ret_V_132' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2395 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_132, i32 2, i32 33"   --->   Operation 2395 'partselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2396 [1/1] (0.00ns)   --->   "%lhs_150 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_354, i2 0"   --->   Operation 2396 'bitconcatenate' 'lhs_150' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2397 [1/3] (0.00ns) (grouped into DSP with root node ret_V_133)   --->   "%r_V_389 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_14"   --->   Operation 2397 'mul' 'r_V_389' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2398 [1/1] (0.00ns) (grouped into DSP with root node ret_V_133)   --->   "%sext_ln1347_142 = sext i24 %r_V_389"   --->   Operation 2398 'sext' 'sext_ln1347_142' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2399 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_133 = add i34 %lhs_150, i34 %sext_ln1347_142"   --->   Operation 2399 'add' 'ret_V_133' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i8 %trunc_ln1273_s"   --->   Operation 2400 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2401 [3/3] (0.99ns) (grouped into DSP with root node ret_V_134)   --->   "%r_V_390 = mul i24 %sext_ln1273_15, i24 %zext_ln1273_2"   --->   Operation 2401 'mul' 'r_V_390' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2402 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_147 = add i34 %lhs_165, i34 %sext_ln1347_157"   --->   Operation 2402 'add' 'ret_V_147' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_147, i32 2, i32 33"   --->   Operation 2403 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2404 [1/1] (0.00ns)   --->   "%lhs_166 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_370, i2 0"   --->   Operation 2404 'bitconcatenate' 'lhs_166' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2405 [1/3] (0.00ns) (grouped into DSP with root node ret_V_148)   --->   "%r_V_404 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_30"   --->   Operation 2405 'mul' 'r_V_404' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2406 [1/1] (0.00ns) (grouped into DSP with root node ret_V_148)   --->   "%sext_ln1347_158 = sext i24 %r_V_404"   --->   Operation 2406 'sext' 'sext_ln1347_158' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2407 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_148 = add i34 %lhs_166, i34 %sext_ln1347_158"   --->   Operation 2407 'add' 'ret_V_148' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2408 [3/3] (0.99ns) (grouped into DSP with root node ret_V_149)   --->   "%r_V_405 = mul i24 %sext_ln1273_31, i24 %zext_ln1273_2"   --->   Operation 2408 'mul' 'r_V_405' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2409 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_162 = add i34 %lhs_181, i34 %sext_ln1347_173"   --->   Operation 2409 'add' 'ret_V_162' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2410 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_162, i32 2, i32 33"   --->   Operation 2410 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2411 [1/1] (0.00ns)   --->   "%lhs_182 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_385, i2 0"   --->   Operation 2411 'bitconcatenate' 'lhs_182' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2412 [1/3] (0.00ns) (grouped into DSP with root node ret_V_163)   --->   "%r_V_419 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_46"   --->   Operation 2412 'mul' 'r_V_419' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2413 [1/1] (0.00ns) (grouped into DSP with root node ret_V_163)   --->   "%sext_ln1347_174 = sext i24 %r_V_419"   --->   Operation 2413 'sext' 'sext_ln1347_174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2414 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_163 = add i34 %lhs_182, i34 %sext_ln1347_174"   --->   Operation 2414 'add' 'ret_V_163' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2415 [3/3] (0.99ns) (grouped into DSP with root node ret_V_164)   --->   "%r_V_420 = mul i24 %sext_ln1273_47, i24 %zext_ln1273_2"   --->   Operation 2415 'mul' 'r_V_420' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2416 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_177 = add i34 %lhs_197, i34 %sext_ln1347_189"   --->   Operation 2416 'add' 'ret_V_177' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_177, i32 2, i32 33"   --->   Operation 2417 'partselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2418 [1/1] (0.00ns)   --->   "%lhs_198 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_400, i2 0"   --->   Operation 2418 'bitconcatenate' 'lhs_198' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2419 [1/3] (0.00ns) (grouped into DSP with root node ret_V_178)   --->   "%r_V_434 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_62"   --->   Operation 2419 'mul' 'r_V_434' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2420 [1/1] (0.00ns) (grouped into DSP with root node ret_V_178)   --->   "%sext_ln1347_190 = sext i24 %r_V_434"   --->   Operation 2420 'sext' 'sext_ln1347_190' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2421 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_178 = add i34 %lhs_198, i34 %sext_ln1347_190"   --->   Operation 2421 'add' 'ret_V_178' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2422 [3/3] (0.99ns) (grouped into DSP with root node ret_V_179)   --->   "%r_V_435 = mul i24 %sext_ln1273_63, i24 %zext_ln1273_2"   --->   Operation 2422 'mul' 'r_V_435' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2423 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_192 = add i34 %lhs_213, i34 %sext_ln1347_205"   --->   Operation 2423 'add' 'ret_V_192' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2424 [1/1] (0.00ns)   --->   "%tmp_415 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_192, i32 2, i32 33"   --->   Operation 2424 'partselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2425 [1/1] (0.00ns)   --->   "%lhs_214 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_415, i2 0"   --->   Operation 2425 'bitconcatenate' 'lhs_214' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2426 [1/3] (0.00ns) (grouped into DSP with root node ret_V_193)   --->   "%r_V_449 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_78"   --->   Operation 2426 'mul' 'r_V_449' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2427 [1/1] (0.00ns) (grouped into DSP with root node ret_V_193)   --->   "%sext_ln1347_206 = sext i24 %r_V_449"   --->   Operation 2427 'sext' 'sext_ln1347_206' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2428 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_193 = add i34 %lhs_214, i34 %sext_ln1347_206"   --->   Operation 2428 'add' 'ret_V_193' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2429 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_207 = add i34 %lhs_229, i34 %sext_ln1347_221"   --->   Operation 2429 'add' 'ret_V_207' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2430 [1/1] (0.00ns)   --->   "%tmp_430 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_207, i32 2, i32 33"   --->   Operation 2430 'partselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2431 [1/1] (0.00ns)   --->   "%lhs_230 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_430, i2 0"   --->   Operation 2431 'bitconcatenate' 'lhs_230' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2432 [1/3] (0.00ns) (grouped into DSP with root node ret_V_208)   --->   "%r_V_464 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_94"   --->   Operation 2432 'mul' 'r_V_464' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2433 [1/1] (0.00ns) (grouped into DSP with root node ret_V_208)   --->   "%sext_ln1347_222 = sext i24 %r_V_464"   --->   Operation 2433 'sext' 'sext_ln1347_222' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2434 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_208 = add i34 %lhs_230, i34 %sext_ln1347_222"   --->   Operation 2434 'add' 'ret_V_208' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2435 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_222 = add i34 %lhs_245, i34 %sext_ln1347_237"   --->   Operation 2435 'add' 'ret_V_222' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_222, i32 2, i32 33"   --->   Operation 2436 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2437 [1/1] (0.00ns)   --->   "%lhs_246 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_445, i2 0"   --->   Operation 2437 'bitconcatenate' 'lhs_246' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2438 [1/3] (0.00ns) (grouped into DSP with root node ret_V_223)   --->   "%r_V_479 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_110"   --->   Operation 2438 'mul' 'r_V_479' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2439 [1/1] (0.00ns) (grouped into DSP with root node ret_V_223)   --->   "%sext_ln1347_238 = sext i24 %r_V_479"   --->   Operation 2439 'sext' 'sext_ln1347_238' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2440 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_223 = add i34 %lhs_246, i34 %sext_ln1347_238"   --->   Operation 2440 'add' 'ret_V_223' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2441 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_237 = add i34 %lhs_261, i34 %sext_ln1347_253"   --->   Operation 2441 'add' 'ret_V_237' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2442 [1/1] (0.00ns)   --->   "%tmp_460 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_237, i32 2, i32 33"   --->   Operation 2442 'partselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2443 [1/1] (0.00ns)   --->   "%lhs_262 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_460, i2 0"   --->   Operation 2443 'bitconcatenate' 'lhs_262' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2444 [1/3] (0.00ns) (grouped into DSP with root node ret_V_238)   --->   "%r_V_494 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_126"   --->   Operation 2444 'mul' 'r_V_494' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2445 [1/1] (0.00ns) (grouped into DSP with root node ret_V_238)   --->   "%sext_ln1347_254 = sext i24 %r_V_494"   --->   Operation 2445 'sext' 'sext_ln1347_254' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2446 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_238 = add i34 %lhs_262, i34 %sext_ln1347_254"   --->   Operation 2446 'add' 'ret_V_238' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.90>
ST_21 : Operation 2447 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_14 = add i34 %lhs_15, i34 %sext_ln1347_15"   --->   Operation 2447 'add' 'ret_V_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2448 [1/1] (0.00ns)   --->   "%rhs_127 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_14, i32 2, i32 33"   --->   Operation 2448 'partselect' 'rhs_127' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2449 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_29 = add i34 %lhs_31, i34 %sext_ln1347_31"   --->   Operation 2449 'add' 'ret_V_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2450 [1/1] (0.00ns)   --->   "%rhs_30 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_29, i32 2, i32 33"   --->   Operation 2450 'partselect' 'rhs_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2451 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_44 = add i34 %lhs_47, i34 %sext_ln1347_47"   --->   Operation 2451 'add' 'ret_V_44' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2452 [1/1] (0.00ns)   --->   "%rhs_46 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_44, i32 2, i32 33"   --->   Operation 2452 'partselect' 'rhs_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2453 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_59 = add i34 %lhs_63, i34 %sext_ln1347_63"   --->   Operation 2453 'add' 'ret_V_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2454 [1/1] (0.00ns)   --->   "%rhs_62 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_59, i32 2, i32 33"   --->   Operation 2454 'partselect' 'rhs_62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2455 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_74 = add i34 %lhs_79, i34 %sext_ln1347_79"   --->   Operation 2455 'add' 'ret_V_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2456 [1/1] (0.00ns)   --->   "%rhs_78 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_74, i32 2, i32 33"   --->   Operation 2456 'partselect' 'rhs_78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2457 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_89 = add i34 %lhs_95, i34 %sext_ln1347_95"   --->   Operation 2457 'add' 'ret_V_89' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2458 [1/1] (0.00ns)   --->   "%rhs_94 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_89, i32 2, i32 33"   --->   Operation 2458 'partselect' 'rhs_94' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2459 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_103 = add i34 %lhs_110, i34 %sext_ln1347_110"   --->   Operation 2459 'add' 'ret_V_103' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2460 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_103, i32 2, i32 33"   --->   Operation 2460 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2461 [2/3] (0.99ns) (grouped into DSP with root node ret_V_104)   --->   "%r_V_360 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_111"   --->   Operation 2461 'mul' 'r_V_360' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2462 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_118 = add i34 %lhs_126, i34 %sext_ln1347_126"   --->   Operation 2462 'add' 'ret_V_118' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2463 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_118, i32 2, i32 33"   --->   Operation 2463 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2464 [2/3] (0.99ns) (grouped into DSP with root node ret_V_119)   --->   "%r_V_375 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_127"   --->   Operation 2464 'mul' 'r_V_375' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2465 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i32 %lhs_128"   --->   Operation 2465 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2466 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i32 %rhs_127"   --->   Operation 2466 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2467 [1/1] (1.01ns)   --->   "%sub_ln1420 = sub i33 0, i33 %sext_ln813_1"   --->   Operation 2467 'sub' 'sub_ln1420' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2468 [1/1] (1.00ns)   --->   "%icmp_ln1420 = icmp_eq  i33 %sext_ln813, i33 %sub_ln1420"   --->   Operation 2468 'icmp' 'icmp_ln1420' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2469 [1/1] (0.00ns)   --->   "%br_ln808 = br i1 %icmp_ln1420, void %if.end.i.i.i_ifconv, void %if.then.i.i.i"   --->   Operation 2469 'br' 'br_ln808' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2470 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i224 @_ssdm_op_PartSelect.i224.i512.i32.i32, i512 %patches_load, i32 32, i32 255"   --->   Operation 2470 'partselect' 'tmp_322' <Predicate = (icmp_ln1420)> <Delay = 0.00>
ST_21 : Operation 2471 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i224.i32, i224 %tmp_322, i32 0"   --->   Operation 2471 'bitconcatenate' 'and_ln' <Predicate = (icmp_ln1420)> <Delay = 0.00>
ST_21 : Operation 2472 [1/1] (0.00ns)   --->   "%tmp_323 = partset i512 @_ssdm_op_PartSet.i512.i512.i256.i32.i32, i512 %patches_load, i256 %and_ln, i32 0, i32 255"   --->   Operation 2472 'partset' 'tmp_323' <Predicate = (icmp_ln1420)> <Delay = 0.00>
ST_21 : Operation 2473 [1/1] (1.23ns)   --->   "%store_ln808 = store i512 %tmp_323, i8 %patches_addr"   --->   Operation 2473 'store' 'store_ln808' <Predicate = (icmp_ln1420)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 192> <RAM>
ST_21 : Operation 2474 [1/1] (0.00ns)   --->   "%br_ln808 = br void %if.end.i.i.i_ifconv"   --->   Operation 2474 'br' 'br_ln808' <Predicate = (icmp_ln1420)> <Delay = 0.00>
ST_21 : Operation 2475 [1/1] (1.01ns)   --->   "%add_ln813 = add i32 %lhs_128, i32 %rhs_127"   --->   Operation 2475 'add' 'add_ln813' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2476 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_133 = add i34 %lhs_150, i34 %sext_ln1347_142"   --->   Operation 2476 'add' 'ret_V_133' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2477 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_133, i32 2, i32 33"   --->   Operation 2477 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2478 [2/3] (0.99ns) (grouped into DSP with root node ret_V_134)   --->   "%r_V_390 = mul i24 %sext_ln1273_15, i24 %zext_ln1273_2"   --->   Operation 2478 'mul' 'r_V_390' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2479 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_148 = add i34 %lhs_166, i34 %sext_ln1347_158"   --->   Operation 2479 'add' 'ret_V_148' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2480 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_148, i32 2, i32 33"   --->   Operation 2480 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2481 [2/3] (0.99ns) (grouped into DSP with root node ret_V_149)   --->   "%r_V_405 = mul i24 %sext_ln1273_31, i24 %zext_ln1273_2"   --->   Operation 2481 'mul' 'r_V_405' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2482 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_163 = add i34 %lhs_182, i34 %sext_ln1347_174"   --->   Operation 2482 'add' 'ret_V_163' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2483 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_163, i32 2, i32 33"   --->   Operation 2483 'partselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2484 [2/3] (0.99ns) (grouped into DSP with root node ret_V_164)   --->   "%r_V_420 = mul i24 %sext_ln1273_47, i24 %zext_ln1273_2"   --->   Operation 2484 'mul' 'r_V_420' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2485 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_178 = add i34 %lhs_198, i34 %sext_ln1347_190"   --->   Operation 2485 'add' 'ret_V_178' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2486 [1/1] (0.00ns)   --->   "%tmp_401 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_178, i32 2, i32 33"   --->   Operation 2486 'partselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2487 [2/3] (0.99ns) (grouped into DSP with root node ret_V_179)   --->   "%r_V_435 = mul i24 %sext_ln1273_63, i24 %zext_ln1273_2"   --->   Operation 2487 'mul' 'r_V_435' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2488 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_193 = add i34 %lhs_214, i34 %sext_ln1347_206"   --->   Operation 2488 'add' 'ret_V_193' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2489 [1/1] (0.00ns)   --->   "%tmp_416 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_193, i32 2, i32 33"   --->   Operation 2489 'partselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2490 [3/3] (0.99ns) (grouped into DSP with root node ret_V_194)   --->   "%r_V_450 = mul i24 %sext_ln1273_79, i24 %zext_ln1273_2"   --->   Operation 2490 'mul' 'r_V_450' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2491 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_208 = add i34 %lhs_230, i34 %sext_ln1347_222"   --->   Operation 2491 'add' 'ret_V_208' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2492 [1/1] (0.00ns)   --->   "%tmp_431 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_208, i32 2, i32 33"   --->   Operation 2492 'partselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2493 [3/3] (0.99ns) (grouped into DSP with root node ret_V_209)   --->   "%r_V_465 = mul i24 %sext_ln1273_95, i24 %zext_ln1273_2"   --->   Operation 2493 'mul' 'r_V_465' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2494 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_223 = add i34 %lhs_246, i34 %sext_ln1347_238"   --->   Operation 2494 'add' 'ret_V_223' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2495 [1/1] (0.00ns)   --->   "%tmp_446 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_223, i32 2, i32 33"   --->   Operation 2495 'partselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2496 [3/3] (0.99ns) (grouped into DSP with root node ret_V_224)   --->   "%r_V_480 = mul i24 %sext_ln1273_111, i24 %zext_ln1273_2"   --->   Operation 2496 'mul' 'r_V_480' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2497 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_238 = add i34 %lhs_262, i34 %sext_ln1347_254"   --->   Operation 2497 'add' 'ret_V_238' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2498 [1/1] (0.00ns)   --->   "%tmp_461 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_238, i32 2, i32 33"   --->   Operation 2498 'partselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2499 [3/3] (0.99ns) (grouped into DSP with root node ret_V_239)   --->   "%r_V_495 = mul i24 %sext_ln1273_127, i24 %zext_ln1273_2"   --->   Operation 2499 'mul' 'r_V_495' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 2500 [1/1] (0.00ns)   --->   "%lhs_111 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_289, i2 0"   --->   Operation 2500 'bitconcatenate' 'lhs_111' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2501 [1/3] (0.00ns) (grouped into DSP with root node ret_V_104)   --->   "%r_V_360 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_111"   --->   Operation 2501 'mul' 'r_V_360' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2502 [1/1] (0.00ns) (grouped into DSP with root node ret_V_104)   --->   "%sext_ln1347_111 = sext i24 %r_V_360"   --->   Operation 2502 'sext' 'sext_ln1347_111' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2503 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_104 = add i34 %lhs_111, i34 %sext_ln1347_111"   --->   Operation 2503 'add' 'ret_V_104' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2504 [1/1] (0.00ns)   --->   "%lhs_127 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_320, i2 0"   --->   Operation 2504 'bitconcatenate' 'lhs_127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2505 [1/3] (0.00ns) (grouped into DSP with root node ret_V_119)   --->   "%r_V_375 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_127"   --->   Operation 2505 'mul' 'r_V_375' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2506 [1/1] (0.00ns) (grouped into DSP with root node ret_V_119)   --->   "%sext_ln1347_127 = sext i24 %r_V_375"   --->   Operation 2506 'sext' 'sext_ln1347_127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2507 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_119 = add i34 %lhs_127, i34 %sext_ln1347_127"   --->   Operation 2507 'add' 'ret_V_119' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2508 [2/2] (1.23ns)   --->   "%patches_load_1 = load i8 %patches_addr"   --->   Operation 2508 'load' 'patches_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 192> <RAM>
ST_22 : Operation 2509 [1/1] (0.00ns)   --->   "%lhs_151 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_356, i2 0"   --->   Operation 2509 'bitconcatenate' 'lhs_151' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2510 [1/3] (0.00ns) (grouped into DSP with root node ret_V_134)   --->   "%r_V_390 = mul i24 %sext_ln1273_15, i24 %zext_ln1273_2"   --->   Operation 2510 'mul' 'r_V_390' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2511 [1/1] (0.00ns) (grouped into DSP with root node ret_V_134)   --->   "%sext_ln1347_143 = sext i24 %r_V_390"   --->   Operation 2511 'sext' 'sext_ln1347_143' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2512 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_134 = add i34 %lhs_151, i34 %sext_ln1347_143"   --->   Operation 2512 'add' 'ret_V_134' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2513 [1/1] (0.00ns)   --->   "%lhs_167 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_371, i2 0"   --->   Operation 2513 'bitconcatenate' 'lhs_167' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2514 [1/3] (0.00ns) (grouped into DSP with root node ret_V_149)   --->   "%r_V_405 = mul i24 %sext_ln1273_31, i24 %zext_ln1273_2"   --->   Operation 2514 'mul' 'r_V_405' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2515 [1/1] (0.00ns) (grouped into DSP with root node ret_V_149)   --->   "%sext_ln1347_159 = sext i24 %r_V_405"   --->   Operation 2515 'sext' 'sext_ln1347_159' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2516 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_149 = add i34 %lhs_167, i34 %sext_ln1347_159"   --->   Operation 2516 'add' 'ret_V_149' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2517 [1/1] (0.00ns)   --->   "%lhs_183 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_386, i2 0"   --->   Operation 2517 'bitconcatenate' 'lhs_183' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2518 [1/3] (0.00ns) (grouped into DSP with root node ret_V_164)   --->   "%r_V_420 = mul i24 %sext_ln1273_47, i24 %zext_ln1273_2"   --->   Operation 2518 'mul' 'r_V_420' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2519 [1/1] (0.00ns) (grouped into DSP with root node ret_V_164)   --->   "%sext_ln1347_175 = sext i24 %r_V_420"   --->   Operation 2519 'sext' 'sext_ln1347_175' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2520 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_164 = add i34 %lhs_183, i34 %sext_ln1347_175"   --->   Operation 2520 'add' 'ret_V_164' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2521 [1/1] (0.00ns)   --->   "%lhs_199 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_401, i2 0"   --->   Operation 2521 'bitconcatenate' 'lhs_199' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2522 [1/3] (0.00ns) (grouped into DSP with root node ret_V_179)   --->   "%r_V_435 = mul i24 %sext_ln1273_63, i24 %zext_ln1273_2"   --->   Operation 2522 'mul' 'r_V_435' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2523 [1/1] (0.00ns) (grouped into DSP with root node ret_V_179)   --->   "%sext_ln1347_191 = sext i24 %r_V_435"   --->   Operation 2523 'sext' 'sext_ln1347_191' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2524 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_179 = add i34 %lhs_199, i34 %sext_ln1347_191"   --->   Operation 2524 'add' 'ret_V_179' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2525 [2/3] (0.99ns) (grouped into DSP with root node ret_V_194)   --->   "%r_V_450 = mul i24 %sext_ln1273_79, i24 %zext_ln1273_2"   --->   Operation 2525 'mul' 'r_V_450' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2526 [2/3] (0.99ns) (grouped into DSP with root node ret_V_209)   --->   "%r_V_465 = mul i24 %sext_ln1273_95, i24 %zext_ln1273_2"   --->   Operation 2526 'mul' 'r_V_465' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2527 [2/3] (0.99ns) (grouped into DSP with root node ret_V_224)   --->   "%r_V_480 = mul i24 %sext_ln1273_111, i24 %zext_ln1273_2"   --->   Operation 2527 'mul' 'r_V_480' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2528 [2/3] (0.99ns) (grouped into DSP with root node ret_V_239)   --->   "%r_V_495 = mul i24 %sext_ln1273_127, i24 %zext_ln1273_2"   --->   Operation 2528 'mul' 'r_V_495' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 7.15>
ST_23 : Operation 2529 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_104 = add i34 %lhs_111, i34 %sext_ln1347_111"   --->   Operation 2529 'add' 'ret_V_104' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2530 [1/1] (0.00ns)   --->   "%rhs_110 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_104, i32 2, i32 33"   --->   Operation 2530 'partselect' 'rhs_110' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2531 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_119 = add i34 %lhs_127, i34 %sext_ln1347_127"   --->   Operation 2531 'add' 'ret_V_119' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2532 [1/1] (0.00ns)   --->   "%rhs_126 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_119, i32 2, i32 33"   --->   Operation 2532 'partselect' 'rhs_126' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2533 [1/2] (1.23ns)   --->   "%patches_load_1 = load i8 %patches_addr"   --->   Operation 2533 'load' 'patches_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 192> <RAM>
ST_23 : Operation 2534 [1/1] (0.00ns)   --->   "%tmp_330_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %patches_load_1, i32 32, i32 95"   --->   Operation 2534 'partselect' 'tmp_330_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2535 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i32, i64 %tmp_330_cast, i32 %add_ln813"   --->   Operation 2535 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2536 [1/1] (0.00ns)   --->   "%lhs_129 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 32, i32 63"   --->   Operation 2536 'partselect' 'lhs_129' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2537 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i32 %lhs_129"   --->   Operation 2537 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i32 %rhs_30"   --->   Operation 2538 'sext' 'sext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2539 [1/1] (1.01ns)   --->   "%sub_ln1420_1 = sub i33 0, i33 %sext_ln813_3"   --->   Operation 2539 'sub' 'sub_ln1420_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2540 [1/1] (1.00ns)   --->   "%icmp_ln1420_1 = icmp_eq  i33 %sext_ln813_2, i33 %sub_ln1420_1"   --->   Operation 2540 'icmp' 'icmp_ln1420_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2541 [1/1] (0.00ns)   --->   "%tmp_331_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %patches_load_1, i32 64, i32 127"   --->   Operation 2541 'partselect' 'tmp_331_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2542 [1/1] (0.00ns)   --->   "%tmp_331_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 64, i32 95"   --->   Operation 2542 'partselect' 'tmp_331_cast1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2543 [1/1] (0.00ns)   --->   "%and_ln808_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32, i32 %tmp_331_cast1, i32 0, i32 %add_ln813"   --->   Operation 2543 'bitconcatenate' 'and_ln808_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2544 [1/1] (0.37ns)   --->   "%select_ln1420 = select i1 %icmp_ln1420_1, i96 %and_ln808_1, i96 %or_ln"   --->   Operation 2544 'select' 'select_ln1420' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2545 [1/1] (1.01ns)   --->   "%add_ln813_15 = add i32 %lhs_129, i32 %rhs_30"   --->   Operation 2545 'add' 'add_ln813_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2546 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i96 %select_ln1420"   --->   Operation 2546 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2547 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i32.i32, i64 %tmp_331_cast, i32 %add_ln813_15, i32 %trunc_ln813"   --->   Operation 2547 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2548 [1/1] (0.00ns)   --->   "%lhs_130 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %select_ln1420, i32 64, i32 95"   --->   Operation 2548 'partselect' 'lhs_130' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i32 %lhs_130"   --->   Operation 2549 'sext' 'sext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln813_5 = sext i32 %rhs_46"   --->   Operation 2550 'sext' 'sext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2551 [1/1] (1.01ns)   --->   "%sub_ln1420_2 = sub i33 0, i33 %sext_ln813_5"   --->   Operation 2551 'sub' 'sub_ln1420_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2552 [1/1] (1.00ns)   --->   "%icmp_ln1420_2 = icmp_eq  i33 %sext_ln813_4, i33 %sub_ln1420_2"   --->   Operation 2552 'icmp' 'icmp_ln1420_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2553 [1/1] (0.00ns)   --->   "%tmp_332_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %patches_load_1, i32 96, i32 159"   --->   Operation 2553 'partselect' 'tmp_332_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2554 [1/1] (0.00ns)   --->   "%tmp_332_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 96, i32 127"   --->   Operation 2554 'partselect' 'tmp_332_cast1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2555 [1/1] (0.00ns)   --->   "%and_ln808_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %tmp_332_cast1, i32 0, i32 %add_ln813_15, i32 %trunc_ln813"   --->   Operation 2555 'bitconcatenate' 'and_ln808_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2556 [1/1] (0.51ns)   --->   "%select_ln1420_1 = select i1 %icmp_ln1420_2, i128 %and_ln808_2, i128 %or_ln1"   --->   Operation 2556 'select' 'select_ln1420_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2557 [1/1] (1.01ns)   --->   "%add_ln813_16 = add i32 %lhs_130, i32 %rhs_46"   --->   Operation 2557 'add' 'add_ln813_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2558 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = trunc i128 %select_ln1420_1"   --->   Operation 2558 'trunc' 'trunc_ln813_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2559 [1/1] (0.00ns)   --->   "%or_ln813_1 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i64.i32.i64, i64 %tmp_332_cast, i32 %add_ln813_16, i64 %trunc_ln813_1"   --->   Operation 2559 'bitconcatenate' 'or_ln813_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2560 [1/1] (0.00ns)   --->   "%lhs_131 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %select_ln1420_1, i32 96, i32 127"   --->   Operation 2560 'partselect' 'lhs_131' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i32 %lhs_131"   --->   Operation 2561 'sext' 'sext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2562 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i32 %rhs_62"   --->   Operation 2562 'sext' 'sext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2563 [1/1] (1.01ns)   --->   "%sub_ln1420_3 = sub i33 0, i33 %sext_ln813_7"   --->   Operation 2563 'sub' 'sub_ln1420_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2564 [1/1] (1.00ns)   --->   "%icmp_ln1420_3 = icmp_eq  i33 %sext_ln813_6, i33 %sub_ln1420_3"   --->   Operation 2564 'icmp' 'icmp_ln1420_3' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2565 [1/1] (0.00ns)   --->   "%tmp_333_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %patches_load_1, i32 128, i32 191"   --->   Operation 2565 'partselect' 'tmp_333_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2566 [1/1] (0.00ns)   --->   "%tmp_333_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 128, i32 159"   --->   Operation 2566 'partselect' 'tmp_333_cast1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2567 [1/1] (0.00ns)   --->   "%and_ln808_3 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i32.i32.i64, i32 %tmp_333_cast1, i32 0, i32 %add_ln813_16, i64 %trunc_ln813_1"   --->   Operation 2567 'bitconcatenate' 'and_ln808_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2568 [1/1] (0.47ns)   --->   "%select_ln1420_2 = select i1 %icmp_ln1420_3, i160 %and_ln808_3, i160 %or_ln813_1"   --->   Operation 2568 'select' 'select_ln1420_2' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2569 [1/1] (1.01ns)   --->   "%add_ln813_17 = add i32 %lhs_131, i32 %rhs_62"   --->   Operation 2569 'add' 'add_ln813_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2570 [1/1] (0.00ns)   --->   "%trunc_ln813_2 = trunc i160 %select_ln1420_2"   --->   Operation 2570 'trunc' 'trunc_ln813_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2571 [1/1] (0.00ns)   --->   "%or_ln813_2 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i64.i32.i96, i64 %tmp_333_cast, i32 %add_ln813_17, i96 %trunc_ln813_2"   --->   Operation 2571 'bitconcatenate' 'or_ln813_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2572 [1/1] (0.00ns)   --->   "%lhs_132 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %select_ln1420_2, i32 128, i32 159"   --->   Operation 2572 'partselect' 'lhs_132' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i32 %lhs_132"   --->   Operation 2573 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2574 [1/1] (0.00ns)   --->   "%sext_ln813_9 = sext i32 %rhs_78"   --->   Operation 2574 'sext' 'sext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2575 [1/1] (1.01ns)   --->   "%sub_ln1420_4 = sub i33 0, i33 %sext_ln813_9"   --->   Operation 2575 'sub' 'sub_ln1420_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2576 [1/1] (1.00ns)   --->   "%icmp_ln1420_4 = icmp_eq  i33 %sext_ln813_8, i33 %sub_ln1420_4"   --->   Operation 2576 'icmp' 'icmp_ln1420_4' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2577 [1/1] (0.00ns)   --->   "%tmp_334_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %patches_load_1, i32 160, i32 223"   --->   Operation 2577 'partselect' 'tmp_334_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2578 [1/1] (0.00ns)   --->   "%tmp_334_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 160, i32 191"   --->   Operation 2578 'partselect' 'tmp_334_cast1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2579 [1/1] (0.00ns)   --->   "%and_ln808_4 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i96, i32 %tmp_334_cast1, i32 0, i32 %add_ln813_17, i96 %trunc_ln813_2"   --->   Operation 2579 'bitconcatenate' 'and_ln808_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2580 [1/1] (0.53ns)   --->   "%select_ln1420_3 = select i1 %icmp_ln1420_4, i192 %and_ln808_4, i192 %or_ln813_2"   --->   Operation 2580 'select' 'select_ln1420_3' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2581 [1/1] (1.01ns)   --->   "%add_ln813_18 = add i32 %lhs_132, i32 %rhs_78"   --->   Operation 2581 'add' 'add_ln813_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2582 [1/1] (0.00ns)   --->   "%trunc_ln813_3 = trunc i192 %select_ln1420_3"   --->   Operation 2582 'trunc' 'trunc_ln813_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2583 [1/1] (0.00ns)   --->   "%lhs_133 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %select_ln1420_3, i32 160, i32 191"   --->   Operation 2583 'partselect' 'lhs_133' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2584 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %patches_load_1, i32 192, i32 255"   --->   Operation 2584 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2585 [1/1] (0.00ns)   --->   "%tmp_335_cast = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 192, i32 223"   --->   Operation 2585 'partselect' 'tmp_335_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2586 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 224, i32 255"   --->   Operation 2586 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2587 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_134 = add i34 %lhs_151, i34 %sext_ln1347_143"   --->   Operation 2587 'add' 'ret_V_134' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2588 [1/1] (0.00ns)   --->   "%rhs_255 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_134, i32 2, i32 33"   --->   Operation 2588 'partselect' 'rhs_255' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2589 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_149 = add i34 %lhs_167, i34 %sext_ln1347_159"   --->   Operation 2589 'add' 'ret_V_149' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2590 [1/1] (0.00ns)   --->   "%rhs_158 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_149, i32 2, i32 33"   --->   Operation 2590 'partselect' 'rhs_158' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2591 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_164 = add i34 %lhs_183, i34 %sext_ln1347_175"   --->   Operation 2591 'add' 'ret_V_164' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2592 [1/1] (0.00ns)   --->   "%rhs_174 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_164, i32 2, i32 33"   --->   Operation 2592 'partselect' 'rhs_174' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2593 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_179 = add i34 %lhs_199, i34 %sext_ln1347_191"   --->   Operation 2593 'add' 'ret_V_179' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2594 [1/1] (0.00ns)   --->   "%rhs_190 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_179, i32 2, i32 33"   --->   Operation 2594 'partselect' 'rhs_190' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2595 [1/1] (0.00ns)   --->   "%lhs_215 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_416, i2 0"   --->   Operation 2595 'bitconcatenate' 'lhs_215' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2596 [1/3] (0.00ns) (grouped into DSP with root node ret_V_194)   --->   "%r_V_450 = mul i24 %sext_ln1273_79, i24 %zext_ln1273_2"   --->   Operation 2596 'mul' 'r_V_450' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2597 [1/1] (0.00ns) (grouped into DSP with root node ret_V_194)   --->   "%sext_ln1347_207 = sext i24 %r_V_450"   --->   Operation 2597 'sext' 'sext_ln1347_207' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2598 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_194 = add i34 %lhs_215, i34 %sext_ln1347_207"   --->   Operation 2598 'add' 'ret_V_194' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2599 [1/1] (0.00ns)   --->   "%lhs_231 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_431, i2 0"   --->   Operation 2599 'bitconcatenate' 'lhs_231' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2600 [1/3] (0.00ns) (grouped into DSP with root node ret_V_209)   --->   "%r_V_465 = mul i24 %sext_ln1273_95, i24 %zext_ln1273_2"   --->   Operation 2600 'mul' 'r_V_465' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2601 [1/1] (0.00ns) (grouped into DSP with root node ret_V_209)   --->   "%sext_ln1347_223 = sext i24 %r_V_465"   --->   Operation 2601 'sext' 'sext_ln1347_223' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2602 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_209 = add i34 %lhs_231, i34 %sext_ln1347_223"   --->   Operation 2602 'add' 'ret_V_209' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2603 [1/1] (0.00ns)   --->   "%lhs_247 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_446, i2 0"   --->   Operation 2603 'bitconcatenate' 'lhs_247' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2604 [1/3] (0.00ns) (grouped into DSP with root node ret_V_224)   --->   "%r_V_480 = mul i24 %sext_ln1273_111, i24 %zext_ln1273_2"   --->   Operation 2604 'mul' 'r_V_480' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2605 [1/1] (0.00ns) (grouped into DSP with root node ret_V_224)   --->   "%sext_ln1347_239 = sext i24 %r_V_480"   --->   Operation 2605 'sext' 'sext_ln1347_239' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2606 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_224 = add i34 %lhs_247, i34 %sext_ln1347_239"   --->   Operation 2606 'add' 'ret_V_224' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2607 [1/1] (0.00ns)   --->   "%lhs_263 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_461, i2 0"   --->   Operation 2607 'bitconcatenate' 'lhs_263' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2608 [1/3] (0.00ns) (grouped into DSP with root node ret_V_239)   --->   "%r_V_495 = mul i24 %sext_ln1273_127, i24 %zext_ln1273_2"   --->   Operation 2608 'mul' 'r_V_495' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2609 [1/1] (0.00ns) (grouped into DSP with root node ret_V_239)   --->   "%sext_ln1347_255 = sext i24 %r_V_495"   --->   Operation 2609 'sext' 'sext_ln1347_255' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2610 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_239 = add i34 %lhs_263, i34 %sext_ln1347_255"   --->   Operation 2610 'add' 'ret_V_239' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2611 [1/1] (0.00ns)   --->   "%lhs_264 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 256, i32 287"   --->   Operation 2611 'partselect' 'lhs_264' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2612 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i32 %lhs_264"   --->   Operation 2612 'sext' 'sext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln813_15 = sext i32 %rhs_255"   --->   Operation 2613 'sext' 'sext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2614 [1/1] (1.01ns)   --->   "%sub_ln1420_7 = sub i33 0, i33 %sext_ln813_15"   --->   Operation 2614 'sub' 'sub_ln1420_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2615 [1/1] (1.00ns)   --->   "%icmp_ln1420_7 = icmp_eq  i33 %sext_ln813_14, i33 %sub_ln1420_7"   --->   Operation 2615 'icmp' 'icmp_ln1420_7' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2616 [1/1] (0.00ns)   --->   "%tmp_462 = partselect i224 @_ssdm_op_PartSelect.i224.i512.i32.i32, i512 %patches_load_1, i32 288, i32 511"   --->   Operation 2616 'partselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2617 [1/1] (1.01ns)   --->   "%add_ln813_22 = add i32 %lhs_264, i32 %rhs_255"   --->   Operation 2617 'add' 'add_ln813_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2729 [1/1] (0.00ns)   --->   "%ret_ln114 = ret" [Deit_cpp/src/conv.cpp:114]   --->   Operation 2729 'ret' 'ret_ln114' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.12>
ST_24 : Operation 2618 [1/1] (0.00ns)   --->   "%or_ln813_3 = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i64.i32.i128, i64 %tmp_334_cast, i32 %add_ln813_18, i128 %trunc_ln813_3"   --->   Operation 2618 'bitconcatenate' 'or_ln813_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2619 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i32 %lhs_133"   --->   Operation 2619 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2620 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i32 %rhs_94"   --->   Operation 2620 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2621 [1/1] (1.01ns)   --->   "%sub_ln1420_5 = sub i33 0, i33 %sext_ln813_11"   --->   Operation 2621 'sub' 'sub_ln1420_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2622 [1/1] (1.00ns)   --->   "%icmp_ln1420_5 = icmp_eq  i33 %sext_ln813_10, i33 %sub_ln1420_5"   --->   Operation 2622 'icmp' 'icmp_ln1420_5' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2623 [1/1] (0.00ns)   --->   "%and_ln808_5 = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i32.i32.i32.i128, i32 %tmp_335_cast, i32 0, i32 %add_ln813_18, i128 %trunc_ln813_3"   --->   Operation 2623 'bitconcatenate' 'and_ln808_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2624 [1/1] (0.56ns)   --->   "%select_ln1420_4 = select i1 %icmp_ln1420_5, i224 %and_ln808_5, i224 %or_ln813_3"   --->   Operation 2624 'select' 'select_ln1420_4' <Predicate = true> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2625 [1/1] (1.01ns)   --->   "%add_ln813_19 = add i32 %lhs_133, i32 %rhs_94"   --->   Operation 2625 'add' 'add_ln813_19' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2626 [1/1] (0.00ns)   --->   "%trunc_ln813_4 = trunc i224 %select_ln1420_4"   --->   Operation 2626 'trunc' 'trunc_ln813_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2627 [1/1] (0.00ns)   --->   "%or_ln813_4 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i32.i160, i64 %tmp_324, i32 %add_ln813_19, i160 %trunc_ln813_4"   --->   Operation 2627 'bitconcatenate' 'or_ln813_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2628 [1/1] (0.00ns)   --->   "%lhs_134 = partselect i32 @_ssdm_op_PartSelect.i32.i224.i32.i32, i224 %select_ln1420_4, i32 192, i32 223"   --->   Operation 2628 'partselect' 'lhs_134' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i32 %lhs_134"   --->   Operation 2629 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i32 %rhs_110"   --->   Operation 2630 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2631 [1/1] (1.01ns)   --->   "%sub_ln1420_6 = sub i33 0, i33 %sext_ln813_13"   --->   Operation 2631 'sub' 'sub_ln1420_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2632 [1/1] (1.00ns)   --->   "%icmp_ln1420_6 = icmp_eq  i33 %sext_ln813_12, i33 %sub_ln1420_6"   --->   Operation 2632 'icmp' 'icmp_ln1420_6' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2633 [1/1] (0.00ns)   --->   "%and_ln808_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i160, i32 %tmp_325, i32 0, i32 %add_ln813_19, i160 %trunc_ln813_4"   --->   Operation 2633 'bitconcatenate' 'and_ln808_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2634 [1/1] (0.51ns)   --->   "%select_ln1420_5 = select i1 %icmp_ln1420_6, i256 %and_ln808_6, i256 %or_ln813_4"   --->   Operation 2634 'select' 'select_ln1420_5' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2635 [1/1] (1.01ns)   --->   "%add_ln813_20 = add i32 %lhs_134, i32 %rhs_110"   --->   Operation 2635 'add' 'add_ln813_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2636 [1/1] (0.00ns)   --->   "%trunc_ln813_5 = trunc i256 %select_ln1420_5"   --->   Operation 2636 'trunc' 'trunc_ln813_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2637 [1/1] (0.00ns)   --->   "%lhs_135 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %select_ln1420_5, i32 224, i32 255"   --->   Operation 2637 'partselect' 'lhs_135' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2638 [1/1] (1.01ns)   --->   "%add_ln813_21 = add i32 %lhs_135, i32 %rhs_126"   --->   Operation 2638 'add' 'add_ln813_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2639 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_194 = add i34 %lhs_215, i34 %sext_ln1347_207"   --->   Operation 2639 'add' 'ret_V_194' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2640 [1/1] (0.00ns)   --->   "%rhs_206 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_194, i32 2, i32 33"   --->   Operation 2640 'partselect' 'rhs_206' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2641 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_209 = add i34 %lhs_231, i34 %sext_ln1347_223"   --->   Operation 2641 'add' 'ret_V_209' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2642 [1/1] (0.00ns)   --->   "%rhs_222 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_209, i32 2, i32 33"   --->   Operation 2642 'partselect' 'rhs_222' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2643 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_224 = add i34 %lhs_247, i34 %sext_ln1347_239"   --->   Operation 2643 'add' 'ret_V_224' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2644 [1/1] (0.00ns)   --->   "%rhs_238 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_224, i32 2, i32 33"   --->   Operation 2644 'partselect' 'rhs_238' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2645 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_239 = add i34 %lhs_263, i34 %sext_ln1347_255"   --->   Operation 2645 'add' 'ret_V_239' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2646 [1/1] (0.00ns)   --->   "%rhs_254 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_239, i32 2, i32 33"   --->   Operation 2646 'partselect' 'rhs_254' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.93>
ST_25 : Operation 2647 [1/1] (0.00ns)   --->   "%or_ln813_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i192, i32 %add_ln813_21, i32 %add_ln813_20, i192 %trunc_ln813_5"   --->   Operation 2647 'bitconcatenate' 'or_ln813_6' <Predicate = (!icmp_ln1420_7)> <Delay = 0.00>
ST_25 : Operation 2648 [1/1] (0.00ns)   --->   "%tmp_326 = partset i512 @_ssdm_op_PartSet.i512.i512.i256.i32.i32, i512 %patches_load_1, i256 %or_ln813_6, i32 0, i32 255"   --->   Operation 2648 'partset' 'tmp_326' <Predicate = (!icmp_ln1420_7)> <Delay = 0.00>
ST_25 : Operation 2649 [1/1] (0.00ns)   --->   "%tmp_169 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i224.i32.i32.i32.i192, i224 %tmp_462, i32 0, i32 %add_ln813_21, i32 %add_ln813_20, i192 %trunc_ln813_5"   --->   Operation 2649 'bitconcatenate' 'tmp_169' <Predicate = (icmp_ln1420_7)> <Delay = 0.00>
ST_25 : Operation 2650 [1/1] (0.61ns)   --->   "%select_ln1420_6 = select i1 %icmp_ln1420_7, i512 %tmp_169, i512 %tmp_326"   --->   Operation 2650 'select' 'select_ln1420_6' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2651 [1/1] (0.00ns)   --->   "%tmp_473_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %select_ln1420_6, i32 288, i32 351"   --->   Operation 2651 'partselect' 'tmp_473_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2652 [1/1] (0.00ns)   --->   "%or_ln813_8 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i32, i64 %tmp_473_cast, i32 %add_ln813_22"   --->   Operation 2652 'bitconcatenate' 'or_ln813_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2653 [1/1] (0.00ns)   --->   "%lhs_265 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 288, i32 319"   --->   Operation 2653 'partselect' 'lhs_265' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2654 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i32 %lhs_265"   --->   Operation 2654 'sext' 'sext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i32 %rhs_158"   --->   Operation 2655 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2656 [1/1] (1.01ns)   --->   "%sub_ln1420_8 = sub i33 0, i33 %sext_ln813_17"   --->   Operation 2656 'sub' 'sub_ln1420_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2657 [1/1] (1.00ns)   --->   "%icmp_ln1420_8 = icmp_eq  i33 %sext_ln813_16, i33 %sub_ln1420_8"   --->   Operation 2657 'icmp' 'icmp_ln1420_8' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2658 [1/1] (0.00ns)   --->   "%tmp_474_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %select_ln1420_6, i32 320, i32 383"   --->   Operation 2658 'partselect' 'tmp_474_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2659 [1/1] (0.00ns)   --->   "%tmp_474_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 320, i32 351"   --->   Operation 2659 'partselect' 'tmp_474_cast1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2660 [1/1] (0.00ns)   --->   "%and_ln808_8 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32, i32 %tmp_474_cast1, i32 0, i32 %add_ln813_22"   --->   Operation 2660 'bitconcatenate' 'and_ln808_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2661 [1/1] (0.37ns)   --->   "%select_ln1420_7 = select i1 %icmp_ln1420_8, i96 %and_ln808_8, i96 %or_ln813_8"   --->   Operation 2661 'select' 'select_ln1420_7' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2662 [1/1] (1.01ns)   --->   "%add_ln813_23 = add i32 %lhs_265, i32 %rhs_158"   --->   Operation 2662 'add' 'add_ln813_23' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2663 [1/1] (0.00ns)   --->   "%trunc_ln813_6 = trunc i96 %select_ln1420_7"   --->   Operation 2663 'trunc' 'trunc_ln813_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2664 [1/1] (0.00ns)   --->   "%or_ln813_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i32.i32, i64 %tmp_474_cast, i32 %add_ln813_23, i32 %trunc_ln813_6"   --->   Operation 2664 'bitconcatenate' 'or_ln813_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2665 [1/1] (0.00ns)   --->   "%lhs_266 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %select_ln1420_7, i32 64, i32 95"   --->   Operation 2665 'partselect' 'lhs_266' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i32 %lhs_266"   --->   Operation 2666 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i32 %rhs_174"   --->   Operation 2667 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2668 [1/1] (1.01ns)   --->   "%sub_ln1420_9 = sub i33 0, i33 %sext_ln813_19"   --->   Operation 2668 'sub' 'sub_ln1420_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2669 [1/1] (1.00ns)   --->   "%icmp_ln1420_9 = icmp_eq  i33 %sext_ln813_18, i33 %sub_ln1420_9"   --->   Operation 2669 'icmp' 'icmp_ln1420_9' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2670 [1/1] (0.00ns)   --->   "%tmp_475_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %select_ln1420_6, i32 352, i32 415"   --->   Operation 2670 'partselect' 'tmp_475_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2671 [1/1] (0.00ns)   --->   "%tmp_475_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 352, i32 383"   --->   Operation 2671 'partselect' 'tmp_475_cast1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2672 [1/1] (0.00ns)   --->   "%and_ln808_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %tmp_475_cast1, i32 0, i32 %add_ln813_23, i32 %trunc_ln813_6"   --->   Operation 2672 'bitconcatenate' 'and_ln808_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2673 [1/1] (0.51ns)   --->   "%select_ln1420_8 = select i1 %icmp_ln1420_9, i128 %and_ln808_9, i128 %or_ln813_7"   --->   Operation 2673 'select' 'select_ln1420_8' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2674 [1/1] (1.01ns)   --->   "%add_ln813_24 = add i32 %lhs_266, i32 %rhs_174"   --->   Operation 2674 'add' 'add_ln813_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2675 [1/1] (0.00ns)   --->   "%trunc_ln813_7 = trunc i128 %select_ln1420_8"   --->   Operation 2675 'trunc' 'trunc_ln813_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2676 [1/1] (0.00ns)   --->   "%or_ln813_9 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i64.i32.i64, i64 %tmp_475_cast, i32 %add_ln813_24, i64 %trunc_ln813_7"   --->   Operation 2676 'bitconcatenate' 'or_ln813_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2677 [1/1] (0.00ns)   --->   "%lhs_267 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %select_ln1420_8, i32 96, i32 127"   --->   Operation 2677 'partselect' 'lhs_267' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i32 %lhs_267"   --->   Operation 2678 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2679 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i32 %rhs_190"   --->   Operation 2679 'sext' 'sext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2680 [1/1] (1.01ns)   --->   "%sub_ln1420_10 = sub i33 0, i33 %sext_ln813_21"   --->   Operation 2680 'sub' 'sub_ln1420_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2681 [1/1] (1.00ns)   --->   "%icmp_ln1420_10 = icmp_eq  i33 %sext_ln813_20, i33 %sub_ln1420_10"   --->   Operation 2681 'icmp' 'icmp_ln1420_10' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2682 [1/1] (0.00ns)   --->   "%tmp_476_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %select_ln1420_6, i32 384, i32 447"   --->   Operation 2682 'partselect' 'tmp_476_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2683 [1/1] (0.00ns)   --->   "%tmp_476_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 384, i32 415"   --->   Operation 2683 'partselect' 'tmp_476_cast1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2684 [1/1] (0.00ns)   --->   "%and_ln808_s = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i32.i32.i64, i32 %tmp_476_cast1, i32 0, i32 %add_ln813_24, i64 %trunc_ln813_7"   --->   Operation 2684 'bitconcatenate' 'and_ln808_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2685 [1/1] (0.47ns)   --->   "%select_ln1420_9 = select i1 %icmp_ln1420_10, i160 %and_ln808_s, i160 %or_ln813_9"   --->   Operation 2685 'select' 'select_ln1420_9' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2686 [1/1] (1.01ns)   --->   "%add_ln813_25 = add i32 %lhs_267, i32 %rhs_190"   --->   Operation 2686 'add' 'add_ln813_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2687 [1/1] (0.00ns)   --->   "%trunc_ln813_8 = trunc i160 %select_ln1420_9"   --->   Operation 2687 'trunc' 'trunc_ln813_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2688 [1/1] (0.00ns)   --->   "%or_ln813_s = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i64.i32.i96, i64 %tmp_476_cast, i32 %add_ln813_25, i96 %trunc_ln813_8"   --->   Operation 2688 'bitconcatenate' 'or_ln813_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2689 [1/1] (0.00ns)   --->   "%lhs_268 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %select_ln1420_9, i32 128, i32 159"   --->   Operation 2689 'partselect' 'lhs_268' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln813_22 = sext i32 %lhs_268"   --->   Operation 2690 'sext' 'sext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2691 [1/1] (0.00ns)   --->   "%sext_ln813_23 = sext i32 %rhs_206"   --->   Operation 2691 'sext' 'sext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2692 [1/1] (1.01ns)   --->   "%sub_ln1420_11 = sub i33 0, i33 %sext_ln813_23"   --->   Operation 2692 'sub' 'sub_ln1420_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2693 [1/1] (1.00ns)   --->   "%icmp_ln1420_11 = icmp_eq  i33 %sext_ln813_22, i33 %sub_ln1420_11"   --->   Operation 2693 'icmp' 'icmp_ln1420_11' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2694 [1/1] (0.00ns)   --->   "%tmp_477_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %select_ln1420_6, i32 416, i32 479"   --->   Operation 2694 'partselect' 'tmp_477_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2695 [1/1] (0.00ns)   --->   "%tmp_477_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 416, i32 447"   --->   Operation 2695 'partselect' 'tmp_477_cast1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2696 [1/1] (0.00ns)   --->   "%and_ln808_7 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i96, i32 %tmp_477_cast1, i32 0, i32 %add_ln813_25, i96 %trunc_ln813_8"   --->   Operation 2696 'bitconcatenate' 'and_ln808_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2697 [1/1] (0.53ns)   --->   "%select_ln1420_10 = select i1 %icmp_ln1420_11, i192 %and_ln808_7, i192 %or_ln813_s"   --->   Operation 2697 'select' 'select_ln1420_10' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2698 [1/1] (1.01ns)   --->   "%add_ln813_26 = add i32 %lhs_268, i32 %rhs_206"   --->   Operation 2698 'add' 'add_ln813_26' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2699 [1/1] (0.00ns)   --->   "%trunc_ln813_9 = trunc i192 %select_ln1420_10"   --->   Operation 2699 'trunc' 'trunc_ln813_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2700 [1/1] (0.00ns)   --->   "%lhs_269 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %select_ln1420_10, i32 160, i32 191"   --->   Operation 2700 'partselect' 'lhs_269' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2701 [1/1] (0.00ns)   --->   "%tmp_463 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %select_ln1420_6, i32 448, i32 511"   --->   Operation 2701 'partselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2702 [1/1] (0.00ns)   --->   "%tmp_478_cast = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 448, i32 479"   --->   Operation 2702 'partselect' 'tmp_478_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2703 [1/1] (0.00ns)   --->   "%tmp_464 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 480, i32 511"   --->   Operation 2703 'partselect' 'tmp_464' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.35>
ST_26 : Operation 2704 [1/1] (0.00ns)   --->   "%or_ln813_5 = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i64.i32.i128, i64 %tmp_477_cast, i32 %add_ln813_26, i128 %trunc_ln813_9"   --->   Operation 2704 'bitconcatenate' 'or_ln813_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2705 [1/1] (0.00ns)   --->   "%sext_ln813_24 = sext i32 %lhs_269"   --->   Operation 2705 'sext' 'sext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln813_25 = sext i32 %rhs_222"   --->   Operation 2706 'sext' 'sext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2707 [1/1] (1.01ns)   --->   "%sub_ln1420_12 = sub i33 0, i33 %sext_ln813_25"   --->   Operation 2707 'sub' 'sub_ln1420_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2708 [1/1] (1.00ns)   --->   "%icmp_ln1420_12 = icmp_eq  i33 %sext_ln813_24, i33 %sub_ln1420_12"   --->   Operation 2708 'icmp' 'icmp_ln1420_12' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2709 [1/1] (0.00ns)   --->   "%and_ln808_10 = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i32.i32.i32.i128, i32 %tmp_478_cast, i32 0, i32 %add_ln813_26, i128 %trunc_ln813_9"   --->   Operation 2709 'bitconcatenate' 'and_ln808_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2710 [1/1] (0.56ns)   --->   "%select_ln1420_11 = select i1 %icmp_ln1420_12, i224 %and_ln808_10, i224 %or_ln813_5"   --->   Operation 2710 'select' 'select_ln1420_11' <Predicate = true> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2711 [1/1] (1.01ns)   --->   "%add_ln813_27 = add i32 %lhs_269, i32 %rhs_222"   --->   Operation 2711 'add' 'add_ln813_27' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2712 [1/1] (0.00ns)   --->   "%trunc_ln813_10 = trunc i224 %select_ln1420_11"   --->   Operation 2712 'trunc' 'trunc_ln813_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2713 [1/1] (0.00ns)   --->   "%or_ln813_10 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i32.i160, i64 %tmp_463, i32 %add_ln813_27, i160 %trunc_ln813_10"   --->   Operation 2713 'bitconcatenate' 'or_ln813_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2714 [1/1] (0.00ns)   --->   "%lhs_270 = partselect i32 @_ssdm_op_PartSelect.i32.i224.i32.i32, i224 %select_ln1420_11, i32 192, i32 223"   --->   Operation 2714 'partselect' 'lhs_270' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2715 [1/1] (0.00ns)   --->   "%sext_ln813_26 = sext i32 %lhs_270"   --->   Operation 2715 'sext' 'sext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln813_27 = sext i32 %rhs_238"   --->   Operation 2716 'sext' 'sext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2717 [1/1] (1.01ns)   --->   "%sub_ln1420_13 = sub i33 0, i33 %sext_ln813_27"   --->   Operation 2717 'sub' 'sub_ln1420_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2718 [1/1] (1.00ns)   --->   "%icmp_ln1420_13 = icmp_eq  i33 %sext_ln813_26, i33 %sub_ln1420_13"   --->   Operation 2718 'icmp' 'icmp_ln1420_13' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2719 [1/1] (0.00ns)   --->   "%and_ln808_11 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i160, i32 %tmp_464, i32 0, i32 %add_ln813_27, i160 %trunc_ln813_10"   --->   Operation 2719 'bitconcatenate' 'and_ln808_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2720 [1/1] (0.51ns)   --->   "%select_ln1420_12 = select i1 %icmp_ln1420_13, i256 %and_ln808_11, i256 %or_ln813_10"   --->   Operation 2720 'select' 'select_ln1420_12' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2721 [1/1] (1.01ns)   --->   "%add_ln813_28 = add i32 %lhs_270, i32 %rhs_238"   --->   Operation 2721 'add' 'add_ln813_28' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2722 [1/1] (0.00ns)   --->   "%trunc_ln813_11 = trunc i256 %select_ln1420_12"   --->   Operation 2722 'trunc' 'trunc_ln813_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2723 [1/1] (0.00ns)   --->   "%lhs_271 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %select_ln1420_12, i32 224, i32 255"   --->   Operation 2723 'partselect' 'lhs_271' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2724 [1/1] (1.01ns)   --->   "%add_ln813_29 = add i32 %lhs_271, i32 %rhs_254"   --->   Operation 2724 'add' 'add_ln813_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2725 [1/1] (0.00ns)   --->   "%or_ln813_11 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i192, i32 %add_ln813_29, i32 %add_ln813_28, i192 %trunc_ln813_11"   --->   Operation 2725 'bitconcatenate' 'or_ln813_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2726 [1/1] (0.00ns)   --->   "%tmp_465 = partset i512 @_ssdm_op_PartSet.i512.i512.i256.i32.i32, i512 %select_ln1420_6, i256 %or_ln813_11, i32 256, i32 511"   --->   Operation 2726 'partset' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2727 [1/1] (1.23ns)   --->   "%store_ln813 = store i512 %tmp_465, i8 %patches_addr"   --->   Operation 2727 'store' 'store_ln813' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 192> <RAM>
ST_26 : Operation 2728 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.body12" [Deit_cpp/src/conv.cpp:69]   --->   Operation 2728 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.2ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten26') [10]  (0 ns)
	'load' operation ('indvar_flatten26_load', Deit_cpp/src/conv.cpp:65) on local variable 'indvar_flatten26' [28]  (0 ns)
	'icmp' operation ('icmp_ln65', Deit_cpp/src/conv.cpp:65) [46]  (1.01 ns)
	'xor' operation ('xor_ln63', Deit_cpp/src/conv.cpp:63) [53]  (0.287 ns)
	'and' operation ('and_ln63_1', Deit_cpp/src/conv.cpp:63) [56]  (0.287 ns)
	'or' operation ('or_ln67', Deit_cpp/src/conv.cpp:67) [76]  (0 ns)
	'or' operation ('or_ln67_1', Deit_cpp/src/conv.cpp:67) [77]  (0.287 ns)
	'select' operation ('select_ln67_1', Deit_cpp/src/conv.cpp:67) [79]  (0.393 ns)
	'sub' operation ('sub_ln1273') [108]  (0 ns)
	'add' operation ('add_ln1273') [109]  (0.905 ns)
	'add' operation ('add_ln1273_1') [111]  (0.798 ns)
	'getelementptr' operation ('patch_embed_weights_addr') [113]  (0 ns)
	'load' operation ('patch_embed_weights_load') on array 'patch_embed_weights' [148]  (1.24 ns)

 <State 2>: 3.7ns
The critical path consists of the following:
	'load' operation ('patch_x_base', Deit_cpp/src/conv.cpp:65) on local variable 'patch_x_base' [25]  (0 ns)
	'select' operation ('select_ln65', Deit_cpp/src/conv.cpp:65) [60]  (0.414 ns)
	'add' operation ('add_ln67', Deit_cpp/src/conv.cpp:67) [74]  (0.789 ns)
	'select' operation ('select_ln67_2', Deit_cpp/src/conv.cpp:67) [81]  (0.208 ns)
	'sub' operation ('sub_ln91', Deit_cpp/src/conv.cpp:91) [85]  (0 ns)
	'add' operation ('add_ln91', Deit_cpp/src/conv.cpp:91) [88]  (1.05 ns)
	'getelementptr' operation ('patches_addr', Deit_cpp/src/conv.cpp:91) [90]  (0 ns)
	'store' operation ('store_ln91', Deit_cpp/src/conv.cpp:91) of variable 'sext_ln91', Deit_cpp/src/conv.cpp:91 on array 'patches' [144]  (1.24 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'load' operation ('image_block_3_load') on local variable 'image_block_3' [103]  (0 ns)
	'mul' operation of DSP[152] ('r.V') [152]  (0.535 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[162] ('r.V') [159]  (0.996 ns)

 <State 5>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[162] ('r.V') [159]  (0.996 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[172] ('r.V') [168]  (0.996 ns)

 <State 7>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[162] ('ret.V') [162]  (0.645 ns)
	'add' operation of DSP[172] ('ret.V') [172]  (0.645 ns)

 <State 8>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[172] ('ret.V') [172]  (0.645 ns)
	'add' operation of DSP[182] ('ret.V') [182]  (0.645 ns)

 <State 9>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[182] ('ret.V') [182]  (0.645 ns)
	'add' operation of DSP[191] ('ret.V') [191]  (0.645 ns)

 <State 10>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[191] ('ret.V') [191]  (0.645 ns)
	'add' operation of DSP[200] ('ret.V') [200]  (0.645 ns)

 <State 11>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[200] ('ret.V') [200]  (0.645 ns)
	'add' operation of DSP[209] ('ret.V') [209]  (0.645 ns)

 <State 12>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[209] ('ret.V') [209]  (0.645 ns)
	'add' operation of DSP[218] ('ret.V') [218]  (0.645 ns)

 <State 13>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[218] ('ret.V') [218]  (0.645 ns)
	'add' operation of DSP[227] ('ret.V') [227]  (0.645 ns)

 <State 14>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[227] ('ret.V') [227]  (0.645 ns)
	'add' operation of DSP[236] ('ret.V') [236]  (0.645 ns)

 <State 15>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[236] ('ret.V') [236]  (0.645 ns)
	'add' operation of DSP[245] ('ret.V') [245]  (0.645 ns)

 <State 16>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[245] ('ret.V') [245]  (0.645 ns)
	'add' operation of DSP[254] ('ret.V') [254]  (0.645 ns)

 <State 17>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[254] ('ret.V') [254]  (0.645 ns)
	'add' operation of DSP[263] ('ret.V') [263]  (0.645 ns)

 <State 18>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[263] ('ret.V') [263]  (0.645 ns)
	'add' operation of DSP[272] ('ret.V') [272]  (0.645 ns)

 <State 19>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[272] ('ret.V') [272]  (0.645 ns)
	'add' operation of DSP[281] ('ret.V') [281]  (0.645 ns)

 <State 20>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[281] ('ret.V') [281]  (0.645 ns)
	'add' operation of DSP[290] ('ret.V') [290]  (0.645 ns)

 <State 21>: 3.9ns
The critical path consists of the following:
	'add' operation of DSP[290] ('ret.V') [290]  (0.645 ns)
	'sub' operation ('sub_ln1420') [1080]  (1.02 ns)
	'icmp' operation ('icmp_ln1420') [1081]  (1.01 ns)
	blocking operation 1.24 ns on control path)

 <State 22>: 1.24ns
The critical path consists of the following:
	'load' operation ('patches_load_1') on array 'patches' [1091]  (1.24 ns)

 <State 23>: 7.16ns
The critical path consists of the following:
	'load' operation ('patches_load_1') on array 'patches' [1091]  (1.24 ns)
	'icmp' operation ('icmp_ln1420_1') [1098]  (1.01 ns)
	'select' operation ('select_ln1420') [1102]  (0.379 ns)
	'icmp' operation ('icmp_ln1420_2') [1110]  (1.01 ns)
	'select' operation ('select_ln1420_1') [1114]  (0.512 ns)
	'icmp' operation ('icmp_ln1420_3') [1122]  (1.01 ns)
	'select' operation ('select_ln1420_2') [1126]  (0.475 ns)
	'icmp' operation ('icmp_ln1420_4') [1134]  (1.01 ns)
	'select' operation ('select_ln1420_3') [1138]  (0.53 ns)

 <State 24>: 5.12ns
The critical path consists of the following:
	'sub' operation ('sub_ln1420_5') [1145]  (1.02 ns)
	'icmp' operation ('icmp_ln1420_5') [1146]  (1.01 ns)
	'select' operation ('select_ln1420_4') [1150]  (0.565 ns)
	'icmp' operation ('icmp_ln1420_6') [1158]  (1.01 ns)
	'select' operation ('select_ln1420_5') [1161]  (0.512 ns)
	'add' operation ('add_ln813_21') [1165]  (1.02 ns)

 <State 25>: 6.94ns
The critical path consists of the following:
	'sub' operation ('sub_ln1420_8') [1854]  (1.02 ns)
	'icmp' operation ('icmp_ln1420_8') [1855]  (1.01 ns)
	'select' operation ('select_ln1420_7') [1859]  (0.379 ns)
	'icmp' operation ('icmp_ln1420_9') [1867]  (1.01 ns)
	'select' operation ('select_ln1420_8') [1871]  (0.512 ns)
	'icmp' operation ('icmp_ln1420_10') [1879]  (1.01 ns)
	'select' operation ('select_ln1420_9') [1883]  (0.475 ns)
	'icmp' operation ('icmp_ln1420_11') [1891]  (1.01 ns)
	'select' operation ('select_ln1420_10') [1895]  (0.53 ns)

 <State 26>: 6.36ns
The critical path consists of the following:
	'sub' operation ('sub_ln1420_12') [1902]  (1.02 ns)
	'icmp' operation ('icmp_ln1420_12') [1903]  (1.01 ns)
	'select' operation ('select_ln1420_11') [1907]  (0.565 ns)
	'icmp' operation ('icmp_ln1420_13') [1915]  (1.01 ns)
	'select' operation ('select_ln1420_12') [1918]  (0.512 ns)
	'add' operation ('add_ln813_29') [1922]  (1.02 ns)
	'store' operation ('store_ln813') of variable 'tmp_465' on array 'patches' [1925]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
