// Seed: 781453808
module module_0 (
    input tri0  id_0,
    input wire  id_1,
    input uwire id_2,
    input tri0  id_3
    , id_5
);
  wire id_6;
  assign id_5[1] = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    input wor id_5,
    output wire id_6,
    output tri1 id_7
    , id_23,
    input wand id_8,
    input tri1 id_9,
    input wand id_10,
    input wor id_11,
    input tri1 id_12,
    output supply1 id_13,
    input supply0 id_14,
    output tri0 id_15,
    input wand id_16,
    output wand id_17,
    input wire id_18,
    input tri1 id_19,
    output wire id_20,
    input tri1 id_21
);
  assign id_15 = id_16;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_19,
      id_10
  );
  assign modCall_1.id_1 = 0;
  supply0 id_24 = 1;
endmodule
