\hypertarget{group___s_d_m_m_c___l_l___interrupt___clock}{}\doxysection{Interrupt And Clock Configuration}
\label{group___s_d_m_m_c___l_l___interrupt___clock}\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}


macros to handle interrupts and specific clock configurations  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga086886ffa7d502709c637568ed6e0466}{\+\_\+\+\_\+\+SDMMC\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$MASK $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the SDMMC device interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gadc1f20eee0d4a76c9f416893569ad5d0}{\+\_\+\+\_\+\+SDMMC\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$MASK \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the SDMMC device interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gaec3b40ed50180866f4b6329457157166}{\+\_\+\+\_\+\+SDMMC\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$STA \&(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) != 0U)
\begin{DoxyCompactList}\small\item\em Checks whether the specified SDMMC flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga1f35f651980bee563bd9c7d00052cdc8}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$ICR = (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the SDMMC pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga4105e1826bc7a99fec7a037924da2560}{\+\_\+\+\_\+\+SDMMC\+\_\+\+GET\+\_\+\+IT}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$STA \&(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified SDMMC interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga86db406c85993ed8b12903ca403538f0}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$ICR = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the SDMMC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga6fc4b7016cb0e6474a0aeb04d658d30a}{\+\_\+\+\_\+\+SDMMC\+\_\+\+START\+\_\+\+READWAIT\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302f186ec1e43bc38a4357db38fc0fa}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART}})
\begin{DoxyCompactList}\small\item\em Enable Start the SD I/O Read Wait operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gadd96ec39161ec584cfbeb743c2e0955f}{\+\_\+\+\_\+\+SDMMC\+\_\+\+START\+\_\+\+READWAIT\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302f186ec1e43bc38a4357db38fc0fa}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART}})
\begin{DoxyCompactList}\small\item\em Disable Start the SD I/O Read Wait operations. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga1ef11b32dd9c3243b229a621fe6c0617}{\+\_\+\+\_\+\+SDMMC\+\_\+\+STOP\+\_\+\+READWAIT\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b631bb91b55ad41472640bff5e2d34}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP}})
\begin{DoxyCompactList}\small\item\em Enable Start the SD I/O Read Wait operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga0f1ff381bd70d14433ae582539005904}{\+\_\+\+\_\+\+SDMMC\+\_\+\+STOP\+\_\+\+READWAIT\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b631bb91b55ad41472640bff5e2d34}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP}})
\begin{DoxyCompactList}\small\item\em Disable Stop the SD I/O Read Wait operations. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gae827e25ed818df7dcd6110a16b72caec}{\+\_\+\+\_\+\+SDMMC\+\_\+\+OPERATION\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66312264da16d4693a3c9a9cba33c9e}{SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN}})
\begin{DoxyCompactList}\small\item\em Enable the SD I/O Mode Operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gab72fdd2401a780492474349fd45592d1}{\+\_\+\+\_\+\+SDMMC\+\_\+\+OPERATION\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66312264da16d4693a3c9a9cba33c9e}{SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN}})
\begin{DoxyCompactList}\small\item\em Disable the SD I/O Mode Operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga58bc9956e8a4edaffd8828923ded632a}{\+\_\+\+\_\+\+SDMMC\+\_\+\+SUSPEND\+\_\+\+CMD\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35567b18ab94d239a059fcf82efd8b69}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSUSPEND}})
\begin{DoxyCompactList}\small\item\em Enable the SD I/O Suspend command sending. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga5086b97bef527e383097b4843d49769a}{\+\_\+\+\_\+\+SDMMC\+\_\+\+SUSPEND\+\_\+\+CMD\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35567b18ab94d239a059fcf82efd8b69}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSUSPEND}})
\begin{DoxyCompactList}\small\item\em Disable the SD I/O Suspend command sending. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga3db5c06b90a49a0b1fe637338c208b22}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CMDTRANS\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07a15f3fa8f45d255bef214bdf4ff4e0}{SDMMC\+\_\+\+CMD\+\_\+\+CMDTRANS}})
\begin{DoxyCompactList}\small\item\em Enable the CMDTRANS mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gad5c07368a9fc009d90dc7c7cf1d453c9}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CMDTRANS\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07a15f3fa8f45d255bef214bdf4ff4e0}{SDMMC\+\_\+\+CMD\+\_\+\+CMDTRANS}})
\begin{DoxyCompactList}\small\item\em Disable the CMDTRANS mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga9bf6beebac515316d8a9be9d46ddb4af}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CMDSTOP\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad80697c8be40d96a2c0cc5858d2388e9}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSTOP}})
\begin{DoxyCompactList}\small\item\em Enable the CMDSTOP mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga496d2154581b5eea730a65bb6c72afa6}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CMDSTOP\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad80697c8be40d96a2c0cc5858d2388e9}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSTOP}})
\begin{DoxyCompactList}\small\item\em Disable the CMDSTOP mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
macros to handle interrupts and specific clock configurations 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_ga1f35f651980bee563bd9c7d00052cdc8}\label{group___s_d_m_m_c___l_l___interrupt___clock_ga1f35f651980bee563bd9c7d00052cdc8}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_CLEAR\_FLAG@{\_\_SDMMC\_CLEAR\_FLAG}}
\index{\_\_SDMMC\_CLEAR\_FLAG@{\_\_SDMMC\_CLEAR\_FLAG}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_CLEAR\_FLAG}{\_\_SDMMC\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$ICR = (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))}



Clears the SDMMC pending flags. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to clear. This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SDMMC\+\_\+\+FLAG\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) \item SDMMC\+\_\+\+FLAG\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) \item SDMMC\+\_\+\+FLAG\+\_\+\+CTIMEOUT\+: Command response timeout \item SDMMC\+\_\+\+FLAG\+\_\+\+DTIMEOUT\+: Data timeout \item SDMMC\+\_\+\+FLAG\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error \item SDMMC\+\_\+\+FLAG\+\_\+\+RXOVERR\+: Received FIFO overrun error \item SDMMC\+\_\+\+FLAG\+\_\+\+CMDREND\+: Command response received (CRC check passed) \item SDMMC\+\_\+\+FLAG\+\_\+\+CMDSENT\+: Command sent (no response required) \item SDMMC\+\_\+\+FLAG\+\_\+\+DATAEND\+: Data end (data counter, DATACOUNT, is zero) \item SDMMC\+\_\+\+FLAG\+\_\+\+DHOLD\+: Data transfer Hold \item SDMMC\+\_\+\+FLAG\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) \item SDMMC\+\_\+\+FLAG\+\_\+\+DABORT\+: Data transfer aborted by CMD12 \item SDMMC\+\_\+\+FLAG\+\_\+\+BUSYD0\+END\+: End of SDMMC\+\_\+\+D0 Busy following a CMD response detected \item SDMMC\+\_\+\+FLAG\+\_\+\+SDIOIT\+: SDIO interrupt received \item SDMMC\+\_\+\+FLAG\+\_\+\+ACKFAIL\+: Boot Acknowledgment received \item SDMMC\+\_\+\+FLAG\+\_\+\+ACKTIMEOUT\+: Boot Acknowledgment timeout \item SDMMC\+\_\+\+FLAG\+\_\+\+VSWEND\+: Voltage switch critical timing section completion \item SDMMC\+\_\+\+FLAG\+\_\+\+CKSTOP\+: SDMMC\+\_\+\+CK stopped in Voltage switch procedure \item SDMMC\+\_\+\+FLAG\+\_\+\+IDMATE\+: IDMA transfer error \item SDMMC\+\_\+\+FLAG\+\_\+\+IDMABTC\+: IDMA buffer transfer complete \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00848}{848}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_ga86db406c85993ed8b12903ca403538f0}\label{group___s_d_m_m_c___l_l___interrupt___clock_ga86db406c85993ed8b12903ca403538f0}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_CLEAR\_IT@{\_\_SDMMC\_CLEAR\_IT}}
\index{\_\_SDMMC\_CLEAR\_IT@{\_\_SDMMC\_CLEAR\_IT}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_CLEAR\_IT}{\_\_SDMMC\_CLEAR\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+CLEAR\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$ICR = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Clears the SDMMC\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the interrupt pending bit to clear. This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SDMMC\+\_\+\+IT\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CTIMEOUT\+: Command response timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DTIMEOUT\+: Data timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXOVERR\+: Received FIFO overrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDREND\+: Command response received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDSENT\+: Command sent (no response required) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DATAEND\+: Data end (data counter, DATACOUNT, is zero) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DHOLD\+: Data transfer Hold interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DABORT\+: Data transfer aborted by CMD12 interrupt \item SDMMC\+\_\+\+IT\+\_\+\+BUSYD0\+END\+: End of SDMMC\+\_\+\+D0 Busy following a CMD response detected interrupt \item SDMMC\+\_\+\+IT\+\_\+\+SDIOIT\+: SDIO interrupt received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKFAIL\+: Boot Acknowledgment received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKTIMEOUT\+: Boot Acknowledgment timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+VSWEND\+: Voltage switch critical timing section completion interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CKSTOP\+: SDMMC\+\_\+\+CK stopped in Voltage switch procedure interrupt \item SDMMC\+\_\+\+IT\+\_\+\+IDMABTC\+: IDMA buffer transfer complete interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00908}{908}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_ga496d2154581b5eea730a65bb6c72afa6}\label{group___s_d_m_m_c___l_l___interrupt___clock_ga496d2154581b5eea730a65bb6c72afa6}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_CMDSTOP\_DISABLE@{\_\_SDMMC\_CMDSTOP\_DISABLE}}
\index{\_\_SDMMC\_CMDSTOP\_DISABLE@{\_\_SDMMC\_CMDSTOP\_DISABLE}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_CMDSTOP\_DISABLE}{\_\_SDMMC\_CMDSTOP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+CMDSTOP\+\_\+\+DISABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad80697c8be40d96a2c0cc5858d2388e9}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSTOP}})}



Disable the CMDSTOP mode. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00992}{992}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_ga9bf6beebac515316d8a9be9d46ddb4af}\label{group___s_d_m_m_c___l_l___interrupt___clock_ga9bf6beebac515316d8a9be9d46ddb4af}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_CMDSTOP\_ENABLE@{\_\_SDMMC\_CMDSTOP\_ENABLE}}
\index{\_\_SDMMC\_CMDSTOP\_ENABLE@{\_\_SDMMC\_CMDSTOP\_ENABLE}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_CMDSTOP\_ENABLE}{\_\_SDMMC\_CMDSTOP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+CMDSTOP\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad80697c8be40d96a2c0cc5858d2388e9}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSTOP}})}



Enable the CMDSTOP mode. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00985}{985}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_gad5c07368a9fc009d90dc7c7cf1d453c9}\label{group___s_d_m_m_c___l_l___interrupt___clock_gad5c07368a9fc009d90dc7c7cf1d453c9}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_CMDTRANS\_DISABLE@{\_\_SDMMC\_CMDTRANS\_DISABLE}}
\index{\_\_SDMMC\_CMDTRANS\_DISABLE@{\_\_SDMMC\_CMDTRANS\_DISABLE}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_CMDTRANS\_DISABLE}{\_\_SDMMC\_CMDTRANS\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+CMDTRANS\+\_\+\+DISABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07a15f3fa8f45d255bef214bdf4ff4e0}{SDMMC\+\_\+\+CMD\+\_\+\+CMDTRANS}})}



Disable the CMDTRANS mode. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00978}{978}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_ga3db5c06b90a49a0b1fe637338c208b22}\label{group___s_d_m_m_c___l_l___interrupt___clock_ga3db5c06b90a49a0b1fe637338c208b22}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_CMDTRANS\_ENABLE@{\_\_SDMMC\_CMDTRANS\_ENABLE}}
\index{\_\_SDMMC\_CMDTRANS\_ENABLE@{\_\_SDMMC\_CMDTRANS\_ENABLE}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_CMDTRANS\_ENABLE}{\_\_SDMMC\_CMDTRANS\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+CMDTRANS\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07a15f3fa8f45d255bef214bdf4ff4e0}{SDMMC\+\_\+\+CMD\+\_\+\+CMDTRANS}})}



Enable the CMDTRANS mode. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00971}{971}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_gadc1f20eee0d4a76c9f416893569ad5d0}\label{group___s_d_m_m_c___l_l___interrupt___clock_gadc1f20eee0d4a76c9f416893569ad5d0}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_DISABLE\_IT@{\_\_SDMMC\_DISABLE\_IT}}
\index{\_\_SDMMC\_DISABLE\_IT@{\_\_SDMMC\_DISABLE\_IT}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_DISABLE\_IT}{\_\_SDMMC\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$MASK \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Disable the SDMMC device interrupt. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the SDMMC interrupt sources to be disabled. This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SDMMC\+\_\+\+IT\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CTIMEOUT\+: Command response timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DTIMEOUT\+: Data timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXOVERR\+: Received FIFO overrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDREND\+: Command response received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDSENT\+: Command sent (no response required) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DATAEND\+: Data end (data counter, DATACOUNT, is zero) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DHOLD\+: Data transfer Hold interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DABORT\+: Data transfer aborted by CMD12 interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXFIFOHE\+: Transmit FIFO Half Empty interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXFIFOHF\+: Receive FIFO Half Full interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXFIFOF\+: Receive FIFO full interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXFIFOE\+: Transmit FIFO empty interrupt \item SDMMC\+\_\+\+IT\+\_\+\+BUSYD0\+END\+: End of SDMMC\+\_\+\+D0 Busy following a CMD response detected interrupt \item SDMMC\+\_\+\+IT\+\_\+\+SDIOIT\+: SDIO interrupt received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKFAIL\+: Boot Acknowledgment received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKTIMEOUT\+: Boot Acknowledgment timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+VSWEND\+: Voltage switch critical timing section completion interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CKSTOP\+: SDMMC\+\_\+\+CK stopped in Voltage switch procedure interrupt \item SDMMC\+\_\+\+IT\+\_\+\+IDMABTC\+: IDMA buffer transfer complete interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00780}{780}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_ga086886ffa7d502709c637568ed6e0466}\label{group___s_d_m_m_c___l_l___interrupt___clock_ga086886ffa7d502709c637568ed6e0466}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_ENABLE\_IT@{\_\_SDMMC\_ENABLE\_IT}}
\index{\_\_SDMMC\_ENABLE\_IT@{\_\_SDMMC\_ENABLE\_IT}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_ENABLE\_IT}{\_\_SDMMC\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$MASK $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Enable the SDMMC device interrupt. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the SDMMC interrupt sources to be enabled. This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SDMMC\+\_\+\+IT\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CTIMEOUT\+: Command response timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DTIMEOUT\+: Data timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXOVERR\+: Received FIFO overrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDREND\+: Command response received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDSENT\+: Command sent (no response required) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DATAEND\+: Data end (data counter, DATACOUNT, is zero) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DHOLD\+: Data transfer Hold interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DABORT\+: Data transfer aborted by CMD12 interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXFIFOHE\+: Transmit FIFO Half Empty interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXFIFOHF\+: Receive FIFO Half Full interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXFIFOF\+: Receive FIFO full interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXFIFOE\+: Transmit FIFO empty interrupt \item SDMMC\+\_\+\+IT\+\_\+\+BUSYD0\+END\+: End of SDMMC\+\_\+\+D0 Busy following a CMD response detected interrupt \item SDMMC\+\_\+\+IT\+\_\+\+SDIOIT\+: SDIO interrupt received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKFAIL\+: Boot Acknowledgment received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKTIMEOUT\+: Boot Acknowledgment timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+VSWEND\+: Voltage switch critical timing section completion interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CKSTOP\+: SDMMC\+\_\+\+CK stopped in Voltage switch procedure interrupt \item SDMMC\+\_\+\+IT\+\_\+\+IDMABTC\+: IDMA buffer transfer complete interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00748}{748}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_gaec3b40ed50180866f4b6329457157166}\label{group___s_d_m_m_c___l_l___interrupt___clock_gaec3b40ed50180866f4b6329457157166}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_GET\_FLAG@{\_\_SDMMC\_GET\_FLAG}}
\index{\_\_SDMMC\_GET\_FLAG@{\_\_SDMMC\_GET\_FLAG}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_GET\_FLAG}{\_\_SDMMC\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$STA \&(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) != 0U)}



Checks whether the specified SDMMC flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item SDMMC\+\_\+\+FLAG\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) \item SDMMC\+\_\+\+FLAG\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) \item SDMMC\+\_\+\+FLAG\+\_\+\+CTIMEOUT\+: Command response timeout \item SDMMC\+\_\+\+FLAG\+\_\+\+DTIMEOUT\+: Data timeout \item SDMMC\+\_\+\+FLAG\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error \item SDMMC\+\_\+\+FLAG\+\_\+\+RXOVERR\+: Received FIFO overrun error \item SDMMC\+\_\+\+FLAG\+\_\+\+CMDREND\+: Command response received (CRC check passed) \item SDMMC\+\_\+\+FLAG\+\_\+\+CMDSENT\+: Command sent (no response required) \item SDMMC\+\_\+\+FLAG\+\_\+\+DATAEND\+: Data end (data counter, DATACOUNT, is zero) \item SDMMC\+\_\+\+FLAG\+\_\+\+DHOLD\+: Data transfer Hold \item SDMMC\+\_\+\+FLAG\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) \item SDMMC\+\_\+\+FLAG\+\_\+\+DABORT\+: Data transfer aborted by CMD12 \item SDMMC\+\_\+\+FLAG\+\_\+\+DPSMACT\+: Data path state machine active \item SDMMC\+\_\+\+FLAG\+\_\+\+CPSMACT\+: Command path state machine active \item SDMMC\+\_\+\+FLAG\+\_\+\+TXFIFOHE\+: Transmit FIFO Half Empty \item SDMMC\+\_\+\+FLAG\+\_\+\+RXFIFOHF\+: Receive FIFO Half Full \item SDMMC\+\_\+\+FLAG\+\_\+\+TXFIFOF\+: Transmit FIFO full \item SDMMC\+\_\+\+FLAG\+\_\+\+RXFIFOF\+: Receive FIFO full \item SDMMC\+\_\+\+FLAG\+\_\+\+TXFIFOE\+: Transmit FIFO empty \item SDMMC\+\_\+\+FLAG\+\_\+\+RXFIFOE\+: Receive FIFO empty \item SDMMC\+\_\+\+FLAG\+\_\+\+BUSYD0\+: Inverted value of SDMMC\+\_\+\+D0 line (Busy) \item SDMMC\+\_\+\+FLAG\+\_\+\+BUSYD0\+END\+: End of SDMMC\+\_\+\+D0 Busy following a CMD response detected \item SDMMC\+\_\+\+FLAG\+\_\+\+SDIOIT\+: SDIO interrupt received \item SDMMC\+\_\+\+FLAG\+\_\+\+ACKFAIL\+: Boot Acknowledgment received \item SDMMC\+\_\+\+FLAG\+\_\+\+ACKTIMEOUT\+: Boot Acknowledgment timeout \item SDMMC\+\_\+\+FLAG\+\_\+\+VSWEND\+: Voltage switch critical timing section completion \item SDMMC\+\_\+\+FLAG\+\_\+\+CKSTOP\+: SDMMC\+\_\+\+CK stopped in Voltage switch procedure \item SDMMC\+\_\+\+FLAG\+\_\+\+IDMATE\+: IDMA transfer error \item SDMMC\+\_\+\+FLAG\+\_\+\+IDMABTC\+: IDMA buffer transfer complete \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of SDMMC\+\_\+\+FLAG (SET or RESET). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00818}{818}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_ga4105e1826bc7a99fec7a037924da2560}\label{group___s_d_m_m_c___l_l___interrupt___clock_ga4105e1826bc7a99fec7a037924da2560}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_GET\_IT@{\_\_SDMMC\_GET\_IT}}
\index{\_\_SDMMC\_GET\_IT@{\_\_SDMMC\_GET\_IT}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_GET\_IT}{\_\_SDMMC\_GET\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+GET\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$STA \&(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Checks whether the specified SDMMC interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the SDMMC interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item SDMMC\+\_\+\+IT\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CTIMEOUT\+: Command response timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DTIMEOUT\+: Data timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXOVERR\+: Received FIFO overrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDREND\+: Command response received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDSENT\+: Command sent (no response required) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DATAEND\+: Data end (data counter, DATACOUNT, is zero) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DHOLD\+: Data transfer Hold interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DABORT\+: Data transfer aborted by CMD12 interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXFIFOHE\+: Transmit FIFO Half Empty interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXFIFOHF\+: Receive FIFO Half Full interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXFIFOF\+: Receive FIFO full interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXFIFOE\+: Transmit FIFO empty interrupt \item SDMMC\+\_\+\+IT\+\_\+\+BUSYD0\+END\+: End of SDMMC\+\_\+\+D0 Busy following a CMD response detected interrupt \item SDMMC\+\_\+\+IT\+\_\+\+SDIOIT\+: SDIO interrupt received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKFAIL\+: Boot Acknowledgment received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKTIMEOUT\+: Boot Acknowledgment timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+VSWEND\+: Voltage switch critical timing section completion interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CKSTOP\+: SDMMC\+\_\+\+CK stopped in Voltage switch procedure interrupt \item SDMMC\+\_\+\+IT\+\_\+\+IDMABTC\+: IDMA buffer transfer complete interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of SDMMC\+\_\+\+IT (SET or RESET). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00880}{880}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_gab72fdd2401a780492474349fd45592d1}\label{group___s_d_m_m_c___l_l___interrupt___clock_gab72fdd2401a780492474349fd45592d1}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_OPERATION\_DISABLE@{\_\_SDMMC\_OPERATION\_DISABLE}}
\index{\_\_SDMMC\_OPERATION\_DISABLE@{\_\_SDMMC\_OPERATION\_DISABLE}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_OPERATION\_DISABLE}{\_\_SDMMC\_OPERATION\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+OPERATION\+\_\+\+DISABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66312264da16d4693a3c9a9cba33c9e}{SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN}})}



Disable the SD I/O Mode Operation. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00950}{950}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_gae827e25ed818df7dcd6110a16b72caec}\label{group___s_d_m_m_c___l_l___interrupt___clock_gae827e25ed818df7dcd6110a16b72caec}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_OPERATION\_ENABLE@{\_\_SDMMC\_OPERATION\_ENABLE}}
\index{\_\_SDMMC\_OPERATION\_ENABLE@{\_\_SDMMC\_OPERATION\_ENABLE}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_OPERATION\_ENABLE}{\_\_SDMMC\_OPERATION\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+OPERATION\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66312264da16d4693a3c9a9cba33c9e}{SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN}})}



Enable the SD I/O Mode Operation. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00943}{943}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_gadd96ec39161ec584cfbeb743c2e0955f}\label{group___s_d_m_m_c___l_l___interrupt___clock_gadd96ec39161ec584cfbeb743c2e0955f}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_START\_READWAIT\_DISABLE@{\_\_SDMMC\_START\_READWAIT\_DISABLE}}
\index{\_\_SDMMC\_START\_READWAIT\_DISABLE@{\_\_SDMMC\_START\_READWAIT\_DISABLE}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_START\_READWAIT\_DISABLE}{\_\_SDMMC\_START\_READWAIT\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+START\+\_\+\+READWAIT\+\_\+\+DISABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302f186ec1e43bc38a4357db38fc0fa}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART}})}



Disable Start the SD I/O Read Wait operations. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00922}{922}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_ga6fc4b7016cb0e6474a0aeb04d658d30a}\label{group___s_d_m_m_c___l_l___interrupt___clock_ga6fc4b7016cb0e6474a0aeb04d658d30a}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_START\_READWAIT\_ENABLE@{\_\_SDMMC\_START\_READWAIT\_ENABLE}}
\index{\_\_SDMMC\_START\_READWAIT\_ENABLE@{\_\_SDMMC\_START\_READWAIT\_ENABLE}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_START\_READWAIT\_ENABLE}{\_\_SDMMC\_START\_READWAIT\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+START\+\_\+\+READWAIT\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302f186ec1e43bc38a4357db38fc0fa}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART}})}



Enable Start the SD I/O Read Wait operation. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00915}{915}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_ga0f1ff381bd70d14433ae582539005904}\label{group___s_d_m_m_c___l_l___interrupt___clock_ga0f1ff381bd70d14433ae582539005904}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_STOP\_READWAIT\_DISABLE@{\_\_SDMMC\_STOP\_READWAIT\_DISABLE}}
\index{\_\_SDMMC\_STOP\_READWAIT\_DISABLE@{\_\_SDMMC\_STOP\_READWAIT\_DISABLE}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_STOP\_READWAIT\_DISABLE}{\_\_SDMMC\_STOP\_READWAIT\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+STOP\+\_\+\+READWAIT\+\_\+\+DISABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b631bb91b55ad41472640bff5e2d34}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP}})}



Disable Stop the SD I/O Read Wait operations. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00936}{936}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_ga1ef11b32dd9c3243b229a621fe6c0617}\label{group___s_d_m_m_c___l_l___interrupt___clock_ga1ef11b32dd9c3243b229a621fe6c0617}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_STOP\_READWAIT\_ENABLE@{\_\_SDMMC\_STOP\_READWAIT\_ENABLE}}
\index{\_\_SDMMC\_STOP\_READWAIT\_ENABLE@{\_\_SDMMC\_STOP\_READWAIT\_ENABLE}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_STOP\_READWAIT\_ENABLE}{\_\_SDMMC\_STOP\_READWAIT\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+STOP\+\_\+\+READWAIT\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b631bb91b55ad41472640bff5e2d34}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP}})}



Enable Start the SD I/O Read Wait operation. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00929}{929}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_ga5086b97bef527e383097b4843d49769a}\label{group___s_d_m_m_c___l_l___interrupt___clock_ga5086b97bef527e383097b4843d49769a}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_SUSPEND\_CMD\_DISABLE@{\_\_SDMMC\_SUSPEND\_CMD\_DISABLE}}
\index{\_\_SDMMC\_SUSPEND\_CMD\_DISABLE@{\_\_SDMMC\_SUSPEND\_CMD\_DISABLE}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_SUSPEND\_CMD\_DISABLE}{\_\_SDMMC\_SUSPEND\_CMD\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+SUSPEND\+\_\+\+CMD\+\_\+\+DISABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35567b18ab94d239a059fcf82efd8b69}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSUSPEND}})}



Disable the SD I/O Suspend command sending. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00964}{964}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___interrupt___clock_ga58bc9956e8a4edaffd8828923ded632a}\label{group___s_d_m_m_c___l_l___interrupt___clock_ga58bc9956e8a4edaffd8828923ded632a}} 
\index{Interrupt And Clock Configuration@{Interrupt And Clock Configuration}!\_\_SDMMC\_SUSPEND\_CMD\_ENABLE@{\_\_SDMMC\_SUSPEND\_CMD\_ENABLE}}
\index{\_\_SDMMC\_SUSPEND\_CMD\_ENABLE@{\_\_SDMMC\_SUSPEND\_CMD\_ENABLE}!Interrupt And Clock Configuration@{Interrupt And Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_SDMMC\_SUSPEND\_CMD\_ENABLE}{\_\_SDMMC\_SUSPEND\_CMD\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+SUSPEND\+\_\+\+CMD\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35567b18ab94d239a059fcf82efd8b69}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSUSPEND}})}



Enable the SD I/O Suspend command sending. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+} & Pointer to SDMMC register base \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00957}{957}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

