INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus Serrano/Documents/Vivado/homework2/homework2.srcs/sources_1/new/homework2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus Serrano/Documents/Vivado/homework2/homework2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
