

================================================================
== Vivado HLS Report for 'efficient_pad_n_1cha'
================================================================
* Date:           Tue Dec  3 11:06:20 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       just_dataflow
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.622|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2470|  2470|  2470|  2470|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+------+------+----------+-----------+-----------+------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+------+------+----------+-----------+-----------+------+----------+
        |- fillzero  |    60|    60|         2|          -|          -|    30|    no    |
        |- row       |  2408|  2408|        86|          -|          -|    28|    no    |
        | + col      |    84|    84|         3|          -|          -|    28|    no    |
        +------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     204|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     112|
|Register         |        -|      -|      96|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      96|     316|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_151_p2     |     +    |      0|  0|  15|           5|           1|
    |i_7_fu_231_p2     |     +    |      0|  0|  15|           5|           1|
    |j_6_fu_303_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp_57_fu_196_p2  |     +    |      0|  0|  16|           9|           9|
    |tmp_58_fu_215_p2  |     +    |      0|  0|  18|          11|           5|
    |tmp_65_fu_313_p2  |     +    |      0|  0|  18|          11|          11|
    |tmp_66_fu_322_p2  |     +    |      0|  0|  18|          11|          11|
    |tmp_56_fu_190_p2  |     -    |      0|  0|  18|          11|          11|
    |tmp_61_fu_261_p2  |     -    |      0|  0|  18|          11|          11|
    |tmp_64_fu_291_p2  |     -    |      0|  0|  18|          11|          11|
    |tmp_41_fu_225_p2  |   icmp   |      0|  0|  11|           5|           4|
    |tmp_43_fu_297_p2  |   icmp   |      0|  0|  11|           5|           4|
    |tmp_fu_145_p2     |   icmp   |      0|  0|  11|           5|           3|
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 204|         106|          84|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  33|          8|    1|          8|
    |ap_done               |   9|          2|    1|          2|
    |i_1_reg_123           |   9|          2|    5|         10|
    |i_reg_112             |   9|          2|    5|         10|
    |j_reg_134             |   9|          2|    5|         10|
    |out_image_V_address0  |  17|          4|   10|         40|
    |out_image_V_address1  |  13|          3|   10|         30|
    |out_image_V_d0        |  13|          3|   18|         54|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 112|         26|   55|        164|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i_1_reg_123              |   5|   0|    5|          0|
    |i_6_reg_339              |   5|   0|    5|          0|
    |i_7_reg_353              |   5|   0|    5|          0|
    |i_reg_112                |   5|   0|    5|          0|
    |in_image_V_load_reg_386  |  18|   0|   18|          0|
    |j_6_reg_371              |   5|   0|    5|          0|
    |j_reg_134                |   5|   0|    5|          0|
    |tmp_56_reg_344           |  10|   0|   11|          1|
    |tmp_61_reg_358           |  10|   0|   11|          1|
    |tmp_64_reg_363           |   9|   0|   11|          2|
    |tmp_65_reg_376           |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  96|   0|  100|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_start              |  in |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_done               | out |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_idle               | out |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_ready              | out |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|in_image_V_address0   | out |   10|  ap_memory |      in_image_V      |     array    |
|in_image_V_ce0        | out |    1|  ap_memory |      in_image_V      |     array    |
|in_image_V_q0         |  in |   18|  ap_memory |      in_image_V      |     array    |
|out_image_V_address0  | out |   10|  ap_memory |      out_image_V     |     array    |
|out_image_V_ce0       | out |    1|  ap_memory |      out_image_V     |     array    |
|out_image_V_we0       | out |    1|  ap_memory |      out_image_V     |     array    |
|out_image_V_d0        | out |   18|  ap_memory |      out_image_V     |     array    |
|out_image_V_address1  | out |   10|  ap_memory |      out_image_V     |     array    |
|out_image_V_ce1       | out |    1|  ap_memory |      out_image_V     |     array    |
|out_image_V_we1       | out |    1|  ap_memory |      out_image_V     |     array    |
|out_image_V_d1        | out |   18|  ap_memory |      out_image_V     |     array    |
+----------------------+-----+-----+------------+----------------------+--------------+

