
         Lattice Mapping Report File for Design Module 'topshiftRL00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     shiftLR00_shiftLR00.ngd -o shiftLR00_shiftLR00_map.ncd -pr
     shiftLR00_shiftLR00.prf -mp shiftLR00_shiftLR00.mrp -lpf C:/Users/sandra/De
     sktop/barrelLR00/shiftLR00/shiftLR00_shiftLR00_synplify.lpf -lpf
     C:/Users/sandra/Desktop/barrelLR00/shiftLR00.lpf -c 0 -gui -msgset
     C:/Users/sandra/Desktop/barrelLR00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  02/21/19  19:40:52

Design Summary
--------------

   Number of registers:     42 out of  7209 (1%)
      PFU registers:           34 out of  6864 (0%)
      PIO registers:            8 out of   345 (2%)
   Number of SLICEs:        46 out of  3432 (1%)
      SLICEs as Logic/ROM:     46 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         14 out of  3432 (0%)
   Number of LUT4s:         92 out of  6864 (1%)
      Number used as logic LUTs:         64
      Number used as distributed RAM:     0
      Number used as ripple logic:       28
      Number used as shift registers:     0
   Number of PIO sites used: 27 + 4(JTAG) out of 115 (27%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net SRL00.sclk_0: 26 loads, 26 rising, 0 falling (Driver:
     SRL00/OS00/OSCInst0 )

                                    Page 1




Design:  topshiftRL00                                  Date:  02/21/19  19:40:52

Design Summary (cont)
---------------------
   Number of Clock Enables:  3
     Net pshift.un1_scont_cry_3_0_RNISG4I1: 8 loads, 0 LSLICEs
     Net SRL01/G_2: 2 loads, 2 LSLICEs
     Net SRL01/un1_scont_cry_3_0_RNIJ76Q1: 4 loads, 4 LSLICEs
   Number of LSRs:  2
     Net G_10: 10 loads, 2 LSLICEs
     Net SRL00/OS01/un1_sdiv69_RNI19L51: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net SRL00/OS01/un1_sdiv69_RNI19L51: 11 loads
     Net en0_c: 10 loads
     Net G_10: 10 loads
     Net SRL00/OS01/sdiv[16]: 9 loads
     Net SRL00/OS01/sdiv[17]: 9 loads
     Net SRL00/OS01/sdiv[18]: 9 loads
     Net pshift.un1_scont_cry_3_0_RNISG4I1: 8 loads
     Net cdiv00_c[0]: 6 loads
     Net SRL00/OS01/sdiv[19]: 6 loads
     Net SRL00/OS01/sdiv[20]: 6 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk00               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outs0[7]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outs0[6]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outs0[5]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outs0[4]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outs0[3]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outs0[2]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outs0[1]            | OUTPUT    | LVCMOS25  | OUT        |

                                    Page 2




Design:  topshiftRL00                                  Date:  02/21/19  19:40:52

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outs0[0]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| control0[3]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| control0[2]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| control0[1]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| control0[0]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[7]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[6]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[5]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[4]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[3]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[2]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[1]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ins0[0]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block SRL00/GND undriven or does not drive anything - clipped.
Block SRL00/VCC undriven or does not drive anything - clipped.
Block SRL00/OS00/VCC undriven or does not drive anything - clipped.
Block SRL00/OS01/VCC undriven or does not drive anything - clipped.
Block SRL01/VCC undriven or does not drive anything - clipped.
Signal SRL00/OS00/GND undriven or does not drive anything - clipped.
Signal SRL00/OS01/GND undriven or does not drive anything - clipped.
Signal SRL01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal SRL00/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal SRL00/OS01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -

                                    Page 3




Design:  topshiftRL00                                  Date:  02/21/19  19:40:52

Removed logic (cont)
--------------------
     clipped.
Signal SRL00/OS01/N_1 undriven or does not drive anything - clipped.
Signal SRL00/OS01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal SRL01/un1_scont_cry_1_0_S1 undriven or does not drive anything - clipped.
     
Signal SRL01/un1_scont_cry_1_0_S0 undriven or does not drive anything - clipped.
     
Signal SRL01/un1_scont_cry_3_0_S0 undriven or does not drive anything - clipped.
     
Signal SRL01/un1_scont_cry_3_0_COUT undriven or does not drive anything -
     clipped.
Signal SRL01/un1_scont_cry_0_0_S1 undriven or does not drive anything - clipped.
     
Signal SRL01/un1_scont_cry_0_0_S0 undriven or does not drive anything - clipped.
     
Signal SRL01/N_1 undriven or does not drive anything - clipped.
Block SRL00/OS00/GND was optimized away.
Block SRL00/OS01/GND was optimized away.
Block SRL01/GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                SRL00/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     SRL00.sclk_0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: SRL00/OS00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 58 MB
        







                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
