

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Sun Apr 30 06:45:27 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Matrix_Mul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 3.1      |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 4         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 4.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 4.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
	5  / (exitcond8)
3 --> 
	4  / (!exitcond7)
	2  / (exitcond7)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond6)
	8  / (exitcond6)
6 --> 
	7  / (!exitcond5)
	5  / (exitcond5)
7 --> 
	6  / true
8 --> 
	9  / (!exitcond4)
	10  / (exitcond4)
9 --> 
	9  / (!exitcond3)
	8  / (exitcond3)
10 --> 
	11  / (!exitcond2)
11 --> 
	12  / (!exitcond1)
	10  / (exitcond1)
12 --> 
	13  / (!exitcond)
	11  / (exitcond)
13 --> 
	14  / true
14 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lm), !map !7"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ln), !map !13"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lp), !map !17"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %input_A), !map !21"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %input_B), !map !27"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %AB), !map !31"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lp_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lp)"   --->   Operation 22 'read' 'lp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ln_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ln)"   --->   Operation 23 'read' 'ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lm_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lm)"   --->   Operation 24 'read' 'lm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%A = alloca [1024 x i8], align 1" [Matrix_Mul/matrixmul.c:11]   --->   Operation 25 'alloca' 'A' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%B = alloca [1024 x i8], align 1" [Matrix_Mul/matrixmul.c:12]   --->   Operation 26 'alloca' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 27 [1/1] (4.42ns)   --->   "%m = shl i32 1, %lm_read" [Matrix_Mul/matrixmul.c:7]   --->   Operation 27 'shl' 'm' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (4.42ns)   --->   "%n = shl i32 1, %ln_read" [Matrix_Mul/matrixmul.c:8]   --->   Operation 28 'shl' 'n' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (4.42ns)   --->   "%p = shl i32 1, %lp_read" [Matrix_Mul/matrixmul.c:9]   --->   Operation 29 'shl' 'p' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %.loopexit" [Matrix_Mul/matrixmul.c:15]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_4, %.loopexit.loopexit ]"   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.47ns)   --->   "%exitcond8 = icmp eq i32 %i, %n" [Matrix_Mul/matrixmul.c:15]   --->   Operation 32 'icmp' 'exitcond8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.55ns)   --->   "%i_4 = add i32 %i, 1" [Matrix_Mul/matrixmul.c:15]   --->   Operation 33 'add' 'i_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader14.preheader, label %.preheader15.preheader" [Matrix_Mul/matrixmul.c:15]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %i to i7" [Matrix_Mul/matrixmul.c:15]   --->   Operation 35 'trunc' 'tmp' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp, i5 0)" [Matrix_Mul/matrixmul.c:16]   --->   Operation 36 'bitconcatenate' 'tmp_1_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader15" [Matrix_Mul/matrixmul.c:16]   --->   Operation 37 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader14" [Matrix_Mul/matrixmul.c:21]   --->   Operation 38 'br' <Predicate = (exitcond8)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i32 [ %j_4, %1 ], [ 0, %.preheader15.preheader ]"   --->   Operation 39 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.47ns)   --->   "%exitcond7 = icmp eq i32 %j, %m" [Matrix_Mul/matrixmul.c:16]   --->   Operation 40 'icmp' 'exitcond7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (2.55ns)   --->   "%j_4 = add i32 %j, 1" [Matrix_Mul/matrixmul.c:16]   --->   Operation 41 'add' 'j_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.loopexit.loopexit, label %1" [Matrix_Mul/matrixmul.c:16]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i32 %j to i12" [Matrix_Mul/matrixmul.c:17]   --->   Operation 43 'trunc' 'tmp_2' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.54ns)   --->   "%tmp_s = add i12 %tmp_1_cast, %tmp_2" [Matrix_Mul/matrixmul.c:17]   --->   Operation 44 'add' 'tmp_s' <Predicate = (!exitcond7)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_10_cast1 = zext i12 %tmp_s to i64" [Matrix_Mul/matrixmul.c:17]   --->   Operation 45 'zext' 'tmp_10_cast1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%input_A_addr = getelementptr [1024 x i8]* %input_A, i64 0, i64 %tmp_10_cast1" [Matrix_Mul/matrixmul.c:17]   --->   Operation 46 'getelementptr' 'input_A_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%input_A_load = load i8* %input_A_addr, align 1" [Matrix_Mul/matrixmul.c:17]   --->   Operation 47 'load' 'input_A_load' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 48 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1024 x i8]* %A, i64 0, i64 %tmp_10_cast1" [Matrix_Mul/matrixmul.c:17]   --->   Operation 49 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%input_A_load = load i8* %input_A_addr, align 1" [Matrix_Mul/matrixmul.c:17]   --->   Operation 50 'load' 'input_A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 51 [1/1] (3.25ns)   --->   "store i8 %input_A_load, i8* %A_addr, align 1" [Matrix_Mul/matrixmul.c:17]   --->   Operation 51 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader15" [Matrix_Mul/matrixmul.c:16]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.55>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%i_1 = phi i32 [ %i_5, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 53 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.47ns)   --->   "%exitcond6 = icmp eq i32 %i_1, %m" [Matrix_Mul/matrixmul.c:21]   --->   Operation 54 'icmp' 'exitcond6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (2.55ns)   --->   "%i_5 = add i32 %i_1, 1" [Matrix_Mul/matrixmul.c:21]   --->   Operation 55 'add' 'i_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader12.preheader, label %.preheader13.preheader" [Matrix_Mul/matrixmul.c:21]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %i_1 to i7" [Matrix_Mul/matrixmul.c:21]   --->   Operation 57 'trunc' 'tmp_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_9_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_1, i5 0)" [Matrix_Mul/matrixmul.c:22]   --->   Operation 58 'bitconcatenate' 'tmp_9_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader13" [Matrix_Mul/matrixmul.c:22]   --->   Operation 59 'br' <Predicate = (!exitcond6)> <Delay = 1.76>
ST_5 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader12" [Matrix_Mul/matrixmul.c:28]   --->   Operation 60 'br' <Predicate = (exitcond6)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 4.80>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%j_1 = phi i32 [ %j_5, %2 ], [ 0, %.preheader13.preheader ]"   --->   Operation 61 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (2.47ns)   --->   "%exitcond5 = icmp eq i32 %j_1, %p" [Matrix_Mul/matrixmul.c:22]   --->   Operation 62 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (2.55ns)   --->   "%j_5 = add i32 %j_1, 1" [Matrix_Mul/matrixmul.c:22]   --->   Operation 63 'add' 'j_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader14.loopexit, label %2" [Matrix_Mul/matrixmul.c:22]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i32 %j_1 to i12" [Matrix_Mul/matrixmul.c:23]   --->   Operation 65 'trunc' 'tmp_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.54ns)   --->   "%tmp_5 = add i12 %tmp_9_cast, %tmp_4" [Matrix_Mul/matrixmul.c:23]   --->   Operation 66 'add' 'tmp_5' <Predicate = (!exitcond5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i12 %tmp_5 to i64" [Matrix_Mul/matrixmul.c:23]   --->   Operation 67 'zext' 'tmp_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%input_B_addr = getelementptr [1024 x i8]* %input_B, i64 0, i64 %tmp_13_cast" [Matrix_Mul/matrixmul.c:23]   --->   Operation 68 'getelementptr' 'input_B_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (3.25ns)   --->   "%input_B_load = load i8* %input_B_addr, align 1" [Matrix_Mul/matrixmul.c:23]   --->   Operation 69 'load' 'input_B_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader14"   --->   Operation 70 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 6.50>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [1024 x i8]* %B, i64 0, i64 %tmp_13_cast" [Matrix_Mul/matrixmul.c:23]   --->   Operation 71 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (3.25ns)   --->   "%input_B_load = load i8* %input_B_addr, align 1" [Matrix_Mul/matrixmul.c:23]   --->   Operation 72 'load' 'input_B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_7 : Operation 73 [1/1] (3.25ns)   --->   "store i8 %input_B_load, i8* %B_addr, align 1" [Matrix_Mul/matrixmul.c:23]   --->   Operation 73 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader13" [Matrix_Mul/matrixmul.c:22]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.55>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%i_2 = phi i32 [ %i_6, %.preheader12.loopexit ], [ 0, %.preheader12.preheader ]"   --->   Operation 75 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (2.47ns)   --->   "%exitcond4 = icmp eq i32 %i_2, %n" [Matrix_Mul/matrixmul.c:28]   --->   Operation 76 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (2.55ns)   --->   "%i_6 = add i32 %i_2, 1" [Matrix_Mul/matrixmul.c:28]   --->   Operation 77 'add' 'i_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader10.preheader, label %.preheader11.preheader" [Matrix_Mul/matrixmul.c:28]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %i_2 to i7" [Matrix_Mul/matrixmul.c:28]   --->   Operation 79 'trunc' 'tmp_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_12_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_3, i5 0)" [Matrix_Mul/matrixmul.c:29]   --->   Operation 80 'bitconcatenate' 'tmp_12_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader11" [Matrix_Mul/matrixmul.c:29]   --->   Operation 81 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_8 : Operation 82 [1/1] (1.76ns)   --->   "br label %.preheader10" [Matrix_Mul/matrixmul.c:34]   --->   Operation 82 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 9 <SV = 4> <Delay = 4.80>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%j_2 = phi i32 [ %j_6, %3 ], [ 0, %.preheader11.preheader ]"   --->   Operation 83 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (2.47ns)   --->   "%exitcond3 = icmp eq i32 %j_2, %p" [Matrix_Mul/matrixmul.c:29]   --->   Operation 84 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (2.55ns)   --->   "%j_6 = add i32 %j_2, 1" [Matrix_Mul/matrixmul.c:29]   --->   Operation 85 'add' 'j_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader12.loopexit, label %3" [Matrix_Mul/matrixmul.c:29]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %j_2 to i12" [Matrix_Mul/matrixmul.c:30]   --->   Operation 87 'trunc' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.54ns)   --->   "%tmp_10 = add i12 %tmp_12_cast, %tmp_9" [Matrix_Mul/matrixmul.c:30]   --->   Operation 88 'add' 'tmp_10' <Predicate = (!exitcond3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i12 %tmp_10 to i64" [Matrix_Mul/matrixmul.c:30]   --->   Operation 89 'zext' 'tmp_16_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_16_cast" [Matrix_Mul/matrixmul.c:30]   --->   Operation 90 'getelementptr' 'AB_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (3.25ns)   --->   "store i32 0, i32* %AB_addr, align 4" [Matrix_Mul/matrixmul.c:30]   --->   Operation 91 'store' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader11" [Matrix_Mul/matrixmul.c:29]   --->   Operation 92 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader12"   --->   Operation 93 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 2.55>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%i_3 = phi i32 [ %i_7, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 94 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (2.47ns)   --->   "%exitcond2 = icmp eq i32 %i_3, %n" [Matrix_Mul/matrixmul.c:34]   --->   Operation 95 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (2.55ns)   --->   "%i_7 = add i32 %i_3, 1" [Matrix_Mul/matrixmul.c:34]   --->   Operation 96 'add' 'i_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %5, label %.preheader9.preheader" [Matrix_Mul/matrixmul.c:34]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i32 %i_3 to i7" [Matrix_Mul/matrixmul.c:34]   --->   Operation 98 'trunc' 'tmp_7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_15_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_7, i5 0)" [Matrix_Mul/matrixmul.c:35]   --->   Operation 99 'bitconcatenate' 'tmp_15_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.76ns)   --->   "br label %.preheader9" [Matrix_Mul/matrixmul.c:35]   --->   Operation 100 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "ret void" [Matrix_Mul/matrixmul.c:41]   --->   Operation 101 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 2.55>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%j_3 = phi i32 [ 0, %.preheader9.preheader ], [ %j_7, %.preheader9.loopexit ]"   --->   Operation 102 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (2.47ns)   --->   "%exitcond1 = icmp eq i32 %j_3, %p" [Matrix_Mul/matrixmul.c:35]   --->   Operation 103 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (2.55ns)   --->   "%j_7 = add i32 %j_3, 1" [Matrix_Mul/matrixmul.c:35]   --->   Operation 104 'add' 'j_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader10.loopexit, label %.preheader.preheader" [Matrix_Mul/matrixmul.c:35]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %j_3 to i12" [Matrix_Mul/matrixmul.c:37]   --->   Operation 106 'trunc' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.54ns)   --->   "%tmp_12 = add i12 %tmp_15_cast, %tmp_11" [Matrix_Mul/matrixmul.c:37]   --->   Operation 107 'add' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i12 %tmp_12 to i64" [Matrix_Mul/matrixmul.c:37]   --->   Operation 108 'zext' 'tmp_17_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%AB_addr_1 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_17_cast" [Matrix_Mul/matrixmul.c:37]   --->   Operation 109 'getelementptr' 'AB_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (1.76ns)   --->   "br label %.preheader" [Matrix_Mul/matrixmul.c:36]   --->   Operation 110 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 111 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 4.80>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%k = phi i32 [ %k_1, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 112 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %k, %m" [Matrix_Mul/matrixmul.c:36]   --->   Operation 113 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (2.55ns)   --->   "%k_1 = add i32 %k, 1" [Matrix_Mul/matrixmul.c:36]   --->   Operation 114 'add' 'k_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader9.loopexit, label %4" [Matrix_Mul/matrixmul.c:36]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %k to i12" [Matrix_Mul/matrixmul.c:37]   --->   Operation 116 'trunc' 'tmp_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (1.54ns)   --->   "%tmp_14 = add i12 %tmp_15_cast, %tmp_13" [Matrix_Mul/matrixmul.c:37]   --->   Operation 117 'add' 'tmp_14' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i12 %tmp_14 to i64" [Matrix_Mul/matrixmul.c:37]   --->   Operation 118 'zext' 'tmp_18_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [1024 x i8]* %A, i64 0, i64 %tmp_18_cast" [Matrix_Mul/matrixmul.c:37]   --->   Operation 119 'getelementptr' 'A_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %k to i7" [Matrix_Mul/matrixmul.c:36]   --->   Operation 120 'trunc' 'tmp_15' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_20_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_15, i5 0)" [Matrix_Mul/matrixmul.c:37]   --->   Operation 121 'bitconcatenate' 'tmp_20_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (1.54ns)   --->   "%tmp_16 = add i12 %tmp_20_cast, %tmp_11" [Matrix_Mul/matrixmul.c:37]   --->   Operation 122 'add' 'tmp_16' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i12 %tmp_16 to i64" [Matrix_Mul/matrixmul.c:37]   --->   Operation 123 'zext' 'tmp_21_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [1024 x i8]* %B, i64 0, i64 %tmp_21_cast" [Matrix_Mul/matrixmul.c:37]   --->   Operation 124 'getelementptr' 'B_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 125 [2/2] (3.25ns)   --->   "%A_load = load i8* %A_addr_1, align 1" [Matrix_Mul/matrixmul.c:37]   --->   Operation 125 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_12 : Operation 126 [2/2] (3.25ns)   --->   "%B_load = load i8* %B_addr_1, align 1" [Matrix_Mul/matrixmul.c:37]   --->   Operation 126 'load' 'B_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_12 : Operation 127 [2/2] (3.25ns)   --->   "%AB_load = load i32* %AB_addr_1, align 4" [Matrix_Mul/matrixmul.c:37]   --->   Operation 127 'load' 'AB_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 128 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 3.25>
ST_13 : Operation 129 [1/2] (3.25ns)   --->   "%A_load = load i8* %A_addr_1, align 1" [Matrix_Mul/matrixmul.c:37]   --->   Operation 129 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_13 : Operation 130 [1/2] (3.25ns)   --->   "%B_load = load i8* %B_addr_1, align 1" [Matrix_Mul/matrixmul.c:37]   --->   Operation 130 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_13 : Operation 131 [1/2] (3.25ns)   --->   "%AB_load = load i32* %AB_addr_1, align 4" [Matrix_Mul/matrixmul.c:37]   --->   Operation 131 'load' 'AB_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 14 <SV = 8> <Delay = 9.63>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i8 %A_load to i16" [Matrix_Mul/matrixmul.c:37]   --->   Operation 132 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i8 %B_load to i16" [Matrix_Mul/matrixmul.c:37]   --->   Operation 133 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (3.36ns)   --->   "%tmp_6 = mul i16 %tmp_6_cast, %tmp_8_cast" [Matrix_Mul/matrixmul.c:37]   --->   Operation 134 'mul' 'tmp_6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i16 %tmp_6 to i32" [Matrix_Mul/matrixmul.c:37]   --->   Operation 135 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (3.02ns)   --->   "%tmp_8 = add i32 %tmp_10_cast, %AB_load" [Matrix_Mul/matrixmul.c:37]   --->   Operation 136 'add' 'tmp_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 137 [1/1] (3.25ns)   --->   "store i32 %tmp_8, i32* %AB_addr_1, align 4" [Matrix_Mul/matrixmul.c:37]   --->   Operation 137 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader" [Matrix_Mul/matrixmul.c:36]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15  (specbitsmap   ) [ 000000000000000]
StgValue_16  (specbitsmap   ) [ 000000000000000]
StgValue_17  (specbitsmap   ) [ 000000000000000]
StgValue_18  (specbitsmap   ) [ 000000000000000]
StgValue_19  (specbitsmap   ) [ 000000000000000]
StgValue_20  (specbitsmap   ) [ 000000000000000]
StgValue_21  (spectopmodule ) [ 000000000000000]
lp_read      (read          ) [ 000000000000000]
ln_read      (read          ) [ 000000000000000]
lm_read      (read          ) [ 000000000000000]
A            (alloca        ) [ 001111111111111]
B            (alloca        ) [ 001111111111111]
m            (shl           ) [ 001111111111111]
n            (shl           ) [ 001111111111111]
p            (shl           ) [ 001111111111111]
StgValue_30  (br            ) [ 011110000000000]
i            (phi           ) [ 001000000000000]
exitcond8    (icmp          ) [ 001110000000000]
i_4          (add           ) [ 011110000000000]
StgValue_34  (br            ) [ 000000000000000]
tmp          (trunc         ) [ 000000000000000]
tmp_1_cast   (bitconcatenate) [ 000110000000000]
StgValue_37  (br            ) [ 001110000000000]
StgValue_38  (br            ) [ 001111110000000]
j            (phi           ) [ 000100000000000]
exitcond7    (icmp          ) [ 001110000000000]
j_4          (add           ) [ 001110000000000]
StgValue_42  (br            ) [ 000000000000000]
tmp_2        (trunc         ) [ 000000000000000]
tmp_s        (add           ) [ 000000000000000]
tmp_10_cast1 (zext          ) [ 000010000000000]
input_A_addr (getelementptr ) [ 000010000000000]
StgValue_48  (br            ) [ 011110000000000]
A_addr       (getelementptr ) [ 000000000000000]
input_A_load (load          ) [ 000000000000000]
StgValue_51  (store         ) [ 000000000000000]
StgValue_52  (br            ) [ 001110000000000]
i_1          (phi           ) [ 000001000000000]
exitcond6    (icmp          ) [ 000001110000000]
i_5          (add           ) [ 001001110000000]
StgValue_56  (br            ) [ 000000000000000]
tmp_1        (trunc         ) [ 000000000000000]
tmp_9_cast   (bitconcatenate) [ 000000110000000]
StgValue_59  (br            ) [ 000001110000000]
StgValue_60  (br            ) [ 000001111100000]
j_1          (phi           ) [ 000000100000000]
exitcond5    (icmp          ) [ 000001110000000]
j_5          (add           ) [ 000001110000000]
StgValue_64  (br            ) [ 000000000000000]
tmp_4        (trunc         ) [ 000000000000000]
tmp_5        (add           ) [ 000000000000000]
tmp_13_cast  (zext          ) [ 000000010000000]
input_B_addr (getelementptr ) [ 000000010000000]
StgValue_70  (br            ) [ 001001110000000]
B_addr       (getelementptr ) [ 000000000000000]
input_B_load (load          ) [ 000000000000000]
StgValue_73  (store         ) [ 000000000000000]
StgValue_74  (br            ) [ 000001110000000]
i_2          (phi           ) [ 000000001000000]
exitcond4    (icmp          ) [ 000000001100000]
i_6          (add           ) [ 000001001100000]
StgValue_78  (br            ) [ 000000000000000]
tmp_3        (trunc         ) [ 000000000000000]
tmp_12_cast  (bitconcatenate) [ 000000000100000]
StgValue_81  (br            ) [ 000000001100000]
StgValue_82  (br            ) [ 000000001111111]
j_2          (phi           ) [ 000000000100000]
exitcond3    (icmp          ) [ 000000001100000]
j_6          (add           ) [ 000000001100000]
StgValue_86  (br            ) [ 000000000000000]
tmp_9        (trunc         ) [ 000000000000000]
tmp_10       (add           ) [ 000000000000000]
tmp_16_cast  (zext          ) [ 000000000000000]
AB_addr      (getelementptr ) [ 000000000000000]
StgValue_91  (store         ) [ 000000000000000]
StgValue_92  (br            ) [ 000000001100000]
StgValue_93  (br            ) [ 000001001100000]
i_3          (phi           ) [ 000000000010000]
exitcond2    (icmp          ) [ 000000000011111]
i_7          (add           ) [ 000000001011111]
StgValue_97  (br            ) [ 000000000000000]
tmp_7        (trunc         ) [ 000000000000000]
tmp_15_cast  (bitconcatenate) [ 000000000001111]
StgValue_100 (br            ) [ 000000000011111]
StgValue_101 (ret           ) [ 000000000000000]
j_3          (phi           ) [ 000000000001000]
exitcond1    (icmp          ) [ 000000000011111]
j_7          (add           ) [ 000000000011111]
StgValue_105 (br            ) [ 000000000000000]
tmp_11       (trunc         ) [ 000000000000111]
tmp_12       (add           ) [ 000000000000000]
tmp_17_cast  (zext          ) [ 000000000000000]
AB_addr_1    (getelementptr ) [ 000000000000111]
StgValue_110 (br            ) [ 000000000011111]
StgValue_111 (br            ) [ 000000001011111]
k            (phi           ) [ 000000000000100]
exitcond     (icmp          ) [ 000000000011111]
k_1          (add           ) [ 000000000011111]
StgValue_115 (br            ) [ 000000000000000]
tmp_13       (trunc         ) [ 000000000000000]
tmp_14       (add           ) [ 000000000000000]
tmp_18_cast  (zext          ) [ 000000000000000]
A_addr_1     (getelementptr ) [ 000000000000010]
tmp_15       (trunc         ) [ 000000000000000]
tmp_20_cast  (bitconcatenate) [ 000000000000000]
tmp_16       (add           ) [ 000000000000000]
tmp_21_cast  (zext          ) [ 000000000000000]
B_addr_1     (getelementptr ) [ 000000000000010]
StgValue_128 (br            ) [ 000000000011111]
A_load       (load          ) [ 000000000000001]
B_load       (load          ) [ 000000000000001]
AB_load      (load          ) [ 000000000000001]
tmp_6_cast   (zext          ) [ 000000000000000]
tmp_8_cast   (zext          ) [ 000000000000000]
tmp_6        (mul           ) [ 000000000000000]
tmp_10_cast  (zext          ) [ 000000000000000]
tmp_8        (add           ) [ 000000000000000]
StgValue_137 (store         ) [ 000000000000000]
StgValue_138 (br            ) [ 000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="A_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="B_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="lp_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lp_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="ln_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ln_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="lm_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lm_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="input_A_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="12" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_A_addr/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_A_load/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="A_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="12" slack="1"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_51/4 A_load/12 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_B_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="12" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_B_addr/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_B_load/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="B_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="12" slack="1"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_73/7 B_load/12 "/>
</bind>
</comp>

<comp id="110" class="1004" name="AB_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/9 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_91/9 AB_load/12 StgValue_137/14 "/>
</bind>
</comp>

<comp id="124" class="1004" name="AB_addr_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_1/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="A_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/12 "/>
</bind>
</comp>

<comp id="137" class="1004" name="B_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="12" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/12 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_1_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="j_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_1_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_2_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_2_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="200" class="1005" name="j_2_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_2_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/9 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_3_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_3_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="222" class="1005" name="j_3_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_3_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/11 "/>
</bind>
</comp>

<comp id="233" class="1005" name="k_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="k_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="m_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="n_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="exitcond8_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_4_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_1_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond7_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="2"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="j_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="1"/>
<pin id="302" dir="0" index="1" bw="12" slack="0"/>
<pin id="303" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_10_cast1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast1/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="exitcond6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_5_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_9_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="0" index="1" bw="7" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="exitcond5_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="3"/>
<pin id="336" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="j_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_5_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="1"/>
<pin id="350" dir="0" index="1" bw="12" slack="0"/>
<pin id="351" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_13_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="exitcond4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="3"/>
<pin id="361" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_12_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="exitcond3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="4"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="j_6_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/9 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_9_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_10_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="1"/>
<pin id="398" dir="0" index="1" bw="12" slack="0"/>
<pin id="399" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_16_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="exitcond2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="4"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/10 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_7_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/10 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_7_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_15_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="0" index="1" bw="7" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_cast/10 "/>
</bind>
</comp>

<comp id="429" class="1004" name="exitcond1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="5"/>
<pin id="432" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/11 "/>
</bind>
</comp>

<comp id="434" class="1004" name="j_7_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/11 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_11_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_12_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="1"/>
<pin id="446" dir="0" index="1" bw="12" slack="0"/>
<pin id="447" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_17_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/11 "/>
</bind>
</comp>

<comp id="454" class="1004" name="exitcond_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="6"/>
<pin id="457" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="459" class="1004" name="k_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/12 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_13_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_14_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="2"/>
<pin id="471" dir="0" index="1" bw="12" slack="0"/>
<pin id="472" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_18_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_15_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_20_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20_cast/12 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_16_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="0"/>
<pin id="493" dir="0" index="1" bw="12" slack="1"/>
<pin id="494" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/12 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_21_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_6_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="1"/>
<pin id="503" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/14 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_8_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="1"/>
<pin id="506" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/14 "/>
</bind>
</comp>

<comp id="507" class="1007" name="grp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_6/14 tmp_10_cast/14 tmp_8/14 "/>
</bind>
</comp>

<comp id="515" class="1005" name="m_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="2"/>
<pin id="517" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="522" class="1005" name="n_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="529" class="1005" name="p_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="3"/>
<pin id="531" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="539" class="1005" name="i_4_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_1_cast_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="1"/>
<pin id="546" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="552" class="1005" name="j_4_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_10_cast1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_cast1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="input_A_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="1"/>
<pin id="564" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_A_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="i_5_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_9_cast_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="12" slack="1"/>
<pin id="577" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="583" class="1005" name="j_5_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="588" class="1005" name="tmp_13_cast_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="1"/>
<pin id="590" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_cast "/>
</bind>
</comp>

<comp id="593" class="1005" name="input_B_addr_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="1"/>
<pin id="595" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_B_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="i_6_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_12_cast_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="12" slack="1"/>
<pin id="608" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_cast "/>
</bind>
</comp>

<comp id="614" class="1005" name="j_6_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="622" class="1005" name="i_7_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_15_cast_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="12" slack="1"/>
<pin id="629" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="636" class="1005" name="j_7_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="641" class="1005" name="tmp_11_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="12" slack="1"/>
<pin id="643" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="646" class="1005" name="AB_addr_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="1"/>
<pin id="648" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="k_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="A_addr_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="1"/>
<pin id="661" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="B_addr_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="1"/>
<pin id="666" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="A_load_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="674" class="1005" name="B_load_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="679" class="1005" name="AB_load_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AB_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="20" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="20" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="65" pin="3"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="91" pin="3"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="52" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="46" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="40" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="149" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="149" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="149" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="160" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="160" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="160" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="300" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="314"><net_src comp="171" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="171" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="171" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="26" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="28" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="182" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="182" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="182" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="362"><net_src comp="193" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="193" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="22" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="193" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="204" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="204" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="22" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="204" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="410"><net_src comp="215" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="215" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="22" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="215" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="26" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="28" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="226" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="226" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="22" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="226" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="458"><net_src comp="237" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="237" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="22" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="237" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="482"><net_src comp="237" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="26" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="28" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="512"><net_src comp="501" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="507" pin="3"/><net_sink comp="117" pin=1"/></net>

<net id="518"><net_src comp="244" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="525"><net_src comp="250" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="528"><net_src comp="522" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="532"><net_src comp="256" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="542"><net_src comp="267" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="547"><net_src comp="277" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="555"><net_src comp="290" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="560"><net_src comp="305" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="565"><net_src comp="58" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="573"><net_src comp="315" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="578"><net_src comp="325" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="586"><net_src comp="338" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="591"><net_src comp="353" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="596"><net_src comp="84" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="604"><net_src comp="363" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="609"><net_src comp="373" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="617"><net_src comp="386" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="625"><net_src comp="411" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="630"><net_src comp="421" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="639"><net_src comp="434" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="644"><net_src comp="440" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="649"><net_src comp="124" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="657"><net_src comp="459" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="662"><net_src comp="131" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="667"><net_src comp="137" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="672"><net_src comp="77" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="677"><net_src comp="103" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="682"><net_src comp="117" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="507" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {9 14 }
 - Input state : 
	Port: matrixmul : lm | {1 }
	Port: matrixmul : ln | {1 }
	Port: matrixmul : lp | {1 }
	Port: matrixmul : input_A | {3 4 }
	Port: matrixmul : input_B | {6 7 }
	Port: matrixmul : AB | {12 13 }
  - Chain level:
	State 1
	State 2
		exitcond8 : 1
		i_4 : 1
		StgValue_34 : 2
		tmp : 1
		tmp_1_cast : 2
	State 3
		exitcond7 : 1
		j_4 : 1
		StgValue_42 : 2
		tmp_2 : 1
		tmp_s : 2
		tmp_10_cast1 : 3
		input_A_addr : 4
		input_A_load : 5
	State 4
		StgValue_51 : 1
	State 5
		exitcond6 : 1
		i_5 : 1
		StgValue_56 : 2
		tmp_1 : 1
		tmp_9_cast : 2
	State 6
		exitcond5 : 1
		j_5 : 1
		StgValue_64 : 2
		tmp_4 : 1
		tmp_5 : 2
		tmp_13_cast : 3
		input_B_addr : 4
		input_B_load : 5
	State 7
		StgValue_73 : 1
	State 8
		exitcond4 : 1
		i_6 : 1
		StgValue_78 : 2
		tmp_3 : 1
		tmp_12_cast : 2
	State 9
		exitcond3 : 1
		j_6 : 1
		StgValue_86 : 2
		tmp_9 : 1
		tmp_10 : 2
		tmp_16_cast : 3
		AB_addr : 4
		StgValue_91 : 5
	State 10
		exitcond2 : 1
		i_7 : 1
		StgValue_97 : 2
		tmp_7 : 1
		tmp_15_cast : 2
	State 11
		exitcond1 : 1
		j_7 : 1
		StgValue_105 : 2
		tmp_11 : 1
		tmp_12 : 2
		tmp_17_cast : 3
		AB_addr_1 : 4
	State 12
		exitcond : 1
		k_1 : 1
		StgValue_115 : 2
		tmp_13 : 1
		tmp_14 : 2
		tmp_18_cast : 3
		A_addr_1 : 4
		tmp_15 : 1
		tmp_20_cast : 2
		tmp_16 : 3
		tmp_21_cast : 4
		B_addr_1 : 5
		A_load : 5
		B_load : 6
	State 13
	State 14
		tmp_6 : 1
		tmp_10_cast : 2
		tmp_8 : 3
		StgValue_137 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      i_4_fu_267     |    0    |    0    |    39   |
|          |      j_4_fu_290     |    0    |    0    |    39   |
|          |     tmp_s_fu_300    |    0    |    0    |    12   |
|          |      i_5_fu_315     |    0    |    0    |    39   |
|          |      j_5_fu_338     |    0    |    0    |    39   |
|          |     tmp_5_fu_348    |    0    |    0    |    12   |
|          |      i_6_fu_363     |    0    |    0    |    39   |
|    add   |      j_6_fu_386     |    0    |    0    |    39   |
|          |    tmp_10_fu_396    |    0    |    0    |    12   |
|          |      i_7_fu_411     |    0    |    0    |    39   |
|          |      j_7_fu_434     |    0    |    0    |    39   |
|          |    tmp_12_fu_444    |    0    |    0    |    12   |
|          |      k_1_fu_459     |    0    |    0    |    39   |
|          |    tmp_14_fu_469    |    0    |    0    |    12   |
|          |    tmp_16_fu_491    |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|          |       m_fu_244      |    0    |    0    |   101   |
|    shl   |       n_fu_250      |    0    |    0    |   101   |
|          |       p_fu_256      |    0    |    0    |   101   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond8_fu_262  |    0    |    0    |    18   |
|          |   exitcond7_fu_285  |    0    |    0    |    18   |
|          |   exitcond6_fu_310  |    0    |    0    |    18   |
|          |   exitcond5_fu_333  |    0    |    0    |    18   |
|   icmp   |   exitcond4_fu_358  |    0    |    0    |    18   |
|          |   exitcond3_fu_381  |    0    |    0    |    18   |
|          |   exitcond2_fu_406  |    0    |    0    |    18   |
|          |   exitcond1_fu_429  |    0    |    0    |    18   |
|          |   exitcond_fu_454   |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_507     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  lp_read_read_fu_40 |    0    |    0    |    0    |
|   read   |  ln_read_read_fu_46 |    0    |    0    |    0    |
|          |  lm_read_read_fu_52 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_273     |    0    |    0    |    0    |
|          |     tmp_2_fu_296    |    0    |    0    |    0    |
|          |     tmp_1_fu_321    |    0    |    0    |    0    |
|          |     tmp_4_fu_344    |    0    |    0    |    0    |
|   trunc  |     tmp_3_fu_369    |    0    |    0    |    0    |
|          |     tmp_9_fu_392    |    0    |    0    |    0    |
|          |     tmp_7_fu_417    |    0    |    0    |    0    |
|          |    tmp_11_fu_440    |    0    |    0    |    0    |
|          |    tmp_13_fu_465    |    0    |    0    |    0    |
|          |    tmp_15_fu_479    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_1_cast_fu_277  |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_325  |    0    |    0    |    0    |
|bitconcatenate|  tmp_12_cast_fu_373 |    0    |    0    |    0    |
|          |  tmp_15_cast_fu_421 |    0    |    0    |    0    |
|          |  tmp_20_cast_fu_483 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | tmp_10_cast1_fu_305 |    0    |    0    |    0    |
|          |  tmp_13_cast_fu_353 |    0    |    0    |    0    |
|          |  tmp_16_cast_fu_401 |    0    |    0    |    0    |
|   zext   |  tmp_17_cast_fu_449 |    0    |    0    |    0    |
|          |  tmp_18_cast_fu_474 |    0    |    0    |    0    |
|          |  tmp_21_cast_fu_496 |    0    |    0    |    0    |
|          |  tmp_6_cast_fu_501  |    0    |    0    |    0    |
|          |  tmp_8_cast_fu_504  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   888   |
|----------|---------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  A |    1   |    0   |    0   |
|  B |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  AB_addr_1_reg_646 |   10   |
|   AB_load_reg_679  |   32   |
|  A_addr_1_reg_659  |   10   |
|   A_load_reg_669   |    8   |
|  B_addr_1_reg_664  |   10   |
|   B_load_reg_674   |    8   |
|     i_1_reg_167    |   32   |
|     i_2_reg_189    |   32   |
|     i_3_reg_211    |   32   |
|     i_4_reg_539    |   32   |
|     i_5_reg_570    |   32   |
|     i_6_reg_601    |   32   |
|     i_7_reg_622    |   32   |
|      i_reg_145     |   32   |
|input_A_addr_reg_562|   10   |
|input_B_addr_reg_593|   10   |
|     j_1_reg_178    |   32   |
|     j_2_reg_200    |   32   |
|     j_3_reg_222    |   32   |
|     j_4_reg_552    |   32   |
|     j_5_reg_583    |   32   |
|     j_6_reg_614    |   32   |
|     j_7_reg_636    |   32   |
|      j_reg_156     |   32   |
|     k_1_reg_654    |   32   |
|      k_reg_233     |   32   |
|      m_reg_515     |   32   |
|      n_reg_522     |   32   |
|      p_reg_529     |   32   |
|tmp_10_cast1_reg_557|   64   |
|   tmp_11_reg_641   |   12   |
| tmp_12_cast_reg_606|   12   |
| tmp_13_cast_reg_588|   64   |
| tmp_15_cast_reg_627|   12   |
| tmp_1_cast_reg_544 |   12   |
| tmp_9_cast_reg_575 |   12   |
+--------------------+--------+
|        Total       |   958  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_77 |  p0  |   3  |  10  |   30   ||    15   |
|  grp_access_fu_91 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_103 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_117 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_117 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_507    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   200  || 12.4745 ||    75   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   888  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   75   |
|  Register |    -   |    -   |    -   |   958  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   12   |   958  |   963  |
+-----------+--------+--------+--------+--------+--------+
