// Seed: 1582591464
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = ~{1, "" !== ""};
endmodule
macromodule module_1 #(
    parameter id_3 = 32'd17
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9#(
        .id_10(-1),
        .id_11(1),
        .id_12(1'd0)
    ),
    id_13
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_14 = 1 * -1 * 1;
  logic [-1 : id_3] id_15;
  wire [-1 : -1] id_16, id_17, id_18, id_19, id_20;
  logic id_21;
  module_0 modCall_1 (
      id_20,
      id_10
  );
endmodule
