module Mux2to1(a,b,sel,y);
input [7:0] a,b;
input sel;
output reg [7:0] y;
always @(sel or a or b)
begin 
if(sel==0)
begin 
y<=a;
end 
else 
begin 
y<=b;
end
end 
endmodule 