 
****************************************
Report : area
Design : add_subtract
Version: L-2016.03-SP2
Date   : Thu Dec  7 00:41:46 2017
****************************************

Information: Updating design information... (UID-85)
Warning: A non-unate path in clock network for clock 'ideal_clock1'
 from pin 'Adder1/SL1/U15/Y' is detected. (TIM-052)
Library(s) Used:

    saed32rvt_tt1p05v25c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db)

Number of ports:                         2460
Number of nets:                          3131
Number of cells:                         1008
Number of combinational cells:            739
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                         59
Number of references:                       4

Combinational area:               1961.737554
Buf/Inv area:                      127.072000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:             330.036349

Total cell area:                  1961.737554
Total area:                       2291.773903
1
