

================================================================
== Vitis HLS Report for 'compute_and_insert_ip_checksum'
================================================================
* Date:           Fri Sep  8 14:08:17 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ETH_inserter_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  2.816 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.400 ns|  12.400 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln227 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:227]   --->   Operation 14 'specpipeline' 'specpipeline_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ip_header_out, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:249]   --->   Operation 15 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %tmp_i, void %compute_and_insert_ip_checksum.exit, void %if.then.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:249]   --->   Operation 16 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%ip_header_out_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ip_header_out" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 17 'read' 'ip_header_out_read' <Predicate = (tmp_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%currWord_data = trunc i1024 %ip_header_out_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 18 'trunc' 'currWord_data' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i1024 %ip_header_out_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 19 'trunc' 'trunc_ln253' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mul_i_i_i = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln253, i1 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 20 'bitconcatenate' 'mul_i_i_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_13_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 21 'partselect' 'tmp_13_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i1024 %ip_header_out_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 22 'trunc' 'trunc_ln259' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%temp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln259, i8 %tmp_13_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 23 'bitconcatenate' 'temp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%icmp_ln260 = icmp_ne  i4 %trunc_ln253, i4 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 24 'icmp' 'icmp_ln260' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.24ns)   --->   "%select_ln260 = select i1 %icmp_ln260, i16 %temp, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 25 'select' 'select_ln260' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_15_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 24, i32 31" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 26 'partselect' 'tmp_15_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_16_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 16, i32 23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 27 'partselect' 'tmp_16_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_16_i, i8 %tmp_15_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 28 'bitconcatenate' 'temp_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%icmp_ln260_1 = icmp_ne  i4 %trunc_ln253, i4 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 29 'icmp' 'icmp_ln260_1' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.24ns)   --->   "%select_ln260_1 = select i1 %icmp_ln260_1, i16 %temp_1, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 30 'select' 'select_ln260_1' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_17_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 40, i32 47" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 31 'partselect' 'tmp_17_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_18_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 32, i32 39" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 32 'partselect' 'tmp_18_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%temp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_18_i, i8 %tmp_17_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 33 'bitconcatenate' 'temp_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %ip_header_out_read, i32 1, i32 3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 34 'partselect' 'tmp_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.57ns)   --->   "%icmp_ln260_2 = icmp_ne  i3 %tmp_2, i3 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 35 'icmp' 'icmp_ln260_2' <Predicate = (tmp_i)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.24ns)   --->   "%select_ln260_2 = select i1 %icmp_ln260_2, i16 %temp_2, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 36 'select' 'select_ln260_2' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_19_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 56, i32 63" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 37 'partselect' 'tmp_19_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_20_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 48, i32 55" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 38 'partselect' 'tmp_20_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_20_i, i8 %tmp_19_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 39 'bitconcatenate' 'temp_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %ip_header_out_read, i32 1, i32 3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 40 'partselect' 'tmp_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.57ns)   --->   "%icmp_ln260_3 = icmp_ne  i3 %tmp_3, i3 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 41 'icmp' 'icmp_ln260_3' <Predicate = (tmp_i)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.24ns)   --->   "%select_ln260_3 = select i1 %icmp_ln260_3, i16 %temp_3, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 42 'select' 'select_ln260_3' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.70ns)   --->   "%icmp_ln260_4 = icmp_ugt  i4 %trunc_ln253, i4 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 43 'icmp' 'icmp_ln260_4' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln271_2)   --->   "%tmp_23_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 104, i32 111" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 44 'partselect' 'tmp_23_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln271_2)   --->   "%tmp_24_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 96, i32 103" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 45 'partselect' 'tmp_24_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln271_2)   --->   "%temp_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_24_i, i8 %tmp_23_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 46 'bitconcatenate' 'temp_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i1024.i32.i32, i1024 %ip_header_out_read, i32 2, i32 3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 47 'partselect' 'tmp_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.43ns)   --->   "%icmp_ln260_5 = icmp_ne  i2 %tmp_4, i2 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 48 'icmp' 'icmp_ln260_5' <Predicate = (tmp_i)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln271_2)   --->   "%select_ln260_5 = select i1 %icmp_ln260_5, i16 %temp_5, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 49 'select' 'select_ln260_5' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln271_2)   --->   "%tmp_25_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 120, i32 127" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 50 'partselect' 'tmp_25_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln271_2)   --->   "%tmp_26_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 112, i32 119" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 51 'partselect' 'tmp_26_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln271_2)   --->   "%temp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_26_i, i8 %tmp_25_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 52 'bitconcatenate' 'temp_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i1024.i32.i32, i1024 %ip_header_out_read, i32 2, i32 3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 53 'partselect' 'tmp_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.43ns)   --->   "%icmp_ln260_6 = icmp_ne  i2 %tmp_5, i2 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 54 'icmp' 'icmp_ln260_6' <Predicate = (tmp_i)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln271_2)   --->   "%select_ln260_6 = select i1 %icmp_ln260_6, i16 %temp_6, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 55 'select' 'select_ln260_6' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_27_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 136, i32 143" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 56 'partselect' 'tmp_27_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_28_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 128, i32 135" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 57 'partselect' 'tmp_28_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_28_i, i8 %tmp_27_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 58 'bitconcatenate' 'temp_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.70ns)   --->   "%icmp_ln260_7 = icmp_ugt  i4 %trunc_ln253, i4 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 59 'icmp' 'icmp_ln260_7' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.24ns)   --->   "%select_ln260_7 = select i1 %icmp_ln260_7, i16 %temp_7, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 60 'select' 'select_ln260_7' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_29_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 152, i32 159" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 61 'partselect' 'tmp_29_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_30_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 144, i32 151" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 62 'partselect' 'tmp_30_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_30_i, i8 %tmp_29_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 63 'bitconcatenate' 'temp_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.70ns)   --->   "%icmp_ln260_8 = icmp_ugt  i5 %mul_i_i_i, i5 9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 64 'icmp' 'icmp_ln260_8' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.24ns)   --->   "%select_ln260_8 = select i1 %icmp_ln260_8, i16 %temp_8, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 65 'select' 'select_ln260_8' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_31_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 168, i32 175" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 66 'partselect' 'tmp_31_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_32_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 160, i32 167" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 67 'partselect' 'tmp_32_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%temp_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_32_i, i8 %tmp_31_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 68 'bitconcatenate' 'temp_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.70ns)   --->   "%icmp_ln260_9 = icmp_ugt  i4 %trunc_ln253, i4 5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 69 'icmp' 'icmp_ln260_9' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.24ns)   --->   "%select_ln260_9 = select i1 %icmp_ln260_9, i16 %temp_9, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 70 'select' 'select_ln260_9' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_33_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 184, i32 191" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 71 'partselect' 'tmp_33_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_34_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 176, i32 183" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 72 'partselect' 'tmp_34_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%temp_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_34_i, i8 %tmp_33_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 73 'bitconcatenate' 'temp_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln260_10 = icmp_ugt  i5 %mul_i_i_i, i5 11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 74 'icmp' 'icmp_ln260_10' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.24ns)   --->   "%select_ln260_10 = select i1 %icmp_ln260_10, i16 %temp_10, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 75 'select' 'select_ln260_10' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_35_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 200, i32 207" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 76 'partselect' 'tmp_35_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_36_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 192, i32 199" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 77 'partselect' 'tmp_36_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%temp_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_36_i, i8 %tmp_35_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 78 'bitconcatenate' 'temp_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.70ns)   --->   "%icmp_ln260_11 = icmp_ugt  i4 %trunc_ln253, i4 6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 79 'icmp' 'icmp_ln260_11' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.24ns)   --->   "%select_ln260_11 = select i1 %icmp_ln260_11, i16 %temp_11, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 80 'select' 'select_ln260_11' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_37_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 216, i32 223" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 81 'partselect' 'tmp_37_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_38_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 208, i32 215" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 82 'partselect' 'tmp_38_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%temp_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_38_i, i8 %tmp_37_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 83 'bitconcatenate' 'temp_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.70ns)   --->   "%icmp_ln260_12 = icmp_ugt  i5 %mul_i_i_i, i5 13" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 84 'icmp' 'icmp_ln260_12' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.24ns)   --->   "%select_ln260_12 = select i1 %icmp_ln260_12, i16 %temp_12, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 85 'select' 'select_ln260_12' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_39_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 232, i32 239" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 86 'partselect' 'tmp_39_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_40_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 224, i32 231" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 87 'partselect' 'tmp_40_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%temp_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_40_i, i8 %tmp_39_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 88 'bitconcatenate' 'temp_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ip_header_out_read, i32 3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 89 'bitselect' 'tmp_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.24ns)   --->   "%select_ln260_13 = select i1 %tmp_6, i16 %temp_13, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 90 'select' 'select_ln260_13' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_41_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 248, i32 255" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 91 'partselect' 'tmp_41_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_42_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 240, i32 247" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 92 'partselect' 'tmp_42_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%temp_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_42_i, i8 %tmp_41_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 93 'bitconcatenate' 'temp_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.24ns)   --->   "%select_ln260_14 = select i1 %tmp_6, i16 %temp_14, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 94 'select' 'select_ln260_14' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_43_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 264, i32 271" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 95 'partselect' 'tmp_43_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_44_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 256, i32 263" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 96 'partselect' 'tmp_44_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%temp_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_44_i, i8 %tmp_43_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 97 'bitconcatenate' 'temp_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%icmp_ln260_13 = icmp_ugt  i4 %trunc_ln253, i4 8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 98 'icmp' 'icmp_ln260_13' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.24ns)   --->   "%select_ln260_15 = select i1 %icmp_ln260_13, i16 %temp_15, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 99 'select' 'select_ln260_15' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_45_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 280, i32 287" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 100 'partselect' 'tmp_45_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_46_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 272, i32 279" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 101 'partselect' 'tmp_46_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%temp_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_46_i, i8 %tmp_45_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 102 'bitconcatenate' 'temp_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.70ns)   --->   "%icmp_ln260_14 = icmp_ugt  i5 %mul_i_i_i, i5 17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 103 'icmp' 'icmp_ln260_14' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.24ns)   --->   "%select_ln260_16 = select i1 %icmp_ln260_14, i16 %temp_16, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 104 'select' 'select_ln260_16' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_47_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 296, i32 303" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 105 'partselect' 'tmp_47_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_48_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 288, i32 295" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 106 'partselect' 'tmp_48_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%temp_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_48_i, i8 %tmp_47_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 107 'bitconcatenate' 'temp_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.70ns)   --->   "%icmp_ln260_15 = icmp_ugt  i4 %trunc_ln253, i4 9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 108 'icmp' 'icmp_ln260_15' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.24ns)   --->   "%select_ln260_17 = select i1 %icmp_ln260_15, i16 %temp_17, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 109 'select' 'select_ln260_17' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_49_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 312, i32 319" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 110 'partselect' 'tmp_49_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_50_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 304, i32 311" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 111 'partselect' 'tmp_50_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%temp_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_50_i, i8 %tmp_49_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 112 'bitconcatenate' 'temp_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.70ns)   --->   "%icmp_ln260_16 = icmp_ugt  i5 %mul_i_i_i, i5 19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 113 'icmp' 'icmp_ln260_16' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.24ns)   --->   "%select_ln260_18 = select i1 %icmp_ln260_16, i16 %temp_18, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 114 'select' 'select_ln260_18' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_51_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 328, i32 335" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 115 'partselect' 'tmp_51_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_52_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 320, i32 327" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 116 'partselect' 'tmp_52_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%temp_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_52_i, i8 %tmp_51_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 117 'bitconcatenate' 'temp_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.70ns)   --->   "%icmp_ln260_17 = icmp_ugt  i4 %trunc_ln253, i4 10" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 118 'icmp' 'icmp_ln260_17' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.24ns)   --->   "%select_ln260_19 = select i1 %icmp_ln260_17, i16 %temp_19, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 119 'select' 'select_ln260_19' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_53_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 344, i32 351" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 120 'partselect' 'tmp_53_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_54_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 336, i32 343" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 121 'partselect' 'tmp_54_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%temp_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_54_i, i8 %tmp_53_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 122 'bitconcatenate' 'temp_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.70ns)   --->   "%icmp_ln260_18 = icmp_ugt  i5 %mul_i_i_i, i5 21" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 123 'icmp' 'icmp_ln260_18' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.24ns)   --->   "%select_ln260_20 = select i1 %icmp_ln260_18, i16 %temp_20, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 124 'select' 'select_ln260_20' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_55_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 360, i32 367" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 125 'partselect' 'tmp_55_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_56_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 352, i32 359" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 126 'partselect' 'tmp_56_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%temp_21 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_56_i, i8 %tmp_55_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 127 'bitconcatenate' 'temp_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.70ns)   --->   "%icmp_ln260_19 = icmp_ugt  i4 %trunc_ln253, i4 11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 128 'icmp' 'icmp_ln260_19' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.24ns)   --->   "%select_ln260_21 = select i1 %icmp_ln260_19, i16 %temp_21, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 129 'select' 'select_ln260_21' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_57_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 376, i32 383" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 130 'partselect' 'tmp_57_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_58_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 368, i32 375" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 131 'partselect' 'tmp_58_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%temp_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_58_i, i8 %tmp_57_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 132 'bitconcatenate' 'temp_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.70ns)   --->   "%icmp_ln260_20 = icmp_ugt  i5 %mul_i_i_i, i5 23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 133 'icmp' 'icmp_ln260_20' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.24ns)   --->   "%select_ln260_22 = select i1 %icmp_ln260_20, i16 %temp_22, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 134 'select' 'select_ln260_22' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_59_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 392, i32 399" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 135 'partselect' 'tmp_59_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_60_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 384, i32 391" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 136 'partselect' 'tmp_60_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%temp_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_60_i, i8 %tmp_59_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 137 'bitconcatenate' 'temp_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.70ns)   --->   "%icmp_ln260_21 = icmp_ugt  i4 %trunc_ln253, i4 12" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 138 'icmp' 'icmp_ln260_21' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.24ns)   --->   "%select_ln260_23 = select i1 %icmp_ln260_21, i16 %temp_23, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 139 'select' 'select_ln260_23' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_61_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 408, i32 415" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 140 'partselect' 'tmp_61_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_62_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 400, i32 407" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 141 'partselect' 'tmp_62_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%temp_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_62_i, i8 %tmp_61_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 142 'bitconcatenate' 'temp_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln260_22 = icmp_ugt  i5 %mul_i_i_i, i5 25" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 143 'icmp' 'icmp_ln260_22' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.24ns)   --->   "%select_ln260_24 = select i1 %icmp_ln260_22, i16 %temp_24, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 144 'select' 'select_ln260_24' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_63_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 424, i32 431" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 145 'partselect' 'tmp_63_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_64_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 416, i32 423" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 146 'partselect' 'tmp_64_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%temp_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_64_i, i8 %tmp_63_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 147 'bitconcatenate' 'temp_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.70ns)   --->   "%icmp_ln260_23 = icmp_ugt  i4 %trunc_ln253, i4 13" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 148 'icmp' 'icmp_ln260_23' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.24ns)   --->   "%select_ln260_25 = select i1 %icmp_ln260_23, i16 %temp_25, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 149 'select' 'select_ln260_25' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_65_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 440, i32 447" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 150 'partselect' 'tmp_65_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_66_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 432, i32 439" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 151 'partselect' 'tmp_66_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%temp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_66_i, i8 %tmp_65_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 152 'bitconcatenate' 'temp_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.70ns)   --->   "%icmp_ln260_24 = icmp_ugt  i5 %mul_i_i_i, i5 27" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 153 'icmp' 'icmp_ln260_24' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.24ns)   --->   "%select_ln260_26 = select i1 %icmp_ln260_24, i16 %temp_26, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 154 'select' 'select_ln260_26' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_67_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 456, i32 463" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 155 'partselect' 'tmp_67_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_68_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 448, i32 455" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 156 'partselect' 'tmp_68_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%temp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_68_i, i8 %tmp_67_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 157 'bitconcatenate' 'temp_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.70ns)   --->   "%icmp_ln260_25 = icmp_eq  i4 %trunc_ln253, i4 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 158 'icmp' 'icmp_ln260_25' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.24ns)   --->   "%select_ln260_27 = select i1 %icmp_ln260_25, i16 %temp_27, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 159 'select' 'select_ln260_27' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_69_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 472, i32 479" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 160 'partselect' 'tmp_69_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_70_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 464, i32 471" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 161 'partselect' 'tmp_70_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%temp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_70_i, i8 %tmp_69_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 162 'bitconcatenate' 'temp_28' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.24ns)   --->   "%select_ln260_28 = select i1 %icmp_ln260_25, i16 %temp_28, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 163 'select' 'select_ln260_28' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln271_2)   --->   "%zext_ln271_4 = zext i16 %select_ln260_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 164 'zext' 'zext_ln271_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln271_2)   --->   "%zext_ln271_5 = zext i16 %select_ln260_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 165 'zext' 'zext_ln271_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln271_2 = add i17 %zext_ln271_5, i17 %zext_ln271_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 166 'add' 'add_ln271_2' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i1024.i32.i32, i1024 %ip_header_out_read, i32 512, i32 576" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:298]   --->   Operation 167 'partselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln277_1)   --->   "%tmp_21_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 72, i32 79" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:258]   --->   Operation 168 'partselect' 'tmp_21_i' <Predicate = (tmp_i & icmp_ln260_4)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln277_1)   --->   "%tmp_22_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %ip_header_out_read, i32 64, i32 71" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 169 'partselect' 'tmp_22_i' <Predicate = (tmp_i & icmp_ln260_4)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln277_1)   --->   "%temp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_22_i, i8 %tmp_21_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:259]   --->   Operation 170 'bitconcatenate' 'temp_4' <Predicate = (tmp_i & icmp_ln260_4)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln277_1)   --->   "%select_ln260_4 = select i1 %icmp_ln260_4, i16 %temp_4, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260]   --->   Operation 171 'select' 'select_ln260_4' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i16 %select_ln260" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 172 'zext' 'zext_ln271' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln271_1 = zext i16 %select_ln260_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 173 'zext' 'zext_ln271_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.78ns)   --->   "%add_ln271_15 = add i16 %select_ln260_1, i16 %select_ln260" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 174 'add' 'add_ln271_15' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.78ns)   --->   "%add_ln271 = add i17 %zext_ln271_1, i17 %zext_ln271" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 175 'add' 'add_ln271' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln271_2 = zext i16 %select_ln260_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 176 'zext' 'zext_ln271_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln271_3 = zext i16 %select_ln260_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 177 'zext' 'zext_ln271_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.78ns)   --->   "%add_ln271_16 = add i16 %select_ln260_3, i16 %select_ln260_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 178 'add' 'add_ln271_16' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.78ns)   --->   "%add_ln271_1 = add i17 %zext_ln271_3, i17 %zext_ln271_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 179 'add' 'add_ln271_1' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln271_6 = zext i16 %select_ln260_7" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 180 'zext' 'zext_ln271_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln271_7 = zext i16 %select_ln260_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 181 'zext' 'zext_ln271_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln271_17 = add i16 %select_ln260_8, i16 %select_ln260_7" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 182 'add' 'add_ln271_17' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 183 [1/1] (0.78ns)   --->   "%add_ln271_3 = add i17 %zext_ln271_7, i17 %zext_ln271_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 183 'add' 'add_ln271_3' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln271_8 = zext i16 %select_ln260_9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 184 'zext' 'zext_ln271_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln271_9 = zext i16 %select_ln260_10" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 185 'zext' 'zext_ln271_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.78ns)   --->   "%add_ln271_18 = add i16 %select_ln260_10, i16 %select_ln260_9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 186 'add' 'add_ln271_18' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.78ns)   --->   "%add_ln271_4 = add i17 %zext_ln271_9, i17 %zext_ln271_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 187 'add' 'add_ln271_4' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln271_10 = zext i16 %select_ln260_11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 188 'zext' 'zext_ln271_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln271_11 = zext i16 %select_ln260_12" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 189 'zext' 'zext_ln271_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln271_19 = add i16 %select_ln260_12, i16 %select_ln260_11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 190 'add' 'add_ln271_19' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 191 [1/1] (0.78ns)   --->   "%add_ln271_5 = add i17 %zext_ln271_11, i17 %zext_ln271_10" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 191 'add' 'add_ln271_5' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln271_12 = zext i16 %select_ln260_13" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 192 'zext' 'zext_ln271_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln271_13 = zext i16 %select_ln260_14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 193 'zext' 'zext_ln271_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.78ns)   --->   "%add_ln271_20 = add i16 %select_ln260_14, i16 %select_ln260_13" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 194 'add' 'add_ln271_20' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.78ns)   --->   "%add_ln271_6 = add i17 %zext_ln271_13, i17 %zext_ln271_12" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 195 'add' 'add_ln271_6' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln271_14 = zext i16 %select_ln260_15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 196 'zext' 'zext_ln271_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln271_15 = zext i16 %select_ln260_16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 197 'zext' 'zext_ln271_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.78ns)   --->   "%add_ln271_21 = add i16 %select_ln260_16, i16 %select_ln260_15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 198 'add' 'add_ln271_21' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.78ns)   --->   "%add_ln271_7 = add i17 %zext_ln271_15, i17 %zext_ln271_14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 199 'add' 'add_ln271_7' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln271_16 = zext i16 %select_ln260_17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 200 'zext' 'zext_ln271_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln271_17 = zext i16 %select_ln260_18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 201 'zext' 'zext_ln271_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.78ns)   --->   "%add_ln271_22 = add i16 %select_ln260_18, i16 %select_ln260_17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 202 'add' 'add_ln271_22' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.78ns)   --->   "%add_ln271_8 = add i17 %zext_ln271_17, i17 %zext_ln271_16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 203 'add' 'add_ln271_8' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln271_18 = zext i16 %select_ln260_19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 204 'zext' 'zext_ln271_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln271_19 = zext i16 %select_ln260_20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 205 'zext' 'zext_ln271_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln271_23 = add i16 %select_ln260_20, i16 %select_ln260_19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 206 'add' 'add_ln271_23' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 207 [1/1] (0.78ns)   --->   "%add_ln271_9 = add i17 %zext_ln271_19, i17 %zext_ln271_18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 207 'add' 'add_ln271_9' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln271_20 = zext i16 %select_ln260_21" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 208 'zext' 'zext_ln271_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln271_21 = zext i16 %select_ln260_22" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 209 'zext' 'zext_ln271_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.78ns)   --->   "%add_ln271_24 = add i16 %select_ln260_22, i16 %select_ln260_21" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 210 'add' 'add_ln271_24' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.78ns)   --->   "%add_ln271_10 = add i17 %zext_ln271_21, i17 %zext_ln271_20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 211 'add' 'add_ln271_10' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln271_22 = zext i16 %select_ln260_23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 212 'zext' 'zext_ln271_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln271_23 = zext i16 %select_ln260_24" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 213 'zext' 'zext_ln271_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln271_25 = add i16 %select_ln260_24, i16 %select_ln260_23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 214 'add' 'add_ln271_25' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 215 [1/1] (0.78ns)   --->   "%add_ln271_11 = add i17 %zext_ln271_23, i17 %zext_ln271_22" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 215 'add' 'add_ln271_11' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln271_24 = zext i16 %select_ln260_25" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 216 'zext' 'zext_ln271_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln271_25 = zext i16 %select_ln260_26" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 217 'zext' 'zext_ln271_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.78ns)   --->   "%add_ln271_26 = add i16 %select_ln260_26, i16 %select_ln260_25" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 218 'add' 'add_ln271_26' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.78ns)   --->   "%add_ln271_12 = add i17 %zext_ln271_25, i17 %zext_ln271_24" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 219 'add' 'add_ln271_12' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln271_26 = zext i16 %select_ln260_27" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 220 'zext' 'zext_ln271_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln271_27 = zext i16 %select_ln260_28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 221 'zext' 'zext_ln271_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln271_14 = add i16 %select_ln260_28, i16 %select_ln260_27" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 222 'add' 'add_ln271_14' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 223 [1/1] (0.78ns)   --->   "%add_ln271_13 = add i17 %zext_ln271_27, i17 %zext_ln271_26" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271]   --->   Operation 223 'add' 'add_ln271_13' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i17 %add_ln271_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 224 'zext' 'zext_ln277' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i17 %add_ln271" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 225 'zext' 'zext_ln277_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln277_7 = add i16 %add_ln271_16, i16 %add_ln271_15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 226 'add' 'add_ln277_7' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 227 [1/1] (0.79ns)   --->   "%add_ln277 = add i18 %zext_ln277, i18 %zext_ln277_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 227 'add' 'add_ln277' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln277_1)   --->   "%zext_ln277_2 = zext i17 %add_ln271_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 228 'zext' 'zext_ln277_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln277_1)   --->   "%zext_ln277_3 = zext i16 %select_ln260_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 229 'zext' 'zext_ln277_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln277_1 = add i18 %zext_ln277_2, i18 %zext_ln277_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 230 'add' 'add_ln277_1' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln277_4 = zext i17 %add_ln271_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 231 'zext' 'zext_ln277_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln277_5 = zext i17 %add_ln271_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 232 'zext' 'zext_ln277_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln277_8 = add i16 %add_ln271_18, i16 %add_ln271_17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 233 'add' 'add_ln277_8' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 234 [1/1] (0.79ns)   --->   "%add_ln277_2 = add i18 %zext_ln277_4, i18 %zext_ln277_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 234 'add' 'add_ln277_2' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln277_6 = zext i17 %add_ln271_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 235 'zext' 'zext_ln277_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln277_7 = zext i17 %add_ln271_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 236 'zext' 'zext_ln277_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln277_9 = add i16 %add_ln271_20, i16 %add_ln271_19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 237 'add' 'add_ln277_9' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 238 [1/1] (0.79ns)   --->   "%add_ln277_3 = add i18 %zext_ln277_6, i18 %zext_ln277_7" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 238 'add' 'add_ln277_3' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln277_8 = zext i17 %add_ln271_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 239 'zext' 'zext_ln277_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln277_9 = zext i17 %add_ln271_7" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 240 'zext' 'zext_ln277_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln277_10 = add i16 %add_ln271_22, i16 %add_ln271_21" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 241 'add' 'add_ln277_10' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 242 [1/1] (0.79ns)   --->   "%add_ln277_4 = add i18 %zext_ln277_8, i18 %zext_ln277_9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 242 'add' 'add_ln277_4' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln277_10 = zext i17 %add_ln271_10" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 243 'zext' 'zext_ln277_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln277_11 = zext i17 %add_ln271_9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 244 'zext' 'zext_ln277_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln277_11 = add i16 %add_ln271_24, i16 %add_ln271_23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 245 'add' 'add_ln277_11' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 246 [1/1] (0.79ns)   --->   "%add_ln277_5 = add i18 %zext_ln277_10, i18 %zext_ln277_11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 246 'add' 'add_ln277_5' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln277_12 = zext i17 %add_ln271_12" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 247 'zext' 'zext_ln277_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln277_13 = zext i17 %add_ln271_11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 248 'zext' 'zext_ln277_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln277_12 = add i16 %add_ln271_26, i16 %add_ln271_25" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 249 'add' 'add_ln277_12' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 250 [1/1] (0.79ns)   --->   "%add_ln277_6 = add i18 %zext_ln277_12, i18 %zext_ln277_13" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 250 'add' 'add_ln277_6' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i18 %add_ln277_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 251 'zext' 'zext_ln284' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln284_1 = zext i18 %add_ln277" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 252 'zext' 'zext_ln284_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln284 = trunc i18 %add_ln277_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 253 'trunc' 'trunc_ln284' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.79ns)   --->   "%add_ln284 = add i19 %zext_ln284, i19 %zext_ln284_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 254 'add' 'add_ln284' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln284_2 = zext i18 %add_ln277_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 255 'zext' 'zext_ln284_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln284_3 = zext i18 %add_ln277_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 256 'zext' 'zext_ln284_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.79ns)   --->   "%add_ln284_1 = add i19 %zext_ln284_2, i19 %zext_ln284_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 257 'add' 'add_ln284_1' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln284_4 = zext i18 %add_ln277_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 258 'zext' 'zext_ln284_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln284_5 = zext i18 %add_ln277_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 259 'zext' 'zext_ln284_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.79ns)   --->   "%add_ln284_2 = add i19 %zext_ln284_4, i19 %zext_ln284_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 260 'add' 'add_ln284_2' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln284_6 = zext i17 %add_ln271_13" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 261 'zext' 'zext_ln284_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln284_7 = zext i18 %add_ln277_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 262 'zext' 'zext_ln284_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.79ns)   --->   "%add_ln284_3 = add i19 %zext_ln284_7, i19 %zext_ln284_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 263 'add' 'add_ln284_3' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln287_1 = add i16 %trunc_ln284, i16 %add_ln277_7" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:287]   --->   Operation 264 'add' 'add_ln287_1' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln287_2 = add i16 %add_ln277_9, i16 %add_ln277_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:287]   --->   Operation 265 'add' 'add_ln287_2' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 266 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln288_1 = add i16 %add_ln277_11, i16 %add_ln277_10" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:288]   --->   Operation 266 'add' 'add_ln288_1' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln288_2 = add i16 %add_ln277_12, i16 %add_ln271_14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:288]   --->   Operation 267 'add' 'add_ln288_2' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln290_2 = add i16 %add_ln288_2, i16 %add_ln288_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290]   --->   Operation 268 'add' 'add_ln290_2' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 269 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln290_3 = add i16 %add_ln287_1, i16 %add_ln287_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290]   --->   Operation 269 'add' 'add_ln290_3' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 270 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln290 = add i16 %add_ln290_3, i16 %add_ln290_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290]   --->   Operation 270 'add' 'add_ln290' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i19 %add_ln284_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:287]   --->   Operation 271 'zext' 'zext_ln287' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i19 %add_ln284" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:287]   --->   Operation 272 'zext' 'zext_ln287_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.80ns)   --->   "%add_ln287 = add i20 %zext_ln287, i20 %zext_ln287_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:287]   --->   Operation 273 'add' 'add_ln287' <Predicate = (tmp_i)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i19 %add_ln284_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:288]   --->   Operation 274 'zext' 'zext_ln288' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln288_1 = zext i19 %add_ln284_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:288]   --->   Operation 275 'zext' 'zext_ln288_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.80ns)   --->   "%add_ln288 = add i20 %zext_ln288, i20 %zext_ln288_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:288]   --->   Operation 276 'add' 'add_ln288' <Predicate = (tmp_i)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i20 %add_ln288" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290]   --->   Operation 277 'zext' 'zext_ln290' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln290_1 = zext i20 %add_ln287" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290]   --->   Operation 278 'zext' 'zext_ln290_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.80ns)   --->   "%add_ln290_1 = add i21 %zext_ln290, i21 %zext_ln290_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290]   --->   Operation 279 'add' 'add_ln290_1' <Predicate = (tmp_i)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_72_i = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %add_ln290_1, i32 16, i32 20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:291]   --->   Operation 280 'partselect' 'tmp_72_i' <Predicate = (tmp_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.57>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i16 %add_ln290" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:291]   --->   Operation 281 'zext' 'zext_ln291' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i5 %tmp_72_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:291]   --->   Operation 282 'zext' 'zext_ln291_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.78ns)   --->   "%add_ln291 = add i17 %zext_ln291, i17 %zext_ln291_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:291]   --->   Operation 283 'add' 'add_ln291' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln291, i32 16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:292]   --->   Operation 284 'bitselect' 'tmp_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i1 %tmp_7" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:292]   --->   Operation 285 'zext' 'zext_ln292' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.70ns)   --->   "%add_ln292_1 = add i5 %tmp_72_i, i5 %zext_ln292" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:292]   --->   Operation 286 'add' 'add_ln292_1' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln292_1 = zext i5 %add_ln292_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:292]   --->   Operation 287 'zext' 'zext_ln292_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.78ns)   --->   "%add_ln292 = add i16 %zext_ln292_1, i16 %add_ln290" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:292]   --->   Operation 288 'add' 'add_ln292' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.29ns)   --->   "%xor_ln293 = xor i16 %add_ln292, i16 65535" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:293]   --->   Operation 289 'xor' 'xor_ln293' <Predicate = (tmp_i)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i16 %xor_ln293" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:296]   --->   Operation 290 'trunc' 'trunc_ln296' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_75_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln293, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:297]   --->   Operation 291 'partselect' 'tmp_75_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_1_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln296, i8 %tmp_75_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:297]   --->   Operation 292 'bitconcatenate' 'tmp_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%currWord_data_1 = partset i512 @_ssdm_op_PartSet.i512.i512.i16.i32.i32, i512 %currWord_data, i16 %tmp_1_i, i32 80, i32 95" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:297]   --->   Operation 293 'partset' 'currWord_data_1' <Predicate = (tmp_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %currWord_data_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:298]   --->   Operation 294 'bitconcatenate' 'tmp_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln298 = zext i577 %tmp_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:298]   --->   Operation 295 'zext' 'zext_ln298' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (1.45ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ip_header_checksum, i1024 %zext_ln298" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:298]   --->   Operation 296 'write' 'write_ln298' <Predicate = (tmp_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln300 = br void %compute_and_insert_ip_checksum.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:300]   --->   Operation 297 'br' 'br_ln300' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 298 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.100ns, clock uncertainty: 0.200ns.

 <State 1>: 2.671ns
The critical path consists of the following:
	fifo read operation ('ip_header_out_read', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251) on port 'ip_header_out' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251) [15]  (1.450 ns)
	'icmp' operation ('icmp_ln260_6', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260) [56]  (0.436 ns)
	'select' operation ('select_ln260_6', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260) [57]  (0.000 ns)
	'add' operation ('add_ln271_2', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271) [176]  (0.785 ns)

 <State 2>: 2.816ns
The critical path consists of the following:
	'select' operation ('select_ln260_4', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:260) [45]  (0.000 ns)
	'add' operation ('add_ln277_1', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277) [227]  (0.791 ns)
	'add' operation ('add_ln287_1', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:287) [263]  (0.675 ns)
	'add' operation ('add_ln290_3', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290) [274]  (0.675 ns)
	'add' operation ('add_ln290', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290) [275]  (0.675 ns)

 <State 3>: 1.612ns
The critical path consists of the following:
	'add' operation ('add_ln287', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:287) [265]  (0.803 ns)
	'add' operation ('add_ln290_1', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290) [276]  (0.809 ns)

 <State 4>: 2.570ns
The critical path consists of the following:
	'add' operation ('add_ln291', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:291) [280]  (0.785 ns)
	'add' operation ('add_ln292_1', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:292) [283]  (0.707 ns)
	'add' operation ('add_ln292', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:292) [285]  (0.785 ns)
	'xor' operation ('xor_ln293', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:293) [286]  (0.293 ns)

 <State 5>: 1.450ns
The critical path consists of the following:
	fifo write operation ('write_ln298', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:298) on port 'ip_header_checksum' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:298) [294]  (1.450 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
