// Seed: 1611951127
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    output tri id_4,
    input tri1 id_5
    , id_19,
    output wire id_6,
    output wire id_7,
    output uwire id_8,
    input wire id_9,
    output uwire id_10,
    input wor id_11,
    output uwire id_12,
    input wor id_13,
    input supply0 id_14,
    input tri0 id_15,
    input supply0 id_16,
    output wor id_17
);
endmodule
module module_1 #(
    parameter id_4 = 32'd68,
    parameter id_5 = 32'd61
) (
    output tri0 id_0,
    output tri0 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 _id_4,
    input uwire _id_5,
    input supply1 id_6,
    output tri id_7,
    output wire id_8,
    input tri1 id_9
);
  wire id_11;
  assign id_7 = 1;
  wire [id_5  &  1 'd0 ==  id_4 : id_4] id_12;
  wire id_13;
  ;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_3,
      id_9,
      id_7,
      id_6,
      id_8,
      id_8,
      id_0,
      id_6,
      id_1,
      id_9,
      id_0,
      id_2,
      id_2,
      id_9,
      id_9,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
