{
  "design": {
    "design_info": {
      "boundary_crc": "0xE7BB88C8FA796A83",
      "design_src": "/home/wolf/fpga/vpk120_2x100gbe/bdc/sources_1/bd/vpk120_eth2x100/vpk120_eth2x100.bd",
      "device": "xcvp1202-vsva2785-2MP-e-S",
      "name": "vpk120_eth2x100_inst_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true",
      "variant": "true"
    },
    "design_tree": {
      "dcmac_ip": {
        "util_ds_buf_mbufg_rx_1": "",
        "util_ds_buf_0": "",
        "util_ds_buf_1": "",
        "gt_quad_base_0": "",
        "bufg_gt_odiv2": "",
        "util_ds_buf_mbufg_tx_0": "",
        "util_ds_buf_mbufg_tx_1": "",
        "gt_quad_base_1": "",
        "util_ds_buf_mbufg_rx_0": "",
        "dcmac_0": "",
        "xlconstant_0": "",
        "axis_ila_0": ""
      },
      "dcmac_helper": "",
      "clk_wizard": "",
      "axis_register_slice_0": "",
      "axis_register_slice_1": "",
      "dcmac_ctrl": "",
      "hier_0": {
        "dcmac_rx": "",
        "axis_rx0": "",
        "zero": "",
        "zero_128": "",
        "zero_4": "",
        "dcmac_deskew": "",
        "axis_ila_0": "",
        "axis_ila_1": ""
      }
    },
    "interface_ports": {
      "qsfp0_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "qsfp0_gt_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "qsfp0_gt_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "qsfp0_gt_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "qsfp0_gt_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "qsfp1_gt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "qsfp1_gt_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "qsfp1_gt_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "qsfp1_gt_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "qsfp1_gt_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "qsfp0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "156250000",
            "value_src": "user_prop"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "qsfp0_clk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_P": {
            "physical_name": "qsfp0_clk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "qsfp1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "156250000",
            "value_src": "user_prop"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "qsfp1_clk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_P": {
            "physical_name": "qsfp1_clk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "s_axi_dcmac": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "CLK_DOMAIN": {
            "value": "bd_0477_pspmc_0_0_pl0_ref_clk",
            "value_src": "ip_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "199999995",
            "value_src": "ip_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_PROT": {
            "value": "0",
            "value_src": "strong"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_WSTRB": {
            "value": "0",
            "value_src": "strong"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          },
          "PROTOCOL": {
            "value": "AXI4LITE",
            "value_src": "ip_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "strong"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          }
        },
        "address_space_ref": "s_axi_dcmac",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "s_axi_dcmac_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "s_axi_dcmac_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "s_axi_dcmac_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "s_axi_dcmac_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "s_axi_dcmac_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "s_axi_dcmac_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "s_axi_dcmac_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "s_axi_dcmac_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "s_axi_dcmac_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "s_axi_dcmac_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "s_axi_dcmac_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "s_axi_dcmac_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "s_axi_dcmac_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "s_axi_dcmac_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "s_axi_dcmac_wready",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "s_axi_dcmac_wvalid",
            "direction": "I"
          }
        }
      },
      "axis_in0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "391000600",
            "value_src": "ip_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TVALID": {
            "physical_name": "axis_in0_tvalid",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "axis_in0_tready",
            "direction": "O"
          },
          "TDATA": {
            "physical_name": "axis_in0_tdata",
            "direction": "I",
            "left": "255",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "axis_in0_tkeep",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "axis_in0_tlast",
            "direction": "I"
          }
        }
      },
      "axis_in1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "391000600",
            "value_src": "ip_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TVALID": {
            "physical_name": "axis_in1_tvalid",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "axis_in1_tready",
            "direction": "O"
          },
          "TDATA": {
            "physical_name": "axis_in1_tdata",
            "direction": "I",
            "left": "255",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "axis_in1_tkeep",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "axis_in1_tlast",
            "direction": "I"
          }
        }
      },
      "s_axi_ctl": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16",
            "value_src": "strong"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "CLK_DOMAIN": {
            "value": "bd_0477_pspmc_0_0_pl0_ref_clk",
            "value_src": "ip_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "199999995",
            "value_src": "ip_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "strong"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          },
          "PROTOCOL": {
            "value": "AXI4LITE",
            "value_src": "ip_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "strong"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          }
        },
        "address_space_ref": "s_axi_ctl",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000FFFF",
          "width": "16"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "s_axi_ctl_awaddr",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "s_axi_ctl_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "s_axi_ctl_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "s_axi_ctl_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "s_axi_ctl_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "s_axi_ctl_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "s_axi_ctl_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "s_axi_ctl_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "s_axi_ctl_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "s_axi_ctl_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "s_axi_ctl_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "s_axi_ctl_araddr",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "s_axi_ctl_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "s_axi_ctl_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "s_axi_ctl_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "s_axi_ctl_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "s_axi_ctl_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "s_axi_ctl_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "s_axi_ctl_rready",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "s_axi_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "axis_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "axis_in0:axis_in1",
            "value_src": "strong"
          },
          "CLK_DOMAIN": {
            "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "391000600",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "strong"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "s_axi_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi_dcmac:s_axi_ctl",
            "value_src": "strong"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_aresetn",
            "value_src": "strong"
          },
          "CLK_DOMAIN": {
            "value": "bd_0477_pspmc_0_0_pl0_ref_clk",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "199999995",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "strong"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "axis0_resetn": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "axis1_resetn": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "dcmac_ip": {
        "interface_ports": {
          "CLK_IN_D_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "port_maps": {
              "CLK_N": {
                "physical_name": "CLK_IN_D_0_clk_n",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "CLK_P": {
                "physical_name": "CLK_IN_D_0_clk_p",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          },
          "CLK_IN_D_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "port_maps": {
              "CLK_N": {
                "physical_name": "CLK_IN_D_1_clk_n",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "CLK_P": {
                "physical_name": "CLK_IN_D_1_clk_p",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            }
          },
          "GT_Serial_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0",
            "port_maps": {
              "GRX_N": {
                "physical_name": "GT_Serial_0_grx_n",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "GRX_P": {
                "physical_name": "GT_Serial_0_grx_p",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "GTX_N": {
                "physical_name": "GT_Serial_0_gtx_n",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "GTX_P": {
                "physical_name": "GT_Serial_0_gtx_p",
                "direction": "O",
                "left": "3",
                "right": "0"
              }
            }
          },
          "GT_Serial_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0",
            "port_maps": {
              "GRX_N": {
                "physical_name": "GT_Serial_1_grx_n",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "GRX_P": {
                "physical_name": "GT_Serial_1_grx_p",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "GTX_N": {
                "physical_name": "GT_Serial_1_gtx_n",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "GTX_P": {
                "physical_name": "GT_Serial_1_gtx_p",
                "direction": "O",
                "left": "3",
                "right": "0"
              }
            }
          },
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "ch0_rx_usr_clk_1": {
            "type": "gt_usrclk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ch0_rx_usr_clk2_1": {
            "type": "gt_usrclk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "gtpowergood_0": {
            "direction": "O"
          },
          "gt_txpostcursor": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "gt_txprecursor": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "gt_txmaincursor": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "ch0_tx_usr_clk2_0": {
            "type": "gt_usrclk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "gt_rxcdrhold_1": {
            "direction": "I"
          },
          "ch0_rx_usr_clk2_0": {
            "type": "gt_usrclk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "gt_loopback_0": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "apb3clk_quad": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "IBUFDS_ODIV2": {
            "type": "gt_usrclk",
            "direction": "O"
          },
          "ch0_tx_usr_clk_0": {
            "type": "gt_usrclk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ch0_tx_usr_clk_1": {
            "type": "gt_usrclk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ch0_tx_usr_clk2_1": {
            "type": "gt_usrclk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "gtpowergood_1": {
            "direction": "O"
          },
          "gt_loopback_1": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ch0_rx_usr_clk_0": {
            "type": "gt_usrclk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "rx_axis_tdata0": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "rx_axis_tdata1": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "rx_axis_tdata2": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "rx_axis_tdata3": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "rx_axis_tuser_ena0": {
            "direction": "O"
          },
          "rx_axis_tuser_ena1": {
            "direction": "O"
          },
          "rx_axis_tuser_ena2": {
            "direction": "O"
          },
          "rx_axis_tuser_ena3": {
            "direction": "O"
          },
          "rx_axis_tuser_eop0": {
            "direction": "O"
          },
          "rx_axis_tuser_eop1": {
            "direction": "O"
          },
          "rx_axis_tuser_eop2": {
            "direction": "O"
          },
          "rx_axis_tuser_eop3": {
            "direction": "O"
          },
          "rx_axis_tuser_err0": {
            "direction": "O"
          },
          "rx_axis_tuser_err1": {
            "direction": "O"
          },
          "rx_axis_tuser_err2": {
            "direction": "O"
          },
          "rx_axis_tuser_err3": {
            "direction": "O"
          },
          "rx_axis_tuser_mty0": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rx_axis_tuser_mty1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rx_axis_tuser_mty2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rx_axis_tuser_mty3": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rx_axis_tuser_sop0": {
            "direction": "O"
          },
          "rx_axis_tuser_sop1": {
            "direction": "O"
          },
          "rx_axis_tuser_sop2": {
            "direction": "O"
          },
          "rx_axis_tuser_sop3": {
            "direction": "O"
          },
          "rx_axis_tvalid_0": {
            "direction": "O"
          },
          "rx_axis_tvalid_1": {
            "direction": "O"
          },
          "tx_axis_tready_0": {
            "direction": "O"
          },
          "tx_axis_tready_1": {
            "direction": "O"
          },
          "rx_alt_serdes_clk": {
            "type": "gt_usrclk",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "rx_axi_clk": {
            "type": "clk",
            "direction": "I"
          },
          "rx_core_clk": {
            "type": "clk",
            "direction": "I"
          },
          "rx_flexif_clk": {
            "type": "clk",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "rx_macif_clk": {
            "type": "clk",
            "direction": "I"
          },
          "rx_serdes_clk": {
            "type": "gt_usrclk",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ts_clk": {
            "type": "clk",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "tx_alt_serdes_clk": {
            "type": "gt_usrclk",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "tx_axis_tdata0": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "tx_axis_tdata1": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "tx_axis_tdata2": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "tx_axis_tdata3": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "tx_axis_tuser_ena0": {
            "direction": "I"
          },
          "tx_axis_tuser_ena1": {
            "direction": "I"
          },
          "tx_axis_tuser_ena2": {
            "direction": "I"
          },
          "tx_axis_tuser_ena3": {
            "direction": "I"
          },
          "tx_axis_tuser_eop0": {
            "direction": "I"
          },
          "tx_axis_tuser_eop1": {
            "direction": "I"
          },
          "tx_axis_tuser_eop2": {
            "direction": "I"
          },
          "tx_axis_tuser_eop3": {
            "direction": "I"
          },
          "tx_axis_tuser_err0": {
            "direction": "I"
          },
          "tx_axis_tuser_err1": {
            "direction": "I"
          },
          "tx_axis_tuser_err2": {
            "direction": "I"
          },
          "tx_axis_tuser_err3": {
            "direction": "I"
          },
          "tx_axis_tuser_mty0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "tx_axis_tuser_mty1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "tx_axis_tuser_mty2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "tx_axis_tuser_mty3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "tx_axis_tuser_sop0": {
            "direction": "I"
          },
          "tx_axis_tuser_sop1": {
            "direction": "I"
          },
          "tx_axis_tuser_sop2": {
            "direction": "I"
          },
          "tx_axis_tuser_sop3": {
            "direction": "I"
          },
          "tx_axis_tvalid_0": {
            "direction": "I"
          },
          "tx_axis_tvalid_1": {
            "direction": "I"
          },
          "tx_axi_clk": {
            "type": "clk",
            "direction": "I"
          },
          "tx_core_clk": {
            "type": "clk",
            "direction": "I"
          },
          "tx_flexif_clk": {
            "type": "clk",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "tx_macif_clk": {
            "type": "clk",
            "direction": "I"
          },
          "tx_serdes_clk": {
            "type": "gt_usrclk",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "gtpowergood_in": {
            "direction": "I"
          },
          "gt_reset_all_in": {
            "direction": "I"
          },
          "gt_reset_tx_datapath_in_0": {
            "direction": "I"
          },
          "gt_reset_rx_datapath_in_0": {
            "direction": "I"
          },
          "gt_reset_tx_datapath_in_1": {
            "direction": "I"
          },
          "gt_reset_rx_datapath_in_1": {
            "direction": "I"
          },
          "gt_rxcdrhold_0": {
            "direction": "I"
          },
          "gt_tx_reset_done_out_0": {
            "direction": "O"
          },
          "gt_tx_reset_done_out_5": {
            "direction": "O"
          },
          "gt_rx_reset_done_out_0": {
            "direction": "O"
          },
          "gt_tx_reset_done_out_1": {
            "direction": "O"
          },
          "gt_tx_reset_done_out_3": {
            "direction": "O"
          },
          "gt_tx_reset_done_out_4": {
            "direction": "O"
          },
          "gt_rx_reset_done_out_2": {
            "direction": "O"
          },
          "gt_tx_reset_done_out_6": {
            "direction": "O"
          },
          "gt_rx_reset_done_out_3": {
            "direction": "O"
          },
          "gt_rx_reset_done_out_4": {
            "direction": "O"
          },
          "gt_rx_reset_done_out_1": {
            "direction": "O"
          },
          "gt_tx_reset_done_out_7": {
            "direction": "O"
          },
          "gt_tx_reset_done_out_2": {
            "direction": "O"
          },
          "gt_rx_reset_done_out_7": {
            "direction": "O"
          },
          "gt_rx_reset_done_out_5": {
            "direction": "O"
          },
          "gt_rx_reset_done_out_6": {
            "direction": "O"
          }
        },
        "components": {
          "util_ds_buf_mbufg_rx_1": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "7",
            "xci_name": "vpk120_eth2x100_inst_0_util_ds_buf_mbufg_rx_1_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_util_ds_buf_mbufg_rx_1_0/vpk120_eth2x100_inst_0_util_ds_buf_mbufg_rx_1_0.xci",
            "inst_hier_path": "dcmac_ip/util_ds_buf_mbufg_rx_1",
            "parameters": {
              "C_BUFG_GT_SYNC": {
                "value": "true"
              },
              "C_BUF_TYPE": {
                "value": "MBUFG_GT"
              }
            }
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "7",
            "xci_name": "vpk120_eth2x100_inst_0_util_ds_buf_0_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_util_ds_buf_0_0/vpk120_eth2x100_inst_0_util_ds_buf_0_0.xci",
            "inst_hier_path": "dcmac_ip/util_ds_buf_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDS_GTME5"
              }
            }
          },
          "util_ds_buf_1": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "7",
            "xci_name": "vpk120_eth2x100_inst_0_util_ds_buf_1_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_util_ds_buf_1_0/vpk120_eth2x100_inst_0_util_ds_buf_1_0.xci",
            "inst_hier_path": "dcmac_ip/util_ds_buf_1",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDS_GTME5"
              }
            }
          },
          "gt_quad_base_0": {
            "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
            "ip_revision": "17",
            "xci_name": "vpk120_eth2x100_inst_0_gt_quad_base_0_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_gt_quad_base_0_0/vpk120_eth2x100_inst_0_gt_quad_base_0_0.xci",
            "inst_hier_path": "dcmac_ip/gt_quad_base_0",
            "parameters": {
              "APB3_CLK_FREQUENCY": {
                "value": "199.999995"
              },
              "PORTS_INFO_DICT": {
                "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
              },
              "REFCLK_LIST": {
                "value": "{/qsfp0_clk_clk_p[0]}"
              },
              "REFCLK_STRING": {
                "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"
              }
            },
            "interface_ports": {
              "APB3_INTF": {
                "vlnv": "xilinx.com:interface:apb_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "APB3_INTF"
              }
            },
            "addressing": {
              "memory_maps": {
                "APB3_INTF": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "bufg_gt_odiv2": {
            "vlnv": "xilinx.com:ip:bufg_gt:1.0",
            "ip_revision": "8",
            "xci_name": "vpk120_eth2x100_inst_0_bufg_gt_odiv2_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_bufg_gt_odiv2_0/vpk120_eth2x100_inst_0_bufg_gt_odiv2_0.xci",
            "inst_hier_path": "dcmac_ip/bufg_gt_odiv2"
          },
          "util_ds_buf_mbufg_tx_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "7",
            "xci_name": "vpk120_eth2x100_inst_0_util_ds_buf_mbufg_tx_0_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_util_ds_buf_mbufg_tx_0_0/vpk120_eth2x100_inst_0_util_ds_buf_mbufg_tx_0_0.xci",
            "inst_hier_path": "dcmac_ip/util_ds_buf_mbufg_tx_0",
            "parameters": {
              "C_BUFG_GT_SYNC": {
                "value": "true"
              },
              "C_BUF_TYPE": {
                "value": "MBUFG_GT"
              }
            }
          },
          "util_ds_buf_mbufg_tx_1": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "7",
            "xci_name": "vpk120_eth2x100_inst_0_util_ds_buf_mbufg_tx_1_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_util_ds_buf_mbufg_tx_1_0/vpk120_eth2x100_inst_0_util_ds_buf_mbufg_tx_1_0.xci",
            "inst_hier_path": "dcmac_ip/util_ds_buf_mbufg_tx_1",
            "parameters": {
              "C_BUFG_GT_SYNC": {
                "value": "true"
              },
              "C_BUF_TYPE": {
                "value": "MBUFG_GT"
              }
            }
          },
          "gt_quad_base_1": {
            "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
            "ip_revision": "17",
            "xci_name": "vpk120_eth2x100_inst_0_gt_quad_base_1_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_gt_quad_base_1_0/vpk120_eth2x100_inst_0_gt_quad_base_1_0.xci",
            "inst_hier_path": "dcmac_ip/gt_quad_base_1",
            "parameters": {
              "APB3_CLK_FREQUENCY": {
                "value": "199.999995"
              },
              "PORTS_INFO_DICT": {
                "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
              },
              "REFCLK_LIST": {
                "value": "{/qsfp1_clk_clk_p[0]}"
              },
              "REFCLK_STRING": {
                "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"
              }
            },
            "interface_ports": {
              "APB3_INTF": {
                "vlnv": "xilinx.com:interface:apb_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "APB3_INTF"
              }
            },
            "addressing": {
              "memory_maps": {
                "APB3_INTF": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "util_ds_buf_mbufg_rx_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "7",
            "xci_name": "vpk120_eth2x100_inst_0_util_ds_buf_mbufg_rx_0_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_util_ds_buf_mbufg_rx_0_0/vpk120_eth2x100_inst_0_util_ds_buf_mbufg_rx_0_0.xci",
            "inst_hier_path": "dcmac_ip/util_ds_buf_mbufg_rx_0",
            "parameters": {
              "C_BUFG_GT_SYNC": {
                "value": "true"
              },
              "C_BUF_TYPE": {
                "value": "MBUFG_GT"
              }
            }
          },
          "dcmac_0": {
            "vlnv": "xilinx.com:ip:dcmac:2.5",
            "ip_revision": "0",
            "xci_name": "vpk120_eth2x100_inst_0_dcmac_0_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_dcmac_0_0/vpk120_eth2x100_inst_0_dcmac_0_0.xci",
            "inst_hier_path": "dcmac_ip/dcmac_0",
            "parameters": {
              "MAC_PORT0_CONFIG_C0": {
                "value": "100CAUI-4"
              },
              "MAC_PORT0_RX_STRIP_C0": {
                "value": "1"
              },
              "MAC_PORT1_RX_STRIP_C0": {
                "value": "1"
              },
              "MAC_PORT2_ENABLE_C0": {
                "value": "0"
              },
              "MAC_PORT3_ENABLE_C0": {
                "value": "0"
              },
              "MAC_PORT4_ENABLE_C0": {
                "value": "0"
              },
              "MAC_PORT5_ENABLE_C0": {
                "value": "0"
              }
            },
            "interface_ports": {
              "s_axi": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "vpk120_eth2x100_inst_0_xlconstant_0_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_xlconstant_0_0/vpk120_eth2x100_inst_0_xlconstant_0_0.xci",
            "inst_hier_path": "dcmac_ip/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "axis_ila_0": {
            "vlnv": "xilinx.com:ip:axis_ila:1.3",
            "ip_revision": "0",
            "xci_name": "vpk120_eth2x100_inst_0_axis_ila_0_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_axis_ila_0_0/vpk120_eth2x100_inst_0_axis_ila_0_0.xci",
            "inst_hier_path": "dcmac_ip/axis_ila_0",
            "parameters": {
              "C_NUM_OF_PROBES": {
                "value": "12"
              },
              "C_PROBE10_WIDTH": {
                "value": "4"
              },
              "C_PROBE11_WIDTH": {
                "value": "4"
              },
              "C_PROBE2_WIDTH": {
                "value": "128"
              },
              "C_PROBE3_WIDTH": {
                "value": "128"
              }
            }
          }
        },
        "interface_nets": {
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "CLK_IN_D_0",
              "util_ds_buf_0/CLK_IN_D1"
            ]
          },
          "CLK_IN_D_1_1": {
            "interface_ports": [
              "CLK_IN_D_1",
              "util_ds_buf_1/CLK_IN_D1"
            ]
          },
          "dcmac_0_gtm_rx_serdes_interface_0": {
            "interface_ports": [
              "dcmac_0/gtm_rx_serdes_interface_0",
              "gt_quad_base_0/RX0_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_rx_serdes_interface_1": {
            "interface_ports": [
              "dcmac_0/gtm_rx_serdes_interface_1",
              "gt_quad_base_0/RX1_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_rx_serdes_interface_2": {
            "interface_ports": [
              "dcmac_0/gtm_rx_serdes_interface_2",
              "gt_quad_base_0/RX2_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_rx_serdes_interface_3": {
            "interface_ports": [
              "dcmac_0/gtm_rx_serdes_interface_3",
              "gt_quad_base_0/RX3_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_rx_serdes_interface_4": {
            "interface_ports": [
              "dcmac_0/gtm_rx_serdes_interface_4",
              "gt_quad_base_1/RX0_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_rx_serdes_interface_5": {
            "interface_ports": [
              "dcmac_0/gtm_rx_serdes_interface_5",
              "gt_quad_base_1/RX1_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_rx_serdes_interface_6": {
            "interface_ports": [
              "dcmac_0/gtm_rx_serdes_interface_6",
              "gt_quad_base_1/RX2_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_rx_serdes_interface_7": {
            "interface_ports": [
              "dcmac_0/gtm_rx_serdes_interface_7",
              "gt_quad_base_1/RX3_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_tx_serdes_interface_0": {
            "interface_ports": [
              "dcmac_0/gtm_tx_serdes_interface_0",
              "gt_quad_base_0/TX0_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_tx_serdes_interface_1": {
            "interface_ports": [
              "dcmac_0/gtm_tx_serdes_interface_1",
              "gt_quad_base_0/TX1_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_tx_serdes_interface_2": {
            "interface_ports": [
              "dcmac_0/gtm_tx_serdes_interface_2",
              "gt_quad_base_0/TX2_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_tx_serdes_interface_3": {
            "interface_ports": [
              "dcmac_0/gtm_tx_serdes_interface_3",
              "gt_quad_base_0/TX3_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_tx_serdes_interface_4": {
            "interface_ports": [
              "dcmac_0/gtm_tx_serdes_interface_4",
              "gt_quad_base_1/TX0_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_tx_serdes_interface_5": {
            "interface_ports": [
              "dcmac_0/gtm_tx_serdes_interface_5",
              "gt_quad_base_1/TX1_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_tx_serdes_interface_6": {
            "interface_ports": [
              "dcmac_0/gtm_tx_serdes_interface_6",
              "gt_quad_base_1/TX2_GT_IP_Interface"
            ]
          },
          "dcmac_0_gtm_tx_serdes_interface_7": {
            "interface_ports": [
              "dcmac_0/gtm_tx_serdes_interface_7",
              "gt_quad_base_1/TX3_GT_IP_Interface"
            ]
          },
          "gt_quad_base_1_GT_NORTHIN_SOUTHOUT": {
            "interface_ports": [
              "gt_quad_base_0/GT_NORTHOUT_SOUTHIN",
              "gt_quad_base_1/GT_NORTHIN_SOUTHOUT"
            ]
          },
          "gt_quad_base_1_GT_Serial": {
            "interface_ports": [
              "GT_Serial_1",
              "gt_quad_base_1/GT_Serial"
            ]
          },
          "gt_quad_base_GT_Serial": {
            "interface_ports": [
              "GT_Serial_0",
              "gt_quad_base_0/GT_Serial"
            ]
          },
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "dcmac_0/s_axi"
            ]
          }
        },
        "nets": {
          "apb3clk_quad_1": {
            "ports": [
              "apb3clk_quad",
              "gt_quad_base_1/apb3clk",
              "gt_quad_base_0/apb3clk"
            ]
          },
          "bufg_gt_odiv2_usrclk": {
            "ports": [
              "bufg_gt_odiv2/usrclk",
              "IBUFDS_ODIV2"
            ]
          },
          "ch0_loopback_0_1": {
            "ports": [
              "gt_loopback_0",
              "gt_quad_base_0/ch0_loopback",
              "gt_quad_base_0/ch1_loopback",
              "gt_quad_base_0/ch2_loopback",
              "gt_quad_base_0/ch3_loopback"
            ]
          },
          "ch0_loopback_1_1": {
            "ports": [
              "gt_loopback_1",
              "gt_quad_base_1/ch0_loopback",
              "gt_quad_base_1/ch1_loopback",
              "gt_quad_base_1/ch2_loopback",
              "gt_quad_base_1/ch3_loopback"
            ]
          },
          "ch0_rxcdrhold_0_1": {
            "ports": [
              "gt_rxcdrhold_0",
              "gt_quad_base_0/ch0_rxcdrhold",
              "gt_quad_base_0/ch1_rxcdrhold",
              "gt_quad_base_0/ch2_rxcdrhold",
              "gt_quad_base_0/ch3_rxcdrhold"
            ]
          },
          "dcmac_0_gt_rx_reset_done_out_0": {
            "ports": [
              "dcmac_0/gt_rx_reset_done_out_0",
              "gt_rx_reset_done_out_0"
            ]
          },
          "dcmac_0_gt_rx_reset_done_out_1": {
            "ports": [
              "dcmac_0/gt_rx_reset_done_out_1",
              "gt_rx_reset_done_out_1"
            ]
          },
          "dcmac_0_gt_rx_reset_done_out_2": {
            "ports": [
              "dcmac_0/gt_rx_reset_done_out_2",
              "gt_rx_reset_done_out_2"
            ]
          },
          "dcmac_0_gt_rx_reset_done_out_3": {
            "ports": [
              "dcmac_0/gt_rx_reset_done_out_3",
              "gt_rx_reset_done_out_3"
            ]
          },
          "dcmac_0_gt_rx_reset_done_out_4": {
            "ports": [
              "dcmac_0/gt_rx_reset_done_out_4",
              "gt_rx_reset_done_out_4"
            ]
          },
          "dcmac_0_gt_rx_reset_done_out_5": {
            "ports": [
              "dcmac_0/gt_rx_reset_done_out_5",
              "gt_rx_reset_done_out_5"
            ]
          },
          "dcmac_0_gt_rx_reset_done_out_6": {
            "ports": [
              "dcmac_0/gt_rx_reset_done_out_6",
              "gt_rx_reset_done_out_6"
            ]
          },
          "dcmac_0_gt_rx_reset_done_out_7": {
            "ports": [
              "dcmac_0/gt_rx_reset_done_out_7",
              "gt_rx_reset_done_out_7"
            ]
          },
          "dcmac_0_gt_tx_reset_done_out_0": {
            "ports": [
              "dcmac_0/gt_tx_reset_done_out_0",
              "gt_tx_reset_done_out_0"
            ]
          },
          "dcmac_0_gt_tx_reset_done_out_1": {
            "ports": [
              "dcmac_0/gt_tx_reset_done_out_1",
              "gt_tx_reset_done_out_1"
            ]
          },
          "dcmac_0_gt_tx_reset_done_out_2": {
            "ports": [
              "dcmac_0/gt_tx_reset_done_out_2",
              "gt_tx_reset_done_out_2"
            ]
          },
          "dcmac_0_gt_tx_reset_done_out_3": {
            "ports": [
              "dcmac_0/gt_tx_reset_done_out_3",
              "gt_tx_reset_done_out_3"
            ]
          },
          "dcmac_0_gt_tx_reset_done_out_4": {
            "ports": [
              "dcmac_0/gt_tx_reset_done_out_4",
              "gt_tx_reset_done_out_4"
            ]
          },
          "dcmac_0_gt_tx_reset_done_out_5": {
            "ports": [
              "dcmac_0/gt_tx_reset_done_out_5",
              "gt_tx_reset_done_out_5"
            ]
          },
          "dcmac_0_gt_tx_reset_done_out_6": {
            "ports": [
              "dcmac_0/gt_tx_reset_done_out_6",
              "gt_tx_reset_done_out_6"
            ]
          },
          "dcmac_0_gt_tx_reset_done_out_7": {
            "ports": [
              "dcmac_0/gt_tx_reset_done_out_7",
              "gt_tx_reset_done_out_7"
            ]
          },
          "dcmac_0_iloreset_out_0": {
            "ports": [
              "dcmac_0/iloreset_out_0",
              "gt_quad_base_0/ch0_iloreset"
            ]
          },
          "dcmac_0_iloreset_out_1": {
            "ports": [
              "dcmac_0/iloreset_out_1",
              "gt_quad_base_0/ch1_iloreset"
            ]
          },
          "dcmac_0_iloreset_out_2": {
            "ports": [
              "dcmac_0/iloreset_out_2",
              "gt_quad_base_0/ch2_iloreset"
            ]
          },
          "dcmac_0_iloreset_out_3": {
            "ports": [
              "dcmac_0/iloreset_out_3",
              "gt_quad_base_0/ch3_iloreset"
            ]
          },
          "dcmac_0_iloreset_out_4": {
            "ports": [
              "dcmac_0/iloreset_out_4",
              "gt_quad_base_1/ch0_iloreset"
            ]
          },
          "dcmac_0_iloreset_out_5": {
            "ports": [
              "dcmac_0/iloreset_out_5",
              "gt_quad_base_1/ch1_iloreset"
            ]
          },
          "dcmac_0_iloreset_out_6": {
            "ports": [
              "dcmac_0/iloreset_out_6",
              "gt_quad_base_1/ch2_iloreset"
            ]
          },
          "dcmac_0_iloreset_out_7": {
            "ports": [
              "dcmac_0/iloreset_out_7",
              "gt_quad_base_1/ch3_iloreset"
            ]
          },
          "dcmac_0_pllreset_out_0": {
            "ports": [
              "dcmac_0/pllreset_out_0",
              "gt_quad_base_0/hsclk0_lcpllreset",
              "gt_quad_base_0/hsclk1_lcpllreset",
              "gt_quad_base_0/hsclk0_rpllreset",
              "gt_quad_base_0/hsclk1_rpllreset"
            ]
          },
          "dcmac_0_pllreset_out_1": {
            "ports": [
              "dcmac_0/pllreset_out_1",
              "gt_quad_base_1/hsclk0_lcpllreset",
              "gt_quad_base_1/hsclk0_rpllreset",
              "gt_quad_base_1/hsclk1_lcpllreset",
              "gt_quad_base_1/hsclk1_rpllreset"
            ]
          },
          "dcmac_0_rx_axis_tdata0": {
            "ports": [
              "dcmac_0/rx_axis_tdata0",
              "rx_axis_tdata0"
            ]
          },
          "dcmac_0_rx_axis_tdata1": {
            "ports": [
              "dcmac_0/rx_axis_tdata1",
              "rx_axis_tdata1"
            ]
          },
          "dcmac_0_rx_axis_tdata2": {
            "ports": [
              "dcmac_0/rx_axis_tdata2",
              "rx_axis_tdata2"
            ]
          },
          "dcmac_0_rx_axis_tdata3": {
            "ports": [
              "dcmac_0/rx_axis_tdata3",
              "rx_axis_tdata3"
            ]
          },
          "dcmac_0_rx_axis_tuser_ena0": {
            "ports": [
              "dcmac_0/rx_axis_tuser_ena0",
              "rx_axis_tuser_ena0"
            ]
          },
          "dcmac_0_rx_axis_tuser_ena1": {
            "ports": [
              "dcmac_0/rx_axis_tuser_ena1",
              "rx_axis_tuser_ena1"
            ]
          },
          "dcmac_0_rx_axis_tuser_ena2": {
            "ports": [
              "dcmac_0/rx_axis_tuser_ena2",
              "rx_axis_tuser_ena2"
            ]
          },
          "dcmac_0_rx_axis_tuser_ena3": {
            "ports": [
              "dcmac_0/rx_axis_tuser_ena3",
              "rx_axis_tuser_ena3"
            ]
          },
          "dcmac_0_rx_axis_tuser_eop0": {
            "ports": [
              "dcmac_0/rx_axis_tuser_eop0",
              "rx_axis_tuser_eop0"
            ]
          },
          "dcmac_0_rx_axis_tuser_eop1": {
            "ports": [
              "dcmac_0/rx_axis_tuser_eop1",
              "rx_axis_tuser_eop1"
            ]
          },
          "dcmac_0_rx_axis_tuser_eop2": {
            "ports": [
              "dcmac_0/rx_axis_tuser_eop2",
              "rx_axis_tuser_eop2"
            ]
          },
          "dcmac_0_rx_axis_tuser_eop3": {
            "ports": [
              "dcmac_0/rx_axis_tuser_eop3",
              "rx_axis_tuser_eop3"
            ]
          },
          "dcmac_0_rx_axis_tuser_err0": {
            "ports": [
              "dcmac_0/rx_axis_tuser_err0",
              "rx_axis_tuser_err0"
            ]
          },
          "dcmac_0_rx_axis_tuser_err1": {
            "ports": [
              "dcmac_0/rx_axis_tuser_err1",
              "rx_axis_tuser_err1"
            ]
          },
          "dcmac_0_rx_axis_tuser_err2": {
            "ports": [
              "dcmac_0/rx_axis_tuser_err2",
              "rx_axis_tuser_err2"
            ]
          },
          "dcmac_0_rx_axis_tuser_err3": {
            "ports": [
              "dcmac_0/rx_axis_tuser_err3",
              "rx_axis_tuser_err3"
            ]
          },
          "dcmac_0_rx_axis_tuser_mty0": {
            "ports": [
              "dcmac_0/rx_axis_tuser_mty0",
              "rx_axis_tuser_mty0"
            ]
          },
          "dcmac_0_rx_axis_tuser_mty1": {
            "ports": [
              "dcmac_0/rx_axis_tuser_mty1",
              "rx_axis_tuser_mty1"
            ]
          },
          "dcmac_0_rx_axis_tuser_mty2": {
            "ports": [
              "dcmac_0/rx_axis_tuser_mty2",
              "rx_axis_tuser_mty2"
            ]
          },
          "dcmac_0_rx_axis_tuser_mty3": {
            "ports": [
              "dcmac_0/rx_axis_tuser_mty3",
              "rx_axis_tuser_mty3"
            ]
          },
          "dcmac_0_rx_axis_tuser_sop0": {
            "ports": [
              "dcmac_0/rx_axis_tuser_sop0",
              "rx_axis_tuser_sop0"
            ]
          },
          "dcmac_0_rx_axis_tuser_sop1": {
            "ports": [
              "dcmac_0/rx_axis_tuser_sop1",
              "rx_axis_tuser_sop1"
            ]
          },
          "dcmac_0_rx_axis_tuser_sop2": {
            "ports": [
              "dcmac_0/rx_axis_tuser_sop2",
              "rx_axis_tuser_sop2"
            ]
          },
          "dcmac_0_rx_axis_tuser_sop3": {
            "ports": [
              "dcmac_0/rx_axis_tuser_sop3",
              "rx_axis_tuser_sop3"
            ]
          },
          "dcmac_0_rx_axis_tvalid_0": {
            "ports": [
              "dcmac_0/rx_axis_tvalid_0",
              "rx_axis_tvalid_0"
            ]
          },
          "dcmac_0_rx_axis_tvalid_1": {
            "ports": [
              "dcmac_0/rx_axis_tvalid_1",
              "rx_axis_tvalid_1"
            ]
          },
          "dcmac_0_rx_clr_out_0": {
            "ports": [
              "dcmac_0/rx_clr_out_0",
              "util_ds_buf_mbufg_rx_0/MBUFG_GT_CLR"
            ]
          },
          "dcmac_0_rx_clr_out_4": {
            "ports": [
              "dcmac_0/rx_clr_out_4",
              "util_ds_buf_mbufg_rx_1/MBUFG_GT_CLR"
            ]
          },
          "dcmac_0_rx_clrb_leaf_out_0": {
            "ports": [
              "dcmac_0/rx_clrb_leaf_out_0",
              "util_ds_buf_mbufg_rx_0/MBUFG_GT_CLRB_LEAF"
            ]
          },
          "dcmac_0_rx_clrb_leaf_out_4": {
            "ports": [
              "dcmac_0/rx_clrb_leaf_out_4",
              "util_ds_buf_mbufg_rx_1/MBUFG_GT_CLRB_LEAF"
            ]
          },
          "dcmac_0_tx_axis_tready_0": {
            "ports": [
              "dcmac_0/tx_axis_tready_0",
              "tx_axis_tready_0",
              "axis_ila_0/probe1"
            ]
          },
          "dcmac_0_tx_axis_tready_1": {
            "ports": [
              "dcmac_0/tx_axis_tready_1",
              "tx_axis_tready_1"
            ]
          },
          "dcmac_0_tx_clr_out_0": {
            "ports": [
              "dcmac_0/tx_clr_out_0",
              "util_ds_buf_mbufg_tx_0/MBUFG_GT_CLR"
            ]
          },
          "dcmac_0_tx_clr_out_4": {
            "ports": [
              "dcmac_0/tx_clr_out_4",
              "util_ds_buf_mbufg_tx_1/MBUFG_GT_CLR"
            ]
          },
          "dcmac_0_tx_clrb_leaf_out_0": {
            "ports": [
              "dcmac_0/tx_clrb_leaf_out_0",
              "util_ds_buf_mbufg_tx_0/MBUFG_GT_CLRB_LEAF"
            ]
          },
          "dcmac_0_tx_clrb_leaf_out_4": {
            "ports": [
              "dcmac_0/tx_clrb_leaf_out_4",
              "util_ds_buf_mbufg_tx_1/MBUFG_GT_CLRB_LEAF"
            ]
          },
          "gt_quad_base_1_ch0_iloresetdone": {
            "ports": [
              "gt_quad_base_1/ch0_iloresetdone",
              "dcmac_0/ilo_reset_done_4"
            ]
          },
          "gt_quad_base_1_ch0_rxoutclk": {
            "ports": [
              "gt_quad_base_1/ch0_rxoutclk",
              "util_ds_buf_mbufg_rx_1/MBUFG_GT_I"
            ]
          },
          "gt_quad_base_1_ch0_txoutclk": {
            "ports": [
              "gt_quad_base_1/ch0_txoutclk",
              "util_ds_buf_mbufg_tx_1/MBUFG_GT_I"
            ]
          },
          "gt_quad_base_1_ch1_iloresetdone": {
            "ports": [
              "gt_quad_base_1/ch1_iloresetdone",
              "dcmac_0/ilo_reset_done_5"
            ]
          },
          "gt_quad_base_1_ch2_iloresetdone": {
            "ports": [
              "gt_quad_base_1/ch2_iloresetdone",
              "dcmac_0/ilo_reset_done_6"
            ]
          },
          "gt_quad_base_1_ch3_iloresetdone": {
            "ports": [
              "gt_quad_base_1/ch3_iloresetdone",
              "dcmac_0/ilo_reset_done_7"
            ]
          },
          "gt_quad_base_1_gtpowergood": {
            "ports": [
              "gt_quad_base_1/gtpowergood",
              "gtpowergood_1"
            ]
          },
          "gt_quad_base_1_hsclk0_lcplllock": {
            "ports": [
              "gt_quad_base_1/hsclk0_lcplllock",
              "dcmac_0/plllock_in_1"
            ]
          },
          "gt_quad_base_ch0_iloresetdone": {
            "ports": [
              "gt_quad_base_0/ch0_iloresetdone",
              "dcmac_0/ilo_reset_done_0"
            ]
          },
          "gt_quad_base_ch0_rxoutclk": {
            "ports": [
              "gt_quad_base_0/ch0_rxoutclk",
              "util_ds_buf_mbufg_rx_0/MBUFG_GT_I"
            ]
          },
          "gt_quad_base_ch0_txoutclk": {
            "ports": [
              "gt_quad_base_0/ch0_txoutclk",
              "util_ds_buf_mbufg_tx_0/MBUFG_GT_I"
            ]
          },
          "gt_quad_base_ch1_iloresetdone": {
            "ports": [
              "gt_quad_base_0/ch1_iloresetdone",
              "dcmac_0/ilo_reset_done_1"
            ]
          },
          "gt_quad_base_ch2_iloresetdone": {
            "ports": [
              "gt_quad_base_0/ch2_iloresetdone",
              "dcmac_0/ilo_reset_done_2"
            ]
          },
          "gt_quad_base_ch3_iloresetdone": {
            "ports": [
              "gt_quad_base_0/ch3_iloresetdone",
              "dcmac_0/ilo_reset_done_3"
            ]
          },
          "gt_quad_base_gtpowergood": {
            "ports": [
              "gt_quad_base_0/gtpowergood",
              "gtpowergood_0"
            ]
          },
          "gt_quad_base_hsclk0_lcplllock": {
            "ports": [
              "gt_quad_base_0/hsclk0_lcplllock",
              "dcmac_0/plllock_in_0"
            ]
          },
          "gt_reset_all_in_1": {
            "ports": [
              "gt_reset_all_in",
              "dcmac_0/gt_reset_all_in"
            ]
          },
          "gt_reset_rx_datapath_in_0_1": {
            "ports": [
              "gt_reset_rx_datapath_in_0",
              "dcmac_0/gt_reset_rx_datapath_in_0",
              "dcmac_0/gt_reset_rx_datapath_in_1",
              "dcmac_0/gt_reset_rx_datapath_in_2",
              "dcmac_0/gt_reset_rx_datapath_in_3"
            ]
          },
          "gt_reset_rx_datapath_in_4_1": {
            "ports": [
              "gt_reset_rx_datapath_in_1",
              "dcmac_0/gt_reset_rx_datapath_in_4",
              "dcmac_0/gt_reset_rx_datapath_in_5",
              "dcmac_0/gt_reset_rx_datapath_in_6",
              "dcmac_0/gt_reset_rx_datapath_in_7"
            ]
          },
          "gt_reset_tx_datapath_in_0_1": {
            "ports": [
              "gt_reset_tx_datapath_in_0",
              "dcmac_0/gt_reset_tx_datapath_in_0",
              "dcmac_0/gt_reset_tx_datapath_in_1",
              "dcmac_0/gt_reset_tx_datapath_in_2",
              "dcmac_0/gt_reset_tx_datapath_in_3"
            ]
          },
          "gt_reset_tx_datapath_in_4_1": {
            "ports": [
              "gt_reset_tx_datapath_in_1",
              "dcmac_0/gt_reset_tx_datapath_in_4",
              "dcmac_0/gt_reset_tx_datapath_in_5",
              "dcmac_0/gt_reset_tx_datapath_in_7",
              "dcmac_0/gt_reset_tx_datapath_in_6"
            ]
          },
          "gt_rxcdrhold_1": {
            "ports": [
              "gt_rxcdrhold_1",
              "gt_quad_base_1/ch0_rxcdrhold",
              "gt_quad_base_1/ch1_rxcdrhold",
              "gt_quad_base_1/ch2_rxcdrhold",
              "gt_quad_base_1/ch3_rxcdrhold"
            ]
          },
          "gt_txmaincursor_1": {
            "ports": [
              "gt_txmaincursor",
              "gt_quad_base_0/ch1_txmaincursor",
              "gt_quad_base_0/ch2_txmaincursor",
              "gt_quad_base_0/ch3_txmaincursor",
              "gt_quad_base_1/ch0_txmaincursor",
              "gt_quad_base_1/ch1_txmaincursor",
              "gt_quad_base_1/ch2_txmaincursor",
              "gt_quad_base_1/ch3_txmaincursor",
              "gt_quad_base_0/ch0_txmaincursor"
            ]
          },
          "gt_txpostcursor_1": {
            "ports": [
              "gt_txpostcursor",
              "gt_quad_base_0/ch1_txpostcursor",
              "gt_quad_base_0/ch2_txpostcursor",
              "gt_quad_base_0/ch3_txpostcursor",
              "gt_quad_base_1/ch0_txpostcursor",
              "gt_quad_base_1/ch1_txpostcursor",
              "gt_quad_base_1/ch2_txpostcursor",
              "gt_quad_base_1/ch3_txpostcursor",
              "gt_quad_base_0/ch0_txpostcursor"
            ]
          },
          "gt_txprecursor_1": {
            "ports": [
              "gt_txprecursor",
              "gt_quad_base_0/ch1_txprecursor",
              "gt_quad_base_0/ch2_txprecursor",
              "gt_quad_base_0/ch3_txprecursor",
              "gt_quad_base_1/ch0_txprecursor",
              "gt_quad_base_1/ch1_txprecursor",
              "gt_quad_base_1/ch2_txprecursor",
              "gt_quad_base_1/ch3_txprecursor",
              "gt_quad_base_0/ch0_txprecursor"
            ]
          },
          "gtpowergood_in_1": {
            "ports": [
              "gtpowergood_in",
              "dcmac_0/gtpowergood_in"
            ]
          },
          "rx_alt_serdes_clk_1": {
            "ports": [
              "rx_alt_serdes_clk",
              "dcmac_0/rx_alt_serdes_clk"
            ]
          },
          "rx_axi_clk_1": {
            "ports": [
              "rx_axi_clk",
              "dcmac_0/rx_axi_clk"
            ]
          },
          "rx_core_clk_1": {
            "ports": [
              "rx_core_clk",
              "dcmac_0/rx_core_clk"
            ]
          },
          "rx_flexif_clk_1": {
            "ports": [
              "rx_flexif_clk",
              "dcmac_0/rx_flexif_clk"
            ]
          },
          "rx_macif_clk_1": {
            "ports": [
              "rx_macif_clk",
              "dcmac_0/rx_macif_clk"
            ]
          },
          "rx_serdes_clk_1": {
            "ports": [
              "rx_serdes_clk",
              "dcmac_0/rx_serdes_clk"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "dcmac_0/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "gt_quad_base_1/apb3presetn",
              "dcmac_0/s_axi_aresetn",
              "gt_quad_base_0/apb3presetn"
            ]
          },
          "ts_clk_1": {
            "ports": [
              "ts_clk",
              "dcmac_0/ts_clk"
            ]
          },
          "tx_alt_serdes_clk_1": {
            "ports": [
              "tx_alt_serdes_clk",
              "dcmac_0/tx_alt_serdes_clk"
            ]
          },
          "tx_axi_clk_1": {
            "ports": [
              "tx_axi_clk",
              "dcmac_0/tx_axi_clk",
              "axis_ila_0/clk"
            ]
          },
          "tx_axis_tdata0_1": {
            "ports": [
              "tx_axis_tdata0",
              "dcmac_0/tx_axis_tdata0",
              "axis_ila_0/probe2"
            ]
          },
          "tx_axis_tdata1_1": {
            "ports": [
              "tx_axis_tdata1",
              "dcmac_0/tx_axis_tdata1",
              "axis_ila_0/probe3"
            ]
          },
          "tx_axis_tdata2_1": {
            "ports": [
              "tx_axis_tdata2",
              "dcmac_0/tx_axis_tdata2"
            ]
          },
          "tx_axis_tdata3_1": {
            "ports": [
              "tx_axis_tdata3",
              "dcmac_0/tx_axis_tdata3"
            ]
          },
          "tx_axis_tuser_ena0_1": {
            "ports": [
              "tx_axis_tuser_ena0",
              "dcmac_0/tx_axis_tuser_ena0",
              "axis_ila_0/probe4"
            ]
          },
          "tx_axis_tuser_ena1_1": {
            "ports": [
              "tx_axis_tuser_ena1",
              "dcmac_0/tx_axis_tuser_ena1",
              "axis_ila_0/probe5"
            ]
          },
          "tx_axis_tuser_ena2_1": {
            "ports": [
              "tx_axis_tuser_ena2",
              "dcmac_0/tx_axis_tuser_ena2"
            ]
          },
          "tx_axis_tuser_ena3_1": {
            "ports": [
              "tx_axis_tuser_ena3",
              "dcmac_0/tx_axis_tuser_ena3"
            ]
          },
          "tx_axis_tuser_eop0_1": {
            "ports": [
              "tx_axis_tuser_eop0",
              "dcmac_0/tx_axis_tuser_eop0",
              "axis_ila_0/probe8"
            ]
          },
          "tx_axis_tuser_eop1_1": {
            "ports": [
              "tx_axis_tuser_eop1",
              "dcmac_0/tx_axis_tuser_eop1",
              "axis_ila_0/probe9"
            ]
          },
          "tx_axis_tuser_eop2_1": {
            "ports": [
              "tx_axis_tuser_eop2",
              "dcmac_0/tx_axis_tuser_eop2"
            ]
          },
          "tx_axis_tuser_eop3_1": {
            "ports": [
              "tx_axis_tuser_eop3",
              "dcmac_0/tx_axis_tuser_eop3"
            ]
          },
          "tx_axis_tuser_err0_1": {
            "ports": [
              "tx_axis_tuser_err0",
              "dcmac_0/tx_axis_tuser_err0"
            ]
          },
          "tx_axis_tuser_err1_1": {
            "ports": [
              "tx_axis_tuser_err1",
              "dcmac_0/tx_axis_tuser_err1"
            ]
          },
          "tx_axis_tuser_err2_1": {
            "ports": [
              "tx_axis_tuser_err2",
              "dcmac_0/tx_axis_tuser_err2"
            ]
          },
          "tx_axis_tuser_err3_1": {
            "ports": [
              "tx_axis_tuser_err3",
              "dcmac_0/tx_axis_tuser_err3"
            ]
          },
          "tx_axis_tuser_mty0_1": {
            "ports": [
              "tx_axis_tuser_mty0",
              "dcmac_0/tx_axis_tuser_mty0",
              "axis_ila_0/probe10"
            ]
          },
          "tx_axis_tuser_mty1_1": {
            "ports": [
              "tx_axis_tuser_mty1",
              "dcmac_0/tx_axis_tuser_mty1",
              "axis_ila_0/probe11"
            ]
          },
          "tx_axis_tuser_mty2_1": {
            "ports": [
              "tx_axis_tuser_mty2",
              "dcmac_0/tx_axis_tuser_mty2"
            ]
          },
          "tx_axis_tuser_mty3_1": {
            "ports": [
              "tx_axis_tuser_mty3",
              "dcmac_0/tx_axis_tuser_mty3"
            ]
          },
          "tx_axis_tuser_sop0_1": {
            "ports": [
              "tx_axis_tuser_sop0",
              "dcmac_0/tx_axis_tuser_sop0",
              "axis_ila_0/probe6"
            ]
          },
          "tx_axis_tuser_sop1_1": {
            "ports": [
              "tx_axis_tuser_sop1",
              "dcmac_0/tx_axis_tuser_sop1",
              "axis_ila_0/probe7"
            ]
          },
          "tx_axis_tuser_sop2_1": {
            "ports": [
              "tx_axis_tuser_sop2",
              "dcmac_0/tx_axis_tuser_sop2"
            ]
          },
          "tx_axis_tuser_sop3_1": {
            "ports": [
              "tx_axis_tuser_sop3",
              "dcmac_0/tx_axis_tuser_sop3"
            ]
          },
          "tx_axis_tvalid_0_1": {
            "ports": [
              "tx_axis_tvalid_0",
              "dcmac_0/tx_axis_tvalid_0",
              "axis_ila_0/probe0"
            ]
          },
          "tx_axis_tvalid_1_1": {
            "ports": [
              "tx_axis_tvalid_1",
              "dcmac_0/tx_axis_tvalid_1"
            ]
          },
          "tx_core_clk_1": {
            "ports": [
              "tx_core_clk",
              "dcmac_0/tx_core_clk"
            ]
          },
          "tx_flexif_clk_1": {
            "ports": [
              "tx_flexif_clk",
              "dcmac_0/tx_flexif_clk"
            ]
          },
          "tx_macif_clk_1": {
            "ports": [
              "tx_macif_clk",
              "dcmac_0/tx_macif_clk"
            ]
          },
          "tx_serdes_clk_1": {
            "ports": [
              "tx_serdes_clk",
              "dcmac_0/tx_serdes_clk"
            ]
          },
          "util_ds_buf_0_IBUFDS_GTME5_O": {
            "ports": [
              "util_ds_buf_0/IBUFDS_GTME5_O",
              "gt_quad_base_0/GT_REFCLK0"
            ]
          },
          "util_ds_buf_0_IBUFDS_GTME5_ODIV2": {
            "ports": [
              "util_ds_buf_0/IBUFDS_GTME5_ODIV2",
              "bufg_gt_odiv2/outclk"
            ]
          },
          "util_ds_buf_1_IBUFDS_GTME5_O": {
            "ports": [
              "util_ds_buf_1/IBUFDS_GTME5_O",
              "gt_quad_base_1/GT_REFCLK0"
            ]
          },
          "util_ds_buf_mbufg_rx_0_MBUFG_GT_O1": {
            "ports": [
              "util_ds_buf_mbufg_rx_0/MBUFG_GT_O1",
              "ch0_rx_usr_clk_0"
            ]
          },
          "util_ds_buf_mbufg_rx_0_MBUFG_GT_O2": {
            "ports": [
              "util_ds_buf_mbufg_rx_0/MBUFG_GT_O2",
              "ch0_rx_usr_clk2_0",
              "gt_quad_base_0/ch1_rxusrclk",
              "gt_quad_base_0/ch2_rxusrclk",
              "gt_quad_base_0/ch3_rxusrclk",
              "gt_quad_base_0/ch0_rxusrclk"
            ]
          },
          "util_ds_buf_mbufg_rx_1_MBUFG_GT_O1": {
            "ports": [
              "util_ds_buf_mbufg_rx_1/MBUFG_GT_O1",
              "ch0_rx_usr_clk_1"
            ]
          },
          "util_ds_buf_mbufg_rx_1_MBUFG_GT_O2": {
            "ports": [
              "util_ds_buf_mbufg_rx_1/MBUFG_GT_O2",
              "ch0_rx_usr_clk2_1",
              "gt_quad_base_1/ch0_rxusrclk",
              "gt_quad_base_1/ch1_rxusrclk",
              "gt_quad_base_1/ch2_rxusrclk",
              "gt_quad_base_1/ch3_rxusrclk"
            ]
          },
          "util_ds_buf_mbufg_tx_0_MBUFG_GT_O1": {
            "ports": [
              "util_ds_buf_mbufg_tx_0/MBUFG_GT_O1",
              "ch0_tx_usr_clk_0"
            ]
          },
          "util_ds_buf_mbufg_tx_0_MBUFG_GT_O2": {
            "ports": [
              "util_ds_buf_mbufg_tx_0/MBUFG_GT_O2",
              "ch0_tx_usr_clk2_0",
              "gt_quad_base_0/ch1_txusrclk",
              "gt_quad_base_0/ch2_txusrclk",
              "gt_quad_base_0/ch3_txusrclk",
              "gt_quad_base_0/ch0_txusrclk"
            ]
          },
          "util_ds_buf_mbufg_tx_1_MBUFG_GT_O1": {
            "ports": [
              "util_ds_buf_mbufg_tx_1/MBUFG_GT_O1",
              "ch0_tx_usr_clk_1"
            ]
          },
          "util_ds_buf_mbufg_tx_1_MBUFG_GT_O2": {
            "ports": [
              "util_ds_buf_mbufg_tx_1/MBUFG_GT_O2",
              "ch0_tx_usr_clk2_1",
              "gt_quad_base_1/ch0_txusrclk",
              "gt_quad_base_1/ch1_txusrclk",
              "gt_quad_base_1/ch2_txusrclk",
              "gt_quad_base_1/ch3_txusrclk"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "util_ds_buf_mbufg_tx_0/MBUFG_GT_CE",
              "util_ds_buf_mbufg_rx_0/MBUFG_GT_CE",
              "util_ds_buf_mbufg_tx_1/MBUFG_GT_CE",
              "util_ds_buf_mbufg_rx_1/MBUFG_GT_CE"
            ]
          }
        }
      },
      "dcmac_helper": {
        "vlnv": "xilinx.com:module_ref:dcmac_helper:1.0",
        "ip_revision": "1",
        "xci_name": "vpk120_eth2x100_inst_0_dcmac_helper_0",
        "xci_path": "ip/vpk120_eth2x100_inst_0_dcmac_helper_0/vpk120_eth2x100_inst_0_dcmac_helper_0.xci",
        "inst_hier_path": "dcmac_helper",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dcmac_helper",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "axis_in0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "32",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "391000600",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                "value_src": "ip_prop"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_in0_tdata",
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "axis_in0_tkeep",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "axis_in0_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "axis_in0_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "axis_in0_tready",
                "direction": "O"
              }
            }
          },
          "axis_in1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "32",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "391000600",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                "value_src": "ip_prop"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_in1_tdata",
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "axis_in1_tkeep",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "axis_in1_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "axis_in1_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "axis_in1_tready",
                "direction": "O"
              }
            }
          },
          "tx_axis_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "0",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "391000600",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TVALID": {
                "physical_name": "tx_axis_tvalid_0",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "tx_axis_tready_0",
                "direction": "I"
              }
            }
          },
          "tx_axis_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "0",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "391000600",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TVALID": {
                "physical_name": "tx_axis_tvalid_1",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "tx_axis_tready_1",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "axis0_resetn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "axis1_resetn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "s_axi_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "199999995",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "bd_0477_pspmc_0_0_pl0_ref_clk",
                "value_src": "ip_prop"
              }
            }
          },
          "gt_loopback_in": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "axis_clk_in": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "tx_axis_0:tx_axis_1:axis_in0:axis_in1",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "axis0_resetn:axis1_resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "391000600",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                "value_src": "ip_prop"
              }
            }
          },
          "core_clk_in": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "782001201",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                "value_src": "default_prop"
              }
            }
          },
          "ts_clk_in": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "300769693",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                "value_src": "ip_prop"
              }
            }
          },
          "clkwiz_locked": {
            "direction": "I"
          },
          "rx_core_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "781250000",
                "value_src": "constant"
              }
            }
          },
          "tx_core_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "781250000",
                "value_src": "constant"
              }
            }
          },
          "rx_axi_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "390625000",
                "value_src": "constant"
              }
            }
          },
          "tx_axi_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "390625000",
                "value_src": "constant"
              }
            }
          },
          "rx_flexif_clk": {
            "type": "clk",
            "direction": "O",
            "left": "5",
            "right": "0",
            "parameters": {
              "FREQ_HZ": {
                "value": "390625000",
                "value_src": "constant"
              }
            }
          },
          "tx_flexif_clk": {
            "type": "clk",
            "direction": "O",
            "left": "5",
            "right": "0",
            "parameters": {
              "FREQ_HZ": {
                "value": "390625000",
                "value_src": "constant"
              }
            }
          },
          "rx_macif_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "390625000",
                "value_src": "constant"
              }
            }
          },
          "tx_macif_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "390625000",
                "value_src": "constant"
              }
            }
          },
          "ts_clk": {
            "type": "clk",
            "direction": "O",
            "left": "5",
            "right": "0",
            "parameters": {
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "constant"
              }
            }
          },
          "ch0_rx_usr_clk_0": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "644531000.0",
                "value_src": "ip_prop"
              },
              "PARENT_ID": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_gt_quad_base_0_0_ch0_rxoutclk",
                "value_src": "ip_prop"
              }
            }
          },
          "ch0_rx_usr_clk_1": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "644531000.0",
                "value_src": "ip_prop"
              },
              "PARENT_ID": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_gt_quad_base_1_0_ch0_rxoutclk",
                "value_src": "ip_prop"
              }
            }
          },
          "ch0_tx_usr_clk_0": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "644531000.0",
                "value_src": "ip_prop"
              },
              "PARENT_ID": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_gt_quad_base_0_0_ch0_txoutclk",
                "value_src": "ip_prop"
              }
            }
          },
          "ch0_tx_usr_clk_1": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "644531000.0",
                "value_src": "ip_prop"
              },
              "PARENT_ID": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_gt_quad_base_1_0_ch0_txoutclk",
                "value_src": "ip_prop"
              }
            }
          },
          "ch0_rx_usr_clk2_0": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "322265500.0",
                "value_src": "ip_prop"
              },
              "PARENT_ID": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_gt_quad_base_0_0_ch0_rxoutclk",
                "value_src": "ip_prop"
              }
            }
          },
          "ch0_rx_usr_clk2_1": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "322265500.0",
                "value_src": "ip_prop"
              },
              "PARENT_ID": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_gt_quad_base_1_0_ch0_rxoutclk",
                "value_src": "ip_prop"
              }
            }
          },
          "ch0_tx_usr_clk2_0": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "322265500.0",
                "value_src": "ip_prop"
              },
              "PARENT_ID": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_gt_quad_base_0_0_ch0_txoutclk",
                "value_src": "ip_prop"
              }
            }
          },
          "ch0_tx_usr_clk2_1": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "322265500.0",
                "value_src": "ip_prop"
              },
              "PARENT_ID": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "vpk120_eth2x100_inst_0_gt_quad_base_1_0_ch0_txoutclk",
                "value_src": "ip_prop"
              }
            }
          },
          "rx_serdes_clk": {
            "type": "gt_usrclk",
            "direction": "O",
            "left": "5",
            "right": "0",
            "parameters": {
              "FREQ_HZ": {
                "value": "644531000",
                "value_src": "constant"
              }
            }
          },
          "tx_serdes_clk": {
            "type": "gt_usrclk",
            "direction": "O",
            "left": "5",
            "right": "0",
            "parameters": {
              "FREQ_HZ": {
                "value": "644531000",
                "value_src": "constant"
              }
            }
          },
          "rx_alt_serdes_clk": {
            "type": "gt_usrclk",
            "direction": "O",
            "left": "5",
            "right": "0",
            "parameters": {
              "FREQ_HZ": {
                "value": "322265500",
                "value_src": "constant"
              }
            }
          },
          "tx_alt_serdes_clk": {
            "type": "gt_usrclk",
            "direction": "O",
            "left": "5",
            "right": "0",
            "parameters": {
              "FREQ_HZ": {
                "value": "322265500",
                "value_src": "constant"
              }
            }
          },
          "gtpowergood_0": {
            "direction": "I"
          },
          "gtpowergood_1": {
            "direction": "I"
          },
          "gtpowergood_in": {
            "direction": "O"
          },
          "user_gt_reset_rx_datapath": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "user_gt_reset_all": {
            "direction": "I"
          },
          "gt_reset_tx_datapath_in_0": {
            "direction": "O"
          },
          "gt_reset_tx_datapath_in_1": {
            "direction": "O"
          },
          "gt_reset_rx_datapath_in_0": {
            "direction": "O"
          },
          "gt_reset_rx_datapath_in_1": {
            "direction": "O"
          },
          "gt_reset_all_in": {
            "direction": "O"
          },
          "gt_rx_reset_done_out_0": {
            "direction": "I"
          },
          "gt_rx_reset_done_out_1": {
            "direction": "I"
          },
          "gt_rx_reset_done_out_2": {
            "direction": "I"
          },
          "gt_rx_reset_done_out_3": {
            "direction": "I"
          },
          "gt_rx_reset_done_out_4": {
            "direction": "I"
          },
          "gt_rx_reset_done_out_5": {
            "direction": "I"
          },
          "gt_rx_reset_done_out_6": {
            "direction": "I"
          },
          "gt_rx_reset_done_out_7": {
            "direction": "I"
          },
          "gt_tx_reset_done_out_0": {
            "direction": "I"
          },
          "gt_tx_reset_done_out_1": {
            "direction": "I"
          },
          "gt_tx_reset_done_out_2": {
            "direction": "I"
          },
          "gt_tx_reset_done_out_3": {
            "direction": "I"
          },
          "gt_tx_reset_done_out_4": {
            "direction": "I"
          },
          "gt_tx_reset_done_out_5": {
            "direction": "I"
          },
          "gt_tx_reset_done_out_6": {
            "direction": "I"
          },
          "gt_tx_reset_done_out_7": {
            "direction": "I"
          },
          "gt_rx_reset_done": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "gt_tx_reset_done": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "tx_axis_tdata0": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "tx_axis_tdata1": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "tx_axis_tuser_ena0": {
            "direction": "O"
          },
          "tx_axis_tuser_ena1": {
            "direction": "O"
          },
          "tx_axis_tuser_sop0": {
            "direction": "O"
          },
          "tx_axis_tuser_sop1": {
            "direction": "O"
          },
          "tx_axis_tuser_eop0": {
            "direction": "O"
          },
          "tx_axis_tuser_eop1": {
            "direction": "O"
          },
          "tx_axis_tuser_mty0": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "tx_axis_tuser_mty1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "tx_axis_tuser_err0": {
            "direction": "O"
          },
          "tx_axis_tuser_err1": {
            "direction": "O"
          },
          "tx_axis_tdata2": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "tx_axis_tdata3": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "tx_axis_tuser_ena2": {
            "direction": "O"
          },
          "tx_axis_tuser_ena3": {
            "direction": "O"
          },
          "tx_axis_tuser_sop2": {
            "direction": "O"
          },
          "tx_axis_tuser_sop3": {
            "direction": "O"
          },
          "tx_axis_tuser_eop2": {
            "direction": "O"
          },
          "tx_axis_tuser_eop3": {
            "direction": "O"
          },
          "tx_axis_tuser_mty2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "tx_axis_tuser_mty3": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "tx_axis_tuser_err2": {
            "direction": "O"
          },
          "tx_axis_tuser_err3": {
            "direction": "O"
          },
          "gt_loopback_0": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "gt_loopback_1": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "gt_rxcdrhold_0": {
            "direction": "O"
          },
          "gt_rxcdrhold_1": {
            "direction": "O"
          },
          "gt_txmaincursor": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "gt_txprecursor": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "gt_txpostcursor": {
            "direction": "O",
            "left": "5",
            "right": "0"
          }
        }
      },
      "clk_wizard": {
        "vlnv": "xilinx.com:ip:clk_wizard:1.0",
        "ip_revision": "15",
        "xci_name": "vpk120_eth2x100_inst_0_clk_wizard_0",
        "xci_path": "ip/vpk120_eth2x100_inst_0_clk_wizard_0/vpk120_eth2x100_inst_0_clk_wizard_0.xci",
        "inst_hier_path": "clk_wizard",
        "parameters": {
          "CLKOUT_DRIVES": {
            "value": "BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG"
          },
          "CLKOUT_DYN_PS": {
            "value": "None,None,None,None,None,None,None"
          },
          "CLKOUT_GROUPING": {
            "value": "Auto,Auto,Auto,Auto,Auto,Auto,Auto"
          },
          "CLKOUT_MATCHED_ROUTING": {
            "value": "false,false,false,false,false,false,false"
          },
          "CLKOUT_PORT": {
            "value": "core_clk,axis_clk,ts_clk,clk_out4,clk_out5,clk_out6,clk_out7"
          },
          "CLKOUT_REQUESTED_DUTY_CYCLE": {
            "value": "50.000,50.000,50.000,50.000,50.000,50.000,50.000"
          },
          "CLKOUT_REQUESTED_OUT_FREQUENCY": {
            "value": "782,390.625,300,100.000,100.000,100.000,100.000"
          },
          "CLKOUT_REQUESTED_PHASE": {
            "value": "0.000,0.000,0.000,0.000,0.000,0.000,0.000"
          },
          "CLKOUT_USED": {
            "value": "true,true,true,false,false,false,false"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "USE_LOCKED": {
            "value": "true"
          }
        }
      },
      "axis_register_slice_0": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "ip_revision": "33",
        "xci_name": "vpk120_eth2x100_inst_0_axis_register_slice_0_0",
        "xci_path": "ip/vpk120_eth2x100_inst_0_axis_register_slice_0_0/vpk120_eth2x100_inst_0_axis_register_slice_0_0.xci",
        "inst_hier_path": "axis_register_slice_0",
        "interface_ports": {
          "S_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          }
        }
      },
      "axis_register_slice_1": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "ip_revision": "33",
        "xci_name": "vpk120_eth2x100_inst_0_axis_register_slice_1_0",
        "xci_path": "ip/vpk120_eth2x100_inst_0_axis_register_slice_1_0/vpk120_eth2x100_inst_0_axis_register_slice_1_0.xci",
        "inst_hier_path": "axis_register_slice_1",
        "interface_ports": {
          "S_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          }
        }
      },
      "dcmac_ctrl": {
        "vlnv": "xilinx.com:module_ref:dcmac_ctrl:1.0",
        "ip_revision": "1",
        "xci_name": "vpk120_eth2x100_inst_0_dcmac_ctrl_0",
        "xci_path": "ip/vpk120_eth2x100_inst_0_dcmac_ctrl_0/vpk120_eth2x100_inst_0_dcmac_ctrl_0.xci",
        "inst_hier_path": "dcmac_ctrl",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dcmac_ctrl",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "199999995",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "8",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "bd_0477_pspmc_0_0_pl0_ref_clk",
                "value_src": "ip_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "memory_map_ref": "S_AXI",
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "199999995",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "bd_0477_pspmc_0_0_pl0_ref_clk",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "gt_reset_all": {
            "direction": "O"
          },
          "gt_loopback": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "gt_reset_rx_datapath": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "rx_reset_done": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "tx_reset_done": {
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        }
      },
      "hier_0": {
        "ports": {
          "axis_clk": {
            "type": "clk",
            "direction": "I"
          },
          "axis_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "tvalid": {
            "direction": "I"
          },
          "data0": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "data1": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "ena0": {
            "direction": "I"
          },
          "ena1": {
            "direction": "I"
          },
          "err0": {
            "direction": "I"
          },
          "err1": {
            "direction": "I"
          },
          "sop0": {
            "direction": "I"
          },
          "sop1": {
            "direction": "I"
          },
          "eop0": {
            "direction": "I"
          },
          "eop1": {
            "direction": "I"
          },
          "mty0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "mty1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "dcmac_rx": {
            "vlnv": "xilinx.com:module_ref:dcmac_rx:1.0",
            "ip_revision": "1",
            "xci_name": "vpk120_eth2x100_inst_0_dcmac_rx_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_dcmac_rx_0/vpk120_eth2x100_inst_0_dcmac_rx_0.xci",
            "inst_hier_path": "hier_0/dcmac_rx",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dcmac_rx",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "seg0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "seg0_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "seg0_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "seg0_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "seg0_tuser",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "seg0_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "seg0_tready",
                    "direction": "I"
                  }
                }
              },
              "seg1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "seg1_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "seg1_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "seg1_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "seg1_tuser",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "seg1_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "seg1_tready",
                    "direction": "I"
                  }
                }
              },
              "seg2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "seg2_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "seg2_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "seg2_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "seg2_tuser",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "seg2_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "seg2_tready",
                    "direction": "I"
                  }
                }
              },
              "seg3": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "seg3_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "seg3_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "seg3_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "seg3_tuser",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "seg3_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "seg3_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "seg0:seg1:seg2:seg3",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "valid": {
                "direction": "I"
              },
              "data0": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "data1": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "data2": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "data3": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "ena0": {
                "direction": "I"
              },
              "ena1": {
                "direction": "I"
              },
              "ena2": {
                "direction": "I"
              },
              "ena3": {
                "direction": "I"
              },
              "err0": {
                "direction": "I"
              },
              "err1": {
                "direction": "I"
              },
              "err2": {
                "direction": "I"
              },
              "err3": {
                "direction": "I"
              },
              "sop0": {
                "direction": "I"
              },
              "sop1": {
                "direction": "I"
              },
              "sop2": {
                "direction": "I"
              },
              "sop3": {
                "direction": "I"
              },
              "eop0": {
                "direction": "I"
              },
              "eop1": {
                "direction": "I"
              },
              "eop2": {
                "direction": "I"
              },
              "eop3": {
                "direction": "I"
              },
              "mty0": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "mty1": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "mty2": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "mty3": {
                "direction": "I",
                "left": "3",
                "right": "0"
              }
            }
          },
          "axis_rx0": {
            "vlnv": "xilinx.com:ip:axis_ila:1.3",
            "ip_revision": "0",
            "xci_name": "vpk120_eth2x100_inst_0_axis_rx0_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_axis_rx0_0/vpk120_eth2x100_inst_0_axis_rx0_0.xci",
            "inst_hier_path": "hier_0/axis_rx0",
            "parameters": {
              "C_MON_TYPE": {
                "value": "Net_Probes"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "8"
              },
              "C_NUM_OF_PROBES": {
                "value": "13"
              },
              "C_PROBE11_WIDTH": {
                "value": "4"
              },
              "C_PROBE12_WIDTH": {
                "value": "4"
              },
              "C_PROBE1_WIDTH": {
                "value": "128"
              },
              "C_PROBE2_WIDTH": {
                "value": "128"
              },
              "C_SLOT": {
                "value": "7"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_2_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_3_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_4_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_5_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_6_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_7_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          },
          "zero": {
            "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "zero_128": {
            "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "128"
              }
            }
          },
          "zero_4": {
            "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "dcmac_deskew": {
            "vlnv": "xilinx.com:module_ref:dcmac_deskew:1.0",
            "ip_revision": "1",
            "xci_name": "vpk120_eth2x100_inst_0_dcmac_deskew_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_dcmac_deskew_0/vpk120_eth2x100_inst_0_dcmac_deskew_0.xci",
            "inst_hier_path": "hier_0/dcmac_deskew",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dcmac_deskew",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "in0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "in0_tdata",
                    "direction": "I",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "in0_tkeep",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "in0_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "in0_tuser",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "in0_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "in0_tready",
                    "direction": "O"
                  }
                }
              },
              "in1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "in1_tdata",
                    "direction": "I",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "in1_tkeep",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "in1_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "in1_tuser",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "in1_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "in1_tready",
                    "direction": "O"
                  }
                }
              },
              "in2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "in2_tdata",
                    "direction": "I",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "in2_tkeep",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "in2_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "in2_tuser",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "in2_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "in2_tready",
                    "direction": "O"
                  }
                }
              },
              "in3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "in3_tdata",
                    "direction": "I",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "in3_tkeep",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "in3_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "in3_tuser",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "in3_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "in3_tready",
                    "direction": "O"
                  }
                }
              },
              "out0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "out0_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "out0_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "out0_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "out0_tuser",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "out0_tvalid",
                    "direction": "O"
                  }
                }
              },
              "out1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "out1_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "out1_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "out1_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "out1_tuser",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "out1_tvalid",
                    "direction": "O"
                  }
                }
              },
              "out2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "out2_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "out2_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "out2_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "out2_tuser",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "out2_tvalid",
                    "direction": "O"
                  }
                }
              },
              "out3": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "out3_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "out3_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "out3_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "out3_tuser",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "out3_tvalid",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "in0:in1:in2:in3:out0:out1:out2:out3",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "391000600",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "vpk120_eth2x100_inst_0_clk_wizard_0_core_clk",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "dbg_is_active0": {
                "direction": "O"
              },
              "dbg_is_active1": {
                "direction": "O"
              },
              "dbg_is_active2": {
                "direction": "O"
              },
              "dbg_is_active3": {
                "direction": "O"
              },
              "dbg_first_seg": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "dbg_next_seg": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "dbg_has_sop": {
                "direction": "O"
              },
              "dbg_has_eop": {
                "direction": "O"
              },
              "dbg_valid_seg_count": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "dbg_in_tvalid": {
                "direction": "O",
                "left": "3",
                "right": "0"
              }
            }
          },
          "axis_ila_0": {
            "vlnv": "xilinx.com:ip:axis_ila:1.3",
            "ip_revision": "0",
            "xci_name": "vpk120_eth2x100_inst_0_axis_ila_0_1",
            "xci_path": "ip/vpk120_eth2x100_inst_0_axis_ila_0_1/vpk120_eth2x100_inst_0_axis_ila_0_1.xci",
            "inst_hier_path": "hier_0/axis_ila_0",
            "parameters": {
              "C_MON_TYPE": {
                "value": "Mixed"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "4"
              },
              "C_NUM_OF_PROBES": {
                "value": "10"
              },
              "C_PROBE4_WIDTH": {
                "value": "2"
              },
              "C_PROBE7_WIDTH": {
                "value": "3"
              },
              "C_PROBE8_WIDTH": {
                "value": "2"
              },
              "C_PROBE9_WIDTH": {
                "value": "4"
              },
              "C_SLOT": {
                "value": "3"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_2_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_3_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "monitor_type": "SlaveType",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "monitor_type": "SlaveType",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_2_AXIS": {
                "mode": "Monitor",
                "monitor_type": "SlaveType",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_3_AXIS": {
                "mode": "Monitor",
                "monitor_type": "SlaveType",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          },
          "axis_ila_1": {
            "vlnv": "xilinx.com:ip:axis_ila:1.3",
            "ip_revision": "0",
            "xci_name": "vpk120_eth2x100_inst_0_axis_ila_1_0",
            "xci_path": "ip/vpk120_eth2x100_inst_0_axis_ila_1_0/vpk120_eth2x100_inst_0_axis_ila_1_0.xci",
            "inst_hier_path": "hier_0/axis_ila_1",
            "parameters": {
              "C_MON_TYPE": {
                "value": "Interface_Monitor"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "4"
              },
              "C_SLOT": {
                "value": "3"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_2_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_3_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "monitor_type": "SlaveType",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "monitor_type": "SlaveType",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_2_AXIS": {
                "mode": "Monitor",
                "monitor_type": "SlaveType",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_3_AXIS": {
                "mode": "Monitor",
                "monitor_type": "SlaveType",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          }
        },
        "interface_nets": {
          "dcmac_deskew_out0": {
            "interface_ports": [
              "dcmac_deskew/out0",
              "axis_ila_1/SLOT_0_AXIS"
            ]
          },
          "dcmac_deskew_out1": {
            "interface_ports": [
              "dcmac_deskew/out1",
              "axis_ila_1/SLOT_1_AXIS"
            ]
          },
          "dcmac_deskew_out2": {
            "interface_ports": [
              "dcmac_deskew/out2",
              "axis_ila_1/SLOT_2_AXIS"
            ]
          },
          "dcmac_deskew_out3": {
            "interface_ports": [
              "dcmac_deskew/out3",
              "axis_ila_1/SLOT_3_AXIS"
            ]
          },
          "dcmac_rx_0_seg0": {
            "interface_ports": [
              "dcmac_deskew/in0",
              "dcmac_rx/seg0",
              "axis_ila_0/SLOT_0_AXIS"
            ]
          },
          "dcmac_rx_0_seg1": {
            "interface_ports": [
              "dcmac_deskew/in1",
              "dcmac_rx/seg1",
              "axis_ila_0/SLOT_1_AXIS"
            ]
          },
          "dcmac_rx_0_seg2": {
            "interface_ports": [
              "dcmac_deskew/in2",
              "dcmac_rx/seg2",
              "axis_ila_0/SLOT_2_AXIS"
            ]
          },
          "dcmac_rx_0_seg3": {
            "interface_ports": [
              "dcmac_deskew/in3",
              "dcmac_rx/seg3",
              "axis_ila_0/SLOT_3_AXIS"
            ]
          }
        },
        "nets": {
          "clk_wizard_axis_clk": {
            "ports": [
              "axis_clk",
              "axis_rx0/clk",
              "dcmac_rx/clk",
              "axis_ila_0/clk",
              "axis_ila_1/clk",
              "dcmac_deskew/clk"
            ]
          },
          "data0_1": {
            "ports": [
              "data0",
              "axis_rx0/probe1",
              "dcmac_rx/data0"
            ]
          },
          "data1_1": {
            "ports": [
              "data1",
              "axis_rx0/probe2",
              "dcmac_rx/data1"
            ]
          },
          "dcmac_deskew_dbg_first_seg": {
            "ports": [
              "dcmac_deskew/dbg_first_seg",
              "axis_ila_0/probe4"
            ]
          },
          "dcmac_deskew_dbg_has_eop": {
            "ports": [
              "dcmac_deskew/dbg_has_eop",
              "axis_ila_0/probe6"
            ]
          },
          "dcmac_deskew_dbg_has_sop": {
            "ports": [
              "dcmac_deskew/dbg_has_sop",
              "axis_ila_0/probe5"
            ]
          },
          "dcmac_deskew_dbg_in_tvalid": {
            "ports": [
              "dcmac_deskew/dbg_in_tvalid",
              "axis_ila_0/probe9"
            ]
          },
          "dcmac_deskew_dbg_is_active0": {
            "ports": [
              "dcmac_deskew/dbg_is_active0",
              "axis_ila_0/probe0"
            ]
          },
          "dcmac_deskew_dbg_is_active1": {
            "ports": [
              "dcmac_deskew/dbg_is_active1",
              "axis_ila_0/probe1"
            ]
          },
          "dcmac_deskew_dbg_is_active2": {
            "ports": [
              "dcmac_deskew/dbg_is_active2",
              "axis_ila_0/probe2"
            ]
          },
          "dcmac_deskew_dbg_is_active3": {
            "ports": [
              "dcmac_deskew/dbg_is_active3",
              "axis_ila_0/probe3"
            ]
          },
          "dcmac_deskew_dbg_next_seg": {
            "ports": [
              "dcmac_deskew/dbg_next_seg",
              "axis_ila_0/probe8"
            ]
          },
          "dcmac_deskew_dbg_valid_seg_count": {
            "ports": [
              "dcmac_deskew/dbg_valid_seg_count",
              "axis_ila_0/probe7"
            ]
          },
          "dcmac_helper_axis0_resetn": {
            "ports": [
              "axis_resetn",
              "dcmac_rx/resetn",
              "axis_ila_0/resetn",
              "axis_ila_1/resetn",
              "dcmac_deskew/resetn"
            ]
          },
          "ena0_1": {
            "ports": [
              "ena0",
              "axis_rx0/probe3",
              "dcmac_rx/ena0"
            ]
          },
          "ena1_1": {
            "ports": [
              "ena1",
              "axis_rx0/probe4",
              "dcmac_rx/ena1"
            ]
          },
          "eop0_1": {
            "ports": [
              "eop0",
              "axis_rx0/probe7",
              "dcmac_rx/eop0"
            ]
          },
          "eop1_1": {
            "ports": [
              "eop1",
              "axis_rx0/probe8",
              "dcmac_rx/eop1"
            ]
          },
          "err0_1": {
            "ports": [
              "err0",
              "axis_rx0/probe9",
              "dcmac_rx/err0"
            ]
          },
          "err1_1": {
            "ports": [
              "err1",
              "axis_rx0/probe10",
              "dcmac_rx/err1"
            ]
          },
          "mty0_1": {
            "ports": [
              "mty0",
              "axis_rx0/probe11",
              "dcmac_rx/mty0"
            ]
          },
          "mty1_1": {
            "ports": [
              "mty1",
              "axis_rx0/probe12",
              "dcmac_rx/mty1"
            ]
          },
          "sop0_1": {
            "ports": [
              "sop0",
              "axis_rx0/probe5",
              "dcmac_rx/sop0"
            ]
          },
          "sop1_1": {
            "ports": [
              "sop1",
              "axis_rx0/probe6",
              "dcmac_rx/sop1"
            ]
          },
          "tvalid_1": {
            "ports": [
              "tvalid",
              "axis_rx0/probe0",
              "dcmac_rx/valid"
            ]
          },
          "zero_128_dout": {
            "ports": [
              "zero_128/dout",
              "dcmac_rx/data2",
              "dcmac_rx/data3"
            ]
          },
          "zero_4_dout": {
            "ports": [
              "zero_4/dout",
              "dcmac_rx/mty2",
              "dcmac_rx/mty3"
            ]
          },
          "zero_dout": {
            "ports": [
              "zero/dout",
              "dcmac_rx/ena2",
              "dcmac_rx/ena3",
              "dcmac_rx/err2",
              "dcmac_rx/err3",
              "dcmac_rx/sop2",
              "dcmac_rx/sop3",
              "dcmac_rx/eop2",
              "dcmac_rx/eop3"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "qsfp0_clk",
          "dcmac_ip/CLK_IN_D_0"
        ]
      },
      "CLK_IN_D_1_1": {
        "interface_ports": [
          "qsfp1_clk",
          "dcmac_ip/CLK_IN_D_1"
        ]
      },
      "S_AXI_CTL_1": {
        "interface_ports": [
          "dcmac_ctrl/S_AXI",
          "s_axi_ctl"
        ]
      },
      "axis_in0_1": {
        "interface_ports": [
          "axis_in0",
          "axis_register_slice_0/S_AXIS"
        ]
      },
      "axis_in1_1": {
        "interface_ports": [
          "axis_in1",
          "axis_register_slice_1/S_AXIS"
        ]
      },
      "axis_register_slice_0_M_AXIS": {
        "interface_ports": [
          "axis_register_slice_0/M_AXIS",
          "dcmac_helper/axis_in0"
        ]
      },
      "axis_register_slice_1_M_AXIS": {
        "interface_ports": [
          "axis_register_slice_1/M_AXIS",
          "dcmac_helper/axis_in1"
        ]
      },
      "gt_quad_base_1_GT_Serial": {
        "interface_ports": [
          "dcmac_ip/GT_Serial_1",
          "qsfp1_gt"
        ]
      },
      "gt_quad_base_GT_Serial": {
        "interface_ports": [
          "dcmac_ip/GT_Serial_0",
          "qsfp0_gt"
        ]
      },
      "s_axi_1": {
        "interface_ports": [
          "s_axi_dcmac",
          "dcmac_ip/s_axi"
        ]
      }
    },
    "nets": {
      "clk_wizard_axis_clk": {
        "ports": [
          "clk_wizard/axis_clk",
          "axis_clk",
          "axis_register_slice_0/aclk",
          "axis_register_slice_1/aclk",
          "dcmac_helper/axis_clk_in",
          "hier_0/axis_clk"
        ]
      },
      "clk_wizard_core_clk1": {
        "ports": [
          "clk_wizard/core_clk",
          "dcmac_helper/core_clk_in"
        ]
      },
      "clk_wizard_locked": {
        "ports": [
          "clk_wizard/locked",
          "dcmac_helper/clkwiz_locked"
        ]
      },
      "clk_wizard_ts_clk1": {
        "ports": [
          "clk_wizard/ts_clk",
          "dcmac_helper/ts_clk_in"
        ]
      },
      "data0_1": {
        "ports": [
          "dcmac_ip/rx_axis_tdata0",
          "hier_0/data0"
        ]
      },
      "data1_1": {
        "ports": [
          "dcmac_ip/rx_axis_tdata1",
          "hier_0/data1"
        ]
      },
      "dcmac_ctrl_0_gt_reset_all": {
        "ports": [
          "dcmac_ctrl/gt_reset_all",
          "dcmac_helper/user_gt_reset_all"
        ]
      },
      "dcmac_ctrl_gt_loopback": {
        "ports": [
          "dcmac_ctrl/gt_loopback",
          "dcmac_helper/gt_loopback_in"
        ]
      },
      "dcmac_ctrl_gt_reset_rx_datapath": {
        "ports": [
          "dcmac_ctrl/gt_reset_rx_datapath",
          "dcmac_helper/user_gt_reset_rx_datapath"
        ]
      },
      "dcmac_helper_axis0_resetn": {
        "ports": [
          "dcmac_helper/axis0_resetn",
          "axis_register_slice_0/aresetn",
          "axis0_resetn",
          "hier_0/axis_resetn"
        ]
      },
      "dcmac_helper_axis1_resetn": {
        "ports": [
          "dcmac_helper/axis1_resetn",
          "axis_register_slice_1/aresetn",
          "axis1_resetn"
        ]
      },
      "dcmac_helper_gt_reset_tx_datapath_in_0": {
        "ports": [
          "dcmac_helper/gt_reset_tx_datapath_in_0",
          "dcmac_ip/gt_reset_tx_datapath_in_0"
        ]
      },
      "dcmac_helper_gt_rx_reset_done": {
        "ports": [
          "dcmac_helper/gt_rx_reset_done",
          "dcmac_ctrl/rx_reset_done"
        ]
      },
      "dcmac_helper_gt_tx_reset_done": {
        "ports": [
          "dcmac_helper/gt_tx_reset_done",
          "dcmac_ctrl/tx_reset_done"
        ]
      },
      "dcmac_helper_gtpowergood_in": {
        "ports": [
          "dcmac_helper/gtpowergood_in",
          "dcmac_ip/gtpowergood_in"
        ]
      },
      "dcmac_helper_rx_alt_serdes_clk": {
        "ports": [
          "dcmac_helper/rx_alt_serdes_clk",
          "dcmac_ip/rx_alt_serdes_clk"
        ]
      },
      "dcmac_helper_rx_axi_clk": {
        "ports": [
          "dcmac_helper/rx_axi_clk",
          "dcmac_ip/rx_axi_clk"
        ]
      },
      "dcmac_helper_rx_core_clk": {
        "ports": [
          "dcmac_helper/rx_core_clk",
          "dcmac_ip/rx_core_clk"
        ]
      },
      "dcmac_helper_rx_macif_clk": {
        "ports": [
          "dcmac_helper/rx_macif_clk",
          "dcmac_ip/rx_macif_clk"
        ]
      },
      "dcmac_helper_rx_serdes_clk": {
        "ports": [
          "dcmac_helper/rx_serdes_clk",
          "dcmac_ip/rx_serdes_clk"
        ]
      },
      "dcmac_helper_tx_alt_serdes_clk": {
        "ports": [
          "dcmac_helper/tx_alt_serdes_clk",
          "dcmac_ip/tx_alt_serdes_clk"
        ]
      },
      "dcmac_helper_tx_axi_clk": {
        "ports": [
          "dcmac_helper/tx_axi_clk",
          "dcmac_ip/tx_axi_clk"
        ]
      },
      "dcmac_helper_tx_macif_clk": {
        "ports": [
          "dcmac_helper/tx_macif_clk",
          "dcmac_ip/tx_macif_clk"
        ]
      },
      "dcmac_ip_IBUFDS_ODIV2": {
        "ports": [
          "dcmac_ip/IBUFDS_ODIV2",
          "clk_wizard/clk_in1"
        ]
      },
      "dcmac_ip_ch0_rx_usr_clk2_0": {
        "ports": [
          "dcmac_ip/ch0_rx_usr_clk2_0",
          "dcmac_helper/ch0_rx_usr_clk2_0"
        ]
      },
      "dcmac_ip_ch0_rx_usr_clk2_1": {
        "ports": [
          "dcmac_ip/ch0_rx_usr_clk2_1",
          "dcmac_helper/ch0_rx_usr_clk2_1"
        ]
      },
      "dcmac_ip_ch0_rx_usr_clk_0": {
        "ports": [
          "dcmac_ip/ch0_rx_usr_clk_0",
          "dcmac_helper/ch0_rx_usr_clk_0"
        ]
      },
      "dcmac_ip_ch0_rx_usr_clk_1": {
        "ports": [
          "dcmac_ip/ch0_rx_usr_clk_1",
          "dcmac_helper/ch0_rx_usr_clk_1"
        ]
      },
      "dcmac_ip_ch0_tx_usr_clk2_0": {
        "ports": [
          "dcmac_ip/ch0_tx_usr_clk2_0",
          "dcmac_helper/ch0_tx_usr_clk2_0"
        ]
      },
      "dcmac_ip_ch0_tx_usr_clk2_1": {
        "ports": [
          "dcmac_ip/ch0_tx_usr_clk2_1",
          "dcmac_helper/ch0_tx_usr_clk2_1"
        ]
      },
      "dcmac_ip_ch0_tx_usr_clk_0": {
        "ports": [
          "dcmac_ip/ch0_tx_usr_clk_0",
          "dcmac_helper/ch0_tx_usr_clk_0"
        ]
      },
      "dcmac_ip_ch0_tx_usr_clk_1": {
        "ports": [
          "dcmac_ip/ch0_tx_usr_clk_1",
          "dcmac_helper/ch0_tx_usr_clk_1"
        ]
      },
      "dcmac_ip_gt_rx_reset_done_out_0": {
        "ports": [
          "dcmac_ip/gt_rx_reset_done_out_0",
          "dcmac_helper/gt_rx_reset_done_out_0"
        ]
      },
      "dcmac_ip_gt_rx_reset_done_out_1": {
        "ports": [
          "dcmac_ip/gt_rx_reset_done_out_1",
          "dcmac_helper/gt_rx_reset_done_out_1"
        ]
      },
      "dcmac_ip_gt_rx_reset_done_out_2": {
        "ports": [
          "dcmac_ip/gt_rx_reset_done_out_2",
          "dcmac_helper/gt_rx_reset_done_out_2"
        ]
      },
      "dcmac_ip_gt_rx_reset_done_out_3": {
        "ports": [
          "dcmac_ip/gt_rx_reset_done_out_3",
          "dcmac_helper/gt_rx_reset_done_out_3"
        ]
      },
      "dcmac_ip_gt_rx_reset_done_out_4": {
        "ports": [
          "dcmac_ip/gt_rx_reset_done_out_4",
          "dcmac_helper/gt_rx_reset_done_out_4"
        ]
      },
      "dcmac_ip_gt_rx_reset_done_out_5": {
        "ports": [
          "dcmac_ip/gt_rx_reset_done_out_5",
          "dcmac_helper/gt_rx_reset_done_out_5"
        ]
      },
      "dcmac_ip_gt_rx_reset_done_out_6": {
        "ports": [
          "dcmac_ip/gt_rx_reset_done_out_6",
          "dcmac_helper/gt_rx_reset_done_out_6"
        ]
      },
      "dcmac_ip_gt_rx_reset_done_out_7": {
        "ports": [
          "dcmac_ip/gt_rx_reset_done_out_7",
          "dcmac_helper/gt_rx_reset_done_out_7"
        ]
      },
      "dcmac_ip_gt_tx_reset_done_out_0": {
        "ports": [
          "dcmac_ip/gt_tx_reset_done_out_0",
          "dcmac_helper/gt_tx_reset_done_out_0"
        ]
      },
      "dcmac_ip_gt_tx_reset_done_out_1": {
        "ports": [
          "dcmac_ip/gt_tx_reset_done_out_1",
          "dcmac_helper/gt_tx_reset_done_out_1"
        ]
      },
      "dcmac_ip_gt_tx_reset_done_out_2": {
        "ports": [
          "dcmac_ip/gt_tx_reset_done_out_2",
          "dcmac_helper/gt_tx_reset_done_out_2"
        ]
      },
      "dcmac_ip_gt_tx_reset_done_out_3": {
        "ports": [
          "dcmac_ip/gt_tx_reset_done_out_3",
          "dcmac_helper/gt_tx_reset_done_out_3"
        ]
      },
      "dcmac_ip_gt_tx_reset_done_out_4": {
        "ports": [
          "dcmac_ip/gt_tx_reset_done_out_4",
          "dcmac_helper/gt_tx_reset_done_out_4"
        ]
      },
      "dcmac_ip_gt_tx_reset_done_out_5": {
        "ports": [
          "dcmac_ip/gt_tx_reset_done_out_5",
          "dcmac_helper/gt_tx_reset_done_out_5"
        ]
      },
      "dcmac_ip_gt_tx_reset_done_out_6": {
        "ports": [
          "dcmac_ip/gt_tx_reset_done_out_6",
          "dcmac_helper/gt_tx_reset_done_out_6"
        ]
      },
      "dcmac_ip_gt_tx_reset_done_out_7": {
        "ports": [
          "dcmac_ip/gt_tx_reset_done_out_7",
          "dcmac_helper/gt_tx_reset_done_out_7"
        ]
      },
      "dcmac_ip_gtpowergood_0": {
        "ports": [
          "dcmac_ip/gtpowergood_0",
          "dcmac_helper/gtpowergood_0"
        ]
      },
      "dcmac_ip_gtpowergood_1": {
        "ports": [
          "dcmac_ip/gtpowergood_1",
          "dcmac_helper/gtpowergood_1"
        ]
      },
      "dcmac_ip_rx_axis_tuser_eop0": {
        "ports": [
          "dcmac_ip/rx_axis_tuser_eop0",
          "hier_0/eop0"
        ]
      },
      "dcmac_ip_rx_axis_tuser_eop1": {
        "ports": [
          "dcmac_ip/rx_axis_tuser_eop1",
          "hier_0/eop1"
        ]
      },
      "dcmac_ip_rx_axis_tuser_err0": {
        "ports": [
          "dcmac_ip/rx_axis_tuser_err0",
          "hier_0/err0"
        ]
      },
      "dcmac_ip_rx_axis_tuser_err1": {
        "ports": [
          "dcmac_ip/rx_axis_tuser_err1",
          "hier_0/err1"
        ]
      },
      "dcmac_ip_rx_axis_tuser_mty0": {
        "ports": [
          "dcmac_ip/rx_axis_tuser_mty0",
          "hier_0/mty0"
        ]
      },
      "dcmac_ip_rx_axis_tuser_mty1": {
        "ports": [
          "dcmac_ip/rx_axis_tuser_mty1",
          "hier_0/mty1"
        ]
      },
      "dcmac_ip_rx_axis_tuser_sop0": {
        "ports": [
          "dcmac_ip/rx_axis_tuser_sop0",
          "hier_0/sop0"
        ]
      },
      "dcmac_ip_rx_axis_tuser_sop1": {
        "ports": [
          "dcmac_ip/rx_axis_tuser_sop1",
          "hier_0/sop1"
        ]
      },
      "dcmac_ip_tx_axis_tready_0": {
        "ports": [
          "dcmac_ip/tx_axis_tready_0",
          "dcmac_helper/tx_axis_tready_0"
        ]
      },
      "dcmac_ip_tx_axis_tready_1": {
        "ports": [
          "dcmac_ip/tx_axis_tready_1",
          "dcmac_helper/tx_axis_tready_1"
        ]
      },
      "ena0_1": {
        "ports": [
          "dcmac_ip/rx_axis_tuser_ena0",
          "hier_0/ena0"
        ]
      },
      "ena1_1": {
        "ports": [
          "dcmac_ip/rx_axis_tuser_ena1",
          "hier_0/ena1"
        ]
      },
      "gt_loopback_0_1": {
        "ports": [
          "dcmac_helper/gt_loopback_0",
          "dcmac_ip/gt_loopback_0"
        ]
      },
      "gt_loopback_1_1": {
        "ports": [
          "dcmac_helper/gt_loopback_1",
          "dcmac_ip/gt_loopback_1"
        ]
      },
      "gt_reset_all_in_1": {
        "ports": [
          "dcmac_helper/gt_reset_all_in",
          "dcmac_ip/gt_reset_all_in"
        ]
      },
      "gt_reset_rx_datapath_in_0_1": {
        "ports": [
          "dcmac_helper/gt_reset_rx_datapath_in_0",
          "dcmac_ip/gt_reset_rx_datapath_in_0"
        ]
      },
      "gt_reset_rx_datapath_in_1_1": {
        "ports": [
          "dcmac_helper/gt_reset_rx_datapath_in_1",
          "dcmac_ip/gt_reset_rx_datapath_in_1"
        ]
      },
      "gt_reset_tx_datapath_in_1_1": {
        "ports": [
          "dcmac_helper/gt_reset_tx_datapath_in_1",
          "dcmac_ip/gt_reset_tx_datapath_in_1"
        ]
      },
      "gt_rxcdrhold_0_1": {
        "ports": [
          "dcmac_helper/gt_rxcdrhold_0",
          "dcmac_ip/gt_rxcdrhold_0"
        ]
      },
      "gt_rxcdrhold_1_1": {
        "ports": [
          "dcmac_helper/gt_rxcdrhold_1",
          "dcmac_ip/gt_rxcdrhold_1"
        ]
      },
      "gt_txmaincursor_1": {
        "ports": [
          "dcmac_helper/gt_txmaincursor",
          "dcmac_ip/gt_txmaincursor"
        ]
      },
      "gt_txpostcursor_1": {
        "ports": [
          "dcmac_helper/gt_txpostcursor",
          "dcmac_ip/gt_txpostcursor"
        ]
      },
      "gt_txprecursor_1": {
        "ports": [
          "dcmac_helper/gt_txprecursor",
          "dcmac_ip/gt_txprecursor"
        ]
      },
      "rx_flexif_clk_1": {
        "ports": [
          "dcmac_helper/rx_flexif_clk",
          "dcmac_ip/rx_flexif_clk"
        ]
      },
      "s_axi_aresetn_1": {
        "ports": [
          "s_axi_aresetn",
          "dcmac_ip/s_axi_aresetn",
          "dcmac_ctrl/resetn"
        ]
      },
      "s_axi_clk_1": {
        "ports": [
          "s_axi_clk",
          "dcmac_ip/apb3clk_quad",
          "dcmac_ip/s_axi_aclk",
          "dcmac_ctrl/clk",
          "dcmac_helper/s_axi_clk"
        ]
      },
      "ts_clk_1": {
        "ports": [
          "dcmac_helper/ts_clk",
          "dcmac_ip/ts_clk"
        ]
      },
      "tvalid_1": {
        "ports": [
          "dcmac_ip/rx_axis_tvalid_0",
          "hier_0/tvalid"
        ]
      },
      "tx_axis_tdata0_1": {
        "ports": [
          "dcmac_helper/tx_axis_tdata0",
          "dcmac_ip/tx_axis_tdata0"
        ]
      },
      "tx_axis_tdata1_1": {
        "ports": [
          "dcmac_helper/tx_axis_tdata1",
          "dcmac_ip/tx_axis_tdata1"
        ]
      },
      "tx_axis_tdata2_1": {
        "ports": [
          "dcmac_helper/tx_axis_tdata2",
          "dcmac_ip/tx_axis_tdata2"
        ]
      },
      "tx_axis_tdata3_1": {
        "ports": [
          "dcmac_helper/tx_axis_tdata3",
          "dcmac_ip/tx_axis_tdata3"
        ]
      },
      "tx_axis_tuser_ena0_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_ena0",
          "dcmac_ip/tx_axis_tuser_ena0"
        ]
      },
      "tx_axis_tuser_ena1_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_ena1",
          "dcmac_ip/tx_axis_tuser_ena1"
        ]
      },
      "tx_axis_tuser_ena2_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_ena2",
          "dcmac_ip/tx_axis_tuser_ena2"
        ]
      },
      "tx_axis_tuser_ena3_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_ena3",
          "dcmac_ip/tx_axis_tuser_ena3"
        ]
      },
      "tx_axis_tuser_eop0_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_eop0",
          "dcmac_ip/tx_axis_tuser_eop0"
        ]
      },
      "tx_axis_tuser_eop1_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_eop1",
          "dcmac_ip/tx_axis_tuser_eop1"
        ]
      },
      "tx_axis_tuser_eop2_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_eop2",
          "dcmac_ip/tx_axis_tuser_eop2"
        ]
      },
      "tx_axis_tuser_eop3_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_eop3",
          "dcmac_ip/tx_axis_tuser_eop3"
        ]
      },
      "tx_axis_tuser_err0_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_err0",
          "dcmac_ip/tx_axis_tuser_err0"
        ]
      },
      "tx_axis_tuser_err1_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_err1",
          "dcmac_ip/tx_axis_tuser_err1"
        ]
      },
      "tx_axis_tuser_err2_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_err2",
          "dcmac_ip/tx_axis_tuser_err2"
        ]
      },
      "tx_axis_tuser_err3_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_err3",
          "dcmac_ip/tx_axis_tuser_err3"
        ]
      },
      "tx_axis_tuser_mty0_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_mty0",
          "dcmac_ip/tx_axis_tuser_mty0"
        ]
      },
      "tx_axis_tuser_mty1_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_mty1",
          "dcmac_ip/tx_axis_tuser_mty1"
        ]
      },
      "tx_axis_tuser_mty2_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_mty2",
          "dcmac_ip/tx_axis_tuser_mty2"
        ]
      },
      "tx_axis_tuser_mty3_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_mty3",
          "dcmac_ip/tx_axis_tuser_mty3"
        ]
      },
      "tx_axis_tuser_sop0_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_sop0",
          "dcmac_ip/tx_axis_tuser_sop0"
        ]
      },
      "tx_axis_tuser_sop1_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_sop1",
          "dcmac_ip/tx_axis_tuser_sop1"
        ]
      },
      "tx_axis_tuser_sop2_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_sop2",
          "dcmac_ip/tx_axis_tuser_sop2"
        ]
      },
      "tx_axis_tuser_sop3_1": {
        "ports": [
          "dcmac_helper/tx_axis_tuser_sop3",
          "dcmac_ip/tx_axis_tuser_sop3"
        ]
      },
      "tx_axis_tvalid_0_1": {
        "ports": [
          "dcmac_helper/tx_axis_tvalid_0",
          "dcmac_ip/tx_axis_tvalid_0"
        ]
      },
      "tx_axis_tvalid_1_1": {
        "ports": [
          "dcmac_helper/tx_axis_tvalid_1",
          "dcmac_ip/tx_axis_tvalid_1"
        ]
      },
      "tx_core_clk_1": {
        "ports": [
          "dcmac_helper/tx_core_clk",
          "dcmac_ip/tx_core_clk"
        ]
      },
      "tx_flexif_clk_1": {
        "ports": [
          "dcmac_helper/tx_flexif_clk",
          "dcmac_ip/tx_flexif_clk"
        ]
      },
      "tx_serdes_clk_1": {
        "ports": [
          "dcmac_helper/tx_serdes_clk",
          "dcmac_ip/tx_serdes_clk"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_ctl": {
            "range": "64K",
            "width": "16",
            "segments": {
              "SEG_dcmac_ctrl_reg0": {
                "address_block": "/dcmac_ctrl/S_AXI/reg0",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          },
          "s_axi_dcmac": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_dcmac_0_Reg": {
                "address_block": "/dcmac_ip/dcmac_0/s_axi/Reg",
                "offset": "0xA4000000",
                "range": "1M"
              }
            }
          }
        }
      }
    }
  }
}