

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Sun Dec  2 22:39:04 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.70|      1.88|        0.84|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2080688|  2080688|  2080688|  2080688|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FillCacheRows   |     3846|     3846|      1923|          -|          -|     2|    no    |
        | + FillCacheCols  |     1920|     1920|         1|          1|          1|  1920|    yes   |
        |- FilterRows      |  2076840|  2076840|      1923|          -|          -|  1080|    no    |
        | + FilterCols     |     1920|     1920|         1|          1|          1|  1920|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     97|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     112|    168|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     77|
|Register         |        -|      -|      55|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     167|    342|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |sobel_filter_AXILiteS_s_axi_U  |sobel_filter_AXILiteS_s_axi  |        0|      0|  112|  168|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        0|      0|  112|  168|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_1_fu_132_p2    |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_156_p2    |     +    |      0|  0|  13|          11|           1|
    |j_1_fu_144_p2    |     +    |      0|  0|  13|          11|           1|
    |j_2_fu_168_p2    |     +    |      0|  0|  13|          11|           1|
    |tmp_3_fu_150_p2  |   icmp   |      0|  0|  13|          11|          11|
    |tmp_4_fu_138_p2  |   icmp   |      0|  0|  13|          11|           9|
    |tmp_fu_126_p2    |   icmp   |      0|  0|   9|           2|           3|
    |tmp_s_fu_162_p2  |   icmp   |      0|  0|  13|          11|           9|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  97|          70|          36|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  41|          8|    1|          8|
    |i1_reg_104  |   9|          2|   11|         22|
    |i_reg_82    |   9|          2|    2|          4|
    |j2_reg_115  |   9|          2|   11|         22|
    |j_reg_93    |   9|          2|   11|         22|
    +------------+----+-----------+-----+-----------+
    |Total       |  77|         16|   36|         78|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   7|   0|    7|          0|
    |i1_reg_104   |  11|   0|   11|          0|
    |i_1_reg_178  |   2|   0|    2|          0|
    |i_2_reg_195  |  11|   0|   11|          0|
    |i_reg_82     |   2|   0|    2|          0|
    |j2_reg_115   |  11|   0|   11|          0|
    |j_reg_93     |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  55|   0|   55|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|interrupt               | out |    1| ap_ctrl_hs | sobel_filter | return value |
|m_axi_gmem0_AWVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR      | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN       | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK      | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE     | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA       | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID         | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR      | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN       | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK      | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE     | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA       |  in |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID         |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP       |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP       |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID         |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR      | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN       | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK      | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE     | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA       | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID         | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR      | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN       | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK      | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE     | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA       |  in |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST       |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID         |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER       |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP       |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP       |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID         |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER       |  in |    1|    m_axi   |     gmem1    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

