

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 22:24:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  11.276 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.304 us|  0.304 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_89_3_fu_198  |cordiccart2pol_Pipeline_VITIS_LOOP_89_3  |       18|       18|  0.203 us|  0.203 us|   16|   16|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1978|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|     101|    739|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     59|    -|
|Register         |        -|    -|     955|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    1056|   2776|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |bitselect_1ns_24ns_32s_1_1_1_U23                    |bitselect_1ns_24ns_32s_1_1_1             |        0|   0|    0|    9|    0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_89_3_fu_198  |cordiccart2pol_Pipeline_VITIS_LOOP_89_3  |        0|   4|  101|  577|    0|
    |ctlz_24_24_1_1_U21                                  |ctlz_24_24_1_1                           |        0|   0|    0|   31|    0|
    |ctlz_24_24_1_1_U22                                  |ctlz_24_24_1_1                           |        0|   0|    0|   29|    0|
    |fpext_32ns_64_2_no_dsp_1_U13                        |fpext_32ns_64_2_no_dsp_1                 |        0|   0|    0|    0|    0|
    |fpext_32ns_64_2_no_dsp_1_U14                        |fpext_32ns_64_2_no_dsp_1                 |        0|   0|    0|    0|    0|
    |mul_24s_23ns_46_1_1_U15                             |mul_24s_23ns_46_1_1                      |        0|   2|    0|   38|    0|
    |sparsemux_7_2_23_1_1_U18                            |sparsemux_7_2_23_1_1                     |        0|   0|    0|    9|    0|
    |sparsemux_7_2_23_1_1_U19                            |sparsemux_7_2_23_1_1                     |        0|   0|    0|    9|    0|
    |sparsemux_7_2_23_1_1_U20                            |sparsemux_7_2_23_1_1                     |        0|   0|    0|    9|    0|
    |sparsemux_9_3_24_1_1_U16                            |sparsemux_9_3_24_1_1                     |        0|   0|    0|   14|    0|
    |sparsemux_9_3_24_1_1_U17                            |sparsemux_9_3_24_1_1                     |        0|   0|    0|   14|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|   6|  101|  739|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln127_1_fu_1085_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln127_fu_965_p2        |         +|   0|  0|   13|           5|           1|
    |add_ln128_1_fu_1015_p2     |         +|   0|  0|   56|          49|          49|
    |add_ln128_2_fu_1149_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln128_fu_974_p2        |         +|   0|  0|   14|           6|           6|
    |add_ln59_fu_324_p2         |         +|   0|  0|   12|          11|           6|
    |add_ln60_fu_402_p2         |         +|   0|  0|   12|          11|           6|
    |sub_ln127_1_fu_1076_p2     |         -|   0|  0|   14|           2|           6|
    |sub_ln127_fu_934_p2        |         -|   0|  0|   30|           1|          23|
    |sub_ln128_1_fu_865_p2      |         -|   0|  0|   13|           5|           5|
    |sub_ln128_2_fu_914_p2      |         -|   0|  0|   13|           4|           5|
    |sub_ln128_3_fu_1140_p2     |         -|   0|  0|   14|           2|           6|
    |sub_ln128_fu_835_p2        |         -|   0|  0|   31|           1|          24|
    |sub_ln59_1_fu_308_p2       |         -|   0|  0|   12|          11|          12|
    |sub_ln59_2_fu_330_p2       |         -|   0|  0|   12|           5|          11|
    |sub_ln59_fu_290_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln60_1_fu_386_p2       |         -|   0|  0|   12|          11|          12|
    |sub_ln60_2_fu_408_p2       |         -|   0|  0|   12|           5|          11|
    |sub_ln60_fu_368_p2         |         -|   0|  0|   61|           1|          54|
    |x_2_ph_fu_726_p6           |         -|   0|  0|   30|           1|          23|
    |x_abs_fu_807_p2            |         -|   0|  0|   30|           1|          23|
    |y_2_ph_fu_747_p4           |         -|   0|  0|   30|           1|          23|
    |pi_assign_1_fu_1162_p5     |      1003|   0|  0|    2|          64|           9|
    |pi_assign_fu_1098_p5       |      1003|   0|  0|    2|          64|           9|
    |and_ln128_fu_1005_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln59_1_fu_505_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln59_fu_490_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln60_1_fu_583_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln60_fu_568_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln67_fu_712_p2         |       and|   0|  0|    2|           1|           1|
    |ashr_ln59_fu_447_p2        |      ashr|   0|  0|  161|          54|          54|
    |ashr_ln60_fu_525_p2        |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln127_fu_929_p2       |      icmp|   0|  0|   31|          24|           1|
    |icmp_ln128_fu_821_p2       |      icmp|   0|  0|   31|          24|           1|
    |icmp_ln59_1_fu_318_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln59_2_fu_344_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln59_3_fu_432_p2      |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln59_4_fu_464_p2      |      icmp|   0|  0|   12|          11|           5|
    |icmp_ln59_fu_303_p2        |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln60_1_fu_396_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln60_2_fu_422_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln60_3_fu_510_p2      |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln60_4_fu_542_p2      |      icmp|   0|  0|   12|          11|           5|
    |icmp_ln60_fu_381_p2        |      icmp|   0|  0|   70|          63|           1|
    |or_ln59_fu_495_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln60_fu_573_p2          |        or|   0|  0|    2|           1|           1|
    |r_out                      |    select|   0|  0|   32|           1|           1|
    |select_ln123_fu_813_p3     |    select|   0|  0|   23|           1|          23|
    |select_ln127_1_fu_1068_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln127_fu_939_p3     |    select|   0|  0|   23|           1|          23|
    |select_ln128_1_fu_1132_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln128_fu_841_p3     |    select|   0|  0|   24|           1|          24|
    |select_ln59_1_fu_336_p3    |    select|   0|  0|   11|           1|          11|
    |select_ln59_2_fu_456_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln59_3_fu_477_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln59_4_fu_437_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln59_fu_296_p3      |    select|   0|  0|   54|           1|          54|
    |select_ln60_1_fu_414_p3    |    select|   0|  0|   11|           1|          11|
    |select_ln60_2_fu_534_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln60_3_fu_555_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln60_4_fu_515_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln60_fu_374_p3      |    select|   0|  0|   54|           1|          54|
    |theta_out                  |    select|   0|  0|   32|           1|           1|
    |shl_ln127_fu_1036_p2       |       shl|   0|  0|  149|          48|          48|
    |shl_ln128_fu_923_p2        |       shl|   0|  0|  151|          49|          49|
    |shl_ln59_fu_472_p2         |       shl|   0|  0|   67|          24|          24|
    |shl_ln60_fu_550_p2         |       shl|   0|  0|   67|          24|          24|
    |xor_ln128_fu_992_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln59_1_fu_499_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln59_fu_485_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln60_1_fu_577_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln60_fu_563_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln65_fu_706_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln67_fu_688_p2         |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1978|         829|        1031|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         11|    1|         11|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         11|    1|         11|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln127_reg_1448                                               |   5|   0|    5|          0|
    |add_ln128_1_reg_1453                                             |  49|   0|   49|          0|
    |and_ln59_1_reg_1339                                              |   1|   0|    1|          0|
    |and_ln59_reg_1334                                                |   1|   0|    1|          0|
    |and_ln60_1_reg_1359                                              |   1|   0|    1|          0|
    |and_ln60_reg_1354                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  10|   0|   10|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_89_3_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln127_reg_1433                                              |   1|   0|    1|          0|
    |icmp_ln128_reg_1384                                              |   1|   0|    1|          0|
    |icmp_ln59_1_reg_1262                                             |   1|   0|    1|          0|
    |icmp_ln59_2_reg_1275                                             |   1|   0|    1|          0|
    |icmp_ln59_reg_1255                                               |   1|   0|    1|          0|
    |icmp_ln60_1_reg_1299                                             |   1|   0|    1|          0|
    |icmp_ln60_2_reg_1312                                             |   1|   0|    1|          0|
    |icmp_ln60_reg_1292                                               |   1|   0|    1|          0|
    |lshr_ln1_reg_1458                                                |  48|   0|   48|          0|
    |r_cast_reg_1416                                                  |  23|   0|   23|          0|
    |r_reg_1411                                                       |  24|   0|   24|          0|
    |select_ln123_reg_1379                                            |  23|   0|   23|          0|
    |select_ln127_reg_1438                                            |  23|   0|   23|          0|
    |select_ln128_reg_1394                                            |  24|   0|   24|          0|
    |select_ln59_1_reg_1267                                           |  11|   0|   11|          0|
    |select_ln59_2_reg_1324                                           |  24|   0|   24|          0|
    |select_ln59_3_reg_1329                                           |  24|   0|   24|          0|
    |select_ln59_reg_1250                                             |  54|   0|   54|          0|
    |select_ln60_1_reg_1304                                           |  11|   0|   11|          0|
    |select_ln60_2_reg_1344                                           |  24|   0|   24|          0|
    |select_ln60_3_reg_1349                                           |  24|   0|   24|          0|
    |select_ln60_reg_1287                                             |  54|   0|   54|          0|
    |shl_ln128_reg_1428                                               |  49|   0|   49|          0|
    |sub_ln128_1_reg_1405                                             |   5|   0|    5|          0|
    |tmp_13_reg_1389                                                  |   1|   0|    1|          0|
    |tmp_2_reg_1219                                                   |  11|   0|   11|          0|
    |tmp_3_reg_1234                                                   |   1|   0|    1|          0|
    |tmp_6_reg_1240                                                   |  11|   0|   11|          0|
    |tmp_8_reg_1422                                                   |   1|   0|    1|          0|
    |tmp_reg_1213                                                     |   1|   0|    1|          0|
    |trunc_ln127_1_reg_1443                                           |   6|   0|    6|          0|
    |trunc_ln128_1_reg_1400                                           |   6|   0|    6|          0|
    |trunc_ln59_1_reg_1224                                            |  52|   0|   52|          0|
    |trunc_ln59_3_reg_1281                                            |  24|   0|   24|          0|
    |trunc_ln59_reg_1208                                              |  63|   0|   63|          0|
    |trunc_ln60_1_reg_1245                                            |  52|   0|   52|          0|
    |trunc_ln60_3_reg_1318                                            |  24|   0|   24|          0|
    |trunc_ln60_reg_1229                                              |  63|   0|   63|          0|
    |x_2_ph_reg_1364                                                  |  23|   0|   23|          0|
    |x_next_loc_fu_164                                                |  24|   0|   24|          0|
    |y_2_ph_reg_1369                                                  |  23|   0|   23|          0|
    |z_next_loc_fu_168                                                |  24|   0|   24|          0|
    |z_ph_reg_1374                                                    |  23|   0|   23|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 955|   0|  955|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x_in              |   in|   32|     ap_none|            x_in|        scalar|
|y_in              |   in|   32|     ap_none|            y_in|        scalar|
|r_out             |  out|   32|      ap_vld|           r_out|       pointer|
|r_out_ap_vld      |  out|    1|      ap_vld|           r_out|       pointer|
|theta_out         |  out|   32|      ap_vld|       theta_out|       pointer|
|theta_out_ap_vld  |  out|    1|      ap_vld|       theta_out|       pointer|
+------------------+-----+-----+------------+----------------+--------------+

