<profile>

<section name = "Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_144_1'" level="0">
<item name = "Date">Thu Sep 11 18:13:49 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">spmm_prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="load_A_U0">load_A, 28, 28, 0.112 us, 0.112 us, 28, 28, no</column>
<column name="load_stream_to_buffer_U0">load_stream_to_buffer, 18, 18, 72.000 ns, 72.000 ns, 18, 18, no</column>
<column name="entry_proc_U0">entry_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="load_dense_accoding_A_U0">load_dense_accoding_A, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 82, -</column>
<column name="FIFO">-, -, 1095, 686, -</column>
<column name="Instance">-, 6, 2215, 1967, -</column>
<column name="Memory">128, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 171, -</column>
<column name="Register">-, -, 19, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">9, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">3, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="entry_proc_U0">entry_proc, 0, 0, 2, 20, 0</column>
<column name="load_A_U0">load_A, 0, 0, 149, 382, 0</column>
<column name="load_dense_accoding_A_U0">load_dense_accoding_A, 0, 6, 1060, 1204, 0</column>
<column name="load_stream_to_buffer_U0">load_stream_to_buffer, 0, 0, 1004, 361, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Dense_Buf0_U">dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W, 16, 0, 0, 0, 131072, 32, 1, 4194304</column>
<column name="Dense_Buf0_1_U">dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W, 16, 0, 0, 0, 131072, 32, 1, 4194304</column>
<column name="Dense_Buf0_2_U">dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W, 16, 0, 0, 0, 131072, 32, 1, 4194304</column>
<column name="Dense_Buf0_3_U">dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W, 16, 0, 0, 0, 131072, 32, 1, 4194304</column>
<column name="Dense_Buf0_4_U">dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W, 16, 0, 0, 0, 131072, 32, 1, 4194304</column>
<column name="Dense_Buf0_5_U">dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W, 16, 0, 0, 0, 131072, 32, 1, 4194304</column>
<column name="Dense_Buf0_6_U">dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W, 16, 0, 0, 0, 131072, 32, 1, 4194304</column>
<column name="Dense_Buf0_7_U">dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W, 16, 0, 0, 0, 131072, 32, 1, 4194304</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="A_stream_U">0, 7, 0, -, 16, 64, 1024</column>
<column name="buf0_col_V_10_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_11_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_12_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_13_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_14_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_15_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_1_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_2_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_3_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_4_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_5_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_6_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_7_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_8_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_9_U">0, 68, 0, -, 2, 31, 62</column>
<column name="buf0_col_V_U">0, 68, 0, -, 2, 31, 62</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_buf0_col_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_10">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_11">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_12">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_13">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_14">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_15">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_8">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf0_col_V_9">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="load_A_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="load_dense_accoding_A_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="load_stream_to_buffer_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_10">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_11">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_12">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_13">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_14">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_15">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_8">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf0_col_V_9">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_load_A_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_load_dense_accoding_A_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_buf0_col_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_10">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_11">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_12">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_13">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_14">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_15">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_7">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_8">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_9">9, 2, 1, 2</column>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_load_A_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_load_dense_accoding_A_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_buf0_col_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_10">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_11">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_12">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_13">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_14">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_15">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_8">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf0_col_V_9">1, 0, 1, 0</column>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_load_A_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_load_dense_accoding_A_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_144_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_144_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_144_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_144_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_144_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_144_1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_144_1, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="batch">in, 28, ap_none, batch, scalar</column>
<column name="batch_ap_vld">in, 1, ap_none, batch, scalar</column>
<column name="A">in, 64, ap_none, A, scalar</column>
<column name="A_ap_vld">in, 1, ap_none, A, scalar</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="B">in, 64, ap_none, B, scalar</column>
<column name="B_ap_vld">in, 1, ap_none, B, scalar</column>
<column name="K">in, 32, ap_none, K, scalar</column>
<column name="K_ap_vld">in, 1, ap_none, K, scalar</column>
</table>
</item>
</section>
</profile>
