Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
thread block = 0,8,0
thread block = 0,9,0
thread block = 0,10,0
thread block = 0,11,0
thread block = 0,12,0
thread block = 0,13,0
thread block = 0,14,0
thread block = 0,15,0
thread block = 0,16,0
thread block = 0,17,0
thread block = 0,18,0
thread block = 0,19,0
thread block = 0,20,0
thread block = 0,21,0
thread block = 0,22,0
thread block = 0,23,0
thread block = 0,24,0
thread block = 0,25,0
thread block = 0,26,0
thread block = 0,27,0
thread block = 0,28,0
thread block = 0,29,0
thread block = 0,30,0
thread block = 0,31,0
thread block = 0,32,0
thread block = 0,33,0
thread block = 0,34,0
thread block = 0,35,0
thread block = 0,36,0
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 23147
gpu_sim_insn = 6008832
gpu_ipc =     259.5944
gpu_tot_sim_cycle = 23147
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     259.5944
gpu_tot_issued_cta = 256
gpu_occupancy = 94.0378% 
gpu_tot_occupancy = 94.0378% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9487
partiton_level_parallism_total  =       0.9487
partiton_level_parallism_util =       2.1773
partiton_level_parallism_util_total  =       2.1773
L2_BW  =      36.4308 GB/Sec
L2_BW_total  =      36.4308 GB/Sec
gpu_total_sim_rate=1502208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3332, Miss = 1562, Miss_rate = 0.469, Pending_hits = 410, Reservation_fails = 1319
	L1D_cache_core[1]: Access = 2940, Miss = 1370, Miss_rate = 0.466, Pending_hits = 370, Reservation_fails = 1526
	L1D_cache_core[2]: Access = 2940, Miss = 1356, Miss_rate = 0.461, Pending_hits = 384, Reservation_fails = 1444
	L1D_cache_core[3]: Access = 3136, Miss = 1466, Miss_rate = 0.467, Pending_hits = 390, Reservation_fails = 1451
	L1D_cache_core[4]: Access = 3038, Miss = 1424, Miss_rate = 0.469, Pending_hits = 374, Reservation_fails = 1116
	L1D_cache_core[5]: Access = 3038, Miss = 1416, Miss_rate = 0.466, Pending_hits = 382, Reservation_fails = 1668
	L1D_cache_core[6]: Access = 3430, Miss = 1608, Miss_rate = 0.469, Pending_hits = 422, Reservation_fails = 1287
	L1D_cache_core[7]: Access = 3234, Miss = 1518, Miss_rate = 0.469, Pending_hits = 396, Reservation_fails = 1044
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 11720
	L1D_total_cache_miss_rate = 0.4672
	L1D_total_cache_pending_hits = 3128
	L1D_total_cache_reservation_fails = 10855
	L1D_cache_data_port_util = 0.071
	L1D_cache_fill_port_util = 0.067
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3128
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4991
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 768, 640, 640, 640, 640, 640, 640, 640, 640, 768, 768, 768, 768, 768, 768, 768, 768, 640, 640, 640, 640, 640, 640, 640, 640, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 4175
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9672
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:182973	W0_Idle:47539	W0_Scoreboard:126264	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65536	WS1:65536	WS2:65536	WS3:65536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77376 {8:9672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 386880 {40:9672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 749 
max_icnt2mem_latency = 169 
maxmrqlatency = 30 
max_icnt2sh_latency = 67 
averagemflatency = 459 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 4 
mrq_lat_table:9242 	836 	531 	378 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8307 	1943 	11710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	19225 	2609 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14747 	4444 	1782 	791 	193 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	14 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5895      5893      6080      6070     12457     12462     15809     15807      8066      8141         0         0         0         0         0         0 
dram[1]:      5895      5901      6075      6077     12454     12453     15796     15799      8099      8074         0         0         0         0         0         0 
dram[2]:      5342      5896      6083      6071     12443     12447     15815     15821      8073      8143         0         0         0         0         0         0 
dram[3]:      5905      5901      6083      6082     12442     12438     15810     15813      8115      8143         0         0         0         0         0         0 
dram[4]:      5315      5315      6060      6059     12478     12483     15797     15788      7949      7968         0         0         0         0         0         0 
dram[5]:      5315      5315      6050      6049     12479     12481     15812     15814      7898      7954         0         0         0         0         0         0 
dram[6]:      5310      5310      6051      6063     12470     12475     15783     15781      8040      8156         0         0         0         0         0         0 
dram[7]:      5310      5310      6065      6054     12466     12472     15787     15792      8044      8055         0         0         0         0         0         0 
dram[8]:      5276      5276      6055      6055     12499     12513     15842     15837     11113     10988         0         0         0         0         0         0 
dram[9]:      5276      5276      6051      6065     12501     12500     15821     15838     11054     11171         0         0         0         0         0         0 
dram[10]:      5274      5274      6066      6053     12491     12495     15856     15863      7791      7830         0         0         0         0         0         0 
dram[11]:      5274      5274      6058      6057     12477     12473     15834     15860      7750      7774         0         0         0         0         0         0 
dram[12]:      5231      5234      6057      6049     12527     12524     15823     15826      8136      8135         0         0         0         0         0         0 
dram[13]:      5234      5234      6048      6052     12531     12535     15817     15819      8140      8169         0         0         0         0         0         0 
dram[14]:      5227      5227      6064      6054     12528     12526     15839     15823     10857     10883         0         0         0         0         0         0 
dram[15]:      5227      5227      6058      6050     12518     12522     15825     15826     10970     11061         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 11266/160 = 70.412498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:        959       962       928       990       967       945       954       954       725       732    none      none      none      none      none      none  
dram[1]:        982       987       933       991       964       936       948       958       730       731    none      none      none      none      none      none  
dram[2]:        956      1009       930       971       965       947       947       960       741       741    none      none      none      none      none      none  
dram[3]:        945       963       928       964       963       945       960       963       740       734    none      none      none      none      none      none  
dram[4]:        949       999       950       953       951       964       949       962       725       725    none      none      none      none      none      none  
dram[5]:        941       996       980       970       963       963       953       950       722       725    none      none      none      none      none      none  
dram[6]:        930      1002       954       966       954       951       941       950       724       747    none      none      none      none      none      none  
dram[7]:        957       998       948       945       960       953       951       950       727       746    none      none      none      none      none      none  
dram[8]:        972       958       984       937       932       952       937       938       740       727    none      none      none      none      none      none  
dram[9]:        963       958       981       923       934       961       954       933       729       727    none      none      none      none      none      none  
dram[10]:        980       953       983       933       930       945       982       968       712       723    none      none      none      none      none      none  
dram[11]:        949       947       975       936       938       952       943       956       720       720    none      none      none      none      none      none  
dram[12]:       1012       950       957       963       958       956       943       944       749       737    none      none      none      none      none      none  
dram[13]:       1001       943       949       959       940       979       943       944       743       739    none      none      none      none      none      none  
dram[14]:        966       931       965       962       952       960       963       936       767       752    none      none      none      none      none      none  
dram[15]:        963       925       949       960       955       937       962       938       766       749    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        723       709       704       702       679       678       675       678       671       678         0         0         0         0         0         0
dram[1]:        725       736       685       706       683       678       678       685       669       668         0         0         0         0         0         0
dram[2]:        699       715       698       685       673       683       679       685       675       673         0         0         0         0         0         0
dram[3]:        699       697       688       691       676       674       682       687       657       669         0         0         0         0         0         0
dram[4]:        696       706       713       699       690       679       679       686       651       656         0         0         0         0         0         0
dram[5]:        695       708       712       700       675       683       696       685       661       654         0         0         0         0         0         0
dram[6]:        721       711       710       697       682       684       673       663       668       676         0         0         0         0         0         0
dram[7]:        730       707       724       719       683       682       674       677       678       672         0         0         0         0         0         0
dram[8]:        740       749       724       686       668       664       685       682       653       656         0         0         0         0         0         0
dram[9]:        733       730       715       705       672       681       674       678       650       652         0         0         0         0         0         0
dram[10]:        715       736       705       689       666       667       703       704       659       662         0         0         0         0         0         0
dram[11]:        714       706       687       706       668       664       678       684       696       658         0         0         0         0         0         0
dram[12]:        717       725       713       713       689       686       687       691       661       692         0         0         0         0         0         0
dram[13]:        717       705       704       701       694       701       683       698       663       661         0         0         0         0         0         0
dram[14]:        723       715       710       701       694       686       688       677       666       656         0         0         0         0         0         0
dram[15]:        730       727       720       696       684       675       680       686       656       653         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134324 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005213
n_activity=15753 dram_eff=0.04469
bk0: 64a 134449i bk1: 64a 134445i bk2: 64a 134616i bk3: 64a 134631i bk4: 64a 134525i bk5: 64a 134503i bk6: 64a 134576i bk7: 64a 134589i bk8: 32a 134214i bk9: 32a 134255i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.230603
Bank_Level_Parallism_Col = 1.223181
Bank_Level_Parallism_Ready = 1.007102
write_to_read_ratio_blp_rw_average = 0.255933
GrpLevelPara = 1.223181 

BW Util details:
bwutil = 0.005213 
total_CMD = 135038 
util_bw = 704 
Wasted_Col = 4400 
Wasted_Row = 0 
Idle = 129934 

BW Util Bottlenecks: 
RCDc_limit = 770 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4428 
rwq = 0 
CCDLc_limit_alone = 4428 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135038 
n_nop = 134324 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005213 
Either_Row_CoL_Bus_Util = 0.005287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0412476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134324 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005213
n_activity=15371 dram_eff=0.0458
bk0: 64a 134558i bk1: 64a 134583i bk2: 64a 134531i bk3: 64a 134436i bk4: 64a 134501i bk5: 64a 134515i bk6: 64a 134549i bk7: 64a 134570i bk8: 32a 134201i bk9: 32a 134243i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.253822
Bank_Level_Parallism_Col = 1.242692
Bank_Level_Parallism_Ready = 1.009943
write_to_read_ratio_blp_rw_average = 0.248381
GrpLevelPara = 1.242692 

BW Util details:
bwutil = 0.005213 
total_CMD = 135038 
util_bw = 704 
Wasted_Col = 4398 
Wasted_Row = 0 
Idle = 129936 

BW Util Bottlenecks: 
RCDc_limit = 767 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4508 
rwq = 0 
CCDLc_limit_alone = 4508 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135038 
n_nop = 134324 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005213 
Either_Row_CoL_Bus_Util = 0.005287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0421511
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134324 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005213
n_activity=16529 dram_eff=0.04259
bk0: 64a 134625i bk1: 64a 134530i bk2: 64a 134501i bk3: 64a 134504i bk4: 64a 134485i bk5: 64a 134470i bk6: 64a 134621i bk7: 64a 134625i bk8: 32a 134294i bk9: 32a 134408i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.162355
Bank_Level_Parallism_Col = 1.160804
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.229803
GrpLevelPara = 1.160804 

BW Util details:
bwutil = 0.005213 
total_CMD = 135038 
util_bw = 704 
Wasted_Col = 4476 
Wasted_Row = 0 
Idle = 129858 

BW Util Bottlenecks: 
RCDc_limit = 771 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4217 
rwq = 0 
CCDLc_limit_alone = 4217 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135038 
n_nop = 134324 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005213 
Either_Row_CoL_Bus_Util = 0.005287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0416475
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134325 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005213
n_activity=16103 dram_eff=0.04372
bk0: 64a 134472i bk1: 64a 134506i bk2: 64a 134479i bk3: 64a 134508i bk4: 64a 134513i bk5: 64a 134489i bk6: 64a 134599i bk7: 64a 134605i bk8: 32a 134336i bk9: 32a 134309i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.245628
Bank_Level_Parallism_Col = 1.235528
Bank_Level_Parallism_Ready = 1.004261
write_to_read_ratio_blp_rw_average = 0.249851
GrpLevelPara = 1.235528 

BW Util details:
bwutil = 0.005213 
total_CMD = 135038 
util_bw = 704 
Wasted_Col = 4328 
Wasted_Row = 0 
Idle = 130006 

BW Util Bottlenecks: 
RCDc_limit = 771 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4396 
rwq = 0 
CCDLc_limit_alone = 4396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135038 
n_nop = 134325 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005213 
Either_Row_CoL_Bus_Util = 0.005280 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001403 
queue_avg = 0.043936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0439358
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134324 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005213
n_activity=16339 dram_eff=0.04309
bk0: 64a 134523i bk1: 64a 134533i bk2: 64a 134434i bk3: 64a 134565i bk4: 64a 134541i bk5: 64a 134470i bk6: 64a 134495i bk7: 64a 134599i bk8: 32a 134230i bk9: 32a 134297i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.217085
Bank_Level_Parallism_Col = 1.206398
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.223915
GrpLevelPara = 1.206398 

BW Util details:
bwutil = 0.005213 
total_CMD = 135038 
util_bw = 704 
Wasted_Col = 4552 
Wasted_Row = 0 
Idle = 129782 

BW Util Bottlenecks: 
RCDc_limit = 771 
RCDWRc_limit = 160 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4550 
rwq = 0 
CCDLc_limit_alone = 4550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135038 
n_nop = 134324 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005213 
Either_Row_CoL_Bus_Util = 0.005287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0390261
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134324 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005213
n_activity=15593 dram_eff=0.04515
bk0: 64a 134548i bk1: 64a 134515i bk2: 64a 134516i bk3: 64a 134538i bk4: 64a 134553i bk5: 64a 134533i bk6: 64a 134610i bk7: 64a 134519i bk8: 32a 134280i bk9: 32a 134107i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.202532
Bank_Level_Parallism_Col = 1.185549
Bank_Level_Parallism_Ready = 1.002841
write_to_read_ratio_blp_rw_average = 0.264422
GrpLevelPara = 1.185549 

BW Util details:
bwutil = 0.005213 
total_CMD = 135038 
util_bw = 704 
Wasted_Col = 4589 
Wasted_Row = 0 
Idle = 129745 

BW Util Bottlenecks: 
RCDc_limit = 765 
RCDWRc_limit = 165 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4478 
rwq = 0 
CCDLc_limit_alone = 4478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135038 
n_nop = 134324 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005213 
Either_Row_CoL_Bus_Util = 0.005287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0424251
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134324 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005213
n_activity=16163 dram_eff=0.04356
bk0: 64a 134579i bk1: 64a 134500i bk2: 64a 134573i bk3: 64a 134641i bk4: 64a 134513i bk5: 64a 134499i bk6: 64a 134439i bk7: 64a 134477i bk8: 32a 134164i bk9: 32a 134231i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.177499
Bank_Level_Parallism_Col = 1.168580
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.237653
GrpLevelPara = 1.168580 

BW Util details:
bwutil = 0.005213 
total_CMD = 135038 
util_bw = 704 
Wasted_Col = 4789 
Wasted_Row = 0 
Idle = 129545 

BW Util Bottlenecks: 
RCDc_limit = 765 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4633 
rwq = 0 
CCDLc_limit_alone = 4633 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135038 
n_nop = 134324 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005213 
Either_Row_CoL_Bus_Util = 0.005287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0318281
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134324 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005213
n_activity=15411 dram_eff=0.04568
bk0: 64a 134510i bk1: 64a 134508i bk2: 64a 134506i bk3: 64a 134530i bk4: 64a 134621i bk5: 64a 134553i bk6: 64a 134504i bk7: 64a 134516i bk8: 32a 134177i bk9: 32a 134181i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.986111
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.191028
Bank_Level_Parallism_Col = 1.185131
Bank_Level_Parallism_Ready = 1.004261
write_to_read_ratio_blp_rw_average = 0.252116
GrpLevelPara = 1.185131 

BW Util details:
bwutil = 0.005213 
total_CMD = 135038 
util_bw = 704 
Wasted_Col = 4735 
Wasted_Row = 0 
Idle = 129599 

BW Util Bottlenecks: 
RCDc_limit = 771 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4649 
rwq = 0 
CCDLc_limit_alone = 4649 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135038 
n_nop = 134324 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005213 
Either_Row_CoL_Bus_Util = 0.005287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0378782
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134329 n_act=10 n_pre=0 n_ref_event=0 n_req=699 n_rd=571 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005176
n_activity=16014 dram_eff=0.04365
bk0: 60a 134586i bk1: 60a 134578i bk2: 64a 134469i bk3: 64a 134524i bk4: 64a 134540i bk5: 64a 134459i bk6: 64a 134538i bk7: 64a 134530i bk8: 35a 133965i bk9: 32a 134094i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985694
Row_Buffer_Locality_read = 0.985990
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.144300
Bank_Level_Parallism_Col = 1.134333
Bank_Level_Parallism_Ready = 1.011445
write_to_read_ratio_blp_rw_average = 0.292516
GrpLevelPara = 1.134165 

BW Util details:
bwutil = 0.005176 
total_CMD = 135038 
util_bw = 699 
Wasted_Col = 5240 
Wasted_Row = 0 
Idle = 129099 

BW Util Bottlenecks: 
RCDc_limit = 776 
RCDWRc_limit = 166 
WTRc_limit = 9 
RTWc_limit = 115 
CCDLc_limit = 4851 
rwq = 0 
CCDLc_limit_alone = 4837 
WTRc_limit_alone = 9 
RTWc_limit_alone = 101 

Commands details: 
total_CMD = 135038 
n_nop = 134329 
Read = 571 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 699 
total_req = 699 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 699 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005176 
Either_Row_CoL_Bus_Util = 0.005250 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0492972
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134333 n_act=10 n_pre=0 n_ref_event=0 n_req=696 n_rd=568 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005154
n_activity=16373 dram_eff=0.04251
bk0: 60a 134524i bk1: 60a 134614i bk2: 64a 134538i bk3: 64a 134570i bk4: 64a 134471i bk5: 64a 134586i bk6: 64a 134556i bk7: 64a 134530i bk8: 32a 134091i bk9: 32a 133998i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985632
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.145089
Bank_Level_Parallism_Col = 1.135684
Bank_Level_Parallism_Ready = 1.002874
write_to_read_ratio_blp_rw_average = 0.275017
GrpLevelPara = 1.135337 

BW Util details:
bwutil = 0.005154 
total_CMD = 135038 
util_bw = 696 
Wasted_Col = 5066 
Wasted_Row = 0 
Idle = 129276 

BW Util Bottlenecks: 
RCDc_limit = 770 
RCDWRc_limit = 166 
WTRc_limit = 9 
RTWc_limit = 200 
CCDLc_limit = 4586 
rwq = 0 
CCDLc_limit_alone = 4558 
WTRc_limit_alone = 9 
RTWc_limit_alone = 172 

Commands details: 
total_CMD = 135038 
n_nop = 134333 
Read = 568 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 696 
total_req = 696 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 696 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005154 
Either_Row_CoL_Bus_Util = 0.005221 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001418 
queue_avg = 0.047831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.047831
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134300 n_act=10 n_pre=0 n_ref_event=0 n_req=728 n_rd=568 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.005391
n_activity=16679 dram_eff=0.04365
bk0: 60a 134563i bk1: 60a 134599i bk2: 64a 134589i bk3: 64a 134578i bk4: 64a 134580i bk5: 64a 134399i bk6: 64a 134601i bk7: 64a 134558i bk8: 32a 134086i bk9: 32a 134078i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986264
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.173795
Bank_Level_Parallism_Col = 1.167271
Bank_Level_Parallism_Ready = 1.002747
write_to_read_ratio_blp_rw_average = 0.318759
GrpLevelPara = 1.167271 

BW Util details:
bwutil = 0.005391 
total_CMD = 135038 
util_bw = 728 
Wasted_Col = 4790 
Wasted_Row = 0 
Idle = 129520 

BW Util Bottlenecks: 
RCDc_limit = 765 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4627 
rwq = 0 
CCDLc_limit_alone = 4627 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135038 
n_nop = 134300 
Read = 568 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 728 
total_req = 728 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 728 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005391 
Either_Row_CoL_Bus_Util = 0.005465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0418401
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134299 n_act=10 n_pre=0 n_ref_event=0 n_req=729 n_rd=569 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.005398
n_activity=16709 dram_eff=0.04363
bk0: 61a 134361i bk1: 60a 134533i bk2: 64a 134521i bk3: 64a 134514i bk4: 64a 134523i bk5: 64a 134524i bk6: 64a 134618i bk7: 64a 134539i bk8: 32a 134440i bk9: 32a 133986i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986283
Row_Buffer_Locality_read = 0.985940
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.190260
Bank_Level_Parallism_Col = 1.179767
Bank_Level_Parallism_Ready = 1.008230
write_to_read_ratio_blp_rw_average = 0.267103
GrpLevelPara = 1.179767 

BW Util details:
bwutil = 0.005398 
total_CMD = 135038 
util_bw = 729 
Wasted_Col = 4774 
Wasted_Row = 0 
Idle = 129535 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 165 
WTRc_limit = 128 
RTWc_limit = 58 
CCDLc_limit = 4474 
rwq = 0 
CCDLc_limit_alone = 4474 
WTRc_limit_alone = 128 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 135038 
n_nop = 134299 
Read = 569 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 729 
total_req = 729 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 729 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005398 
Either_Row_CoL_Bus_Util = 0.005473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0377375
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134316 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005273
n_activity=16166 dram_eff=0.04404
bk0: 64a 134566i bk1: 64a 134513i bk2: 64a 134519i bk3: 64a 134539i bk4: 64a 134593i bk5: 64a 134629i bk6: 64a 134586i bk7: 64a 134477i bk8: 36a 134118i bk9: 36a 134016i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.197508
Bank_Level_Parallism_Col = 1.185953
Bank_Level_Parallism_Ready = 1.002809
write_to_read_ratio_blp_rw_average = 0.271594
GrpLevelPara = 1.185953 

BW Util details:
bwutil = 0.005273 
total_CMD = 135038 
util_bw = 712 
Wasted_Col = 4746 
Wasted_Row = 0 
Idle = 129580 

BW Util Bottlenecks: 
RCDc_limit = 769 
RCDWRc_limit = 164 
WTRc_limit = 26 
RTWc_limit = 0 
CCDLc_limit = 4645 
rwq = 0 
CCDLc_limit_alone = 4645 
WTRc_limit_alone = 26 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135038 
n_nop = 134316 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005273 
Either_Row_CoL_Bus_Util = 0.005347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0514522
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134317 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.005273
n_activity=15840 dram_eff=0.04495
bk0: 64a 134531i bk1: 64a 134550i bk2: 64a 134499i bk3: 64a 134565i bk4: 64a 134560i bk5: 64a 134515i bk6: 64a 134587i bk7: 64a 134476i bk8: 36a 134100i bk9: 36a 134081i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.168341
Bank_Level_Parallism_Col = 1.157375
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.278229
GrpLevelPara = 1.157375 

BW Util details:
bwutil = 0.005273 
total_CMD = 135038 
util_bw = 712 
Wasted_Col = 4961 
Wasted_Row = 0 
Idle = 129365 

BW Util Bottlenecks: 
RCDc_limit = 769 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 5 
CCDLc_limit = 4764 
rwq = 0 
CCDLc_limit_alone = 4764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 5 

Commands details: 
total_CMD = 135038 
n_nop = 134317 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005273 
Either_Row_CoL_Bus_Util = 0.005339 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001387 
queue_avg = 0.054918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0549179
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134348 n_act=10 n_pre=0 n_ref_event=0 n_req=680 n_rd=584 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.005036
n_activity=15765 dram_eff=0.04313
bk0: 64a 134522i bk1: 64a 134535i bk2: 64a 134551i bk3: 64a 134530i bk4: 64a 134581i bk5: 64a 134568i bk6: 64a 134486i bk7: 64a 134488i bk8: 36a 134256i bk9: 36a 134359i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.986301
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.180378
Bank_Level_Parallism_Col = 1.170774
Bank_Level_Parallism_Ready = 1.004412
write_to_read_ratio_blp_rw_average = 0.180898
GrpLevelPara = 1.170774 

BW Util details:
bwutil = 0.005036 
total_CMD = 135038 
util_bw = 680 
Wasted_Col = 4559 
Wasted_Row = 0 
Idle = 129799 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4375 
rwq = 0 
CCDLc_limit_alone = 4375 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135038 
n_nop = 134348 
Read = 584 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 680 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005036 
Either_Row_CoL_Bus_Util = 0.005110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0363453
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=135038 n_nop=134350 n_act=10 n_pre=0 n_ref_event=0 n_req=678 n_rd=582 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.005021
n_activity=16111 dram_eff=0.04208
bk0: 62a 134613i bk1: 64a 134459i bk2: 64a 134585i bk3: 64a 134676i bk4: 64a 134529i bk5: 64a 134607i bk6: 64a 134474i bk7: 64a 134467i bk8: 36a 134326i bk9: 36a 134343i bk10: 0a 135038i bk11: 0a 135038i bk12: 0a 135038i bk13: 0a 135038i bk14: 0a 135038i bk15: 0a 135038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985251
Row_Buffer_Locality_read = 0.986254
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.198437
Bank_Level_Parallism_Col = 1.186196
Bank_Level_Parallism_Ready = 1.002950
write_to_read_ratio_blp_rw_average = 0.198034
GrpLevelPara = 1.186196 

BW Util details:
bwutil = 0.005021 
total_CMD = 135038 
util_bw = 678 
Wasted_Col = 4311 
Wasted_Row = 0 
Idle = 130049 

BW Util Bottlenecks: 
RCDc_limit = 774 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4162 
rwq = 0 
CCDLc_limit_alone = 4162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135038 
n_nop = 134350 
Read = 582 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 678 
total_req = 678 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 678 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.005021 
Either_Row_CoL_Bus_Util = 0.005095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0373228

========= L2 cache stats =========
L2_cache_bank[0]: Access = 680, Miss = 352, Miss_rate = 0.518, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[2]: Access = 680, Miss = 352, Miss_rate = 0.518, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[3]: Access = 696, Miss = 352, Miss_rate = 0.506, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[4]: Access = 684, Miss = 352, Miss_rate = 0.515, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[6]: Access = 681, Miss = 352, Miss_rate = 0.517, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 690, Miss = 352, Miss_rate = 0.510, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[8]: Access = 690, Miss = 352, Miss_rate = 0.510, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[9]: Access = 682, Miss = 352, Miss_rate = 0.516, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[10]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[11]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[12]: Access = 692, Miss = 352, Miss_rate = 0.509, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 680, Miss = 352, Miss_rate = 0.518, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[14]: Access = 689, Miss = 352, Miss_rate = 0.511, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[15]: Access = 680, Miss = 352, Miss_rate = 0.518, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[16]: Access = 680, Miss = 348, Miss_rate = 0.512, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 678, Miss = 351, Miss_rate = 0.518, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 680, Miss = 348, Miss_rate = 0.512, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[19]: Access = 670, Miss = 348, Miss_rate = 0.519, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[20]: Access = 700, Miss = 364, Miss_rate = 0.520, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[21]: Access = 695, Miss = 364, Miss_rate = 0.524, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[22]: Access = 700, Miss = 365, Miss_rate = 0.521, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[23]: Access = 688, Miss = 364, Miss_rate = 0.529, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[24]: Access = 692, Miss = 356, Miss_rate = 0.514, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[25]: Access = 701, Miss = 356, Miss_rate = 0.508, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[26]: Access = 689, Miss = 356, Miss_rate = 0.517, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[27]: Access = 701, Miss = 356, Miss_rate = 0.508, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 673, Miss = 340, Miss_rate = 0.505, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[29]: Access = 682, Miss = 340, Miss_rate = 0.499, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[30]: Access = 667, Miss = 338, Miss_rate = 0.507, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[31]: Access = 676, Miss = 340, Miss_rate = 0.503, Pending_hits = 13, Reservation_fails = 0
L2_total_cache_accesses = 21960
L2_total_cache_misses = 11266
L2_total_cache_miss_rate = 0.5130
L2_total_cache_pending_hits = 444
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 444
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=21960
icnt_total_pkts_simt_to_mem=21960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21960
Req_Network_cycles = 23147
Req_Network_injected_packets_per_cycle =       0.9487 
Req_Network_conflicts_per_cycle =       0.0447
Req_Network_conflicts_per_cycle_util =       0.1026
Req_Bank_Level_Parallism =       2.1773
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0384
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0296

Reply_Network_injected_packets_num = 21960
Reply_Network_cycles = 23147
Reply_Network_injected_packets_per_cycle =        0.9487
Reply_Network_conflicts_per_cycle =        0.9859
Reply_Network_conflicts_per_cycle_util =       2.1534
Reply_Bank_Level_Parallism =       2.0723
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0732
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1186
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1502208 (inst/sec)
gpgpu_simulation_rate = 5786 (cycle/sec)
gpgpu_silicon_slowdown = 207397x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
thread block = 0,8,0
thread block = 0,9,0
thread block = 0,10,0
thread block = 0,11,0
thread block = 0,12,0
thread block = 0,13,0
thread block = 0,14,0
thread block = 0,15,0
thread block = 0,16,0
thread block = 0,17,0
thread block = 0,18,0
thread block = 0,19,0
thread block = 0,20,0
thread block = 0,21,0
thread block = 0,22,0
thread block = 0,23,0
thread block = 0,24,0
thread block = 0,25,0
thread block = 0,26,0
thread block = 0,27,0
thread block = 0,28,0
thread block = 0,29,0
thread block = 0,30,0
thread block = 0,31,0
thread block = 0,32,0
thread block = 0,33,0
thread block = 0,34,0
thread block = 0,35,0
thread block = 0,36,0
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 45015
gpu_sim_insn = 2818400
gpu_ipc =      62.6102
gpu_tot_sim_cycle = 68162
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     129.5037
gpu_tot_issued_cta = 512
gpu_occupancy = 96.0759% 
gpu_tot_occupancy = 95.4144% 
max_total_param_size = 0
gpu_stall_dramfull = 169
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8654
partiton_level_parallism_total  =       0.8937
partiton_level_parallism_util =       1.7779
partiton_level_parallism_util_total  =       1.9038
L2_BW  =      33.2314 GB/Sec
L2_BW_total  =      34.3179 GB/Sec
gpu_total_sim_rate=882723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12980, Miss = 4142, Miss_rate = 0.319, Pending_hits = 1202, Reservation_fails = 4552
	L1D_cache_core[1]: Access = 11001, Miss = 3546, Miss_rate = 0.322, Pending_hits = 1040, Reservation_fails = 4177
	L1D_cache_core[2]: Access = 10980, Miss = 3522, Miss_rate = 0.321, Pending_hits = 1053, Reservation_fails = 4266
	L1D_cache_core[3]: Access = 11176, Miss = 3629, Miss_rate = 0.325, Pending_hits = 1065, Reservation_fails = 4209
	L1D_cache_core[4]: Access = 11078, Miss = 3602, Miss_rate = 0.325, Pending_hits = 1027, Reservation_fails = 3741
	L1D_cache_core[5]: Access = 11078, Miss = 3561, Miss_rate = 0.321, Pending_hits = 1062, Reservation_fails = 4303
	L1D_cache_core[6]: Access = 12542, Miss = 4060, Miss_rate = 0.324, Pending_hits = 1174, Reservation_fails = 4590
	L1D_cache_core[7]: Access = 12882, Miss = 4128, Miss_rate = 0.320, Pending_hits = 1152, Reservation_fails = 3931
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 30190
	L1D_total_cache_miss_rate = 0.3221
	L1D_total_cache_pending_hits = 8775
	L1D_total_cache_reservation_fails = 33769
	L1D_cache_data_port_util = 0.124
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8775
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25671
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8046
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 898, 898, 898, 898, 898, 898, 898, 898, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 1026, 898, 898, 898, 898, 898, 898, 898, 898, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 16572
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28142
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2391
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14181
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1168570	W0_Idle:62735	W0_Scoreboard:233620	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87575	WS1:87552	WS2:87552	WS3:87552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 225136 {8:28142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1125680 {40:28142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 968 
max_icnt2mem_latency = 338 
maxmrqlatency = 42 
max_icnt2sh_latency = 140 
averagemflatency = 385 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 4 
mrq_lat_table:17283 	1158 	590 	455 	419 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32491 	7813 	20612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	50525 	9290 	1095 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	47067 	7930 	3220 	1756 	807 	123 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	46 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     26080     25985      6080      6070     12457     12462     15809     15807      8066      8141      5434      5382     13239     13260     20328     20332 
dram[1]:     26054     26044      6075      6077     12454     12453     15796     15799      8099      8074      5381      5401     13250     13246     20315     20322 
dram[2]:     26545     25995      6083      6071     12443     12447     15815     15821      8073      8143      5413      5393     13237     13241     20788     20804 
dram[3]:     25972     25981     33615      6082     12442     12438     15810     15813      8115      8143      5395      5381     13228     13227     20321     20320 
dram[4]:     26620     26635      6060      6059     12478     12483     15797     15788      7949      7968      5296      5293     13273     13272     20233     20230 
dram[5]:     26586     26585      6050      6049     12479     12481     15812     15814      7898      7954      5372      5394     13240     13234     20238     20246 
dram[6]:     26652     26657      6051      6063     12470     12475     15783     15781      8040      8156      5299      5297     13247     13246     20316     20291 
dram[7]:     26662     26653      6065      6054     12466     12472     15787     15792      8044      8055      5405      5408     13256     13253     20256     20324 
dram[8]:     26547     26610     33032     33042     12499     12513     15842     15837     11113     10988      5380      5328     13219     13224     20202     20213 
dram[9]:     26552     26548     33028     33044     12501     12500     15821     15838     11054     11171      5355      5306     13293     13222     20196     20208 
dram[10]:     26641     26639     33005     33038     12491     12495     15856     15863      7791      7830      5309      5305     13292     13289     20232     20243 
dram[11]:     26617     26616     33015     33027     12477     12473     15834     15860      7750      7774      5327      5342     13275     13305     20212     20221 
dram[12]:     26601     26587     33623     33636     12527     12524     15823     15826      8136      8135      5311      5358     13214     13230     20269     20194 
dram[13]:     26470     26467     33614     33630     12531     12535     15817     15819      8140      8169      5314      5311     13210     13215     20279     20273 
dram[14]:     26586     26582     33603     33610     12528     12526     15839     15823     10857     10883      5305      5380     13204     13200     20184     20199 
dram[15]:     26591     26590     33038     33618     12518     12522     15825     15826     10970     11061      5333      5313     13229     13209     20190     20187 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 111.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 108.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 19978/305 = 65.501640
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:       1198      1206      1471      1562      1537      1497      1510      1504       925       916       969       997       968       932       951       945
dram[1]:       1232      1214      1473      1566      1526      1482      1503      1515       928       922       962      1023       966       934       946       947
dram[2]:       1201      1237      1473      1543      1524      1492      1499      1519       937       928       954       999      1003       927       943       957
dram[3]:       1192      1210      1444      1536      1525      1493      1513      1517       930       919       954      1004       995       923       960       936
dram[4]:       1205      1229      1495      1509      1507      1522      1498      1512       916       930       955       981       938       939       971       930
dram[5]:       1204      1223      1536      1533      1515      1519      1506      1507       908       921       969       951       947       935       969       924
dram[6]:       1201      1225      1504      1521      1507      1511      1494      1507       908       939       965       974       963       957       980       934
dram[7]:       1227      1230      1504      1492      1519      1502      1504      1500       913       936       980       975       964       951       979       929
dram[8]:       1193      1196      1518      1444      1473      1515      1488      1486       937       915      1020       946       933       987       956       939
dram[9]:       1195      1204      1521      1434      1469      1524      1509      1487       914       929      1013       941       932       980       946       973
dram[10]:       1210      1190      1512      1445      1476      1505      1537      1531       878       894       993       950       934       988       950       945
dram[11]:       1189      1193      1512      1444      1486      1516      1489      1504       881       889       986       955       933       980       933       968
dram[12]:       1234      1216      1486      1484      1515      1510      1485      1493       961       935       975       962       949       948       936       982
dram[13]:       1231      1206      1478      1487      1490      1541      1490      1490       946       935       977       993       943       964       926       979
dram[14]:       1205      1194      1498      1481      1509      1519      1506      1474       992       979       968       963       955       962       934       979
dram[15]:       1235      1252      1485      1486      1512      1491      1510      1485      1117       997       996      1016       948       943       929       969
maximum mf latency per bank:
dram[0]:        723       717       704       702       679       678       675       678       716       746       794       792       730       745       744       744
dram[1]:        725       736       685       706       683       678       678       685       784       776       786       804       736       736       765       721
dram[2]:        725       729       698       685       673       683       679       685       710       698       771       786       748       720       713       721
dram[3]:        727       722       688       691       676       674       682       687       704       700       772       750       738       712       726       711
dram[4]:        722       723       713       699       690       679       679       686       738       744       752       730       721       749       738       744
dram[5]:        733       731       712       700       675       683       696       685       699       699       746       746       711       716       739       737
dram[6]:        734       723       710       697       682       684       673       663       688       743       773       766       734       735       728       726
dram[7]:        730       732       724       719       683       682       674       677       704       720       766       795       722       727       729       734
dram[8]:        744       769       724       705       668       664       685       682       697       689       739       768       735       731       719       734
dram[9]:        734       747       715       709       672       681       674       678       714       697       772       760       764       736       758       716
dram[10]:        741       736       707       714       666       667       703       704       729       744       771       748       746       758       739       728
dram[11]:        725       724       701       719       668       664       678       684       737       684       769       769       750       739       723       721
dram[12]:        718       725       713       713       689       686       687       691       728       692       750       748       737       734       739       733
dram[13]:        743       712       704       701       694       701       683       698       715       720       746       772       725       717       748       738
dram[14]:        723       720       710       701       694       686       688       677       707       729       758       748       716       722       739       741
dram[15]:        730       727       720       696       684       675       680       686       836       966       905       968       710       711       750       732
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396395 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003138
n_activity=35969 dram_eff=0.0347
bk0: 128a 396530i bk1: 128a 396568i bk2: 64a 397241i bk3: 64a 397256i bk4: 64a 397150i bk5: 64a 397128i bk6: 64a 397201i bk7: 64a 397214i bk8: 48a 396761i bk9: 48a 396792i bk10: 64a 397226i bk11: 64a 397249i bk12: 64a 397289i bk13: 64a 397310i bk14: 64a 397309i bk15: 64a 397276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.156449
Bank_Level_Parallism_Col = 1.154946
Bank_Level_Parallism_Ready = 1.005609
write_to_read_ratio_blp_rw_average = 0.149228
GrpLevelPara = 1.154946 

BW Util details:
bwutil = 0.003138 
total_CMD = 397663 
util_bw = 1248 
Wasted_Col = 7509 
Wasted_Row = 198 
Idle = 388708 

BW Util Bottlenecks: 
RCDc_limit = 1554 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6912 
rwq = 0 
CCDLc_limit_alone = 6912 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397663 
n_nop = 396395 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.003138 
Either_Row_CoL_Bus_Util = 0.003189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0233464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396395 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003138
n_activity=34884 dram_eff=0.03578
bk0: 128a 396606i bk1: 128a 396700i bk2: 64a 397156i bk3: 64a 397061i bk4: 64a 397126i bk5: 64a 397140i bk6: 64a 397174i bk7: 64a 397195i bk8: 48a 396756i bk9: 48a 396800i bk10: 64a 397354i bk11: 64a 397253i bk12: 64a 397256i bk13: 64a 397292i bk14: 64a 397241i bk15: 64a 397324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.227417
Bank_Level_Parallism_Col = 1.209974
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.151038
GrpLevelPara = 1.209974 

BW Util details:
bwutil = 0.003138 
total_CMD = 397663 
util_bw = 1248 
Wasted_Col = 7144 
Wasted_Row = 99 
Idle = 389172 

BW Util Bottlenecks: 
RCDc_limit = 1545 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6932 
rwq = 0 
CCDLc_limit_alone = 6932 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397663 
n_nop = 396395 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.003138 
Either_Row_CoL_Bus_Util = 0.003189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0215509
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396395 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003138
n_activity=35774 dram_eff=0.03489
bk0: 128a 396666i bk1: 128a 396644i bk2: 64a 397126i bk3: 64a 397129i bk4: 64a 397110i bk5: 64a 397095i bk6: 64a 397246i bk7: 64a 397250i bk8: 48a 396807i bk9: 48a 396923i bk10: 64a 397260i bk11: 64a 397325i bk12: 64a 397325i bk13: 64a 397297i bk14: 64a 397306i bk15: 64a 397220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.169265
Bank_Level_Parallism_Col = 1.157039
Bank_Level_Parallism_Ready = 1.004006
write_to_read_ratio_blp_rw_average = 0.139032
GrpLevelPara = 1.157039 

BW Util details:
bwutil = 0.003138 
total_CMD = 397663 
util_bw = 1248 
Wasted_Col = 7314 
Wasted_Row = 99 
Idle = 389002 

BW Util Bottlenecks: 
RCDc_limit = 1546 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6726 
rwq = 0 
CCDLc_limit_alone = 6726 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397663 
n_nop = 396395 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.003138 
Either_Row_CoL_Bus_Util = 0.003189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0195241
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396391 n_act=19 n_pre=3 n_ref_event=0 n_req=1251 n_rd=1123 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003146
n_activity=36300 dram_eff=0.03446
bk0: 128a 396596i bk1: 128a 396626i bk2: 67a 396878i bk3: 64a 397133i bk4: 64a 397138i bk5: 64a 397114i bk6: 64a 397224i bk7: 64a 397230i bk8: 48a 396833i bk9: 48a 396870i bk10: 64a 397336i bk11: 64a 397264i bk12: 64a 397255i bk13: 64a 397265i bk14: 64a 397370i bk15: 64a 397263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984812
Row_Buffer_Locality_read = 0.984862
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.214908
Bank_Level_Parallism_Col = 1.196193
Bank_Level_Parallism_Ready = 1.002398
write_to_read_ratio_blp_rw_average = 0.149435
GrpLevelPara = 1.196193 

BW Util details:
bwutil = 0.003146 
total_CMD = 397663 
util_bw = 1251 
Wasted_Col = 7164 
Wasted_Row = 198 
Idle = 389050 

BW Util Bottlenecks: 
RCDc_limit = 1653 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6759 
rwq = 0 
CCDLc_limit_alone = 6759 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397663 
n_nop = 396391 
Read = 1123 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1251 
total_req = 1251 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1251 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003146 
Either_Row_CoL_Bus_Util = 0.003199 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000786 
queue_avg = 0.021740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0217395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396395 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003138
n_activity=36617 dram_eff=0.03408
bk0: 128a 396723i bk1: 128a 396738i bk2: 64a 397059i bk3: 64a 397190i bk4: 64a 397166i bk5: 64a 397095i bk6: 64a 397120i bk7: 64a 397224i bk8: 48a 396794i bk9: 48a 396890i bk10: 64a 397205i bk11: 64a 397347i bk12: 64a 397222i bk13: 64a 397304i bk14: 64a 397315i bk15: 64a 397384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.202864
Bank_Level_Parallism_Col = 1.180708
Bank_Level_Parallism_Ready = 1.004006
write_to_read_ratio_blp_rw_average = 0.142149
GrpLevelPara = 1.180708 

BW Util details:
bwutil = 0.003138 
total_CMD = 397663 
util_bw = 1248 
Wasted_Col = 7033 
Wasted_Row = 99 
Idle = 389283 

BW Util Bottlenecks: 
RCDc_limit = 1554 
RCDWRc_limit = 160 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6610 
rwq = 0 
CCDLc_limit_alone = 6610 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397663 
n_nop = 396395 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.003138 
Either_Row_CoL_Bus_Util = 0.003189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0182416
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396395 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003138
n_activity=35500 dram_eff=0.03515
bk0: 128a 396719i bk1: 128a 396737i bk2: 64a 397141i bk3: 64a 397163i bk4: 64a 397178i bk5: 64a 397158i bk6: 64a 397235i bk7: 64a 397144i bk8: 48a 396814i bk9: 48a 396647i bk10: 64a 397346i bk11: 64a 397257i bk12: 64a 397270i bk13: 64a 397262i bk14: 64a 397269i bk15: 64a 397288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.201739
Bank_Level_Parallism_Col = 1.178529
Bank_Level_Parallism_Ready = 1.003205
write_to_read_ratio_blp_rw_average = 0.166389
GrpLevelPara = 1.178529 

BW Util details:
bwutil = 0.003138 
total_CMD = 397663 
util_bw = 1248 
Wasted_Col = 7164 
Wasted_Row = 99 
Idle = 389152 

BW Util Bottlenecks: 
RCDc_limit = 1530 
RCDWRc_limit = 165 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6731 
rwq = 0 
CCDLc_limit_alone = 6731 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397663 
n_nop = 396395 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.003138 
Either_Row_CoL_Bus_Util = 0.003189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0200144
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396395 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003138
n_activity=35679 dram_eff=0.03498
bk0: 128a 396658i bk1: 128a 396621i bk2: 64a 397198i bk3: 64a 397266i bk4: 64a 397138i bk5: 64a 397124i bk6: 64a 397064i bk7: 64a 397102i bk8: 48a 396669i bk9: 48a 396769i bk10: 64a 397322i bk11: 64a 397307i bk12: 64a 397316i bk13: 64a 397211i bk14: 64a 397267i bk15: 64a 397316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.183333
Bank_Level_Parallism_Col = 1.163626
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.148689
GrpLevelPara = 1.163626 

BW Util details:
bwutil = 0.003138 
total_CMD = 397663 
util_bw = 1248 
Wasted_Col = 7533 
Wasted_Row = 99 
Idle = 388783 

BW Util Bottlenecks: 
RCDc_limit = 1550 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7036 
rwq = 0 
CCDLc_limit_alone = 7036 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397663 
n_nop = 396395 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.003138 
Either_Row_CoL_Bus_Util = 0.003189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.019597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396396 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003138
n_activity=35064 dram_eff=0.03559
bk0: 128a 396664i bk1: 128a 396628i bk2: 64a 397131i bk3: 64a 397155i bk4: 64a 397246i bk5: 64a 397178i bk6: 64a 397129i bk7: 64a 397141i bk8: 48a 396673i bk9: 48a 396677i bk10: 64a 397345i bk11: 64a 397300i bk12: 64a 397251i bk13: 64a 397270i bk14: 64a 397304i bk15: 64a 397347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.184827
Bank_Level_Parallism_Col = 1.168951
Bank_Level_Parallism_Ready = 1.002404
write_to_read_ratio_blp_rw_average = 0.157780
GrpLevelPara = 1.168951 

BW Util details:
bwutil = 0.003138 
total_CMD = 397663 
util_bw = 1248 
Wasted_Col = 7445 
Wasted_Row = 99 
Idle = 388871 

BW Util Bottlenecks: 
RCDc_limit = 1546 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6986 
rwq = 0 
CCDLc_limit_alone = 6986 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397663 
n_nop = 396396 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.003138 
Either_Row_CoL_Bus_Util = 0.003186 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000789 
queue_avg = 0.020203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.020203
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396396 n_act=20 n_pre=4 n_ref_event=0 n_req=1243 n_rd=1115 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003126
n_activity=36662 dram_eff=0.0339
bk0: 124a 396757i bk1: 124a 396765i bk2: 68a 396876i bk3: 68a 396923i bk4: 64a 397165i bk5: 64a 397084i bk6: 64a 397163i bk7: 64a 397155i bk8: 47a 396517i bk9: 44a 396655i bk10: 64a 397332i bk11: 64a 397397i bk12: 64a 397376i bk13: 64a 397285i bk14: 64a 397302i bk15: 64a 397242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983910
Row_Buffer_Locality_read = 0.983856
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.146947
Bank_Level_Parallism_Col = 1.130771
Bank_Level_Parallism_Ready = 1.009654
write_to_read_ratio_blp_rw_average = 0.188970
GrpLevelPara = 1.130662 

BW Util details:
bwutil = 0.003126 
total_CMD = 397663 
util_bw = 1243 
Wasted_Col = 7953 
Wasted_Row = 270 
Idle = 388197 

BW Util Bottlenecks: 
RCDc_limit = 1745 
RCDWRc_limit = 166 
WTRc_limit = 9 
RTWc_limit = 115 
CCDLc_limit = 6935 
rwq = 0 
CCDLc_limit_alone = 6921 
WTRc_limit_alone = 9 
RTWc_limit_alone = 101 

Commands details: 
total_CMD = 397663 
n_nop = 396396 
Read = 1115 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1243 
total_req = 1243 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1243 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003126 
Either_Row_CoL_Bus_Util = 0.003186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0262308
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396400 n_act=20 n_pre=4 n_ref_event=0 n_req=1240 n_rd=1112 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003118
n_activity=36289 dram_eff=0.03417
bk0: 124a 396693i bk1: 124a 396733i bk2: 68a 396937i bk3: 68a 396969i bk4: 64a 397096i bk5: 64a 397211i bk6: 64a 397181i bk7: 64a 397155i bk8: 44a 396696i bk9: 44a 396581i bk10: 64a 397243i bk11: 64a 397295i bk12: 64a 397316i bk13: 64a 397261i bk14: 64a 397325i bk15: 64a 397264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.144478
Bank_Level_Parallism_Col = 1.125162
Bank_Level_Parallism_Ready = 1.004032
write_to_read_ratio_blp_rw_average = 0.170950
GrpLevelPara = 1.124946 

BW Util details:
bwutil = 0.003118 
total_CMD = 397663 
util_bw = 1240 
Wasted_Col = 8034 
Wasted_Row = 243 
Idle = 388146 

BW Util Bottlenecks: 
RCDc_limit = 1748 
RCDWRc_limit = 166 
WTRc_limit = 9 
RTWc_limit = 200 
CCDLc_limit = 6886 
rwq = 0 
CCDLc_limit_alone = 6858 
WTRc_limit_alone = 9 
RTWc_limit_alone = 172 

Commands details: 
total_CMD = 397663 
n_nop = 396400 
Read = 1112 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1240 
total_req = 1240 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1240 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003118 
Either_Row_CoL_Bus_Util = 0.003176 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000792 
queue_avg = 0.024737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.024737
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396367 n_act=20 n_pre=4 n_ref_event=0 n_req=1272 n_rd=1112 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.003199
n_activity=37302 dram_eff=0.0341
bk0: 124a 396737i bk1: 124a 396716i bk2: 68a 396988i bk3: 68a 396977i bk4: 64a 397205i bk5: 64a 397024i bk6: 64a 397226i bk7: 64a 397183i bk8: 44a 396666i bk9: 44a 396659i bk10: 64a 397312i bk11: 64a 397407i bk12: 64a 397342i bk13: 64a 397333i bk14: 64a 397270i bk15: 64a 397324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984277
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.190643
Bank_Level_Parallism_Col = 1.163592
Bank_Level_Parallism_Ready = 1.001572
write_to_read_ratio_blp_rw_average = 0.203852
GrpLevelPara = 1.163592 

BW Util details:
bwutil = 0.003199 
total_CMD = 397663 
util_bw = 1272 
Wasted_Col = 7358 
Wasted_Row = 198 
Idle = 388835 

BW Util Bottlenecks: 
RCDc_limit = 1738 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6660 
rwq = 0 
CCDLc_limit_alone = 6660 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397663 
n_nop = 396367 
Read = 1112 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1272 
total_req = 1272 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1272 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003199 
Either_Row_CoL_Bus_Util = 0.003259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0209977
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396366 n_act=20 n_pre=4 n_ref_event=0 n_req=1273 n_rd=1113 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.003201
n_activity=37595 dram_eff=0.03386
bk0: 125a 396465i bk1: 124a 396740i bk2: 68a 396920i bk3: 68a 396913i bk4: 64a 397148i bk5: 64a 397149i bk6: 64a 397243i bk7: 64a 397164i bk8: 44a 397005i bk9: 44a 396528i bk10: 64a 397306i bk11: 64a 397304i bk12: 64a 397335i bk13: 64a 397318i bk14: 64a 397353i bk15: 64a 397356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984289
Row_Buffer_Locality_read = 0.983827
Row_Buffer_Locality_write = 0.987500
Bank_Level_Parallism = 1.173601
Bank_Level_Parallism_Col = 1.145520
Bank_Level_Parallism_Ready = 1.006284
write_to_read_ratio_blp_rw_average = 0.165857
GrpLevelPara = 1.145520 

BW Util details:
bwutil = 0.003201 
total_CMD = 397663 
util_bw = 1273 
Wasted_Col = 7590 
Wasted_Row = 198 
Idle = 388602 

BW Util Bottlenecks: 
RCDc_limit = 1745 
RCDWRc_limit = 165 
WTRc_limit = 128 
RTWc_limit = 58 
CCDLc_limit = 6571 
rwq = 0 
CCDLc_limit_alone = 6571 
WTRc_limit_alone = 128 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 397663 
n_nop = 396366 
Read = 1113 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1273 
total_req = 1273 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1273 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003201 
Either_Row_CoL_Bus_Util = 0.003262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0184302
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396383 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003158
n_activity=36567 dram_eff=0.03435
bk0: 128a 396692i bk1: 128a 396646i bk2: 68a 396904i bk3: 68a 396938i bk4: 64a 397218i bk5: 64a 397254i bk6: 64a 397211i bk7: 64a 397102i bk8: 48a 396669i bk9: 48a 396610i bk10: 64a 397270i bk11: 64a 397258i bk12: 64a 397255i bk13: 64a 397284i bk14: 64a 397352i bk15: 64a 397344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.175254
Bank_Level_Parallism_Col = 1.149850
Bank_Level_Parallism_Ready = 1.002388
write_to_read_ratio_blp_rw_average = 0.164027
GrpLevelPara = 1.149850 

BW Util details:
bwutil = 0.003158 
total_CMD = 397663 
util_bw = 1256 
Wasted_Col = 7785 
Wasted_Row = 197 
Idle = 388425 

BW Util Bottlenecks: 
RCDc_limit = 1744 
RCDWRc_limit = 164 
WTRc_limit = 26 
RTWc_limit = 0 
CCDLc_limit = 6992 
rwq = 0 
CCDLc_limit_alone = 6992 
WTRc_limit_alone = 26 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397663 
n_nop = 396383 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003158 
Either_Row_CoL_Bus_Util = 0.003219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0252752
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396384 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.003158
n_activity=35907 dram_eff=0.03498
bk0: 128a 396614i bk1: 128a 396698i bk2: 68a 396912i bk3: 68a 396950i bk4: 64a 397185i bk5: 64a 397140i bk6: 64a 397212i bk7: 64a 397101i bk8: 48a 396637i bk9: 48a 396647i bk10: 64a 397298i bk11: 64a 397392i bk12: 64a 397248i bk13: 64a 397247i bk14: 64a 397305i bk15: 64a 397343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.209223
Bank_Level_Parallism_Col = 1.181684
Bank_Level_Parallism_Ready = 1.004777
write_to_read_ratio_blp_rw_average = 0.178515
GrpLevelPara = 1.181684 

BW Util details:
bwutil = 0.003158 
total_CMD = 397663 
util_bw = 1256 
Wasted_Col = 7588 
Wasted_Row = 199 
Idle = 388620 

BW Util Bottlenecks: 
RCDc_limit = 1730 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 5 
CCDLc_limit = 7047 
rwq = 0 
CCDLc_limit_alone = 7047 
WTRc_limit_alone = 0 
RTWc_limit_alone = 5 

Commands details: 
total_CMD = 397663 
n_nop = 396384 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003158 
Either_Row_CoL_Bus_Util = 0.003216 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000782 
queue_avg = 0.027335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0273347
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396416 n_act=20 n_pre=4 n_ref_event=0 n_req=1224 n_rd=1128 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.003078
n_activity=36154 dram_eff=0.03386
bk0: 128a 396685i bk1: 128a 396686i bk2: 68a 396924i bk3: 68a 396915i bk4: 64a 397206i bk5: 64a 397193i bk6: 64a 397111i bk7: 64a 397113i bk8: 48a 396809i bk9: 48a 396944i bk10: 64a 397338i bk11: 64a 397253i bk12: 64a 397207i bk13: 64a 397315i bk14: 64a 397389i bk15: 64a 397288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983660
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.208646
Bank_Level_Parallism_Col = 1.180978
Bank_Level_Parallism_Ready = 1.004902
write_to_read_ratio_blp_rw_average = 0.112164
GrpLevelPara = 1.180978 

BW Util details:
bwutil = 0.003078 
total_CMD = 397663 
util_bw = 1224 
Wasted_Col = 7229 
Wasted_Row = 198 
Idle = 389012 

BW Util Bottlenecks: 
RCDc_limit = 1728 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6626 
rwq = 0 
CCDLc_limit_alone = 6626 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397663 
n_nop = 396416 
Read = 1128 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1224 
total_req = 1224 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1224 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003078 
Either_Row_CoL_Bus_Util = 0.003136 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000802 
queue_avg = 0.022346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0223456
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=397663 n_nop=396412 n_act=20 n_pre=4 n_ref_event=0 n_req=1227 n_rd=1131 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.003086
n_activity=36280 dram_eff=0.03382
bk0: 128a 396792i bk1: 128a 396655i bk2: 68a 396989i bk3: 68a 397061i bk4: 64a 397154i bk5: 64a 397232i bk6: 64a 397099i bk7: 64a 397092i bk8: 51a 396880i bk9: 48a 396909i bk10: 64a 397309i bk11: 64a 397182i bk12: 64a 397296i bk13: 64a 397274i bk14: 64a 397306i bk15: 64a 397311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983700
Row_Buffer_Locality_read = 0.984085
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.187176
Bank_Level_Parallism_Col = 1.166786
Bank_Level_Parallism_Ready = 1.003260
write_to_read_ratio_blp_rw_average = 0.117668
GrpLevelPara = 1.166786 

BW Util details:
bwutil = 0.003086 
total_CMD = 397663 
util_bw = 1227 
Wasted_Col = 7173 
Wasted_Row = 271 
Idle = 388992 

BW Util Bottlenecks: 
RCDc_limit = 1747 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6436 
rwq = 0 
CCDLc_limit_alone = 6436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397663 
n_nop = 396412 
Read = 1131 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1227 
total_req = 1227 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1227 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003086 
Either_Row_CoL_Bus_Util = 0.003146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0183975

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1886, Miss = 624, Miss_rate = 0.331, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 1915, Miss = 624, Miss_rate = 0.326, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[2]: Access = 1887, Miss = 624, Miss_rate = 0.331, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[3]: Access = 1922, Miss = 624, Miss_rate = 0.325, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 1897, Miss = 624, Miss_rate = 0.329, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[5]: Access = 1916, Miss = 624, Miss_rate = 0.326, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 1897, Miss = 627, Miss_rate = 0.331, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 1911, Miss = 624, Miss_rate = 0.327, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[8]: Access = 1910, Miss = 624, Miss_rate = 0.327, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 1896, Miss = 624, Miss_rate = 0.329, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[10]: Access = 1913, Miss = 624, Miss_rate = 0.326, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[11]: Access = 1897, Miss = 624, Miss_rate = 0.329, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[12]: Access = 1915, Miss = 624, Miss_rate = 0.326, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[13]: Access = 1892, Miss = 624, Miss_rate = 0.330, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[14]: Access = 1914, Miss = 624, Miss_rate = 0.326, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 1890, Miss = 624, Miss_rate = 0.330, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[16]: Access = 1892, Miss = 620, Miss_rate = 0.328, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[17]: Access = 1882, Miss = 623, Miss_rate = 0.331, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[18]: Access = 1892, Miss = 620, Miss_rate = 0.328, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[19]: Access = 1871, Miss = 620, Miss_rate = 0.331, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[20]: Access = 1910, Miss = 636, Miss_rate = 0.333, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[21]: Access = 1901, Miss = 636, Miss_rate = 0.335, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[22]: Access = 1911, Miss = 637, Miss_rate = 0.333, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[23]: Access = 1891, Miss = 636, Miss_rate = 0.336, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[24]: Access = 1916, Miss = 628, Miss_rate = 0.328, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[25]: Access = 1933, Miss = 628, Miss_rate = 0.325, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[26]: Access = 1915, Miss = 628, Miss_rate = 0.328, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[27]: Access = 1931, Miss = 628, Miss_rate = 0.325, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[28]: Access = 1894, Miss = 612, Miss_rate = 0.323, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[29]: Access = 1908, Miss = 612, Miss_rate = 0.321, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[30]: Access = 1885, Miss = 612, Miss_rate = 0.325, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[31]: Access = 1926, Miss = 615, Miss_rate = 0.319, Pending_hits = 24, Reservation_fails = 364
L2_total_cache_accesses = 60916
L2_total_cache_misses = 19978
L2_total_cache_miss_rate = 0.3280
L2_total_cache_pending_hits = 617
L2_total_cache_reservation_fails = 364
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 617
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 617
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 364
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=60916
icnt_total_pkts_simt_to_mem=60916
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 60916
Req_Network_cycles = 68162
Req_Network_injected_packets_per_cycle =       0.8937 
Req_Network_conflicts_per_cycle =       0.0332
Req_Network_conflicts_per_cycle_util =       0.0707
Req_Bank_Level_Parallism =       1.9044
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0224
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0286

Reply_Network_injected_packets_num = 60916
Reply_Network_cycles = 68162
Reply_Network_injected_packets_per_cycle =        0.8937
Reply_Network_conflicts_per_cycle =        0.7297
Reply_Network_conflicts_per_cycle_util =       1.4944
Reply_Bank_Level_Parallism =       1.8302
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0627
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1117
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 882723 (inst/sec)
gpgpu_simulation_rate = 6816 (cycle/sec)
gpgpu_silicon_slowdown = 176056x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
