
# References

[1] Zwolonski M., Digital System Design with SystemVerilog., Prentice Hall, 2021

[2] EDA Playground., https://www.edaplayground.com/, accessed 10 September 2021

[3] An introduction to SystemVerilog Operators., https://www.fpgatutorial.com/systemverilog-operators/, accessed 25 September 2021

[4] SystemVerilog (Wikipedia page), https://en.wikipedia.org/wiki/SystemVerilog, accessed 25 September 2021

[5] Verilog (Wikipedia Page), https://en.wikipedia.org/wiki/Verilog, accessed 25 September 2021

[6] SystemVerilog., https://www.asic-world.com/systemverilog, accessed 27 September 2021

[7] https://www.systemverilog.io/, accessed 29 September 2021

[8] Verilog HDL Synthesis Attributes and Directives., https://www.intel.com/content/www/us/en/programmable/quartushelp/17.0/hdl/vlog/vlog_file_dir.htm, accessed 14th Feb. 2022

