// Seed: 1497693206
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_0 = 0;
  inout wand id_2;
  input wire id_1;
  assign id_2 = -1 ? id_4 && id_5 && 1 : -1;
  parameter id_6 = 1;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd22,
    parameter id_3 = 32'd65
) (
    input tri _id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 _id_3,
    output supply1 id_4
);
  assign id_4 = id_1 & -1'b0 & 1'b0;
  wire  [id_0 : -1 'b0] id_6;
  logic [ 1 'b0 : id_3] id_7;
  assign id_7 = -1;
  wire id_8;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_6,
      id_6,
      id_8
  );
endmodule
