// Seed: 3556040286
module module_0 (
    input  wire id_0,
    output tri  id_1,
    output tri0 id_2,
    input  tri0 id_3,
    output tri1 id_4
);
  assign module_2.type_25 = 0;
  assign module_1.type_1 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    output wor   id_0,
    input  tri   id_1,
    output uwire id_2,
    output uwire id_3
);
  wire id_5;
  wand id_6;
  assign id_3 = 1;
  assign id_2 = (id_0++);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_0
  );
  wor id_7 = 1'b0;
  assign id_6 = id_1;
endmodule
module module_2 (
    input wire id_0,
    input uwire id_1,
    input tri0 id_2,
    output uwire id_3,
    input wor id_4,
    output tri0 id_5,
    output wor id_6,
    input uwire id_7,
    input uwire id_8,
    input tri1 id_9,
    output tri0 id_10,
    output uwire id_11,
    output wire id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri0 id_15,
    input tri id_16,
    input wire id_17,
    input tri1 id_18,
    output wor id_19,
    output supply0 id_20
);
  assign id_19 = id_16;
  module_0 modCall_1 (
      id_0,
      id_19,
      id_14,
      id_8,
      id_3
  );
  wire id_22;
  xnor primCall (id_3, id_0, id_9, id_2, id_4, id_8, id_17, id_16, id_1, id_7, id_13, id_18, id_15);
endmodule
