Analysis & Synthesis report for experiment4
Mon Nov 30 15:00:49 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |experiment4|top_state
 11. State Machine - |experiment4|Milestone2:Milestone2_unit|m2_state
 12. State Machine - |experiment4|Milestone1:Milestone1_unit|state
 13. State Machine - |experiment4|UART_SRAM_interface:UART_unit|UART_SRAM_state
 14. State Machine - |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state
 15. State Machine - |experiment4|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_ucl2:auto_generated
 22. Source assignments for Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_dcl2:auto_generated
 23. Source assignments for Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_tcl2:auto_generated
 24. Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit
 25. Parameter Settings for User Entity Instance: SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2|altsyncram:altsyncram_component
 29. Parameter Settings for Inferred Entity Instance: Milestone2:Milestone2_unit|lpm_mult:Mult2
 30. Parameter Settings for Inferred Entity Instance: Milestone2:Milestone2_unit|lpm_mult:Mult3
 31. Parameter Settings for Inferred Entity Instance: Milestone2:Milestone2_unit|lpm_mult:Mult0
 32. Parameter Settings for Inferred Entity Instance: Milestone2:Milestone2_unit|lpm_mult:Mult1
 33. altpll Parameter Settings by Entity Instance
 34. altsyncram Parameter Settings by Entity Instance
 35. lpm_mult Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "convert_hex_to_seven_segment:unit3"
 37. Port Connectivity Checks: "Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2"
 38. Port Connectivity Checks: "Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1"
 39. Port Connectivity Checks: "Milestone1:Milestone1_unit"
 40. Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX"
 41. Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 30 15:00:49 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; experiment4                                 ;
; Top-level Entity Name              ; experiment4                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,984                                       ;
;     Total combinational functions  ; 1,716                                       ;
;     Dedicated logic registers      ; 825                                         ;
; Total registers                    ; 825                                         ;
; Total pins                         ; 160                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,288                                      ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; experiment4        ; experiment4        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+------------------------------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                              ; Library ;
+------------------------------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------+---------+
; ../rtl/Clock_100_PLL.v                                                 ; yes             ; User Wizard-Generated File       ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Clock_100_PLL.v                 ;         ;
; ../rtl/convert_hex_to_seven_segment.sv                                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/convert_hex_to_seven_segment.sv ;         ;
; ../rtl/experiment4.sv                                                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv                  ;         ;
; ../rtl/UART_receive_controller.sv                                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/UART_receive_controller.sv      ;         ;
; ../rtl/SRAM_controller.sv                                              ; yes             ; User SystemVerilog HDL File      ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/SRAM_controller.sv              ;         ;
; ../rtl/VGA_controller.sv                                               ; yes             ; User SystemVerilog HDL File      ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/VGA_controller.sv               ;         ;
; ../rtl/PB_controller.sv                                                ; yes             ; User SystemVerilog HDL File      ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/PB_controller.sv                ;         ;
; ../rtl/UART_SRAM_interface.sv                                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/UART_SRAM_interface.sv          ;         ;
; ../rtl/VGA_SRAM_interface.sv                                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/VGA_SRAM_interface.sv           ;         ;
; ../rtl/Milestone1.sv                                                   ; yes             ; User SystemVerilog HDL File      ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv                   ;         ;
; ../rtl/Milestone2.sv                                                   ; yes             ; User SystemVerilog HDL File      ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv                   ;         ;
; ../rtl/dual_port_RAM_S.mif                                             ; yes             ; User Memory Initialization File  ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_S.mif             ;         ;
; ../rtl/dual_port_RAM_C.mif                                             ; yes             ; User Memory Initialization File  ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_C.mif             ;         ;
; ../rtl/dual_port_RAM_T.mif                                             ; yes             ; User Memory Initialization File  ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_T.mif             ;         ;
; ../rtl/dual_port_RAM_C.v                                               ; yes             ; User Wizard-Generated File       ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_C.v               ;         ;
; ../rtl/dual_port_RAM_T.v                                               ; yes             ; User Wizard-Generated File       ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_T.v               ;         ;
; ../rtl/dual_port_RAM_S.v                                               ; yes             ; User Wizard-Generated File       ; C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_S.v               ;         ;
; /users/george liu/desktop/project-group26-wednesday/rtl/define_state.h ; yes             ; Auto-Found File                  ; /users/george liu/desktop/project-group26-wednesday/rtl/define_state.h                    ;         ;
; /users/george liu/desktop/project-group26-wednesday/rtl/vga_param.h    ; yes             ; Auto-Found File                  ; /users/george liu/desktop/project-group26-wednesday/rtl/vga_param.h                       ;         ;
; altpll.tdf                                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                         ;         ;
; aglobal191.inc                                                         ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                     ;         ;
; stratix_pll.inc                                                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                    ;         ;
; stratixii_pll.inc                                                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                  ;         ;
; cycloneii_pll.inc                                                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;         ;
; db/clock_100_pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction      ; C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/clock_100_pll_altpll.v       ;         ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_ucl2.tdf                                                 ; yes             ; Auto-Generated Megafunction      ; C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/altsyncram_ucl2.tdf          ;         ;
; db/altsyncram_dcl2.tdf                                                 ; yes             ; Auto-Generated Megafunction      ; C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/altsyncram_dcl2.tdf          ;         ;
; db/altsyncram_tcl2.tdf                                                 ; yes             ; Auto-Generated Megafunction      ; C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/altsyncram_tcl2.tdf          ;         ;
; lpm_mult.tdf                                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                       ;         ;
; lpm_add_sub.inc                                                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;         ;
; multcore.inc                                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                       ;         ;
; bypassff.inc                                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                       ;         ;
; altshift.inc                                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                       ;         ;
; db/mult_86t.tdf                                                        ; yes             ; Auto-Generated Megafunction      ; C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/mult_86t.tdf                 ;         ;
+------------------------------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 1,984            ;
;                                             ;                  ;
; Total combinational functions               ; 1716             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 653              ;
;     -- 3 input functions                    ; 590              ;
;     -- <=2 input functions                  ; 473              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 1028             ;
;     -- arithmetic mode                      ; 688              ;
;                                             ;                  ;
; Total registers                             ; 825              ;
;     -- Dedicated logic registers            ; 825              ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 160              ;
; Total memory bits                           ; 12288            ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 16               ;
;                                             ;                  ;
; Total PLLs                                  ; 1                ;
;     -- PLLs                                 ; 1                ;
;                                             ;                  ;
; Maximum fan-out node                        ; CLOCK_50_I~input ;
; Maximum fan-out                             ; 921              ;
; Total fan-out                               ; 11153            ;
; Average fan-out                             ; 3.73             ;
+---------------------------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Entity Name                  ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |experiment4                                      ; 1716 (99)           ; 825 (33)                  ; 12288       ; 16           ; 0       ; 8         ; 160  ; 0            ; |experiment4                                                                                                                               ; experiment4                  ; work         ;
;    |Milestone2:Milestone2_unit|                   ; 1172 (1116)         ; 441 (441)                 ; 12288       ; 16           ; 0       ; 8         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit                                                                                                    ; Milestone2                   ; work         ;
;       |dual_port_RAM_C:dual_port_RAM_inst1|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1                                                                ; dual_port_RAM_C              ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1|altsyncram:altsyncram_component                                ; altsyncram                   ; work         ;
;             |altsyncram_dcl2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_dcl2:auto_generated ; altsyncram_dcl2              ; work         ;
;       |dual_port_RAM_S:dual_port_RAM_inst2|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2                                                                ; dual_port_RAM_S              ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2|altsyncram:altsyncram_component                                ; altsyncram                   ; work         ;
;             |altsyncram_tcl2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_tcl2:auto_generated ; altsyncram_tcl2              ; work         ;
;       |dual_port_RAM_T:dual_port_RAM_inst0|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0                                                                ; dual_port_RAM_T              ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0|altsyncram:altsyncram_component                                ; altsyncram                   ; work         ;
;             |altsyncram_ucl2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_ucl2:auto_generated ; altsyncram_ucl2              ; work         ;
;       |lpm_mult:Mult0|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|lpm_mult:Mult0                                                                                     ; lpm_mult                     ; work         ;
;          |mult_86t:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|lpm_mult:Mult0|mult_86t:auto_generated                                                             ; mult_86t                     ; work         ;
;       |lpm_mult:Mult1|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|lpm_mult:Mult1                                                                                     ; lpm_mult                     ; work         ;
;          |mult_86t:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|lpm_mult:Mult1|mult_86t:auto_generated                                                             ; mult_86t                     ; work         ;
;       |lpm_mult:Mult2|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|lpm_mult:Mult2                                                                                     ; lpm_mult                     ; work         ;
;          |mult_86t:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|lpm_mult:Mult2|mult_86t:auto_generated                                                             ; mult_86t                     ; work         ;
;       |lpm_mult:Mult3|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|lpm_mult:Mult3                                                                                     ; lpm_mult                     ; work         ;
;          |mult_86t:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|Milestone2:Milestone2_unit|lpm_mult:Mult3|mult_86t:auto_generated                                                             ; mult_86t                     ; work         ;
;    |PB_controller:PB_unit|                        ; 47 (47)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|PB_controller:PB_unit                                                                                                         ; PB_controller                ; work         ;
;    |SRAM_controller:SRAM_unit|                    ; 3 (3)               ; 56 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|SRAM_controller:SRAM_unit                                                                                                     ; SRAM_controller              ; work         ;
;       |Clock_100_PLL:Clock_100_PLL_inst|          ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst                                                                    ; Clock_100_PLL                ; work         ;
;          |altpll:altpll_component|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component                                            ; altpll                       ; work         ;
;             |Clock_100_PLL_altpll:auto_generated| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated        ; Clock_100_PLL_altpll         ; work         ;
;    |UART_SRAM_interface:UART_unit|                ; 126 (77)            ; 82 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|UART_SRAM_interface:UART_unit                                                                                                 ; UART_SRAM_interface          ; work         ;
;       |UART_receive_controller:UART_RX|           ; 49 (49)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX                                                                 ; UART_receive_controller      ; work         ;
;    |VGA_SRAM_interface:VGA_unit|                  ; 217 (140)           ; 147 (101)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|VGA_SRAM_interface:VGA_unit                                                                                                   ; VGA_SRAM_interface           ; work         ;
;       |VGA_controller:VGA_unit|                   ; 77 (77)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit                                                                           ; VGA_controller               ; work         ;
;    |convert_hex_to_seven_segment:unit0|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit0                                                                                            ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit1|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit1                                                                                            ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit2|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit2                                                                                            ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit3|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit3                                                                                            ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit4|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit4                                                                                            ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit5|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit5                                                                                            ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit6|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit6                                                                                            ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit7|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit7                                                                                            ; convert_hex_to_seven_segment ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------------------+
; Name                                                                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------------------+
; Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_dcl2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; ../rtl/dual_port_RAM_C.mif ;
; Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_tcl2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; ../rtl/dual_port_RAM_S.mif ;
; Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_ucl2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; ../rtl/dual_port_RAM_T.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment4|top_state                                                                               ;
+-------------------------+-------------------------+-------------------------+---------------------+------------------+
; Name                    ; top_state.S_Milestone_2 ; top_state.S_Milestone_1 ; top_state.S_UART_RX ; top_state.S_IDLE ;
+-------------------------+-------------------------+-------------------------+---------------------+------------------+
; top_state.S_IDLE        ; 0                       ; 0                       ; 0                   ; 0                ;
; top_state.S_UART_RX     ; 0                       ; 0                       ; 1                   ; 1                ;
; top_state.S_Milestone_1 ; 0                       ; 1                       ; 0                   ; 1                ;
; top_state.S_Milestone_2 ; 1                       ; 0                       ; 0                   ; 1                ;
+-------------------------+-------------------------+-------------------------+---------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment4|Milestone2:Milestone2_unit|m2_state                                                                                                                                                                                             ;
+---------------------------------+---------------------------+---------------------------+---------------------+---------------------+--------------------------------+--------------------------+--------------------------+---------------------------------+
; Name                            ; m2_state.S_m2_lead_out_WS ; m2_state.S_m2_lead_out_CS ; m2_state.S_m2_CT_WS ; m2_state.S_m2_CS_FS ; m2_state.S_m2_CS_FS_dummy_read ; m2_state.S_m2_lead_in_CT ; m2_state.S_m2_lead_in_FS ; m2_state.S_m2_dummy_lead_out_CS ;
+---------------------------------+---------------------------+---------------------------+---------------------+---------------------+--------------------------------+--------------------------+--------------------------+---------------------------------+
; m2_state.S_m2_lead_in_FS        ; 0                         ; 0                         ; 0                   ; 0                   ; 0                              ; 0                        ; 0                        ; 0                               ;
; m2_state.S_m2_lead_in_CT        ; 0                         ; 0                         ; 0                   ; 0                   ; 0                              ; 1                        ; 1                        ; 0                               ;
; m2_state.S_m2_CS_FS_dummy_read  ; 0                         ; 0                         ; 0                   ; 0                   ; 1                              ; 0                        ; 1                        ; 0                               ;
; m2_state.S_m2_CS_FS             ; 0                         ; 0                         ; 0                   ; 1                   ; 0                              ; 0                        ; 1                        ; 0                               ;
; m2_state.S_m2_CT_WS             ; 0                         ; 0                         ; 1                   ; 0                   ; 0                              ; 0                        ; 1                        ; 0                               ;
; m2_state.S_m2_lead_out_CS       ; 0                         ; 1                         ; 0                   ; 0                   ; 0                              ; 0                        ; 1                        ; 0                               ;
; m2_state.S_m2_lead_out_WS       ; 1                         ; 0                         ; 0                   ; 0                   ; 0                              ; 0                        ; 1                        ; 0                               ;
; m2_state.S_m2_dummy_lead_out_CS ; 0                         ; 0                         ; 0                   ; 0                   ; 0                              ; 0                        ; 1                        ; 1                               ;
+---------------------------------+---------------------------+---------------------------+---------------------+---------------------+--------------------------------+--------------------------+--------------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment4|Milestone1:Milestone1_unit|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+
; Name                      ; state.S_lead_out_9 ; state.S_lead_out_8 ; state.S_lead_out_7 ; state.S_lead_out_6 ; state.S_lead_out_5 ; state.S_lead_out_4 ; state.S_lead_out_3 ; state.S_lead_out_2 ; state.S_lead_out_1 ; state.S_lead_out_0 ; state.S_lead_out_common_5 ; state.S_lead_out_common_4 ; state.S_lead_out_common_3 ; state.S_lead_out_common_2 ; state.S_lead_out_common_1 ; state.S_lead_out_common_0 ; state.S_common_11 ; state.S_common_10 ; state.S_common_9 ; state.S_common_8 ; state.S_common_7 ; state.S_common_6 ; state.S_common_5 ; state.S_common_4 ; state.S_common_3 ; state.S_common_2 ; state.S_common_1 ; state.S_common_0 ; state.S_lead_in_21 ; state.S_lead_in_20 ; state.S_lead_in_19 ; state.S_lead_in_18 ; state.S_lead_in_17 ; state.S_lead_in_16 ; state.S_lead_in_15 ; state.S_lead_in_14 ; state.S_lead_in_13 ; state.S_lead_in_12 ; state.S_lead_in_11 ; state.S_lead_in_10 ; state.S_lead_in_9 ; state.S_lead_in_8 ; state.S_lead_in_7 ; state.S_lead_in_6 ; state.S_lead_in_5 ; state.S_lead_in_4 ; state.S_lead_in_3 ; state.S_lead_in_2 ; state.S_lead_in_1 ; state.S_m1_IDLE ;
+---------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+
; state.S_m1_IDLE           ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ;
; state.S_lead_in_1         ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1               ;
; state.S_lead_in_2         ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1               ;
; state.S_lead_in_3         ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_4         ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_5         ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_6         ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_7         ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_8         ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_9         ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_10        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_11        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_12        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_13        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_14        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_15        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_16        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_17        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_18        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_19        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_20        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_in_21        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_common_0          ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_common_1          ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_common_2          ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_common_3          ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_common_4          ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_common_5          ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_common_6          ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_common_7          ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_common_8          ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_common_9          ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_common_10         ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_common_11         ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_common_0 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_common_1 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_common_2 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_common_3 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_common_4 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_common_5 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_0        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_1        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_2        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_3        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_4        ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_5        ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_6        ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_7        ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_8        ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.S_lead_out_9        ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
+---------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment4|UART_SRAM_interface:UART_unit|UART_SRAM_state                                                                                                                                                                                                                                                                         ;
+------------------------------------------------+----------------------------------------+------------------------------------------------+---------------------------------------+-----------------------------------------------+------------------------------------------+------------------------------------------+---------------------------+
; Name                                           ; UART_SRAM_state.S_US_WRITE_SECOND_BYTE ; UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE ; UART_SRAM_state.S_US_WRITE_FIRST_BYTE ; UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE ; UART_SRAM_state.S_US_STRIP_FILE_HEADER_2 ; UART_SRAM_state.S_US_STRIP_FILE_HEADER_1 ; UART_SRAM_state.S_US_IDLE ;
+------------------------------------------------+----------------------------------------+------------------------------------------------+---------------------------------------+-----------------------------------------------+------------------------------------------+------------------------------------------+---------------------------+
; UART_SRAM_state.S_US_IDLE                      ; 0                                      ; 0                                              ; 0                                     ; 0                                             ; 0                                        ; 0                                        ; 0                         ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_1       ; 0                                      ; 0                                              ; 0                                     ; 0                                             ; 0                                        ; 1                                        ; 1                         ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_2       ; 0                                      ; 0                                              ; 0                                     ; 0                                             ; 1                                        ; 0                                        ; 1                         ;
; UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE  ; 0                                      ; 0                                              ; 0                                     ; 1                                             ; 0                                        ; 0                                        ; 1                         ;
; UART_SRAM_state.S_US_WRITE_FIRST_BYTE          ; 0                                      ; 0                                              ; 1                                     ; 0                                             ; 0                                        ; 0                                        ; 1                         ;
; UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE ; 0                                      ; 1                                              ; 0                                     ; 0                                             ; 0                                        ; 0                                        ; 1                         ;
; UART_SRAM_state.S_US_WRITE_SECOND_BYTE         ; 1                                      ; 0                                              ; 0                                     ; 0                                             ; 0                                        ; 0                                        ; 1                         ;
+------------------------------------------------+----------------------------------------+------------------------------------------------+---------------------------------------+-----------------------------------------------+------------------------------------------+------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state                                   ;
+-------------------------------+--------------------------+-------------------------------+----------------------+----------------------+
; Name                          ; RXC_state.S_RXC_STOP_BIT ; RXC_state.S_RXC_ASSEMBLE_DATA ; RXC_state.S_RXC_SYNC ; RXC_state.S_RXC_IDLE ;
+-------------------------------+--------------------------+-------------------------------+----------------------+----------------------+
; RXC_state.S_RXC_IDLE          ; 0                        ; 0                             ; 0                    ; 0                    ;
; RXC_state.S_RXC_SYNC          ; 0                        ; 0                             ; 1                    ; 1                    ;
; RXC_state.S_RXC_ASSEMBLE_DATA ; 0                        ; 1                             ; 0                    ; 1                    ;
; RXC_state.S_RXC_STOP_BIT      ; 1                        ; 0                             ; 0                    ; 1                    ;
+-------------------------------+--------------------------+-------------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment4|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+----------------------------------------+
; Name                                      ; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3 ; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2 ; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1 ; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 ; VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW ;
+-------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+----------------------------------------+
; VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW    ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 1                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 1                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 1                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 1                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0    ; 0                                      ; 0                                      ; 0                                      ; 1                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1    ; 0                                      ; 0                                      ; 1                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2    ; 0                                      ; 1                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3    ; 1                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
+-------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                      ;
+---------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                             ; Reason for Removal                          ;
+---------------------------------------------------------------------------+---------------------------------------------+
; Milestone1:Milestone1_unit|y_even[8..31]                                  ; Stuck at GND due to stuck port data_in      ;
; Milestone1:Milestone1_unit|u_prime_even[8..31]                            ; Stuck at GND due to stuck port data_in      ;
; Milestone1:Milestone1_unit|v_prime_even[8..31]                            ; Stuck at GND due to stuck port data_in      ;
; Milestone2:Milestone2_unit|base_write_addr[0]                             ; Stuck at GND due to stuck port data_in      ;
; Milestone2:Milestone2_unit|base_read_addr[11]                             ; Stuck at VCC due to stuck port data_in      ;
; Milestone2:Milestone2_unit|base_read_addr[0..8]                           ; Stuck at GND due to stuck port data_in      ;
; Milestone2:Milestone2_unit|base_write_addr[1..7,11,16,17]                 ; Stuck at GND due to stuck port data_in      ;
; Milestone2:Milestone2_unit|write_data_S_b[8..31]                          ; Stuck at GND due to stuck port data_in      ;
; Milestone2:Milestone2_unit|write_enable_C_a                               ; Stuck at GND due to stuck port data_in      ;
; Milestone2:Milestone2_unit|write_enable_C_b                               ; Stuck at GND due to stuck port data_in      ;
; Milestone1:Milestone1_unit|u_buf[0..15]                                   ; Stuck at GND due to stuck port clock_enable ;
; Milestone1:Milestone1_unit|v_buf[0..15]                                   ; Stuck at GND due to stuck port clock_enable ;
; Milestone1:Milestone1_unit|state.S_lead_in_1                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_2                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_3                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_4                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_5                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_6                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_7                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_8                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_9                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_10                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_11                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_12                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_13                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_14                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_15                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_16                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_17                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_18                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_19                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_in_20                             ; Lost fanout                                 ;
; top_state~8                                                               ; Lost fanout                                 ;
; top_state~9                                                               ; Lost fanout                                 ;
; top_state~10                                                              ; Lost fanout                                 ;
; Milestone2:Milestone2_unit|m2_state~8                                     ; Lost fanout                                 ;
; Milestone2:Milestone2_unit|m2_state~9                                     ; Lost fanout                                 ;
; Milestone2:Milestone2_unit|m2_state~10                                    ; Lost fanout                                 ;
; Milestone2:Milestone2_unit|m2_state~12                                    ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state~54                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state~55                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state~56                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state~57                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state~58                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state~59                                       ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~11                          ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~12                          ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~13                          ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state~8 ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state~9 ; Lost fanout                                 ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~14                             ; Lost fanout                                 ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~15                             ; Lost fanout                                 ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~16                             ; Lost fanout                                 ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~17                             ; Lost fanout                                 ;
; top_state.S_Milestone_1                                                   ; Stuck at GND due to stuck port data_in      ;
; Milestone1:Milestone1_unit|state.S_lead_in_21                             ; Stuck at GND due to stuck port data_in      ;
; Milestone1:Milestone1_unit|SRAM_write_data[0]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_odd[0]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_even[0]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd_buf[0]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd[0]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[1]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_odd[1]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_even[1]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd_buf[1]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd[1]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[2]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_odd[2]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_even[2]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd_buf[2]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd[2]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[3]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_odd[3]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_even[3]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd_buf[3]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd[3]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[4]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_odd[4]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_even[4]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd_buf[4]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd[4]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[5]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_odd[5]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_even[5]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd_buf[5]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd[5]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[6]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_odd[6]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_even[6]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd_buf[6]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd[6]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[7]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_odd[7]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_even[7]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd_buf[7]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_odd[7]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[8]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_odd[0]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_even[0]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_even[0]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[9]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_odd[1]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_even[1]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_even[1]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[10]                            ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_odd[2]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_even[2]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_even[2]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[11]                            ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_odd[3]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_even[3]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_even[3]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[12]                            ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_odd[4]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_even[4]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_even[4]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[13]                            ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_odd[5]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_even[5]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_even[5]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[14]                            ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_odd[6]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_even[6]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_even[6]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_write_data[15]                            ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|G_odd[7]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|R_even[7]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|B_even[7]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_we_n                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_even[16,24..31]                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_odd[16,24..31]                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_even[17]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_odd[17]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_even[18]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_odd[18]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_even[19]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_odd[19]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_even[20]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_odd[20]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_even[21]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_odd[21]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_even[22]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_odd[22]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_even[23]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_odd[23]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_even[0]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_even[0]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_even[0]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_even[1]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_even[1]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_even[1]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_even[2]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_even[2]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_even[2]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_even[3]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_even[3]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_even[3]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_even[4]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_even[4]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_even[4..7]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_even[5]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_even[5]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_even[6]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_even[6,7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_even[7]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_multi_buf_even[0..31]                        ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_even[0..15]                          ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_odd[0]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_odd[0]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_odd[0]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_odd[1]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_odd[1]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_odd[1]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_odd[2]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_odd[2]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_odd[2]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_odd[3]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_odd[3]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_odd[3]                                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_odd[4]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_odd[4]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_odd[4..7]                                    ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_odd[5]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_odd[5]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_odd[6]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_odd[6]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_prime_odd[7..31]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_prime_odd[7..31]                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_multi_buf_odd[0..31]                         ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|multi_sum_odd[0..15]                           ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[1][0]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[1][0]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[1][1]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[1][1]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[1][2]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[1][2]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[1][3]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[1][3]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[1][4]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[1][4]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[1][5]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[1][5]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[1][6]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[1][6]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[1][7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[1][7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_u_prime[8]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_v_prime[8]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_u_prime[9]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_v_prime[9]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_u_prime[10]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_v_prime[10]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_u_prime[11]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_v_prime[11]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_u_prime[12]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_v_prime[12]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_u_prime[13]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_v_prime[13]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_u_prime[14]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_v_prime[14]                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_u_prime[15..31]                            ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_v_prime[15..31]                            ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[2][0]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[2][0]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[2][1]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[2][1]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[2][2]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[2][2]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[2][3]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[2][3]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[2][4]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[2][4]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[2][5]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[2][5]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[2][6]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[2][6]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[2][7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[2][7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u0_buf[0]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[3][0]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[4][0]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[5][0]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u0_buf[1]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[3][1]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[4][1]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[5][1]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u0_buf[2]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[3][2]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[4][2]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[5][2]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u0_buf[3]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[3][3]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[4][3]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[5][3]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u0_buf[4]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[3][4]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[4][4]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[5][4]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u0_buf[5]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[3][5]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[4][5]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[5][5]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u0_buf[6]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[3][6]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[4][6]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[5][6]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u0_buf[7]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[3][7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[4][7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[5][7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_u_prime[0..7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[0][0]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[3][0]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[4][0]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[5][0]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[0][1]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[3][1]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[4][1]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[5][1]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[0][2]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[3][2]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[4][2]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[5][2]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[0][3]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[3][3]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[4][3]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[5][3]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[0][4]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[3][4]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[4][4]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[5][4]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[0][5]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[3][5]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[4][5]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[5][5]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[0][6]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[3][6]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[4][6]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[5][6]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[0][7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[3][7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[4][7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_v_data[5][7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sum_v_prime[0..7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[0][0]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[0][1]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[0][2]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[0][3]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[0][4]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[0][5]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[0][6]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|sram_u_data[0][7]                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|SRAM_address[0..17]                            ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_common_0                               ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_common_4                               ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_common_5                               ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_common_6                               ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_common_10                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_common_11                              ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_common_0                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_common_4                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_common_5                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_0                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_1                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_2                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_6                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_7                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_8                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_common_1                               ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_common_7                               ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_common_1                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_common_3                               ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_common_9                               ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_common_3                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[4]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[4]                                    ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[4]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[4]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_3                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_4                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_5                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_9                             ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_m1_IDLE                                ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[5]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[5]                                    ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[5]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[5]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[6]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[6]                                    ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[6]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[6]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[7]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[7]                                    ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[7]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[7]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[8]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[8]                                    ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[8]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[8]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[9]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[9]                                    ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[9]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[9]                                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[10]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[10]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[10]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[10]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[11]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[11]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[11]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[11]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[12]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[12]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[12]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[12]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[13]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[13]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[13]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[13]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[14]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[14]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[14]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[14]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[15]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[15]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[15]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[15]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[17]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[17]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[17]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[17]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[16]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[16]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[16]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[16]                                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_common_2                               ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_common_8                               ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|state.S_lead_out_common_2                      ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr[0..3]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|RGB_addr[0..3]                                 ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|v_addr[0..3]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|u_addr[0..3]                                   ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr_into_common_out[17]                     ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr_finish_row[17]                          ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|uv_stop_addr[8..17]                            ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr_into_common_out[5..16]                  ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|y_addr_finish_row[5..16]                       ; Lost fanout                                 ;
; Milestone1:Milestone1_unit|uv_stop_addr[4..7]                             ; Lost fanout                                 ;
; Milestone2:Milestone2_unit|C_addr_ref_a[0]                                ; Stuck at GND due to stuck port data_in      ;
; Milestone2:Milestone2_unit|address_C_a[0]                                 ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 821                                   ;                                             ;
+---------------------------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                     ;
+-----------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-----------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; top_state.S_Milestone_1                       ; Stuck at GND              ; Milestone1:Milestone1_unit|SRAM_write_data[0], Milestone1:Milestone1_unit|B_odd[0], ;
;                                               ; due to stuck port data_in ; Milestone1:Milestone1_unit|G_even[0], Milestone1:Milestone1_unit|R_odd_buf[0],      ;
;                                               ;                           ; Milestone1:Milestone1_unit|R_odd[0], Milestone1:Milestone1_unit|SRAM_write_data[1], ;
;                                               ;                           ; Milestone1:Milestone1_unit|B_odd[1], Milestone1:Milestone1_unit|G_even[1],          ;
;                                               ;                           ; Milestone1:Milestone1_unit|R_odd_buf[1], Milestone1:Milestone1_unit|R_odd[1],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_write_data[2], Milestone1:Milestone1_unit|B_odd[2], ;
;                                               ;                           ; Milestone1:Milestone1_unit|G_even[2], Milestone1:Milestone1_unit|R_odd_buf[2],      ;
;                                               ;                           ; Milestone1:Milestone1_unit|R_odd[2], Milestone1:Milestone1_unit|SRAM_write_data[3], ;
;                                               ;                           ; Milestone1:Milestone1_unit|B_odd[3], Milestone1:Milestone1_unit|G_even[3],          ;
;                                               ;                           ; Milestone1:Milestone1_unit|R_odd_buf[3], Milestone1:Milestone1_unit|R_odd[3],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_write_data[4], Milestone1:Milestone1_unit|B_odd[4], ;
;                                               ;                           ; Milestone1:Milestone1_unit|G_even[4], Milestone1:Milestone1_unit|R_odd_buf[4],      ;
;                                               ;                           ; Milestone1:Milestone1_unit|R_odd[4], Milestone1:Milestone1_unit|SRAM_write_data[5], ;
;                                               ;                           ; Milestone1:Milestone1_unit|B_odd[5], Milestone1:Milestone1_unit|G_even[5],          ;
;                                               ;                           ; Milestone1:Milestone1_unit|R_odd_buf[5], Milestone1:Milestone1_unit|R_odd[5],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_write_data[6], Milestone1:Milestone1_unit|B_odd[6], ;
;                                               ;                           ; Milestone1:Milestone1_unit|G_even[6], Milestone1:Milestone1_unit|R_odd_buf[6],      ;
;                                               ;                           ; Milestone1:Milestone1_unit|R_odd[6], Milestone1:Milestone1_unit|SRAM_write_data[7], ;
;                                               ;                           ; Milestone1:Milestone1_unit|B_odd[7], Milestone1:Milestone1_unit|G_even[7],          ;
;                                               ;                           ; Milestone1:Milestone1_unit|R_odd_buf[7], Milestone1:Milestone1_unit|R_odd[7],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_write_data[8], Milestone1:Milestone1_unit|G_odd[0], ;
;                                               ;                           ; Milestone1:Milestone1_unit|R_even[0], Milestone1:Milestone1_unit|B_even[0],         ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_write_data[9], Milestone1:Milestone1_unit|G_odd[1], ;
;                                               ;                           ; Milestone1:Milestone1_unit|R_even[1], Milestone1:Milestone1_unit|B_even[1],         ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_write_data[10],                                     ;
;                                               ;                           ; Milestone1:Milestone1_unit|G_odd[2], Milestone1:Milestone1_unit|R_even[2],          ;
;                                               ;                           ; Milestone1:Milestone1_unit|B_even[2],                                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_write_data[11],                                     ;
;                                               ;                           ; Milestone1:Milestone1_unit|G_odd[3], Milestone1:Milestone1_unit|R_even[3],          ;
;                                               ;                           ; Milestone1:Milestone1_unit|B_even[3],                                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_write_data[12],                                     ;
;                                               ;                           ; Milestone1:Milestone1_unit|G_odd[4], Milestone1:Milestone1_unit|R_even[4],          ;
;                                               ;                           ; Milestone1:Milestone1_unit|B_even[4],                                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_write_data[13],                                     ;
;                                               ;                           ; Milestone1:Milestone1_unit|G_odd[5], Milestone1:Milestone1_unit|R_even[5],          ;
;                                               ;                           ; Milestone1:Milestone1_unit|B_even[5],                                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_write_data[14],                                     ;
;                                               ;                           ; Milestone1:Milestone1_unit|G_odd[6], Milestone1:Milestone1_unit|R_even[6],          ;
;                                               ;                           ; Milestone1:Milestone1_unit|B_even[6],                                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_write_data[15],                                     ;
;                                               ;                           ; Milestone1:Milestone1_unit|G_odd[7], Milestone1:Milestone1_unit|R_even[7],          ;
;                                               ;                           ; Milestone1:Milestone1_unit|B_even[7], Milestone1:Milestone1_unit|SRAM_we_n,         ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[31],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[16],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[30],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[29],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[28],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[27],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[31],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[16],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[30],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[29],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[28],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[27],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[17],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[17],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[18],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[18],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[19],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[19],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[20],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[20],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[21],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[21],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[22],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[22],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_even[23],                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|multi_sum_odd[23],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_address[4],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_address[8],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_address[9],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_address[12],                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_address[13],                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_address[17],                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_address[16],                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_address[0],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_address[1],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_address[2],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|SRAM_address[3],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_common_11,                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_common_0,                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_common_4,                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr[4], Milestone1:Milestone1_unit|RGB_addr[4],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[4], Milestone1:Milestone1_unit|u_addr[4],         ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr[8], Milestone1:Milestone1_unit|RGB_addr[8],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[8], Milestone1:Milestone1_unit|u_addr[8],         ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr[9], Milestone1:Milestone1_unit|RGB_addr[9],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[9], Milestone1:Milestone1_unit|u_addr[9],         ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr[12], Milestone1:Milestone1_unit|RGB_addr[12],     ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[12], Milestone1:Milestone1_unit|u_addr[12],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr[13], Milestone1:Milestone1_unit|RGB_addr[13],     ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[13], Milestone1:Milestone1_unit|u_addr[13],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|RGB_addr[17], Milestone1:Milestone1_unit|v_addr[17],     ;
;                                               ;                           ; Milestone1:Milestone1_unit|u_addr[17], Milestone1:Milestone1_unit|RGB_addr[16],     ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[16], Milestone1:Milestone1_unit|u_addr[16],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_common_8, Milestone1:Milestone1_unit|y_addr[3],  ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr[2], Milestone1:Milestone1_unit|y_addr[1],         ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr[0], Milestone1:Milestone1_unit|RGB_addr[3],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|RGB_addr[2], Milestone1:Milestone1_unit|RGB_addr[1],     ;
;                                               ;                           ; Milestone1:Milestone1_unit|RGB_addr[0], Milestone1:Milestone1_unit|v_addr[3],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[2], Milestone1:Milestone1_unit|v_addr[1],         ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[0], Milestone1:Milestone1_unit|u_addr[3],         ;
;                                               ;                           ; Milestone1:Milestone1_unit|u_addr[2], Milestone1:Milestone1_unit|u_addr[1],         ;
;                                               ;                           ; Milestone1:Milestone1_unit|u_addr[0],                                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_finish_row[17],                                   ;
;                                               ;                           ; Milestone1:Milestone1_unit|uv_stop_addr[8],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|uv_stop_addr[9],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|uv_stop_addr[10],                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_finish_row[5],                                    ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_finish_row[6],                                    ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_finish_row[7],                                    ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_finish_row[8],                                    ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_finish_row[9],                                    ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_finish_row[10],                                   ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_finish_row[16],                                   ;
;                                               ;                           ; Milestone1:Milestone1_unit|uv_stop_addr[4],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|uv_stop_addr[5],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|uv_stop_addr[6],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|uv_stop_addr[7]                                          ;
; Milestone1:Milestone1_unit|state.S_lead_in_21 ; Stuck at GND              ; Milestone1:Milestone1_unit|v_prime_even[0], Milestone1:Milestone1_unit|y_even[0],   ;
;                                               ; due to stuck port data_in ; Milestone1:Milestone1_unit|v_prime_even[1],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_even[2], Milestone1:Milestone1_unit|y_even[2],   ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_even[3], Milestone1:Milestone1_unit|y_even[3],   ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_even[4],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_even[5],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_even[6],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_multi_buf_even[31],                                    ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_multi_buf_even[30],                                    ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_odd[0], Milestone1:Milestone1_unit|y_odd[0],     ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_odd[1],                                          ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_odd[2], Milestone1:Milestone1_unit|y_odd[2],     ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_odd[3], Milestone1:Milestone1_unit|y_odd[3],     ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_odd[4],                                          ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_odd[5],                                          ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_odd[6],                                          ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_prime_odd[7],                                          ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_multi_buf_odd[31],                                     ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_multi_buf_odd[30],                                     ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[1][0],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[1][0],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[1][1],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[1][2],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[1][3],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[1][3],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[1][4],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[1][4],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[1][5],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[1][5],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[1][6],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[1][6],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[1][7],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sum_v_prime[8],                                          ;
;                                               ;                           ; Milestone1:Milestone1_unit|sum_v_prime[9],                                          ;
;                                               ;                           ; Milestone1:Milestone1_unit|sum_v_prime[10],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|sum_v_prime[11],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|sum_v_prime[12],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|sum_v_prime[13],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|sum_v_prime[14],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|sum_u_prime[28],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|sum_u_prime[29],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|sum_v_prime[15],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|sum_v_prime[28],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|sum_v_prime[29],                                         ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[2][0],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[2][0],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[2][1],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[2][2],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[2][3],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[2][3],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[2][4],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[2][4],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[2][5],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[2][5],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[2][6],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[2][6],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[2][7], Milestone1:Milestone1_unit|u0_buf[0], ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[3][0],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[4][0],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[5][0], Milestone1:Milestone1_unit|u0_buf[1], ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[4][1],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[5][1],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[5][2],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[3][3],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[4][3],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[5][3],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[3][4],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[4][4],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[5][4],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[3][5],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[4][5],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[5][5],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[3][6],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[4][6],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[5][6],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[3][7],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[4][7],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[5][7],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[0][0],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[3][0],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[4][0],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[5][0],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[0][1],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[3][1],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[4][1],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[5][1],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[3][2],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[4][2],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[5][2],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[3][3],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[4][3],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[5][3],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[3][4],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[4][4],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[5][4],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[3][5],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[4][5],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[5][5],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[3][6],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[4][6],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[5][6],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[0][0],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[0][1],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_common_0,                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_common_4,                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_common_10,                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_common_1,                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_common_1,                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_common_3,                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_common_9,                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_m1_IDLE, Milestone1:Milestone1_unit|y_addr[6],   ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_common_2,                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_into_common_out[17],                              ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_into_common_out[5],                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_into_common_out[6],                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_into_common_out[7],                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_into_common_out[8],                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_into_common_out[9],                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_into_common_out[10],                              ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_into_common_out[16]                               ;
; Milestone1:Milestone1_unit|state~54           ; Lost Fanouts              ; Milestone1:Milestone1_unit|state.S_lead_out_common_5,                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_1,                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_7,                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_common_3,                               ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_3,                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_5,                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr[5]                                                ;
; Milestone1:Milestone1_unit|state~55           ; Lost Fanouts              ; Milestone1:Milestone1_unit|state.S_lead_out_0,                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_8,                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_4,                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_9,                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr[17], Milestone1:Milestone1_unit|y_addr[16],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|y_addr_finish_row[15]                                    ;
; Milestone1:Milestone1_unit|v_prime_even[7]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sram_v_data[1][7],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[2][7],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[3][7],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[4][7],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_v_data[5][7]                                        ;
; Milestone1:Milestone1_unit|state~58           ; Lost Fanouts              ; Milestone1:Milestone1_unit|state.S_common_5,                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_common_6,                                        ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_6,                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_common_7                                         ;
; Milestone1:Milestone1_unit|u_prime_even[2]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sram_u_data[1][2],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[2][2],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[3][2],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[4][2]                                        ;
; Milestone1:Milestone1_unit|SRAM_address[15]   ; Lost Fanouts              ; Milestone1:Milestone1_unit|y_addr[15], Milestone1:Milestone1_unit|RGB_addr[15],     ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[15], Milestone1:Milestone1_unit|u_addr[15]        ;
; Milestone1:Milestone1_unit|SRAM_address[7]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|y_addr[7], Milestone1:Milestone1_unit|RGB_addr[7],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[7], Milestone1:Milestone1_unit|u_addr[7]          ;
; Milestone1:Milestone1_unit|SRAM_address[10]   ; Lost Fanouts              ; Milestone1:Milestone1_unit|y_addr[10], Milestone1:Milestone1_unit|RGB_addr[10],     ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[10], Milestone1:Milestone1_unit|u_addr[10]        ;
; Milestone1:Milestone1_unit|SRAM_address[11]   ; Lost Fanouts              ; Milestone1:Milestone1_unit|y_addr[11], Milestone1:Milestone1_unit|RGB_addr[11],     ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[11], Milestone1:Milestone1_unit|u_addr[11]        ;
; Milestone1:Milestone1_unit|SRAM_address[14]   ; Lost Fanouts              ; Milestone1:Milestone1_unit|y_addr[14], Milestone1:Milestone1_unit|RGB_addr[14],     ;
;                                               ;                           ; Milestone1:Milestone1_unit|v_addr[14], Milestone1:Milestone1_unit|u_addr[14]        ;
; Milestone1:Milestone1_unit|u_prime_even[1]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sram_u_data[1][1],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[2][1],                                       ;
;                                               ;                           ; Milestone1:Milestone1_unit|sram_u_data[3][1]                                        ;
; Milestone1:Milestone1_unit|SRAM_address[5]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|RGB_addr[5], Milestone1:Milestone1_unit|v_addr[5],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|u_addr[5]                                                ;
; Milestone1:Milestone1_unit|SRAM_address[6]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|RGB_addr[6], Milestone1:Milestone1_unit|v_addr[6],       ;
;                                               ;                           ; Milestone1:Milestone1_unit|u_addr[6]                                                ;
; Milestone1:Milestone1_unit|state~56           ; Lost Fanouts              ; Milestone1:Milestone1_unit|state.S_lead_out_2,                                      ;
;                                               ;                           ; Milestone1:Milestone1_unit|state.S_lead_out_common_2                                ;
; Milestone1:Milestone1_unit|u_prime_odd[7]     ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[15]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[8]     ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[16]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[9]     ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[17]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[10]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[18]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[11]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[19]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[12]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[20]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[13]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[21]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[14]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[22]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[15]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[23]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[16]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[24]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[17]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[25]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[18]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[26]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[19]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[27]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[22]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[30]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[23]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[31]                                          ;
; Milestone1:Milestone1_unit|v_prime_odd[8]     ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[16]                                          ;
; Milestone1:Milestone1_unit|v_prime_odd[9]     ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[17]                                          ;
; Milestone1:Milestone1_unit|v_prime_odd[10]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[18]                                          ;
; Milestone1:Milestone1_unit|v_prime_odd[11]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[19]                                          ;
; Milestone1:Milestone1_unit|v_prime_odd[12]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[20]                                          ;
; Milestone1:Milestone1_unit|v_prime_odd[13]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[21]                                          ;
; Milestone1:Milestone1_unit|v_prime_odd[14]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[22]                                          ;
; Milestone1:Milestone1_unit|v_prime_odd[15]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[23]                                          ;
; Milestone1:Milestone1_unit|v_prime_odd[16]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[24]                                          ;
; Milestone1:Milestone1_unit|v_prime_odd[17]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[25]                                          ;
; Milestone1:Milestone1_unit|v_prime_odd[18]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[26]                                          ;
; Milestone1:Milestone1_unit|v_prime_odd[19]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[27]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[0]     ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[8]                                           ;
; Milestone1:Milestone1_unit|v_prime_odd[23]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[31]                                          ;
; Milestone1:Milestone1_unit|u0_buf[2]          ; Lost Fanouts              ; Milestone1:Milestone1_unit|sram_u_data[0][2]                                        ;
; Milestone1:Milestone1_unit|u0_buf[3]          ; Lost Fanouts              ; Milestone1:Milestone1_unit|sram_u_data[0][3]                                        ;
; Milestone1:Milestone1_unit|u0_buf[4]          ; Lost Fanouts              ; Milestone1:Milestone1_unit|sram_u_data[0][4]                                        ;
; Milestone1:Milestone1_unit|u0_buf[5]          ; Lost Fanouts              ; Milestone1:Milestone1_unit|sram_u_data[0][5]                                        ;
; Milestone1:Milestone1_unit|u0_buf[6]          ; Lost Fanouts              ; Milestone1:Milestone1_unit|sram_u_data[0][6]                                        ;
; Milestone1:Milestone1_unit|v_prime_odd[22]    ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_v_prime[30]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[1]     ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[9]                                           ;
; Milestone1:Milestone1_unit|u_prime_odd[2]     ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[10]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[3]     ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[11]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[4]     ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[12]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[5]     ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[13]                                          ;
; Milestone1:Milestone1_unit|u_prime_odd[6]     ; Lost Fanouts              ; Milestone1:Milestone1_unit|sum_u_prime[14]                                          ;
; Milestone1:Milestone1_unit|u0_buf[7]          ; Lost Fanouts              ; Milestone1:Milestone1_unit|sram_u_data[0][7]                                        ;
+-----------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 825   ;
; Number of registers using Synchronous Clear  ; 121   ;
; Number of registers using Synchronous Load   ; 203   ;
; Number of registers using Asynchronous Clear ; 760   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 669   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; Milestone2:Milestone2_unit|SRAM_we_n                                ; 3       ;
; UART_SRAM_interface:UART_unit|SRAM_we_n                             ; 3       ;
; VGA_enable                                                          ; 18      ;
; SRAM_controller:SRAM_unit|SRAM_WE_N_O                               ; 17      ;
; SRAM_controller:SRAM_unit|SRAM_CE_N_O                               ; 1       ;
; SRAM_controller:SRAM_unit|SRAM_OE_N_O                               ; 1       ;
; UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|Empty ; 16      ;
; Milestone2:Milestone2_unit|base_read_addr[13]                       ; 4       ;
; Milestone2:Milestone2_unit|base_read_addr[10]                       ; 4       ;
; Milestone2:Milestone2_unit|base_read_addr[16]                       ; 5       ;
; PB_controller:PB_unit|clock_1kHz_buf                                ; 1       ;
; PB_controller:PB_unit|clock_1kHz                                    ; 3       ;
; Milestone2:Milestone2_unit|write_enable_S_a                         ; 34      ;
; Milestone2:Milestone2_unit|write_enable_T_a                         ; 32      ;
; Milestone2:Milestone2_unit|write_enable_T_b                         ; 32      ;
; Milestone2:Milestone2_unit|address_T_b[0]                           ; 6       ;
; Milestone2:Milestone2_unit|address_C_b[0]                           ; 6       ;
; Milestone2:Milestone2_unit|T_addr_ref_b[0]                          ; 9       ;
; Milestone2:Milestone2_unit|C_addr_ref_b[0]                          ; 6       ;
; Total number of inverted registers = 19                             ;         ;
+---------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|SRAM_write_data[13]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|new_line_count[0]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|SRAM_write_data[2]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|SRAM_write_data[14]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|S_write_buf[5]                                    ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |experiment4|Milestone2:Milestone2_unit|write_data_T_a[24]                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |experiment4|SRAM_controller:SRAM_unit|SRAM_ADDRESS_O[3]                                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|sample_counter[5]                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |experiment4|Milestone1:Milestone1_unit|SRAM_write_data[9]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |experiment4|Milestone2:Milestone2_unit|S1_finish_buf[2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|data_buffer[0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |experiment4|Milestone1:Milestone1_unit|sram_u_data[5][4]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |experiment4|Milestone1:Milestone1_unit|sram_v_data[5][1]                                 ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |experiment4|VGA_SRAM_interface:VGA_unit|VGA_green[0]                                     ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |experiment4|Milestone1:Milestone1_unit|SRAM_address[5]                                   ;
; 7:1                ; 64 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |experiment4|Milestone2:Milestone2_unit|T0_result[28]                                     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|matrix_counter[0]                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|write_data_S_b[0]                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|write_data_S_a[14]                                ;
; 7:1                ; 64 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |experiment4|Milestone2:Milestone2_unit|S1_result[14]                                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|write_data_S_a[16]                                ;
; 6:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |experiment4|UART_timer[13]                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|data_count[2]  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 0 LEs                ; 21 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|address_S_b[3]                                    ;
; 7:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|SRAM_address[1]                                ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |experiment4|Milestone1:Milestone1_unit|u_addr[14]                                        ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |experiment4|Milestone1:Milestone1_unit|v_addr[12]                                        ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|clock_count[0] ;
; 9:1                ; 18 bits   ; 108 LEs       ; 0 LEs                ; 108 LEs                ; Yes        ; |experiment4|Milestone1:Milestone1_unit|y_addr[14]                                        ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|T_addr_ref_b[3]                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |experiment4|VGA_SRAM_interface:VGA_unit|SRAM_address[0]                                  ;
; 11:1               ; 16 bits   ; 112 LEs       ; 32 LEs               ; 80 LEs                 ; Yes        ; |experiment4|VGA_SRAM_interface:VGA_unit|SRAM_address[3]                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|SRAM_address[1]                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |experiment4|Milestone2:Milestone2_unit|SRAM_address[2]                                   ;
; 11:1               ; 12 bits   ; 84 LEs        ; 36 LEs               ; 48 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|SRAM_address[7]                                   ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|address_T_b[1]                                    ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|address_T_b[4]                                    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|address_T_b[6]                                    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|address_S_a[0]                                    ;
; 13:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|step_counter[5]                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|address_S_a[5]                                    ;
; 14:1               ; 3 bits    ; 27 LEs        ; 6 LEs                ; 21 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|S_addr_ref_b[2]                                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|write_enable_C_a                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|T_addr_ref_a[4]                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|T_addr_ref_b[6]                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|S_addr_ref_b[6]                                   ;
; 19:1               ; 7 bits    ; 84 LEs        ; 21 LEs               ; 63 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|S_addr_ref_a[6]                                   ;
; 17:1               ; 12 bits   ; 132 LEs       ; 12 LEs               ; 120 LEs                ; Yes        ; |experiment4|Milestone2:Milestone2_unit|address_C_b[1]                                    ;
; 22:1               ; 64 bits   ; 896 LEs       ; 256 LEs              ; 640 LEs                ; Yes        ; |experiment4|Milestone1:Milestone1_unit|multi_sum_even[15]                                ;
; 20:1               ; 12 bits   ; 156 LEs       ; 24 LEs               ; 132 LEs                ; Yes        ; |experiment4|Milestone2:Milestone2_unit|C_addr_ref_b[1]                                   ;
; 27:1               ; 14 bits   ; 252 LEs       ; 28 LEs               ; 224 LEs                ; Yes        ; |experiment4|Milestone1:Milestone1_unit|sum_u_prime[3]                                    ;
; 27:1               ; 32 bits   ; 576 LEs       ; 64 LEs               ; 512 LEs                ; Yes        ; |experiment4|Milestone1:Milestone1_unit|sum_u_prime[29]                                   ;
; 27:1               ; 18 bits   ; 324 LEs       ; 36 LEs               ; 288 LEs                ; Yes        ; |experiment4|Milestone1:Milestone1_unit|sum_v_prime[13]                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |experiment4|SRAM_controller:SRAM_unit|SRAM_write_data_buf[3]                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |experiment4|Milestone1:Milestone1_unit|u_addr[9]                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |experiment4|Milestone1:Milestone1_unit|v_addr[13]                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |experiment4|Milestone2:Milestone2_unit|write_enable_T_a                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |experiment4|Milestone2:Milestone2_unit|m2_state                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |experiment4|Milestone2:Milestone2_unit|m2_state                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |experiment4|Milestone2:Milestone2_unit|m2_state                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |experiment4|Milestone2:Milestone2_unit|end_of_col_write[4]                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |experiment4|Milestone1:Milestone1_unit|G_even_data[4]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |experiment4|Milestone1:Milestone1_unit|B_odd_data[6]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |experiment4|Milestone2:Milestone2_unit|op2[31]                                           ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |experiment4|Milestone2:Milestone2_unit|op5[25]                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |experiment4|SRAM_address[13]                                                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |experiment4|Selector29                                                                   ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|Selector3      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |experiment4|Milestone1:Milestone1_unit|op2[2]                                            ;
; 13:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |experiment4|Milestone1:Milestone1_unit|op1[6]                                            ;
; 14:1               ; 5 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |experiment4|Milestone1:Milestone1_unit|op6[7]                                            ;
; 14:1               ; 3 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |experiment4|Milestone1:Milestone1_unit|op5[9]                                            ;
; 15:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |experiment4|Milestone1:Milestone1_unit|op6[12]                                           ;
; 18:1               ; 39 bits   ; 468 LEs       ; 117 LEs              ; 351 LEs                ; No         ; |experiment4|Milestone1:Milestone1_unit|op7[30]                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_ucl2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_dcl2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_tcl2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit ;
+-----------------+----------------------------------+---------------------------------------------+
; Parameter Name  ; Value                            ; Type                                        ;
+-----------------+----------------------------------+---------------------------------------------+
; H_SYNC_CYC      ; 0001100000                       ; Unsigned Binary                             ;
; H_SYNC_BACK     ; 0000110000                       ; Unsigned Binary                             ;
; H_SYNC_ACT      ; 1010000000                       ; Unsigned Binary                             ;
; H_SYNC_TOTAL    ; 1100100000                       ; Unsigned Binary                             ;
; V_SYNC_CYC      ; 0000000010                       ; Unsigned Binary                             ;
; V_SYNC_BACK     ; 0000011111                       ; Unsigned Binary                             ;
; V_SYNC_ACT      ; 0111100000                       ; Unsigned Binary                             ;
; V_SYNC_TOTAL    ; 1000001100                       ; Unsigned Binary                             ;
; X_START         ; 0010010000                       ; Unsigned Binary                             ;
; Y_START         ; 0000100001                       ; Unsigned Binary                             ;
; PIPE_DELAY      ; 0                                ; Signed Integer                              ;
; X_DELAYED_START ; 00000000000000000000000010010000 ; Unsigned Binary                             ;
+-----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                          ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                       ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_100_PLL ; Untyped                                                       ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                       ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                       ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                       ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                       ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                       ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                       ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                       ;
; LOCK_LOW                      ; 1                               ; Untyped                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                       ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                       ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                       ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                       ;
; BANDWIDTH                     ; 0                               ; Untyped                                                       ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                       ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                       ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                       ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK0_MULTIPLY_BY              ; 2                               ; Signed Integer                                                ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK0_DIVIDE_BY                ; 1                               ; Signed Integer                                                ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                       ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                       ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                       ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                       ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                       ;
; VCO_MIN                       ; 0                               ; Untyped                                                       ;
; VCO_MAX                       ; 0                               ; Untyped                                                       ;
; VCO_CENTER                    ; 0                               ; Untyped                                                       ;
; PFD_MIN                       ; 0                               ; Untyped                                                       ;
; PFD_MAX                       ; 0                               ; Untyped                                                       ;
; M_INITIAL                     ; 0                               ; Untyped                                                       ;
; M                             ; 0                               ; Untyped                                                       ;
; N                             ; 1                               ; Untyped                                                       ;
; M2                            ; 1                               ; Untyped                                                       ;
; N2                            ; 1                               ; Untyped                                                       ;
; SS                            ; 1                               ; Untyped                                                       ;
; C0_HIGH                       ; 0                               ; Untyped                                                       ;
; C1_HIGH                       ; 0                               ; Untyped                                                       ;
; C2_HIGH                       ; 0                               ; Untyped                                                       ;
; C3_HIGH                       ; 0                               ; Untyped                                                       ;
; C4_HIGH                       ; 0                               ; Untyped                                                       ;
; C5_HIGH                       ; 0                               ; Untyped                                                       ;
; C6_HIGH                       ; 0                               ; Untyped                                                       ;
; C7_HIGH                       ; 0                               ; Untyped                                                       ;
; C8_HIGH                       ; 0                               ; Untyped                                                       ;
; C9_HIGH                       ; 0                               ; Untyped                                                       ;
; C0_LOW                        ; 0                               ; Untyped                                                       ;
; C1_LOW                        ; 0                               ; Untyped                                                       ;
; C2_LOW                        ; 0                               ; Untyped                                                       ;
; C3_LOW                        ; 0                               ; Untyped                                                       ;
; C4_LOW                        ; 0                               ; Untyped                                                       ;
; C5_LOW                        ; 0                               ; Untyped                                                       ;
; C6_LOW                        ; 0                               ; Untyped                                                       ;
; C7_LOW                        ; 0                               ; Untyped                                                       ;
; C8_LOW                        ; 0                               ; Untyped                                                       ;
; C9_LOW                        ; 0                               ; Untyped                                                       ;
; C0_INITIAL                    ; 0                               ; Untyped                                                       ;
; C1_INITIAL                    ; 0                               ; Untyped                                                       ;
; C2_INITIAL                    ; 0                               ; Untyped                                                       ;
; C3_INITIAL                    ; 0                               ; Untyped                                                       ;
; C4_INITIAL                    ; 0                               ; Untyped                                                       ;
; C5_INITIAL                    ; 0                               ; Untyped                                                       ;
; C6_INITIAL                    ; 0                               ; Untyped                                                       ;
; C7_INITIAL                    ; 0                               ; Untyped                                                       ;
; C8_INITIAL                    ; 0                               ; Untyped                                                       ;
; C9_INITIAL                    ; 0                               ; Untyped                                                       ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C0_PH                         ; 0                               ; Untyped                                                       ;
; C1_PH                         ; 0                               ; Untyped                                                       ;
; C2_PH                         ; 0                               ; Untyped                                                       ;
; C3_PH                         ; 0                               ; Untyped                                                       ;
; C4_PH                         ; 0                               ; Untyped                                                       ;
; C5_PH                         ; 0                               ; Untyped                                                       ;
; C6_PH                         ; 0                               ; Untyped                                                       ;
; C7_PH                         ; 0                               ; Untyped                                                       ;
; C8_PH                         ; 0                               ; Untyped                                                       ;
; C9_PH                         ; 0                               ; Untyped                                                       ;
; L0_HIGH                       ; 1                               ; Untyped                                                       ;
; L1_HIGH                       ; 1                               ; Untyped                                                       ;
; G0_HIGH                       ; 1                               ; Untyped                                                       ;
; G1_HIGH                       ; 1                               ; Untyped                                                       ;
; G2_HIGH                       ; 1                               ; Untyped                                                       ;
; G3_HIGH                       ; 1                               ; Untyped                                                       ;
; E0_HIGH                       ; 1                               ; Untyped                                                       ;
; E1_HIGH                       ; 1                               ; Untyped                                                       ;
; E2_HIGH                       ; 1                               ; Untyped                                                       ;
; E3_HIGH                       ; 1                               ; Untyped                                                       ;
; L0_LOW                        ; 1                               ; Untyped                                                       ;
; L1_LOW                        ; 1                               ; Untyped                                                       ;
; G0_LOW                        ; 1                               ; Untyped                                                       ;
; G1_LOW                        ; 1                               ; Untyped                                                       ;
; G2_LOW                        ; 1                               ; Untyped                                                       ;
; G3_LOW                        ; 1                               ; Untyped                                                       ;
; E0_LOW                        ; 1                               ; Untyped                                                       ;
; E1_LOW                        ; 1                               ; Untyped                                                       ;
; E2_LOW                        ; 1                               ; Untyped                                                       ;
; E3_LOW                        ; 1                               ; Untyped                                                       ;
; L0_INITIAL                    ; 1                               ; Untyped                                                       ;
; L1_INITIAL                    ; 1                               ; Untyped                                                       ;
; G0_INITIAL                    ; 1                               ; Untyped                                                       ;
; G1_INITIAL                    ; 1                               ; Untyped                                                       ;
; G2_INITIAL                    ; 1                               ; Untyped                                                       ;
; G3_INITIAL                    ; 1                               ; Untyped                                                       ;
; E0_INITIAL                    ; 1                               ; Untyped                                                       ;
; E1_INITIAL                    ; 1                               ; Untyped                                                       ;
; E2_INITIAL                    ; 1                               ; Untyped                                                       ;
; E3_INITIAL                    ; 1                               ; Untyped                                                       ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; L0_PH                         ; 0                               ; Untyped                                                       ;
; L1_PH                         ; 0                               ; Untyped                                                       ;
; G0_PH                         ; 0                               ; Untyped                                                       ;
; G1_PH                         ; 0                               ; Untyped                                                       ;
; G2_PH                         ; 0                               ; Untyped                                                       ;
; G3_PH                         ; 0                               ; Untyped                                                       ;
; E0_PH                         ; 0                               ; Untyped                                                       ;
; E1_PH                         ; 0                               ; Untyped                                                       ;
; E2_PH                         ; 0                               ; Untyped                                                       ;
; E3_PH                         ; 0                               ; Untyped                                                       ;
; M_PH                          ; 0                               ; Untyped                                                       ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                       ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                       ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                       ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                       ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                       ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                       ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                       ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                       ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                       ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                       ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                       ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                       ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                       ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                       ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                       ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                       ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                    ; Untyped                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                       ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                       ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; CBXI_PARAMETER                ; Clock_100_PLL_altpll            ; Untyped                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                       ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                    ; Untyped                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                       ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                                ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                      ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 32                         ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                   ;
; WIDTH_B                            ; 32                         ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 7                          ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 128                        ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK0                     ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                     ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                          ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ     ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ     ; Untyped                                                                   ;
; INIT_FILE                          ; ../rtl/dual_port_RAM_T.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ucl2            ; Untyped                                                                   ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                      ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 32                         ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                   ;
; WIDTH_B                            ; 32                         ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 7                          ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 128                        ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK0                     ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                     ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                          ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ     ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ     ; Untyped                                                                   ;
; INIT_FILE                          ; ../rtl/dual_port_RAM_C.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_dcl2            ; Untyped                                                                   ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                      ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 32                         ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                   ;
; WIDTH_B                            ; 32                         ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 7                          ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 128                        ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK0                     ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                     ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                          ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ     ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ     ; Untyped                                                                   ;
; INIT_FILE                          ; ../rtl/dual_port_RAM_S.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_tcl2            ; Untyped                                                                   ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Milestone2:Milestone2_unit|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 32           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 48           ; Untyped                    ;
; LPM_WIDTHR                                     ; 48           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Milestone2:Milestone2_unit|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 32           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 48           ; Untyped                    ;
; LPM_WIDTHR                                     ; 48           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Milestone2:Milestone2_unit|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 32           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 48           ; Untyped                    ;
; LPM_WIDTHR                                     ; 48           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Milestone2:Milestone2_unit|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 32           ; Untyped                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                    ;
; LPM_WIDTHP                                     ; 48           ; Untyped                    ;
; LPM_WIDTHR                                     ; 48           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; Value                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                  ;
; Entity Instance               ; SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                              ;
; Entity Instance                           ; Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                             ;
;     -- NUMWORDS_B                         ; 128                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                             ;
;     -- NUMWORDS_B                         ; 128                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                             ;
;     -- NUMWORDS_B                         ; 128                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                    ;
+---------------------------------------+-------------------------------------------+
; Name                                  ; Value                                     ;
+---------------------------------------+-------------------------------------------+
; Number of entity instances            ; 4                                         ;
; Entity Instance                       ; Milestone2:Milestone2_unit|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 32                                        ;
;     -- LPM_WIDTHB                     ; 16                                        ;
;     -- LPM_WIDTHP                     ; 48                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; Milestone2:Milestone2_unit|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 32                                        ;
;     -- LPM_WIDTHB                     ; 16                                        ;
;     -- LPM_WIDTHP                     ; 48                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; Milestone2:Milestone2_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                        ;
;     -- LPM_WIDTHB                     ; 16                                        ;
;     -- LPM_WIDTHP                     ; 48                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; Milestone2:Milestone2_unit|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                        ;
;     -- LPM_WIDTHB                     ; 16                                        ;
;     -- LPM_WIDTHP                     ; 48                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
+---------------------------------------+-------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "convert_hex_to_seven_segment:unit3" ;
+-----------------+-------+----------+---------------------------+
; Port            ; Type  ; Severity ; Details                   ;
+-----------------+-------+----------+---------------------------+
; hex_value[3..2] ; Input ; Info     ; Stuck at GND              ;
+-----------------+-------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2"                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; q_b[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                   ;
; data_b ; Input ; Info     ; Stuck at GND                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Milestone1:Milestone1_unit"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; finish ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX"                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"     ;
+---------------------------+-------+----------+--------------+
; Port                      ; Type  ; Severity ; Details      ;
+---------------------------+-------+----------+--------------+
; SRAM_base_address[13..9]  ; Input ; Info     ; Stuck at VCC ;
; SRAM_base_address[16..14] ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[8..0]   ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[17]     ; Input ; Info     ; Stuck at VCC ;
+---------------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 160                         ;
; cycloneiii_ff         ; 825                         ;
;     CLR               ; 93                          ;
;     CLR SCLR          ; 46                          ;
;     CLR SLD           ; 16                          ;
;     ENA CLR           ; 429                         ;
;     ENA CLR SCLR      ; 53                          ;
;     ENA CLR SCLR SLD  ; 22                          ;
;     ENA CLR SLD       ; 101                         ;
;     ENA SLD           ; 64                          ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 1731                        ;
;     arith             ; 688                         ;
;         2 data inputs ; 270                         ;
;         3 data inputs ; 418                         ;
;     normal            ; 1043                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 148                         ;
;         3 data inputs ; 172                         ;
;         4 data inputs ; 653                         ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 7.10                        ;
; Average LUT depth     ; 3.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Nov 30 15:00:29 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off experiment4 -c experiment4
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/clock_100_pll.v
    Info (12023): Found entity 1: Clock_100_PLL File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Clock_100_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/convert_hex_to_seven_segment.sv
    Info (12023): Found entity 1: convert_hex_to_seven_segment File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/convert_hex_to_seven_segment.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/experiment4.sv
    Info (12023): Found entity 1: experiment4 File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/uart_receive_controller.sv
    Info (12023): Found entity 1: UART_receive_controller File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/UART_receive_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/sram_controller.sv
    Info (12023): Found entity 1: SRAM_controller File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/SRAM_controller.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/VGA_controller.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/pb_controller.sv
    Info (12023): Found entity 1: PB_controller File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/PB_controller.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/uart_sram_interface.sv
    Info (12023): Found entity 1: UART_SRAM_interface File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/UART_SRAM_interface.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/vga_sram_interface.sv
    Info (12023): Found entity 1: VGA_SRAM_interface File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/VGA_SRAM_interface.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/milestone1.sv
    Info (12023): Found entity 1: Milestone1 File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/milestone2.sv
    Info (12023): Found entity 1: Milestone2 File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 10
Warning (12019): Can't analyze file -- file ../rtl/dual_port_RAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/dual_port_ram_c.v
    Info (12023): Found entity 1: dual_port_RAM_C File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_C.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/dual_port_ram_t.v
    Info (12023): Found entity 1: dual_port_RAM_T File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_T.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/george liu/desktop/project-group26-wednesday/rtl/dual_port_ram_s.v
    Info (12023): Found entity 1: dual_port_RAM_S File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_S.v Line: 40
Info (12127): Elaborating entity "experiment4" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at experiment4.sv(223): all case item expressions in this case statement are onehot File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 223
Info (12128): Elaborating entity "PB_controller" for hierarchy "PB_controller:PB_unit" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 97
Info (12128): Elaborating entity "VGA_SRAM_interface" for hierarchy "VGA_SRAM_interface:VGA_unit" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 118
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/VGA_SRAM_interface.sv Line: 65
Info (12128): Elaborating entity "UART_SRAM_interface" for hierarchy "UART_SRAM_interface:UART_unit" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 134
Info (12128): Elaborating entity "UART_receive_controller" for hierarchy "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/UART_SRAM_interface.sv Line: 55
Info (12128): Elaborating entity "SRAM_controller" for hierarchy "SRAM_controller:SRAM_unit" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 154
Info (12128): Elaborating entity "Clock_100_PLL" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/SRAM_controller.sv Line: 61
Info (12128): Elaborating entity "altpll" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Clock_100_PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Clock_100_PLL.v Line: 104
Info (12133): Instantiated megafunction "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Clock_100_PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_100_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_100_pll_altpll.v
    Info (12023): Found entity 1: Clock_100_PLL_altpll File: C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/clock_100_pll_altpll.v Line: 31
Info (12128): Elaborating entity "Clock_100_PLL_altpll" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Milestone1" for hierarchy "Milestone1:Milestone1_unit" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 179
Warning (10240): Verilog HDL Always Construct warning at Milestone1.sv(105): inferring latch(es) for variable "y_even", which holds its previous value in one or more paths through the always construct File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Warning (10240): Verilog HDL Always Construct warning at Milestone1.sv(105): inferring latch(es) for variable "y_odd", which holds its previous value in one or more paths through the always construct File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Warning (10240): Verilog HDL Always Construct warning at Milestone1.sv(105): inferring latch(es) for variable "uv_stop_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Warning (10240): Verilog HDL Always Construct warning at Milestone1.sv(105): inferring latch(es) for variable "y_addr_finish_row", which holds its previous value in one or more paths through the always construct File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Warning (10240): Verilog HDL Always Construct warning at Milestone1.sv(105): inferring latch(es) for variable "y_addr_into_common_out", which holds its previous value in one or more paths through the always construct File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Warning (10230): Verilog HDL assignment warning at Milestone1.sv(1306): truncated value with size 33 to match size of target (32) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 1306
Warning (10230): Verilog HDL assignment warning at Milestone1.sv(1309): truncated value with size 33 to match size of target (32) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 1309
Warning (10230): Verilog HDL assignment warning at Milestone1.sv(1382): truncated value with size 33 to match size of target (32) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 1382
Warning (10230): Verilog HDL assignment warning at Milestone1.sv(1385): truncated value with size 33 to match size of target (32) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 1385
Info (10041): Inferred latch for "y_addr_into_common_out[0]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_addr_into_common_out[1]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_addr_into_common_out[2]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_addr_into_common_out[3]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_addr_into_common_out[4]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_addr_finish_row[0]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_addr_finish_row[1]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_addr_finish_row[2]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_addr_finish_row[3]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_addr_finish_row[4]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "uv_stop_addr[0]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "uv_stop_addr[1]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "uv_stop_addr[2]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "uv_stop_addr[3]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[8]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[9]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[10]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[11]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[12]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[13]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[14]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[15]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[16]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[17]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[18]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[19]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[20]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[21]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[22]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[23]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[24]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[25]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[26]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[27]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[28]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[29]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[30]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[31]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_odd[32]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (10041): Inferred latch for "y_even[32]" at Milestone1.sv(105) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone1.sv Line: 105
Info (12128): Elaborating entity "Milestone2" for hierarchy "Milestone2:Milestone2_unit" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 204
Warning (10230): Verilog HDL assignment warning at Milestone2.sv(742): truncated value with size 8 to match size of target (7) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 742
Warning (10230): Verilog HDL assignment warning at Milestone2.sv(1309): truncated value with size 8 to match size of target (7) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 1309
Warning (10240): Verilog HDL Always Construct warning at Milestone2.sv(177): inferring latch(es) for variable "write_data_C_a", which holds its previous value in one or more paths through the always construct File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Warning (10240): Verilog HDL Always Construct warning at Milestone2.sv(177): inferring latch(es) for variable "write_data_C_b", which holds its previous value in one or more paths through the always construct File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[0]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[1]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[2]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[3]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[4]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[5]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[6]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[7]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[8]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[9]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[10]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[11]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[12]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[13]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[14]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[15]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[16]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[17]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[18]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[19]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[20]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[21]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[22]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[23]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[24]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[25]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[26]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[27]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[28]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[29]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[30]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_b[31]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[0]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[1]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[2]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[3]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[4]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[5]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[6]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[7]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[8]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[9]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[10]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[11]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[12]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[13]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[14]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[15]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[16]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[17]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[18]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[19]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[20]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[21]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[22]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[23]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[24]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[25]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[26]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[27]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[28]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[29]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[30]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (10041): Inferred latch for "write_data_C_a[31]" at Milestone2.sv(177) File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 177
Info (12128): Elaborating entity "dual_port_RAM_T" for hierarchy "Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 53
Info (12128): Elaborating entity "altsyncram" for hierarchy "Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0|altsyncram:altsyncram_component" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_T.v Line: 98
Info (12130): Elaborated megafunction instantiation "Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0|altsyncram:altsyncram_component" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_T.v Line: 98
Info (12133): Instantiated megafunction "Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_T.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/dual_port_RAM_T.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ucl2.tdf
    Info (12023): Found entity 1: altsyncram_ucl2 File: C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/altsyncram_ucl2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ucl2" for hierarchy "Milestone2:Milestone2_unit|dual_port_RAM_T:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_ucl2:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAM_C" for hierarchy "Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 75
Info (12128): Elaborating entity "altsyncram" for hierarchy "Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1|altsyncram:altsyncram_component" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_C.v Line: 98
Info (12130): Elaborated megafunction instantiation "Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1|altsyncram:altsyncram_component" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_C.v Line: 98
Info (12133): Instantiated megafunction "Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_C.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/dual_port_RAM_C.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dcl2.tdf
    Info (12023): Found entity 1: altsyncram_dcl2 File: C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/altsyncram_dcl2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dcl2" for hierarchy "Milestone2:Milestone2_unit|dual_port_RAM_C:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_dcl2:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAM_S" for hierarchy "Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 101
Info (12128): Elaborating entity "altsyncram" for hierarchy "Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2|altsyncram:altsyncram_component" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_S.v Line: 98
Info (12130): Elaborated megafunction instantiation "Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2|altsyncram:altsyncram_component" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_S.v Line: 98
Info (12133): Instantiated megafunction "Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/dual_port_RAM_S.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/dual_port_RAM_S.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tcl2.tdf
    Info (12023): Found entity 1: altsyncram_tcl2 File: C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/altsyncram_tcl2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tcl2" for hierarchy "Milestone2:Milestone2_unit|dual_port_RAM_S:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_tcl2:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "convert_hex_to_seven_segment" for hierarchy "convert_hex_to_seven_segment:unit7" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 333
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Milestone2:Milestone2_unit|Mult2" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 109
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Milestone2:Milestone2_unit|Mult3" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 110
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Milestone2:Milestone2_unit|Mult0" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 107
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Milestone2:Milestone2_unit|Mult1" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 108
Info (12130): Elaborated megafunction instantiation "Milestone2:Milestone2_unit|lpm_mult:Mult2" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 109
Info (12133): Instantiated megafunction "Milestone2:Milestone2_unit|lpm_mult:Mult2" with the following parameter: File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 109
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: C:/Users/George Liu/Desktop/project-group26-wednesday/syn/db/mult_86t.tdf Line: 31
Info (13014): Ignored 168 buffer(s)
    Info (13019): Ignored 168 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/Milestone2.sv Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][1]" is stuck at GND File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 27
    Warning (13410): Pin "VGA_SYNC_O" is stuck at GND File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 35
    Warning (13410): Pin "SRAM_ADDRESS_O[18]" is stuck at GND File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 42
    Warning (13410): Pin "SRAM_ADDRESS_O[19]" is stuck at GND File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 42
    Warning (13410): Pin "UART_TX_O" is stuck at VCC File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 52
Info (286030): Timing-Driven Synthesis is running
Info (17049): 666 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SWITCH_I[0]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[1]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[2]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[3]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[4]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[5]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[6]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[7]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[8]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[9]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[10]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[11]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[12]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[13]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[14]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[15]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[16]" File: C:/Users/George Liu/Desktop/project-group26-wednesday/rtl/experiment4.sv Line: 24
Info (21057): Implemented 2284 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 120 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2011 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4786 megabytes
    Info: Processing ended: Mon Nov 30 15:00:49 2020
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:32


