<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>Timer/Counter<br>
<small>
[<a class="el" href="group__xg_nut_arch_arm_at91.html">AT91 Support</a>]</small>
</h1>Timer / Counter registers.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for Timer/Counter:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_nut_arch_arm_at91_tc.png" border="0" alt="" usemap="#group____xg__nut__arch__arm__at91__tc_map">
<map name="group____xg__nut__arch__arm__at91__tc_map">
<area shape="rect" href="group__xg_nut_arch_arm_at91.html" title="AT91 peripheral registers." alt="AT91 Support" coords="17,5,111,26"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g2c1d0ffaa22b887b397b6d2cd45a7f56">TC0_CCR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 control register address.  <a href="#g2c1d0ffaa22b887b397b6d2cd45a7f56"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g7880ff5ddcc25e149a53a0a035d8197f">TC1_CCR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x40)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 control register address.  <a href="#g7880ff5ddcc25e149a53a0a035d8197f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g8815563e4922ca09713e4409a762908b">TC2_CCR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x80)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 control register address.  <a href="#g8815563e4922ca09713e4409a762908b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g528d19caa388df147ca8fae91be193d5">TC_CLKEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock enable command.  <a href="#g528d19caa388df147ca8fae91be193d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g3df09901adc358c3af7a72843af1c24e">TC_CLKDIS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock disable command.  <a href="#g3df09901adc358c3af7a72843af1c24e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gfcebd8f6e7bef145922d447059a1554b">TC_SWTRG</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger command.  <a href="#gfcebd8f6e7bef145922d447059a1554b"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Channel Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gfd104aa8e4ef862f390414010a688269">TC0_CMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 mode register address.  <a href="#gfd104aa8e4ef862f390414010a688269"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g3aae40bd5ffe69026c675780f7bad660">TC1_CMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x44)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 mode register address.  <a href="#g3aae40bd5ffe69026c675780f7bad660"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g681e8a768f7e5f653f1ec977ece0d9d2">TC2_CMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x84)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 mode register address.  <a href="#g681e8a768f7e5f653f1ec977ece0d9d2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gac64030a327b5b5ca4e57e720cb162fa">TC_CLKS</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock selection mask.  <a href="#gac64030a327b5b5ca4e57e720cb162fa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g941d65c427a054ebad1d3b824dbcef54">TC_CLKS_MCK2</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK / 2.  <a href="#g941d65c427a054ebad1d3b824dbcef54"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gbbf6a3c1652968c7c86b2d20c7412b4f">TC_CLKS_MCK8</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK / 8.  <a href="#gbbf6a3c1652968c7c86b2d20c7412b4f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga9e71234b842c1b0e5da21c435f1159e">TC_CLKS_MCK32</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK / 32.  <a href="#ga9e71234b842c1b0e5da21c435f1159e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g09aa88fce6c18f46687cb56d48aac040">TC_CLKS_MCK128</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK / 128.  <a href="#g09aa88fce6c18f46687cb56d48aac040"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g0bd3ab7cfaffea6fa2400a62220f955f">TC_CLKS_MCK1024</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects MCK / 1024.  <a href="#g0bd3ab7cfaffea6fa2400a62220f955f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g8265eb15aeddddef13913e6c6e2c8154">TC_CLKS_XC0</a>&nbsp;&nbsp;&nbsp;0x00000005</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects external clock 0.  <a href="#g8265eb15aeddddef13913e6c6e2c8154"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g2a5ff49ef1cfbe4ad9a46a74a93fd27a">TC_CLKS_XC1</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects external clock 1.  <a href="#g2a5ff49ef1cfbe4ad9a46a74a93fd27a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g3eb08c0556324e90a25e572d045af9e1">TC_CLKS_XC2</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects external clock 2.  <a href="#g3eb08c0556324e90a25e572d045af9e1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g31a846b69120016726e82256ae096410">TC_CLKI</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Increments on falling edge.  <a href="#g31a846b69120016726e82256ae096410"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g5cda7aab048af6aceff14d8f3207200f">TC_BURST</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Burst signal selection mask.  <a href="#g5cda7aab048af6aceff14d8f3207200f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gaf333e67e5707ae849d75d0e8649a189">TC_BURST_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock is not gated by an external signal.  <a href="#gaf333e67e5707ae849d75d0e8649a189"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g519b9e275a6c6a732f32a8a2ef75671e">TC_BUSRT_XC0</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ANDed with external clock 0.  <a href="#g519b9e275a6c6a732f32a8a2ef75671e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g88ca4e8418298a379d1faedfc144b6e8">TC_BURST_XC1</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ANDed with external clock 1.  <a href="#g88ca4e8418298a379d1faedfc144b6e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g2b9fa6d6ac7635947ba23b000be259b4">TC_BURST_XC2</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ANDed with external clock 2.  <a href="#g2b9fa6d6ac7635947ba23b000be259b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gb0a7259eb672292357f2d785c532a208">TC_CPCTRG</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC Compare Enable Trigger Enable.  <a href="#gb0a7259eb672292357f2d785c532a208"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gb25fc25035091fc7a07bdd50485ca2b4">TC_WAVE</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects waveform mode.  <a href="#gb25fc25035091fc7a07bdd50485ca2b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g80c1b7686f48f2718c73f5c8f1d5051d">TC_CAPT</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects capture mode.  <a href="#g80c1b7686f48f2718c73f5c8f1d5051d"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Capture Mode</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g088edefc37abff9c284e672a66ef76eb">TC_LDBSTOP</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter clock stopped on RB loading.  <a href="#g088edefc37abff9c284e672a66ef76eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g09b4664f86e7813c687dc751c85864cb">TC_LDBDIS</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter clock disabled on RB loading.  <a href="#g09b4664f86e7813c687dc751c85864cb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g51876cc0346f75f689501ea818adb811">TC_ETRGEDG</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External trigger edge selection mask.  <a href="#g51876cc0346f75f689501ea818adb811"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g56ee27a31ae7aafd122c4e8cfaa49fe1">TC_ETRGEDG_RISING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger on external rising edge.  <a href="#g56ee27a31ae7aafd122c4e8cfaa49fe1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g2ae0f2a736a19284a64110e296e04773">TC_ETRGEDG_FALLING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger on external falling edge.  <a href="#g2ae0f2a736a19284a64110e296e04773"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gb9f64d9bd7363c2e77dbe6b91424e5b4">TC_ETRGEDG_BOTH_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Trigger on both external edges.  <a href="#gb9f64d9bd7363c2e77dbe6b91424e5b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gfb42b4bc05eae4983ba1c3ae219fb2eb">TC_ABETRG</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIOA or TIOB external trigger selection mask.  <a href="#gfb42b4bc05eae4983ba1c3ae219fb2eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g4d229fddd07959b2156bc8110521de40">TC_ABETRG_TIOB</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIOB used as an external trigger.  <a href="#g4d229fddd07959b2156bc8110521de40"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gc2d0fec0f219cd53d5769819b2319dc0">TC_ABETRG_TIOA</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIOA used as an external trigger.  <a href="#gc2d0fec0f219cd53d5769819b2319dc0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g9087be3499dcade8067fd0806e079bb7">TC_LDRA</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RA loading selection mask.  <a href="#g9087be3499dcade8067fd0806e079bb7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g408ad9ed9da660d83dd57218f7af8b69">TC_LDRA_RISING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load RA on rising edge of TIOA.  <a href="#g408ad9ed9da660d83dd57218f7af8b69"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g271dd1de942568d0bb5683b6658439b4">TC_LDRA_FALLING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load RA on falling edge of TIOA.  <a href="#g271dd1de942568d0bb5683b6658439b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g4e51acb5ec17355218ad63feb2c3abd6">TC_LDRA_BOTH_EDGE</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load RA on any edge of TIOA.  <a href="#g4e51acb5ec17355218ad63feb2c3abd6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g77f45c1e453e156afc817ff014ba1310">TC_LDRB</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RB loading selection mask.  <a href="#g77f45c1e453e156afc817ff014ba1310"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gccac9ce4af8eb16deb317609b8cbfee0">TC_LDRB_RISING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load RB on rising edge of TIOA.  <a href="#gccac9ce4af8eb16deb317609b8cbfee0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g4f9bd1cbcedb00b0fc1c1ded1bbcbfe9">TC_LDRB_FALLING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load RB on falling edge of TIOA.  <a href="#g4f9bd1cbcedb00b0fc1c1ded1bbcbfe9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g1c321a7fed9f6594fdfd88ab4a3b055f">TC_LDRB_BOTH_EDGE</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load RB on any edge of TIOA.  <a href="#g1c321a7fed9f6594fdfd88ab4a3b055f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Waveform Mode</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gbe526cfe3b70c882f890a6468924ad92">TC_CPCSTOP</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter clock stopped on RC compare.  <a href="#gbe526cfe3b70c882f890a6468924ad92"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g5f7304bb7f01f11c8bc02087024dd224">TC_CPCDIS</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter clock disabled on RC compare.  <a href="#g5f7304bb7f01f11c8bc02087024dd224"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g2bc60460986874718ff1baaa33f230f9">TC_EEVTEDG</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event edge selection mask.  <a href="#g2bc60460986874718ff1baaa33f230f9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#geb6f81f26bcbe78092109d5e9328a597">TC_EEVTEDG_RISING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event on rising edge..  <a href="#geb6f81f26bcbe78092109d5e9328a597"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga19f4bded415ee4e061b05b13579507c">TC_EEVTEDG_FALLING_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event on falling edge..  <a href="#ga19f4bded415ee4e061b05b13579507c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g7e981d0c0e61d12bc4588da7f127e7b3">TC_EEVTEDG_BOTH_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event on any edge..  <a href="#g7e981d0c0e61d12bc4588da7f127e7b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g6c544b89d9779a8e41bdcb0b9df6aa2f">TC_EEVT</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event selection mask.  <a href="#g6c544b89d9779a8e41bdcb0b9df6aa2f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gbcc6e138e1705c6ff63ed1a23cc9af24">TC_EEVT_TIOB</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIOB selected as external event.  <a href="#gbcc6e138e1705c6ff63ed1a23cc9af24"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gc2c44e05bc7ec5f00ee3f8dd1bab804c">TC_EEVT_XC0</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XC0 selected as external event.  <a href="#gc2c44e05bc7ec5f00ee3f8dd1bab804c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gf820ac80bf91228524d334d1e8991b80">TC_EEVT_XC1</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XC1 selected as external event.  <a href="#gf820ac80bf91228524d334d1e8991b80"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g821482af6b9edc7269dfdff98d2f1a27">TC_EEVT_XC2</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XC2 selected as external event.  <a href="#g821482af6b9edc7269dfdff98d2f1a27"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g8d32cfd981f834979ecf368cc338c9b9">TC_ENETRG</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event trigger enable.  <a href="#g8d32cfd981f834979ecf368cc338c9b9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g594bb7f5d1b69d96684a3f7163571eb8">TC_ACPA</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks RA compare effect on TIOA.  <a href="#g594bb7f5d1b69d96684a3f7163571eb8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g6ab34dfcaa2463c8ed389d3eeaf3e052">TC_ACPA_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RA compare sets TIOA.  <a href="#g6ab34dfcaa2463c8ed389d3eeaf3e052"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g9ad68f250d389d72c285bd7dfb1019b4">TC_ACPA_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RA compare clears TIOA.  <a href="#g9ad68f250d389d72c285bd7dfb1019b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g91a880c53b5143d2d46cb31973eca225">TC_ACPA_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RA compare toggles TIOA.  <a href="#g91a880c53b5143d2d46cb31973eca225"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g6e4a9c63821abac33fc0d5953a87784d">TC_ACPC</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks RC compare effect on TIOA.  <a href="#g6e4a9c63821abac33fc0d5953a87784d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g9d49a30eb9168715e677d53331589b0e">TC_ACPC_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare sets TIOA.  <a href="#g9d49a30eb9168715e677d53331589b0e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gfa0654fdf4b55998c2b167c4a5eb8532">TC_ACPC_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare clears TIOA.  <a href="#gfa0654fdf4b55998c2b167c4a5eb8532"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gc1a2cf8828d4800f1b2407a2a3135f54">TC_ACPC_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare toggles TIOA.  <a href="#gc1a2cf8828d4800f1b2407a2a3135f54"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g1f3ac8268cfb1c8dc3298481e1a86350">TC_AEEVT</a>&nbsp;&nbsp;&nbsp;0x00300000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks external event effect on TIOA.  <a href="#g1f3ac8268cfb1c8dc3298481e1a86350"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ge0479d00893ee8bf84c394ba39ccb47c">TC_AEEVT_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event sets TIOA.  <a href="#ge0479d00893ee8bf84c394ba39ccb47c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gecc260c74b3abf84279f91568dbdc09d">TC_AEEVT_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event clears TIOA.  <a href="#gecc260c74b3abf84279f91568dbdc09d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g42c313df4ae35e4a45af3cfef4da2757">TC_AEEVT_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00300000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event toggles TIOA.  <a href="#g42c313df4ae35e4a45af3cfef4da2757"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gf3bd66833a5803d4098583ecd9d52aef">TC_ASWTRG</a>&nbsp;&nbsp;&nbsp;0x00C00000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks software trigger effect on TIOA.  <a href="#gf3bd66833a5803d4098583ecd9d52aef"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gde42948c4eb0bc4bbb808377f10e736e">TC_ASWTRG_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger sets TIOA.  <a href="#gde42948c4eb0bc4bbb808377f10e736e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga7bb7c1ddbf7a60dcabb964b35d869d5">TC_ASWTRG_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger clears TIOA.  <a href="#ga7bb7c1ddbf7a60dcabb964b35d869d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g99066e8b0519bba62a85aa1722077b81">TC_ASWTRG_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x00C00000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger toggles TIOA.  <a href="#g99066e8b0519bba62a85aa1722077b81"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g9c37975ceb4076248096972ab3e3521d">TC_BCPB</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks RB compare effect on TIOB.  <a href="#g9c37975ceb4076248096972ab3e3521d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gbd30aee9d4b9f97b4e84c7fe6bfcdd17">TC_BCPB_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RB compare sets TIOB.  <a href="#gbd30aee9d4b9f97b4e84c7fe6bfcdd17"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g49369f4ae22ef83ddc1676eb3622e097">TC_BCPB_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RB compare clears TIOB.  <a href="#g49369f4ae22ef83ddc1676eb3622e097"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g07e40e5513e4492195c5c80027000565">TC_BCPB_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RB compare toggles TIOB.  <a href="#g07e40e5513e4492195c5c80027000565"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g86d3e74c330c1742ef409ed6cff684b8">TC_BCPC</a>&nbsp;&nbsp;&nbsp;0x0C000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks RC compare effect on TIOB.  <a href="#g86d3e74c330c1742ef409ed6cff684b8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g79bd65eef6b5277417e16f71c849c34a">TC_BCPC_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare sets TIOB.  <a href="#g79bd65eef6b5277417e16f71c849c34a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g053dd3a6b6eb6ad7abf797e228ca6b78">TC_BCPC_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare clears TIOB.  <a href="#g053dd3a6b6eb6ad7abf797e228ca6b78"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g2726a72fbf1227fc8211dc418a8bdb39">TC_BCPC_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x0C000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare toggles TIOB.  <a href="#g2726a72fbf1227fc8211dc418a8bdb39"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g752cc9a10ddd2af7a79469f098376734">TC_BEEVT</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks external event effect on TIOB.  <a href="#g752cc9a10ddd2af7a79469f098376734"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gec4f787260a19c3ebe25e4045615f9ed">TC_BEEVT_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event sets TIOB.  <a href="#gec4f787260a19c3ebe25e4045615f9ed"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g3440f056127721afdaf74e7ad302dedc">TC_BEEVT_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event clears TIOB.  <a href="#g3440f056127721afdaf74e7ad302dedc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g523694b0755c13ef85eca42a5dd03d5d">TC_BEEVT_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External event toggles TIOB.  <a href="#g523694b0755c13ef85eca42a5dd03d5d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g6df9fed80b2b70ba5ea283ca36b63cc2">TC_BSWTRG</a>&nbsp;&nbsp;&nbsp;0xC0000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks software trigger effect on TIOB.  <a href="#g6df9fed80b2b70ba5ea283ca36b63cc2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g8f008aee54d297602281980da3244ff4">TC_BSWTRG_SET_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger sets TIOB.  <a href="#g8f008aee54d297602281980da3244ff4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gba5d993f0ec5c9949bc562030a7c3387">TC_BSWTRG_CLEAR_OUTPUT</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger clears TIOB.  <a href="#gba5d993f0ec5c9949bc562030a7c3387"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#geac70928941f499b680cb997aa081fd8">TC_BSWTRG_TOGGLE_OUTPUT</a>&nbsp;&nbsp;&nbsp;0xC0000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software trigger toggles TIOB.  <a href="#geac70928941f499b680cb997aa081fd8"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Counter Value Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g7f05011d7ea53b11cf02b3005bc9a276">TC0_CV</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x10)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter 0 value.  <a href="#g7f05011d7ea53b11cf02b3005bc9a276"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gcd8406f722c377f4315f9398c56b607c">TC1_CV</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x50)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter 1 value.  <a href="#gcd8406f722c377f4315f9398c56b607c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ge438eedfb6a64902a10bb4bf075d491a">TC2_CV</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x90)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter 2 value.  <a href="#ge438eedfb6a64902a10bb4bf075d491a"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Register A</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gd6d4dab4d2c04f8d402fa8b3ea997b15">TC0_RA</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x14)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 register A.  <a href="#gd6d4dab4d2c04f8d402fa8b3ea997b15"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g37125536e069f75ec0013dd5d7e4033f">TC1_RA</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x54)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 register A.  <a href="#g37125536e069f75ec0013dd5d7e4033f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gc07909cdb0848d29daa1c25c046e41a0">TC2_RA</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x94)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 register A.  <a href="#gc07909cdb0848d29daa1c25c046e41a0"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Register B</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gc8451bd635659492e4264db81a47da0c">TC0_RB</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x18)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 register B.  <a href="#gc8451bd635659492e4264db81a47da0c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gf847dc59e9cf41857114d3adab51d94b">TC1_RB</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x58)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 register B.  <a href="#gf847dc59e9cf41857114d3adab51d94b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g09aad00548e63a9b2ab6889f1d3e5b68">TC2_RB</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x98)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 register B.  <a href="#g09aad00548e63a9b2ab6889f1d3e5b68"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Register C</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g1f4aefb52238435df4b05fa1c8101c94">TC0_RC</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x1C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 register C.  <a href="#g1f4aefb52238435df4b05fa1c8101c94"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gc2c24256f3f737eb6a3ad5de658a730c">TC1_RC</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x5C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 register C.  <a href="#gc2c24256f3f737eb6a3ad5de658a730c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gdc2403d7e71edd71fbd313a8d5be3a91">TC2_RC</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x9C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 register C.  <a href="#gdc2403d7e71edd71fbd313a8d5be3a91"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Status and Interrupt Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g7ccb259fe381a24f1a902c91a9a293b5">TC0_SR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x20)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="#g7ccb259fe381a24f1a902c91a9a293b5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga7aa7a13c96bab9c8720974c7231ed26">TC1_SR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x60)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="#ga7aa7a13c96bab9c8720974c7231ed26"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ge0bbdbd2f1cccfd0a6a23e6cfbb39c2b">TC2_SR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0xA0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="#ge0bbdbd2f1cccfd0a6a23e6cfbb39c2b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gd7b164be3c1aa338f8a84ea883037213">TC0_IER</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x24)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 interrupt enable register address.  <a href="#gd7b164be3c1aa338f8a84ea883037213"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gd516a66a1f02f5ca823e273fc0e01db8">TC1_IER</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x64)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 interrupt enable register address.  <a href="#gd516a66a1f02f5ca823e273fc0e01db8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g421fb19b947ab50cb578c43043e2a95e">TC2_IER</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0xA4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 interrupt enable register address.  <a href="#g421fb19b947ab50cb578c43043e2a95e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g7d2680fbbfe6e5c38ee43ba03947220b">TC0_IDR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x28)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 interrupt disable register address.  <a href="#g7d2680fbbfe6e5c38ee43ba03947220b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gfc20046b89a2828fdaa0b35408cf1040">TC1_IDR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x68)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 interrupt disable register address.  <a href="#gfc20046b89a2828fdaa0b35408cf1040"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g911aeca9cc239b954aa5c3f2ab100c06">TC2_IDR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0xA8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 interrupt disable register address.  <a href="#g911aeca9cc239b954aa5c3f2ab100c06"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gcab765f13f9749d73e5aab9027937e71">TC0_IMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x2C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 interrupt mask register address.  <a href="#gcab765f13f9749d73e5aab9027937e71"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g984741c924f7380f880a07c99bae2ab5">TC1_IMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0x6C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 interrupt mask register address.  <a href="#g984741c924f7380f880a07c99bae2ab5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g59fb84894981440289cb971a3113cf64">TC2_IMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0xAC)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 interrupt mask register address.  <a href="#g59fb84894981440289cb971a3113cf64"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g6d3e519687dc1f9b5077a4aa0c083c94">TC_COVFS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter overflow flag.  <a href="#g6d3e519687dc1f9b5077a4aa0c083c94"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g101e4869d5d5d7abaa2dbb782d095015">TC_LOVRS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load overrun flag.  <a href="#g101e4869d5d5d7abaa2dbb782d095015"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g44370952dcc2973fdccbe58e4d08f756">TC_CPAS</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RA compare flag.  <a href="#g44370952dcc2973fdccbe58e4d08f756"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g43e64a88e17afe352aa631d635c576bc">TC_CPBS</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RB compare flag.  <a href="#g43e64a88e17afe352aa631d635c576bc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ge5090a7ae689064547f920a7bb9362f9">TC_CPCS</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RC compare flag.  <a href="#ge5090a7ae689064547f920a7bb9362f9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ga19b45cbfc78e747a2b091e3629a29e9">TC_LDRAS</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RA loading flag.  <a href="#ga19b45cbfc78e747a2b091e3629a29e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gd4ffd5868ead5efad62a98ece7a13435">TC_LDRBS</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RB loading flag.  <a href="#gd4ffd5868ead5efad62a98ece7a13435"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g87bd9104a2878eea0d360c5c74c5a475">TC_ETRGS</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External trigger flag.  <a href="#g87bd9104a2878eea0d360c5c74c5a475"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g80b4ef11a2bc7f68e8a530c5b57ed04b">TC_CLKSTA</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock enable flag.  <a href="#g80b4ef11a2bc7f68e8a530c5b57ed04b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g57765b5559f8af8bcfb570fbdd2f4d6b">TC_MTIOA</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIOA flag.  <a href="#g57765b5559f8af8bcfb570fbdd2f4d6b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g05ddcfd6da38a316db1cc6c9cd696dca">TC_MTIOB</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIOB flag.  <a href="#g05ddcfd6da38a316db1cc6c9cd696dca"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Block Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g4a443c52fa0df0726b0c25205ea856e1">TC_BCR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0xC0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Block control register address.  <a href="#g4a443c52fa0df0726b0c25205ea856e1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gf3a473be828491a7a3aea702e73a0a92">TC_SYNC</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronisation trigger.  <a href="#gf3a473be828491a7a3aea702e73a0a92"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Timer Counter Block Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g5df5c858a1d6a5e79f8ee194de365e12">TC_BMR</a>&nbsp;&nbsp;&nbsp;(TC_BASE + 0xC4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Block mode register address.  <a href="#g5df5c858a1d6a5e79f8ee194de365e12"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g8ba853d80040a40950660ea61d59a2ac">TC_TC0XC0S</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External clock signal 0 selection mask.  <a href="#g8ba853d80040a40950660ea61d59a2ac"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gbdc4a9c3eb1d69939093f3a40ee50581">TC_TCLK0XC0</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TCLK0.  <a href="#gbdc4a9c3eb1d69939093f3a40ee50581"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g63445ccf43522aa911a6564dd79c951d">TC_NONEXC0</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">None selected.  <a href="#g63445ccf43522aa911a6564dd79c951d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g8c869dd55e64e5a638e6114f6a60d93a">TC_TIOA1XC0</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TIOA1.  <a href="#g8c869dd55e64e5a638e6114f6a60d93a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g3230c1153db317c4d9e1fadc01eab041">TC_TIOA2XC0</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TIOA2.  <a href="#g3230c1153db317c4d9e1fadc01eab041"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gbb91f7df2f4fd699e98a81a84b87c8bf">TC_TC1XC1S</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External clock signal 1 selection mask.  <a href="#gbb91f7df2f4fd699e98a81a84b87c8bf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g063eab0b1a02621c7616366e9eb742a5">TC_TCLK1XC1</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TCLK1.  <a href="#g063eab0b1a02621c7616366e9eb742a5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g3a6fde1ec0f40d5dddb09db05e1e5f1b">TC_NONEXC1</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">None selected.  <a href="#g3a6fde1ec0f40d5dddb09db05e1e5f1b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g3db45758807afafc5d09e50ab6ee5326">TC_TIOA0XC1</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TIOA0.  <a href="#g3db45758807afafc5d09e50ab6ee5326"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#gbf2bff0b46bdf8f64e0d0c02c69dde27">TC_TIOA2XC1</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TIOA2.  <a href="#gbf2bff0b46bdf8f64e0d0c02c69dde27"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g3f421008c4ab7ce93b98271ab4e04dfe">TC_TC2XC2S</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External clock signal 2 selection mask.  <a href="#g3f421008c4ab7ce93b98271ab4e04dfe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g790ef53ba6f05bcc5f118ad9af237ade">TC_TCLK2XC2</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TCLK2.  <a href="#g790ef53ba6f05bcc5f118ad9af237ade"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g2d2acab73e23162346025c625f7a49ac">TC_NONEXC2</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">None selected.  <a href="#g2d2acab73e23162346025c625f7a49ac"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#ge14e1f7703403a71484a0ae9170bf12e">TC_TIOA0XC2</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TIOA0.  <a href="#ge14e1f7703403a71484a0ae9170bf12e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_tc.html#g8989f2250332b8af38465b80ea9b2d7d">TC_TIOA1XC2</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects TIOA1.  <a href="#g8989f2250332b8af38465b80ea9b2d7d"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Timer / Counter registers. <hr><h2>Define Documentation</h2>
<a class="anchor" name="g2c1d0ffaa22b887b397b6d2cd45a7f56"></a><!-- doxytag: member="at91_tc.h::TC0_CCR" ref="g2c1d0ffaa22b887b397b6d2cd45a7f56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_CCR&nbsp;&nbsp;&nbsp;(TC_BASE + 0x00)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 control register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00057">57</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7880ff5ddcc25e149a53a0a035d8197f"></a><!-- doxytag: member="at91_tc.h::TC1_CCR" ref="g7880ff5ddcc25e149a53a0a035d8197f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC1_CCR&nbsp;&nbsp;&nbsp;(TC_BASE + 0x40)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 control register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00058">58</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8815563e4922ca09713e4409a762908b"></a><!-- doxytag: member="at91_tc.h::TC2_CCR" ref="g8815563e4922ca09713e4409a762908b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC2_CCR&nbsp;&nbsp;&nbsp;(TC_BASE + 0x80)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 control register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00059">59</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g528d19caa388df147ca8fae91be193d5"></a><!-- doxytag: member="at91_tc.h::TC_CLKEN" ref="g528d19caa388df147ca8fae91be193d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKEN&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock enable command. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00060">60</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3df09901adc358c3af7a72843af1c24e"></a><!-- doxytag: member="at91_tc.h::TC_CLKDIS" ref="g3df09901adc358c3af7a72843af1c24e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKDIS&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock disable command. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00061">61</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfcebd8f6e7bef145922d447059a1554b"></a><!-- doxytag: member="at91_tc.h::TC_SWTRG" ref="gfcebd8f6e7bef145922d447059a1554b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SWTRG&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software trigger command. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00062">62</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfd104aa8e4ef862f390414010a688269"></a><!-- doxytag: member="at91_tc.h::TC0_CMR" ref="gfd104aa8e4ef862f390414010a688269" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_CMR&nbsp;&nbsp;&nbsp;(TC_BASE + 0x04)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 mode register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00067">67</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3aae40bd5ffe69026c675780f7bad660"></a><!-- doxytag: member="at91_tc.h::TC1_CMR" ref="g3aae40bd5ffe69026c675780f7bad660" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC1_CMR&nbsp;&nbsp;&nbsp;(TC_BASE + 0x44)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 mode register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00068">68</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g681e8a768f7e5f653f1ec977ece0d9d2"></a><!-- doxytag: member="at91_tc.h::TC2_CMR" ref="g681e8a768f7e5f653f1ec977ece0d9d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC2_CMR&nbsp;&nbsp;&nbsp;(TC_BASE + 0x84)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 mode register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00069">69</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gac64030a327b5b5ca4e57e720cb162fa"></a><!-- doxytag: member="at91_tc.h::TC_CLKS" ref="gac64030a327b5b5ca4e57e720cb162fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKS&nbsp;&nbsp;&nbsp;0x00000007          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00071">71</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g941d65c427a054ebad1d3b824dbcef54"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK2" ref="g941d65c427a054ebad1d3b824dbcef54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKS_MCK2&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects MCK / 2. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00072">72</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbbf6a3c1652968c7c86b2d20c7412b4f"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK8" ref="gbbf6a3c1652968c7c86b2d20c7412b4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKS_MCK8&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects MCK / 8. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00073">73</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga9e71234b842c1b0e5da21c435f1159e"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK32" ref="ga9e71234b842c1b0e5da21c435f1159e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKS_MCK32&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects MCK / 32. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00074">74</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g09aa88fce6c18f46687cb56d48aac040"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK128" ref="g09aa88fce6c18f46687cb56d48aac040" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKS_MCK128&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects MCK / 128. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00075">75</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0bd3ab7cfaffea6fa2400a62220f955f"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK1024" ref="g0bd3ab7cfaffea6fa2400a62220f955f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKS_MCK1024&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects MCK / 1024. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00076">76</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8265eb15aeddddef13913e6c6e2c8154"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_XC0" ref="g8265eb15aeddddef13913e6c6e2c8154" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKS_XC0&nbsp;&nbsp;&nbsp;0x00000005          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects external clock 0. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00077">77</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2a5ff49ef1cfbe4ad9a46a74a93fd27a"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_XC1" ref="g2a5ff49ef1cfbe4ad9a46a74a93fd27a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKS_XC1&nbsp;&nbsp;&nbsp;0x00000006          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects external clock 1. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00078">78</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3eb08c0556324e90a25e572d045af9e1"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_XC2" ref="g3eb08c0556324e90a25e572d045af9e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKS_XC2&nbsp;&nbsp;&nbsp;0x00000007          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects external clock 2. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00079">79</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g31a846b69120016726e82256ae096410"></a><!-- doxytag: member="at91_tc.h::TC_CLKI" ref="g31a846b69120016726e82256ae096410" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKI&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Increments on falling edge. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00081">81</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5cda7aab048af6aceff14d8f3207200f"></a><!-- doxytag: member="at91_tc.h::TC_BURST" ref="g5cda7aab048af6aceff14d8f3207200f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BURST&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Burst signal selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00083">83</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaf333e67e5707ae849d75d0e8649a189"></a><!-- doxytag: member="at91_tc.h::TC_BURST_NONE" ref="gaf333e67e5707ae849d75d0e8649a189" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BURST_NONE&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock is not gated by an external signal. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00084">84</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g519b9e275a6c6a732f32a8a2ef75671e"></a><!-- doxytag: member="at91_tc.h::TC_BUSRT_XC0" ref="g519b9e275a6c6a732f32a8a2ef75671e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BUSRT_XC0&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ANDed with external clock 0. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00085">85</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g88ca4e8418298a379d1faedfc144b6e8"></a><!-- doxytag: member="at91_tc.h::TC_BURST_XC1" ref="g88ca4e8418298a379d1faedfc144b6e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BURST_XC1&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ANDed with external clock 1. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00086">86</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2b9fa6d6ac7635947ba23b000be259b4"></a><!-- doxytag: member="at91_tc.h::TC_BURST_XC2" ref="g2b9fa6d6ac7635947ba23b000be259b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BURST_XC2&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ANDed with external clock 2. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00087">87</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb0a7259eb672292357f2d785c532a208"></a><!-- doxytag: member="at91_tc.h::TC_CPCTRG" ref="gb0a7259eb672292357f2d785c532a208" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CPCTRG&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RC Compare Enable Trigger Enable. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00089">89</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb25fc25035091fc7a07bdd50485ca2b4"></a><!-- doxytag: member="at91_tc.h::TC_WAVE" ref="gb25fc25035091fc7a07bdd50485ca2b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_WAVE&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects waveform mode. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00091">91</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g80c1b7686f48f2718c73f5c8f1d5051d"></a><!-- doxytag: member="at91_tc.h::TC_CAPT" ref="g80c1b7686f48f2718c73f5c8f1d5051d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CAPT&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects capture mode. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00092">92</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g088edefc37abff9c284e672a66ef76eb"></a><!-- doxytag: member="at91_tc.h::TC_LDBSTOP" ref="g088edefc37abff9c284e672a66ef76eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LDBSTOP&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Counter clock stopped on RB loading. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00097">97</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g09b4664f86e7813c687dc751c85864cb"></a><!-- doxytag: member="at91_tc.h::TC_LDBDIS" ref="g09b4664f86e7813c687dc751c85864cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LDBDIS&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Counter clock disabled on RB loading. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00098">98</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g51876cc0346f75f689501ea818adb811"></a><!-- doxytag: member="at91_tc.h::TC_ETRGEDG" ref="g51876cc0346f75f689501ea818adb811" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ETRGEDG&nbsp;&nbsp;&nbsp;0x00000300          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External trigger edge selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00100">100</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g56ee27a31ae7aafd122c4e8cfaa49fe1"></a><!-- doxytag: member="at91_tc.h::TC_ETRGEDG_RISING_EDGE" ref="g56ee27a31ae7aafd122c4e8cfaa49fe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ETRGEDG_RISING_EDGE&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Trigger on external rising edge. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00101">101</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2ae0f2a736a19284a64110e296e04773"></a><!-- doxytag: member="at91_tc.h::TC_ETRGEDG_FALLING_EDGE" ref="g2ae0f2a736a19284a64110e296e04773" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ETRGEDG_FALLING_EDGE&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Trigger on external falling edge. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00102">102</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb9f64d9bd7363c2e77dbe6b91424e5b4"></a><!-- doxytag: member="at91_tc.h::TC_ETRGEDG_BOTH_EDGE" ref="gb9f64d9bd7363c2e77dbe6b91424e5b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ETRGEDG_BOTH_EDGE&nbsp;&nbsp;&nbsp;0x00000300          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Trigger on both external edges. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00103">103</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfb42b4bc05eae4983ba1c3ae219fb2eb"></a><!-- doxytag: member="at91_tc.h::TC_ABETRG" ref="gfb42b4bc05eae4983ba1c3ae219fb2eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ABETRG&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TIOA or TIOB external trigger selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00105">105</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4d229fddd07959b2156bc8110521de40"></a><!-- doxytag: member="at91_tc.h::TC_ABETRG_TIOB" ref="g4d229fddd07959b2156bc8110521de40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ABETRG_TIOB&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TIOB used as an external trigger. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00106">106</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc2d0fec0f219cd53d5769819b2319dc0"></a><!-- doxytag: member="at91_tc.h::TC_ABETRG_TIOA" ref="gc2d0fec0f219cd53d5769819b2319dc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ABETRG_TIOA&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TIOA used as an external trigger. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00107">107</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9087be3499dcade8067fd0806e079bb7"></a><!-- doxytag: member="at91_tc.h::TC_LDRA" ref="g9087be3499dcade8067fd0806e079bb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LDRA&nbsp;&nbsp;&nbsp;0x00030000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RA loading selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00109">109</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g408ad9ed9da660d83dd57218f7af8b69"></a><!-- doxytag: member="at91_tc.h::TC_LDRA_RISING_EDGE" ref="g408ad9ed9da660d83dd57218f7af8b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LDRA_RISING_EDGE&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Load RA on rising edge of TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00110">110</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g271dd1de942568d0bb5683b6658439b4"></a><!-- doxytag: member="at91_tc.h::TC_LDRA_FALLING_EDGE" ref="g271dd1de942568d0bb5683b6658439b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LDRA_FALLING_EDGE&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Load RA on falling edge of TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00111">111</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4e51acb5ec17355218ad63feb2c3abd6"></a><!-- doxytag: member="at91_tc.h::TC_LDRA_BOTH_EDGE" ref="g4e51acb5ec17355218ad63feb2c3abd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LDRA_BOTH_EDGE&nbsp;&nbsp;&nbsp;0x00030000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Load RA on any edge of TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00112">112</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g77f45c1e453e156afc817ff014ba1310"></a><!-- doxytag: member="at91_tc.h::TC_LDRB" ref="g77f45c1e453e156afc817ff014ba1310" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LDRB&nbsp;&nbsp;&nbsp;0x000C0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RB loading selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00114">114</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gccac9ce4af8eb16deb317609b8cbfee0"></a><!-- doxytag: member="at91_tc.h::TC_LDRB_RISING_EDGE" ref="gccac9ce4af8eb16deb317609b8cbfee0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LDRB_RISING_EDGE&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Load RB on rising edge of TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00115">115</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4f9bd1cbcedb00b0fc1c1ded1bbcbfe9"></a><!-- doxytag: member="at91_tc.h::TC_LDRB_FALLING_EDGE" ref="g4f9bd1cbcedb00b0fc1c1ded1bbcbfe9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LDRB_FALLING_EDGE&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Load RB on falling edge of TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00116">116</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1c321a7fed9f6594fdfd88ab4a3b055f"></a><!-- doxytag: member="at91_tc.h::TC_LDRB_BOTH_EDGE" ref="g1c321a7fed9f6594fdfd88ab4a3b055f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LDRB_BOTH_EDGE&nbsp;&nbsp;&nbsp;0x000C0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Load RB on any edge of TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00117">117</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbe526cfe3b70c882f890a6468924ad92"></a><!-- doxytag: member="at91_tc.h::TC_CPCSTOP" ref="gbe526cfe3b70c882f890a6468924ad92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CPCSTOP&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Counter clock stopped on RC compare. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00123">123</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5f7304bb7f01f11c8bc02087024dd224"></a><!-- doxytag: member="at91_tc.h::TC_CPCDIS" ref="g5f7304bb7f01f11c8bc02087024dd224" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CPCDIS&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Counter clock disabled on RC compare. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00124">124</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2bc60460986874718ff1baaa33f230f9"></a><!-- doxytag: member="at91_tc.h::TC_EEVTEDG" ref="g2bc60460986874718ff1baaa33f230f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_EEVTEDG&nbsp;&nbsp;&nbsp;0x00000300          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External event edge selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00126">126</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="geb6f81f26bcbe78092109d5e9328a597"></a><!-- doxytag: member="at91_tc.h::TC_EEVTEDG_RISING_EDGE" ref="geb6f81f26bcbe78092109d5e9328a597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_EEVTEDG_RISING_EDGE&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External event on rising edge.. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00127">127</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga19f4bded415ee4e061b05b13579507c"></a><!-- doxytag: member="at91_tc.h::TC_EEVTEDG_FALLING_EDGE" ref="ga19f4bded415ee4e061b05b13579507c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_EEVTEDG_FALLING_EDGE&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External event on falling edge.. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00128">128</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7e981d0c0e61d12bc4588da7f127e7b3"></a><!-- doxytag: member="at91_tc.h::TC_EEVTEDG_BOTH_EDGE" ref="g7e981d0c0e61d12bc4588da7f127e7b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_EEVTEDG_BOTH_EDGE&nbsp;&nbsp;&nbsp;0x00000300          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External event on any edge.. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00129">129</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6c544b89d9779a8e41bdcb0b9df6aa2f"></a><!-- doxytag: member="at91_tc.h::TC_EEVT" ref="g6c544b89d9779a8e41bdcb0b9df6aa2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_EEVT&nbsp;&nbsp;&nbsp;0x00000C00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External event selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00131">131</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbcc6e138e1705c6ff63ed1a23cc9af24"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_TIOB" ref="gbcc6e138e1705c6ff63ed1a23cc9af24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_EEVT_TIOB&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TIOB selected as external event. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00132">132</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc2c44e05bc7ec5f00ee3f8dd1bab804c"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_XC0" ref="gc2c44e05bc7ec5f00ee3f8dd1bab804c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_EEVT_XC0&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
XC0 selected as external event. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00133">133</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf820ac80bf91228524d334d1e8991b80"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_XC1" ref="gf820ac80bf91228524d334d1e8991b80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_EEVT_XC1&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
XC1 selected as external event. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00134">134</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g821482af6b9edc7269dfdff98d2f1a27"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_XC2" ref="g821482af6b9edc7269dfdff98d2f1a27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_EEVT_XC2&nbsp;&nbsp;&nbsp;0x00000C00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
XC2 selected as external event. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00135">135</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8d32cfd981f834979ecf368cc338c9b9"></a><!-- doxytag: member="at91_tc.h::TC_ENETRG" ref="g8d32cfd981f834979ecf368cc338c9b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ENETRG&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External event trigger enable. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00137">137</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g594bb7f5d1b69d96684a3f7163571eb8"></a><!-- doxytag: member="at91_tc.h::TC_ACPA" ref="g594bb7f5d1b69d96684a3f7163571eb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ACPA&nbsp;&nbsp;&nbsp;0x00030000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks RA compare effect on TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00139">139</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6ab34dfcaa2463c8ed389d3eeaf3e052"></a><!-- doxytag: member="at91_tc.h::TC_ACPA_SET_OUTPUT" ref="g6ab34dfcaa2463c8ed389d3eeaf3e052" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ACPA_SET_OUTPUT&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RA compare sets TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00140">140</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9ad68f250d389d72c285bd7dfb1019b4"></a><!-- doxytag: member="at91_tc.h::TC_ACPA_CLEAR_OUTPUT" ref="g9ad68f250d389d72c285bd7dfb1019b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ACPA_CLEAR_OUTPUT&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RA compare clears TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00141">141</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g91a880c53b5143d2d46cb31973eca225"></a><!-- doxytag: member="at91_tc.h::TC_ACPA_TOGGLE_OUTPUT" ref="g91a880c53b5143d2d46cb31973eca225" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ACPA_TOGGLE_OUTPUT&nbsp;&nbsp;&nbsp;0x00030000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RA compare toggles TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00142">142</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6e4a9c63821abac33fc0d5953a87784d"></a><!-- doxytag: member="at91_tc.h::TC_ACPC" ref="g6e4a9c63821abac33fc0d5953a87784d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ACPC&nbsp;&nbsp;&nbsp;0x000C0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks RC compare effect on TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00144">144</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9d49a30eb9168715e677d53331589b0e"></a><!-- doxytag: member="at91_tc.h::TC_ACPC_SET_OUTPUT" ref="g9d49a30eb9168715e677d53331589b0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ACPC_SET_OUTPUT&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RC compare sets TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00145">145</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfa0654fdf4b55998c2b167c4a5eb8532"></a><!-- doxytag: member="at91_tc.h::TC_ACPC_CLEAR_OUTPUT" ref="gfa0654fdf4b55998c2b167c4a5eb8532" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ACPC_CLEAR_OUTPUT&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RC compare clears TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00146">146</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc1a2cf8828d4800f1b2407a2a3135f54"></a><!-- doxytag: member="at91_tc.h::TC_ACPC_TOGGLE_OUTPUT" ref="gc1a2cf8828d4800f1b2407a2a3135f54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ACPC_TOGGLE_OUTPUT&nbsp;&nbsp;&nbsp;0x000C0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RC compare toggles TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00147">147</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1f3ac8268cfb1c8dc3298481e1a86350"></a><!-- doxytag: member="at91_tc.h::TC_AEEVT" ref="g1f3ac8268cfb1c8dc3298481e1a86350" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_AEEVT&nbsp;&nbsp;&nbsp;0x00300000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks external event effect on TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00149">149</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge0479d00893ee8bf84c394ba39ccb47c"></a><!-- doxytag: member="at91_tc.h::TC_AEEVT_SET_OUTPUT" ref="ge0479d00893ee8bf84c394ba39ccb47c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_AEEVT_SET_OUTPUT&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External event sets TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00150">150</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gecc260c74b3abf84279f91568dbdc09d"></a><!-- doxytag: member="at91_tc.h::TC_AEEVT_CLEAR_OUTPUT" ref="gecc260c74b3abf84279f91568dbdc09d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_AEEVT_CLEAR_OUTPUT&nbsp;&nbsp;&nbsp;0x00200000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External event clears TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00151">151</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g42c313df4ae35e4a45af3cfef4da2757"></a><!-- doxytag: member="at91_tc.h::TC_AEEVT_TOGGLE_OUTPUT" ref="g42c313df4ae35e4a45af3cfef4da2757" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_AEEVT_TOGGLE_OUTPUT&nbsp;&nbsp;&nbsp;0x00300000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External event toggles TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00152">152</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf3bd66833a5803d4098583ecd9d52aef"></a><!-- doxytag: member="at91_tc.h::TC_ASWTRG" ref="gf3bd66833a5803d4098583ecd9d52aef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ASWTRG&nbsp;&nbsp;&nbsp;0x00C00000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks software trigger effect on TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00154">154</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gde42948c4eb0bc4bbb808377f10e736e"></a><!-- doxytag: member="at91_tc.h::TC_ASWTRG_SET_OUTPUT" ref="gde42948c4eb0bc4bbb808377f10e736e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ASWTRG_SET_OUTPUT&nbsp;&nbsp;&nbsp;0x00400000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software trigger sets TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00155">155</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga7bb7c1ddbf7a60dcabb964b35d869d5"></a><!-- doxytag: member="at91_tc.h::TC_ASWTRG_CLEAR_OUTPUT" ref="ga7bb7c1ddbf7a60dcabb964b35d869d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ASWTRG_CLEAR_OUTPUT&nbsp;&nbsp;&nbsp;0x00800000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software trigger clears TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00156">156</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g99066e8b0519bba62a85aa1722077b81"></a><!-- doxytag: member="at91_tc.h::TC_ASWTRG_TOGGLE_OUTPUT" ref="g99066e8b0519bba62a85aa1722077b81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ASWTRG_TOGGLE_OUTPUT&nbsp;&nbsp;&nbsp;0x00C00000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software trigger toggles TIOA. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00157">157</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9c37975ceb4076248096972ab3e3521d"></a><!-- doxytag: member="at91_tc.h::TC_BCPB" ref="g9c37975ceb4076248096972ab3e3521d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BCPB&nbsp;&nbsp;&nbsp;0x03000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks RB compare effect on TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00159">159</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbd30aee9d4b9f97b4e84c7fe6bfcdd17"></a><!-- doxytag: member="at91_tc.h::TC_BCPB_SET_OUTPUT" ref="gbd30aee9d4b9f97b4e84c7fe6bfcdd17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BCPB_SET_OUTPUT&nbsp;&nbsp;&nbsp;0x01000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RB compare sets TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00160">160</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g49369f4ae22ef83ddc1676eb3622e097"></a><!-- doxytag: member="at91_tc.h::TC_BCPB_CLEAR_OUTPUT" ref="g49369f4ae22ef83ddc1676eb3622e097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BCPB_CLEAR_OUTPUT&nbsp;&nbsp;&nbsp;0x02000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RB compare clears TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00161">161</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g07e40e5513e4492195c5c80027000565"></a><!-- doxytag: member="at91_tc.h::TC_BCPB_TOGGLE_OUTPUT" ref="g07e40e5513e4492195c5c80027000565" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BCPB_TOGGLE_OUTPUT&nbsp;&nbsp;&nbsp;0x03000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RB compare toggles TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00162">162</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g86d3e74c330c1742ef409ed6cff684b8"></a><!-- doxytag: member="at91_tc.h::TC_BCPC" ref="g86d3e74c330c1742ef409ed6cff684b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BCPC&nbsp;&nbsp;&nbsp;0x0C000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks RC compare effect on TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00164">164</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g79bd65eef6b5277417e16f71c849c34a"></a><!-- doxytag: member="at91_tc.h::TC_BCPC_SET_OUTPUT" ref="g79bd65eef6b5277417e16f71c849c34a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BCPC_SET_OUTPUT&nbsp;&nbsp;&nbsp;0x04000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RC compare sets TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00165">165</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g053dd3a6b6eb6ad7abf797e228ca6b78"></a><!-- doxytag: member="at91_tc.h::TC_BCPC_CLEAR_OUTPUT" ref="g053dd3a6b6eb6ad7abf797e228ca6b78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BCPC_CLEAR_OUTPUT&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RC compare clears TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00166">166</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2726a72fbf1227fc8211dc418a8bdb39"></a><!-- doxytag: member="at91_tc.h::TC_BCPC_TOGGLE_OUTPUT" ref="g2726a72fbf1227fc8211dc418a8bdb39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BCPC_TOGGLE_OUTPUT&nbsp;&nbsp;&nbsp;0x0C000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RC compare toggles TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00167">167</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g752cc9a10ddd2af7a79469f098376734"></a><!-- doxytag: member="at91_tc.h::TC_BEEVT" ref="g752cc9a10ddd2af7a79469f098376734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BEEVT&nbsp;&nbsp;&nbsp;0x30000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks external event effect on TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00169">169</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gec4f787260a19c3ebe25e4045615f9ed"></a><!-- doxytag: member="at91_tc.h::TC_BEEVT_SET_OUTPUT" ref="gec4f787260a19c3ebe25e4045615f9ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BEEVT_SET_OUTPUT&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External event sets TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00170">170</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3440f056127721afdaf74e7ad302dedc"></a><!-- doxytag: member="at91_tc.h::TC_BEEVT_CLEAR_OUTPUT" ref="g3440f056127721afdaf74e7ad302dedc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BEEVT_CLEAR_OUTPUT&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External event clears TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00171">171</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g523694b0755c13ef85eca42a5dd03d5d"></a><!-- doxytag: member="at91_tc.h::TC_BEEVT_TOGGLE_OUTPUT" ref="g523694b0755c13ef85eca42a5dd03d5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BEEVT_TOGGLE_OUTPUT&nbsp;&nbsp;&nbsp;0x30000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External event toggles TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00172">172</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6df9fed80b2b70ba5ea283ca36b63cc2"></a><!-- doxytag: member="at91_tc.h::TC_BSWTRG" ref="g6df9fed80b2b70ba5ea283ca36b63cc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BSWTRG&nbsp;&nbsp;&nbsp;0xC0000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks software trigger effect on TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00174">174</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8f008aee54d297602281980da3244ff4"></a><!-- doxytag: member="at91_tc.h::TC_BSWTRG_SET_OUTPUT" ref="g8f008aee54d297602281980da3244ff4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BSWTRG_SET_OUTPUT&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software trigger sets TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00175">175</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gba5d993f0ec5c9949bc562030a7c3387"></a><!-- doxytag: member="at91_tc.h::TC_BSWTRG_CLEAR_OUTPUT" ref="gba5d993f0ec5c9949bc562030a7c3387" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BSWTRG_CLEAR_OUTPUT&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software trigger clears TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00176">176</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="geac70928941f499b680cb997aa081fd8"></a><!-- doxytag: member="at91_tc.h::TC_BSWTRG_TOGGLE_OUTPUT" ref="geac70928941f499b680cb997aa081fd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BSWTRG_TOGGLE_OUTPUT&nbsp;&nbsp;&nbsp;0xC0000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software trigger toggles TIOB. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00177">177</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7f05011d7ea53b11cf02b3005bc9a276"></a><!-- doxytag: member="at91_tc.h::TC0_CV" ref="g7f05011d7ea53b11cf02b3005bc9a276" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_CV&nbsp;&nbsp;&nbsp;(TC_BASE + 0x10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Counter 0 value. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00182">182</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcd8406f722c377f4315f9398c56b607c"></a><!-- doxytag: member="at91_tc.h::TC1_CV" ref="gcd8406f722c377f4315f9398c56b607c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC1_CV&nbsp;&nbsp;&nbsp;(TC_BASE + 0x50)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Counter 1 value. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00183">183</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge438eedfb6a64902a10bb4bf075d491a"></a><!-- doxytag: member="at91_tc.h::TC2_CV" ref="ge438eedfb6a64902a10bb4bf075d491a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC2_CV&nbsp;&nbsp;&nbsp;(TC_BASE + 0x90)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Counter 2 value. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00184">184</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd6d4dab4d2c04f8d402fa8b3ea997b15"></a><!-- doxytag: member="at91_tc.h::TC0_RA" ref="gd6d4dab4d2c04f8d402fa8b3ea997b15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_RA&nbsp;&nbsp;&nbsp;(TC_BASE + 0x14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 register A. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00189">189</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g37125536e069f75ec0013dd5d7e4033f"></a><!-- doxytag: member="at91_tc.h::TC1_RA" ref="g37125536e069f75ec0013dd5d7e4033f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC1_RA&nbsp;&nbsp;&nbsp;(TC_BASE + 0x54)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 register A. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00190">190</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc07909cdb0848d29daa1c25c046e41a0"></a><!-- doxytag: member="at91_tc.h::TC2_RA" ref="gc07909cdb0848d29daa1c25c046e41a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC2_RA&nbsp;&nbsp;&nbsp;(TC_BASE + 0x94)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 register A. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00191">191</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc8451bd635659492e4264db81a47da0c"></a><!-- doxytag: member="at91_tc.h::TC0_RB" ref="gc8451bd635659492e4264db81a47da0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_RB&nbsp;&nbsp;&nbsp;(TC_BASE + 0x18)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 register B. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00196">196</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf847dc59e9cf41857114d3adab51d94b"></a><!-- doxytag: member="at91_tc.h::TC1_RB" ref="gf847dc59e9cf41857114d3adab51d94b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC1_RB&nbsp;&nbsp;&nbsp;(TC_BASE + 0x58)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 register B. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00197">197</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g09aad00548e63a9b2ab6889f1d3e5b68"></a><!-- doxytag: member="at91_tc.h::TC2_RB" ref="g09aad00548e63a9b2ab6889f1d3e5b68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC2_RB&nbsp;&nbsp;&nbsp;(TC_BASE + 0x98)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 register B. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00198">198</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1f4aefb52238435df4b05fa1c8101c94"></a><!-- doxytag: member="at91_tc.h::TC0_RC" ref="g1f4aefb52238435df4b05fa1c8101c94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_RC&nbsp;&nbsp;&nbsp;(TC_BASE + 0x1C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 register C. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00203">203</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__at91_8c-source.html#l00391">NutGetTickClock()</a>, and <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc2c24256f3f737eb6a3ad5de658a730c"></a><!-- doxytag: member="at91_tc.h::TC1_RC" ref="gc2c24256f3f737eb6a3ad5de658a730c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC1_RC&nbsp;&nbsp;&nbsp;(TC_BASE + 0x5C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 register C. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00204">204</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdc2403d7e71edd71fbd313a8d5be3a91"></a><!-- doxytag: member="at91_tc.h::TC2_RC" ref="gdc2403d7e71edd71fbd313a8d5be3a91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC2_RC&nbsp;&nbsp;&nbsp;(TC_BASE + 0x9C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 register C. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00205">205</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7ccb259fe381a24f1a902c91a9a293b5"></a><!-- doxytag: member="at91_tc.h::TC0_SR" ref="g7ccb259fe381a24f1a902c91a9a293b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_SR&nbsp;&nbsp;&nbsp;(TC_BASE + 0x20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00211">211</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga7aa7a13c96bab9c8720974c7231ed26"></a><!-- doxytag: member="at91_tc.h::TC1_SR" ref="ga7aa7a13c96bab9c8720974c7231ed26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC1_SR&nbsp;&nbsp;&nbsp;(TC_BASE + 0x60)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00212">212</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge0bbdbd2f1cccfd0a6a23e6cfbb39c2b"></a><!-- doxytag: member="at91_tc.h::TC2_SR" ref="ge0bbdbd2f1cccfd0a6a23e6cfbb39c2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC2_SR&nbsp;&nbsp;&nbsp;(TC_BASE + 0xA0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00213">213</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd7b164be3c1aa338f8a84ea883037213"></a><!-- doxytag: member="at91_tc.h::TC0_IER" ref="gd7b164be3c1aa338f8a84ea883037213" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_IER&nbsp;&nbsp;&nbsp;(TC_BASE + 0x24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 interrupt enable register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00215">215</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd516a66a1f02f5ca823e273fc0e01db8"></a><!-- doxytag: member="at91_tc.h::TC1_IER" ref="gd516a66a1f02f5ca823e273fc0e01db8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC1_IER&nbsp;&nbsp;&nbsp;(TC_BASE + 0x64)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 interrupt enable register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00216">216</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g421fb19b947ab50cb578c43043e2a95e"></a><!-- doxytag: member="at91_tc.h::TC2_IER" ref="g421fb19b947ab50cb578c43043e2a95e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC2_IER&nbsp;&nbsp;&nbsp;(TC_BASE + 0xA4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 interrupt enable register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00217">217</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7d2680fbbfe6e5c38ee43ba03947220b"></a><!-- doxytag: member="at91_tc.h::TC0_IDR" ref="g7d2680fbbfe6e5c38ee43ba03947220b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_IDR&nbsp;&nbsp;&nbsp;(TC_BASE + 0x28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 interrupt disable register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00219">219</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfc20046b89a2828fdaa0b35408cf1040"></a><!-- doxytag: member="at91_tc.h::TC1_IDR" ref="gfc20046b89a2828fdaa0b35408cf1040" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC1_IDR&nbsp;&nbsp;&nbsp;(TC_BASE + 0x68)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 interrupt disable register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00220">220</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g911aeca9cc239b954aa5c3f2ab100c06"></a><!-- doxytag: member="at91_tc.h::TC2_IDR" ref="g911aeca9cc239b954aa5c3f2ab100c06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC2_IDR&nbsp;&nbsp;&nbsp;(TC_BASE + 0xA8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 interrupt disable register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00221">221</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcab765f13f9749d73e5aab9027937e71"></a><!-- doxytag: member="at91_tc.h::TC0_IMR" ref="gcab765f13f9749d73e5aab9027937e71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_IMR&nbsp;&nbsp;&nbsp;(TC_BASE + 0x2C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 interrupt mask register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00223">223</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g984741c924f7380f880a07c99bae2ab5"></a><!-- doxytag: member="at91_tc.h::TC1_IMR" ref="g984741c924f7380f880a07c99bae2ab5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC1_IMR&nbsp;&nbsp;&nbsp;(TC_BASE + 0x6C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 interrupt mask register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00224">224</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g59fb84894981440289cb971a3113cf64"></a><!-- doxytag: member="at91_tc.h::TC2_IMR" ref="g59fb84894981440289cb971a3113cf64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC2_IMR&nbsp;&nbsp;&nbsp;(TC_BASE + 0xAC)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 interrupt mask register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00225">225</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6d3e519687dc1f9b5077a4aa0c083c94"></a><!-- doxytag: member="at91_tc.h::TC_COVFS" ref="g6d3e519687dc1f9b5077a4aa0c083c94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_COVFS&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Counter overflow flag. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00227">227</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g101e4869d5d5d7abaa2dbb782d095015"></a><!-- doxytag: member="at91_tc.h::TC_LOVRS" ref="g101e4869d5d5d7abaa2dbb782d095015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LOVRS&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Load overrun flag. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00228">228</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g44370952dcc2973fdccbe58e4d08f756"></a><!-- doxytag: member="at91_tc.h::TC_CPAS" ref="g44370952dcc2973fdccbe58e4d08f756" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CPAS&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RA compare flag. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00229">229</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g43e64a88e17afe352aa631d635c576bc"></a><!-- doxytag: member="at91_tc.h::TC_CPBS" ref="g43e64a88e17afe352aa631d635c576bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CPBS&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RB compare flag. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00230">230</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge5090a7ae689064547f920a7bb9362f9"></a><!-- doxytag: member="at91_tc.h::TC_CPCS" ref="ge5090a7ae689064547f920a7bb9362f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CPCS&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RC compare flag. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00231">231</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__at91_8c-source.html#l00174">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga19b45cbfc78e747a2b091e3629a29e9"></a><!-- doxytag: member="at91_tc.h::TC_LDRAS" ref="ga19b45cbfc78e747a2b091e3629a29e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LDRAS&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RA loading flag. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00232">232</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd4ffd5868ead5efad62a98ece7a13435"></a><!-- doxytag: member="at91_tc.h::TC_LDRBS" ref="gd4ffd5868ead5efad62a98ece7a13435" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_LDRBS&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RB loading flag. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00233">233</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g87bd9104a2878eea0d360c5c74c5a475"></a><!-- doxytag: member="at91_tc.h::TC_ETRGS" ref="g87bd9104a2878eea0d360c5c74c5a475" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ETRGS&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External trigger flag. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00234">234</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g80b4ef11a2bc7f68e8a530c5b57ed04b"></a><!-- doxytag: member="at91_tc.h::TC_CLKSTA" ref="g80b4ef11a2bc7f68e8a530c5b57ed04b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CLKSTA&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock enable flag. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00235">235</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g57765b5559f8af8bcfb570fbdd2f4d6b"></a><!-- doxytag: member="at91_tc.h::TC_MTIOA" ref="g57765b5559f8af8bcfb570fbdd2f4d6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MTIOA&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TIOA flag. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00236">236</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g05ddcfd6da38a316db1cc6c9cd696dca"></a><!-- doxytag: member="at91_tc.h::TC_MTIOB" ref="g05ddcfd6da38a316db1cc6c9cd696dca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MTIOB&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TIOB flag. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00237">237</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4a443c52fa0df0726b0c25205ea856e1"></a><!-- doxytag: member="at91_tc.h::TC_BCR" ref="g4a443c52fa0df0726b0c25205ea856e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BCR&nbsp;&nbsp;&nbsp;(TC_BASE + 0xC0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Block control register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00242">242</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf3a473be828491a7a3aea702e73a0a92"></a><!-- doxytag: member="at91_tc.h::TC_SYNC" ref="gf3a473be828491a7a3aea702e73a0a92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SYNC&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Synchronisation trigger. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00243">243</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5df5c858a1d6a5e79f8ee194de365e12"></a><!-- doxytag: member="at91_tc.h::TC_BMR" ref="g5df5c858a1d6a5e79f8ee194de365e12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BMR&nbsp;&nbsp;&nbsp;(TC_BASE + 0xC4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Block mode register address. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00248">248</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8ba853d80040a40950660ea61d59a2ac"></a><!-- doxytag: member="at91_tc.h::TC_TC0XC0S" ref="g8ba853d80040a40950660ea61d59a2ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TC0XC0S&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External clock signal 0 selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00249">249</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbdc4a9c3eb1d69939093f3a40ee50581"></a><!-- doxytag: member="at91_tc.h::TC_TCLK0XC0" ref="gbdc4a9c3eb1d69939093f3a40ee50581" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TCLK0XC0&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects TCLK0. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00250">250</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g63445ccf43522aa911a6564dd79c951d"></a><!-- doxytag: member="at91_tc.h::TC_NONEXC0" ref="g63445ccf43522aa911a6564dd79c951d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_NONEXC0&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
None selected. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00251">251</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8c869dd55e64e5a638e6114f6a60d93a"></a><!-- doxytag: member="at91_tc.h::TC_TIOA1XC0" ref="g8c869dd55e64e5a638e6114f6a60d93a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TIOA1XC0&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects TIOA1. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00252">252</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3230c1153db317c4d9e1fadc01eab041"></a><!-- doxytag: member="at91_tc.h::TC_TIOA2XC0" ref="g3230c1153db317c4d9e1fadc01eab041" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TIOA2XC0&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects TIOA2. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00253">253</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbb91f7df2f4fd699e98a81a84b87c8bf"></a><!-- doxytag: member="at91_tc.h::TC_TC1XC1S" ref="gbb91f7df2f4fd699e98a81a84b87c8bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TC1XC1S&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External clock signal 1 selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00255">255</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g063eab0b1a02621c7616366e9eb742a5"></a><!-- doxytag: member="at91_tc.h::TC_TCLK1XC1" ref="g063eab0b1a02621c7616366e9eb742a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TCLK1XC1&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects TCLK1. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00256">256</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3a6fde1ec0f40d5dddb09db05e1e5f1b"></a><!-- doxytag: member="at91_tc.h::TC_NONEXC1" ref="g3a6fde1ec0f40d5dddb09db05e1e5f1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_NONEXC1&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
None selected. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00257">257</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3db45758807afafc5d09e50ab6ee5326"></a><!-- doxytag: member="at91_tc.h::TC_TIOA0XC1" ref="g3db45758807afafc5d09e50ab6ee5326" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TIOA0XC1&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects TIOA0. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00258">258</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbf2bff0b46bdf8f64e0d0c02c69dde27"></a><!-- doxytag: member="at91_tc.h::TC_TIOA2XC1" ref="gbf2bff0b46bdf8f64e0d0c02c69dde27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TIOA2XC1&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects TIOA2. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00259">259</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3f421008c4ab7ce93b98271ab4e04dfe"></a><!-- doxytag: member="at91_tc.h::TC_TC2XC2S" ref="g3f421008c4ab7ce93b98271ab4e04dfe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TC2XC2S&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External clock signal 2 selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00261">261</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g790ef53ba6f05bcc5f118ad9af237ade"></a><!-- doxytag: member="at91_tc.h::TC_TCLK2XC2" ref="g790ef53ba6f05bcc5f118ad9af237ade" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TCLK2XC2&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects TCLK2. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00262">262</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2d2acab73e23162346025c625f7a49ac"></a><!-- doxytag: member="at91_tc.h::TC_NONEXC2" ref="g2d2acab73e23162346025c625f7a49ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_NONEXC2&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
None selected. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00263">263</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge14e1f7703403a71484a0ae9170bf12e"></a><!-- doxytag: member="at91_tc.h::TC_TIOA0XC2" ref="ge14e1f7703403a71484a0ae9170bf12e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TIOA0XC2&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects TIOA0. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00264">264</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8989f2250332b8af38465b80ea9b2d7d"></a><!-- doxytag: member="at91_tc.h::TC_TIOA1XC2" ref="g8989f2250332b8af38465b80ea9b2d7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TIOA1XC2&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects TIOA1. 
<p>

<p>Definition at line <a class="el" href="at91__tc_8h-source.html#l00265">265</a> of file <a class="el" href="at91__tc_8h-source.html">at91_tc.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
