{
  "module_name": "smu11_driver_if_vangogh.h",
  "hash_id": "74d06480ebe1ab0f61d70dc5cce835602cf4ed3612f711a3f52f4d938f0c685c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/smu11_driver_if_vangogh.h",
  "human_readable_source": " \n#ifndef __SMU11_DRIVER_IF_VANGOGH_H__\n#define __SMU11_DRIVER_IF_VANGOGH_H__\n\n\n\n\n#define SMU13_DRIVER_IF_VERSION 3\n\ntypedef struct {\n  int32_t value;\n  uint32_t numFractionalBits;\n} FloatInIntFormat_t;\n\ntypedef enum {\n  DSPCLK_DCFCLK = 0,\n  DSPCLK_DISPCLK,\n  DSPCLK_PIXCLK,\n  DSPCLK_PHYCLK,\n  DSPCLK_COUNT,\n} DSPCLK_e;\n\ntypedef struct {\n  uint16_t Freq; \n  uint16_t Vid;  \n} DisplayClockTable_t;\n\ntypedef struct {\n  uint16_t MinClock; \n  uint16_t MaxClock; \n  uint16_t MinMclk;\n  uint16_t MaxMclk;\n\n  uint8_t  WmSetting;\n  uint8_t  WmType;  \n  uint8_t  Padding[2];\n} WatermarkRowGeneric_t;\n\n#define NUM_WM_RANGES 4\n#define WM_PSTATE_CHG 0\n#define WM_RETRAINING 1\n\ntypedef enum {\n  WM_SOCCLK = 0,\n  WM_DCFCLK,\n  WM_COUNT,\n} WM_CLOCK_e;\n\ntypedef struct {\n  \n  WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n\n  uint32_t     MmHubPadding[7]; \n} Watermarks_t;\n\ntypedef enum {\n  CUSTOM_DPM_SETTING_GFXCLK,\n  CUSTOM_DPM_SETTING_CCLK,\n  CUSTOM_DPM_SETTING_FCLK_CCX,\n  CUSTOM_DPM_SETTING_FCLK_GFX,\n  CUSTOM_DPM_SETTING_FCLK_STALLS,\n  CUSTOM_DPM_SETTING_LCLK,\n  CUSTOM_DPM_SETTING_COUNT,\n} CUSTOM_DPM_SETTING_e;\n\ntypedef struct {\n  uint8_t             ActiveHystLimit;\n  uint8_t             IdleHystLimit;\n  uint8_t             FPS;\n  uint8_t             MinActiveFreqType;\n  FloatInIntFormat_t  MinActiveFreq;\n  FloatInIntFormat_t  PD_Data_limit;\n  FloatInIntFormat_t  PD_Data_time_constant;\n  FloatInIntFormat_t  PD_Data_error_coeff;\n  FloatInIntFormat_t  PD_Data_error_rate_coeff;\n} DpmActivityMonitorCoeffExt_t;\n\ntypedef struct {\n  DpmActivityMonitorCoeffExt_t DpmActivityMonitorCoeff[CUSTOM_DPM_SETTING_COUNT];\n} CustomDpmSettings_t;\n\n#define NUM_DCFCLK_DPM_LEVELS 7\n#define NUM_DISPCLK_DPM_LEVELS 7\n#define NUM_DPPCLK_DPM_LEVELS 7\n#define NUM_SOCCLK_DPM_LEVELS 7\n#define NUM_ISPICLK_DPM_LEVELS 7\n#define NUM_ISPXCLK_DPM_LEVELS 7\n#define NUM_VCN_DPM_LEVELS 5\n#define NUM_FCLK_DPM_LEVELS 4\n#define NUM_SOC_VOLTAGE_LEVELS 8\n\ntypedef struct {\n  uint32_t fclk;\n  uint32_t memclk;\n  uint32_t voltage;\n} df_pstate_t;\n\ntypedef struct {\n  uint32_t vclk;\n  uint32_t dclk;\n} vcn_clk_t;\n\n\n\n\ntypedef struct {\n  uint32_t DcfClocks[NUM_DCFCLK_DPM_LEVELS];\n  uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];\n  uint32_t DppClocks[NUM_DPPCLK_DPM_LEVELS];\n  uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];\n  uint32_t IspiClocks[NUM_ISPICLK_DPM_LEVELS];\n  uint32_t IspxClocks[NUM_ISPXCLK_DPM_LEVELS];\n  vcn_clk_t VcnClocks[NUM_VCN_DPM_LEVELS];\n\n  uint32_t SocVoltage[NUM_SOC_VOLTAGE_LEVELS];\n\n  df_pstate_t DfPstateTable[NUM_FCLK_DPM_LEVELS];\n\n  uint32_t MinGfxClk;\n  uint32_t MaxGfxClk;\n\n  uint8_t NumDfPstatesEnabled;\n  uint8_t NumDcfclkLevelsEnabled;\n  uint8_t NumDispClkLevelsEnabled;  \n  uint8_t NumSocClkLevelsEnabled;\n\n  uint8_t IspClkLevelsEnabled;  \n  uint8_t VcnClkLevelsEnabled;  \n  uint8_t spare[2];\n} DpmClocks_t;\n\n\n\n#define THROTTLER_STATUS_BIT_SPL 0\n#define THROTTLER_STATUS_BIT_FPPT 1\n#define THROTTLER_STATUS_BIT_SPPT 2\n#define THROTTLER_STATUS_BIT_SPPT_APU 3\n#define THROTTLER_STATUS_BIT_THM_CORE 4\n#define THROTTLER_STATUS_BIT_THM_GFX 5\n#define THROTTLER_STATUS_BIT_THM_SOC 6\n#define THROTTLER_STATUS_BIT_TDC_VDD 7\n#define THROTTLER_STATUS_BIT_TDC_SOC 8\n#define THROTTLER_STATUS_BIT_TDC_GFX 9\n#define THROTTLER_STATUS_BIT_TDC_CVIP 10\n\ntypedef struct {\n  uint16_t GfxclkFrequency;      \n  uint16_t SocclkFrequency;      \n  uint16_t VclkFrequency;        \n  uint16_t DclkFrequency;        \n  uint16_t MemclkFrequency;      \n  uint16_t spare;\n\n  uint16_t GfxActivity;          \n  uint16_t UvdActivity;          \n\n  uint16_t Voltage[3];           \n  uint16_t Current[3];           \n  uint16_t Power[3];             \n  uint16_t CurrentSocketPower;   \n\n  \n  uint16_t CoreFrequency[8];     \n  uint16_t CorePower[8];         \n  uint16_t CoreTemperature[8];   \n  uint16_t L3Frequency[2];       \n  uint16_t L3Temperature[2];     \n\n  uint16_t GfxTemperature;       \n  uint16_t SocTemperature;       \n  uint16_t EdgeTemperature;\n  uint16_t ThrottlerStatus;\n} SmuMetrics_legacy_t;\n\ntypedef struct {\n  uint16_t GfxclkFrequency;      \n  uint16_t SocclkFrequency;      \n  uint16_t VclkFrequency;        \n  uint16_t DclkFrequency;        \n  uint16_t MemclkFrequency;      \n  uint16_t spare;\n\n  uint16_t GfxActivity;          \n  uint16_t UvdActivity;          \n  uint16_t C0Residency[4];       \n\n  uint16_t Voltage[3];           \n  uint16_t Current[3];           \n  uint16_t Power[3];             \n  uint16_t CurrentSocketPower;   \n\n  \n  uint16_t CoreFrequency[4];     \n  uint16_t CorePower[4];         \n  uint16_t CoreTemperature[4];   \n  uint16_t L3Frequency[1];       \n  uint16_t L3Temperature[1];     \n\n  uint16_t GfxTemperature;       \n  uint16_t SocTemperature;       \n  uint16_t EdgeTemperature;\n  uint16_t ThrottlerStatus;\n} SmuMetricsTable_t;\n\ntypedef struct {\n  SmuMetricsTable_t Current;\n  SmuMetricsTable_t Average;\n  \n  uint32_t SampleStartTime;\n  uint32_t SampleStopTime;\n} SmuMetrics_t;\n\n\n\n#define WORKLOAD_PPLIB_FULL_SCREEN_3D_BIT 0\n#define WORKLOAD_PPLIB_VIDEO_BIT 2\n#define WORKLOAD_PPLIB_VR_BIT 3\n#define WORKLOAD_PPLIB_COMPUTE_BIT 4\n#define WORKLOAD_PPLIB_CUSTOM_BIT 5\n#define WORKLOAD_PPLIB_CAPPED_BIT 6\n#define WORKLOAD_PPLIB_UNCAPPED_BIT 7\n#define WORKLOAD_PPLIB_COUNT 8\n\n#define TABLE_BIOS_IF            0 \n#define TABLE_WATERMARKS         1 \n#define TABLE_CUSTOM_DPM         2 \n#define TABLE_SPARE1             3\n#define TABLE_DPMCLOCKS          4 \n#define TABLE_SPARE2             5 \n#define TABLE_MODERN_STDBY       6 \n#define TABLE_SMU_METRICS        7 \n#define TABLE_COUNT              8\n\n\ntypedef enum {\n  TILE_ISPX = 0, \n  TILE_ISPM,     \n  TILE_ISPC,  \n  TILE_ISPPRE,   \n  TILE_ISPPOST,  \n  TILE_MAX\n} TILE_NUM_e;\n\n\n#define TILE_SEL_ISPX       (1<<(TILE_ISPX))\n#define TILE_SEL_ISPM       (1<<(TILE_ISPM))\n#define TILE_SEL_ISPC       (1<<(TILE_ISPC))\n#define TILE_SEL_ISPPRE     (1<<(TILE_ISPPRE))\n#define TILE_SEL_ISPPOST    (1<<(TILE_ISPPOST))\n\n\n\n\n\n\n\n#define TILE_ISPX_MASK      ((1<<0) | (1<<1))\n#define TILE_ISPM_MASK      ((1<<2) | (1<<3))\n#define TILE_ISPC_MASK      ((1<<4) | (1<<5))\n#define TILE_ISPPRE_MASK    ((1<<6) | (1<<7))\n#define TILE_ISPPOST_MASK   ((1<<8) | (1<<9))\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}