

================================================================
== Vitis HLS Report for 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_12'
================================================================
* Date:           Fri Mar 21 12:04:45 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.709 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       55|       55|  0.550 us|  0.550 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1  |       53|       53|        47|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|  17394|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|    1767|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1767|  17526|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     24|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |i_20_fu_222_p2          |         +|   0|  0|    12|           4|           1|
    |icmp_ln81_fu_216_p2     |      icmp|   0|  0|    12|           4|           5|
    |lshr_ln84_10_fu_327_p2  |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_11_fu_351_p2  |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_12_fu_375_p2  |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_13_fu_399_p2  |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_14_fu_419_p2  |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_8_fu_279_p2   |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_9_fu_303_p2   |      lshr|   0|  0|  2171|        4096|        4096|
    |lshr_ln84_fu_249_p2     |      lshr|   0|  0|  2171|        4096|        4096|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0| 17394|       32777|       32776|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_19    |   9|          2|    4|          8|
    |i_fu_68                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |C_0_addr_reg_498                   |   3|   0|    3|          0|
    |add_i1_reg_550                     |  64|   0|   64|          0|
    |add_i29_1_reg_570                  |  64|   0|   64|          0|
    |add_i29_2_reg_590                  |  64|   0|   64|          0|
    |add_i29_3_reg_610                  |  64|   0|   64|          0|
    |add_i29_4_reg_635                  |  64|   0|   64|          0|
    |add_i29_5_reg_655                  |  64|   0|   64|          0|
    |add_i29_6_reg_670                  |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_reg_504                      |   3|   0|    3|          0|
    |i_fu_68                            |   4|   0|    4|          0|
    |mul_i1_reg_530                     |  64|   0|   64|          0|
    |mul_i28_1_reg_555                  |  64|   0|   64|          0|
    |mul_i28_2_reg_575                  |  64|   0|   64|          0|
    |mul_i28_3_reg_595                  |  64|   0|   64|          0|
    |mul_i28_4_reg_615                  |  64|   0|   64|          0|
    |mul_i28_5_reg_640                  |  64|   0|   64|          0|
    |mul_i28_6_reg_660                  |  64|   0|   64|          0|
    |mul_i28_7_reg_665                  |  64|   0|   64|          0|
    |trunc_ln84_10_reg_565              |  64|   0|   64|          0|
    |trunc_ln84_11_reg_585              |  64|   0|   64|          0|
    |trunc_ln84_12_reg_605              |  64|   0|   64|          0|
    |trunc_ln84_13_reg_625              |  64|   0|   64|          0|
    |trunc_ln84_14_reg_630              |  64|   0|   64|          0|
    |trunc_ln84_8_reg_525               |  64|   0|   64|          0|
    |trunc_ln84_9_reg_545               |  64|   0|   64|          0|
    |trunc_ln84_reg_515                 |  64|   0|   64|          0|
    |C_0_addr_reg_498                   |  64|  32|    3|          0|
    |empty_reg_504                      |  64|  32|    3|          0|
    |mul_i28_7_reg_665                  |  64|  32|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1767|  96| 1645|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |                 Source Object                |    C Type    |
+----------------------+-----+------+------------+----------------------------------------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2572_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2572_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2572_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2572_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2572_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2564_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2564_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2564_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2564_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2564_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2576_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2576_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2576_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2576_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2576_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2580_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2580_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2580_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2580_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2580_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2584_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2584_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2584_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2584_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2584_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2588_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2588_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2588_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2588_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2588_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2592_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2592_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2592_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2592_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2592_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2596_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2596_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2596_p_opcode  |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2596_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2596_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2568_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2568_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2568_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2568_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2600_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2600_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2600_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2600_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2604_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2604_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2604_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2604_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2608_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2608_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2608_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2608_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2612_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2612_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2612_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2612_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2616_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2616_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2616_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2616_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2620_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2620_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2620_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2620_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2624_p_din0    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2624_p_din1    |  out|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2624_p_dout0   |   in|    64|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|grp_fu_2624_p_ce      |  out|     1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12|  return value|
|C_0_address0          |  out|     3|   ap_memory|                                           C_0|         array|
|C_0_ce0               |  out|     1|   ap_memory|                                           C_0|         array|
|C_0_we0               |  out|     1|   ap_memory|                                           C_0|         array|
|C_0_d0                |  out|    64|   ap_memory|                                           C_0|         array|
|C_0_address1          |  out|     3|   ap_memory|                                           C_0|         array|
|C_0_ce1               |  out|     1|   ap_memory|                                           C_0|         array|
|C_0_q1                |   in|    64|   ap_memory|                                           C_0|         array|
|weights_val           |   in|  4096|     ap_none|                                   weights_val|        scalar|
|p_read10              |   in|    64|     ap_none|                                      p_read10|        scalar|
|p_read11              |   in|    64|     ap_none|                                      p_read11|        scalar|
|p_read12              |   in|    64|     ap_none|                                      p_read12|        scalar|
|p_read13              |   in|    64|     ap_none|                                      p_read13|        scalar|
|p_read14              |   in|    64|     ap_none|                                      p_read14|        scalar|
|p_read15              |   in|    64|     ap_none|                                      p_read15|        scalar|
|p_read16              |   in|    64|     ap_none|                                      p_read16|        scalar|
|p_read17              |   in|    64|     ap_none|                                      p_read17|        scalar|
+----------------------+-----+------+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 1, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.62>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:81->../layer.h:264]   --->   Operation 50 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read17"   --->   Operation 51 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_205 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read16"   --->   Operation 52 'read' 'p_read_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_206 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read15"   --->   Operation 53 'read' 'p_read_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_207 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read14"   --->   Operation 54 'read' 'p_read_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_208 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read13"   --->   Operation 55 'read' 'p_read_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_209 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read12"   --->   Operation 56 'read' 'p_read_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read1114 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read11"   --->   Operation 57 'read' 'p_read1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read1013 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read10"   --->   Operation 58 'read' 'p_read1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%weights_val_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %weights_val"   --->   Operation 59 'read' 'weights_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.48ns)   --->   "%store_ln81 = store i4 0, i4 %i" [../layer.h:81->../layer.h:264]   --->   Operation 60 'store' 'store_ln81' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_82_2.i25"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%i_19 = load i4 %i"   --->   Operation 62 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.86ns)   --->   "%icmp_ln81 = icmp_eq  i4 %i_19, i4 8" [../layer.h:81->../layer.h:264]   --->   Operation 63 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.86ns)   --->   "%i_20 = add i4 %i_19, i4 1" [../layer.h:81->../layer.h:264]   --->   Operation 64 'add' 'i_20' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_82_2.i25.split, void %_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.25.exit.exitStub" [../layer.h:81->../layer.h:264]   --->   Operation 65 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i4 %i_19" [../layer.h:81->../layer.h:264]   --->   Operation 66 'zext' 'zext_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i64 %C_0, i64 0, i64 %zext_ln81" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:84->../layer.h:264]   --->   Operation 67 'getelementptr' 'C_0_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i_19"   --->   Operation 68 'trunc' 'empty' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 0"   --->   Operation 69 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i12 %tmp_s" [../layer.h:84->../layer.h:264]   --->   Operation 70 'zext' 'zext_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.13ns)   --->   "%lshr_ln84 = lshr i4096 %weights_val_read, i4096 %zext_ln84" [../layer.h:84->../layer.h:264]   --->   Operation 71 'lshr' 'lshr_ln84' <Predicate = (!icmp_ln81)> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i4096 %lshr_ln84" [../layer.h:84->../layer.h:264]   --->   Operation 72 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln81 = store i4 %i_20, i4 %i" [../layer.h:81->../layer.h:264]   --->   Operation 73 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.60>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i64 %trunc_ln84" [../layer.h:84->../layer.h:264]   --->   Operation 74 'bitcast' 'bitcast_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [6/6] (6.60ns)   --->   "%mul_i1 = dmul i64 %bitcast_ln84, i64 %p_read1013" [../layer.h:84->../layer.h:264]   --->   Operation 75 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 76 [5/6] (6.60ns)   --->   "%mul_i1 = dmul i64 %bitcast_ln84, i64 %p_read1013" [../layer.h:84->../layer.h:264]   --->   Operation 76 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 77 [4/6] (6.60ns)   --->   "%mul_i1 = dmul i64 %bitcast_ln84, i64 %p_read1013" [../layer.h:84->../layer.h:264]   --->   Operation 77 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 78 [3/6] (6.60ns)   --->   "%mul_i1 = dmul i64 %bitcast_ln84, i64 %p_read1013" [../layer.h:84->../layer.h:264]   --->   Operation 78 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 79 [2/6] (6.60ns)   --->   "%mul_i1 = dmul i64 %bitcast_ln84, i64 %p_read1013" [../layer.h:84->../layer.h:264]   --->   Operation 79 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 64" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:264]   --->   Operation 80 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln84_8 = zext i12 %or_ln" [../layer.h:84->../layer.h:264]   --->   Operation 81 'zext' 'zext_ln84_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.13ns)   --->   "%lshr_ln84_8 = lshr i4096 %weights_val_read, i4096 %zext_ln84_8" [../layer.h:84->../layer.h:264]   --->   Operation 82 'lshr' 'lshr_ln84_8' <Predicate = true> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln84_8 = trunc i4096 %lshr_ln84_8" [../layer.h:84->../layer.h:264]   --->   Operation 83 'trunc' 'trunc_ln84_8' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 84 [2/2] (0.79ns)   --->   "%C_0_load = load i3 %C_0_addr" [../layer.h:84->../layer.h:264]   --->   Operation 84 'load' 'C_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 85 [1/6] (6.60ns)   --->   "%mul_i1 = dmul i64 %bitcast_ln84, i64 %p_read1013" [../layer.h:84->../layer.h:264]   --->   Operation 85 'dmul' 'mul_i1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln84_141 = bitcast i64 %trunc_ln84_8" [../layer.h:84->../layer.h:264]   --->   Operation 86 'bitcast' 'bitcast_ln84_141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [6/6] (6.60ns)   --->   "%mul_i28_1 = dmul i64 %bitcast_ln84_141, i64 %p_read1114" [../layer.h:84->../layer.h:264]   --->   Operation 87 'dmul' 'mul_i28_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.70>
ST_8 : Operation 88 [1/2] (0.79ns)   --->   "%C_0_load = load i3 %C_0_addr" [../layer.h:84->../layer.h:264]   --->   Operation 88 'load' 'C_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 89 [5/5] (6.91ns)   --->   "%add_i1 = dadd i64 %C_0_load, i64 %mul_i1" [../layer.h:84->../layer.h:264]   --->   Operation 89 'dadd' 'add_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [5/6] (6.60ns)   --->   "%mul_i28_1 = dmul i64 %bitcast_ln84_141, i64 %p_read1114" [../layer.h:84->../layer.h:264]   --->   Operation 90 'dmul' 'mul_i28_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 91 [4/5] (6.91ns)   --->   "%add_i1 = dadd i64 %C_0_load, i64 %mul_i1" [../layer.h:84->../layer.h:264]   --->   Operation 91 'dadd' 'add_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [4/6] (6.60ns)   --->   "%mul_i28_1 = dmul i64 %bitcast_ln84_141, i64 %p_read1114" [../layer.h:84->../layer.h:264]   --->   Operation 92 'dmul' 'mul_i28_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 93 [3/5] (6.91ns)   --->   "%add_i1 = dadd i64 %C_0_load, i64 %mul_i1" [../layer.h:84->../layer.h:264]   --->   Operation 93 'dadd' 'add_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [3/6] (6.60ns)   --->   "%mul_i28_1 = dmul i64 %bitcast_ln84_141, i64 %p_read1114" [../layer.h:84->../layer.h:264]   --->   Operation 94 'dmul' 'mul_i28_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 95 [2/5] (6.91ns)   --->   "%add_i1 = dadd i64 %C_0_load, i64 %mul_i1" [../layer.h:84->../layer.h:264]   --->   Operation 95 'dadd' 'add_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [2/6] (6.60ns)   --->   "%mul_i28_1 = dmul i64 %bitcast_ln84_141, i64 %p_read1114" [../layer.h:84->../layer.h:264]   --->   Operation 96 'dmul' 'mul_i28_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln56_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 128" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:264]   --->   Operation 97 'bitconcatenate' 'or_ln56_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln84_9 = zext i12 %or_ln56_7" [../layer.h:84->../layer.h:264]   --->   Operation 98 'zext' 'zext_ln84_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (2.13ns)   --->   "%lshr_ln84_9 = lshr i4096 %weights_val_read, i4096 %zext_ln84_9" [../layer.h:84->../layer.h:264]   --->   Operation 99 'lshr' 'lshr_ln84_9' <Predicate = true> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln84_9 = trunc i4096 %lshr_ln84_9" [../layer.h:84->../layer.h:264]   --->   Operation 100 'trunc' 'trunc_ln84_9' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 101 [1/5] (6.91ns)   --->   "%add_i1 = dadd i64 %C_0_load, i64 %mul_i1" [../layer.h:84->../layer.h:264]   --->   Operation 101 'dadd' 'add_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/6] (6.60ns)   --->   "%mul_i28_1 = dmul i64 %bitcast_ln84_141, i64 %p_read1114" [../layer.h:84->../layer.h:264]   --->   Operation 102 'dmul' 'mul_i28_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln84_142 = bitcast i64 %trunc_ln84_9" [../layer.h:84->../layer.h:264]   --->   Operation 103 'bitcast' 'bitcast_ln84_142' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [6/6] (6.60ns)   --->   "%mul_i28_2 = dmul i64 %bitcast_ln84_142, i64 %p_read_209" [../layer.h:84->../layer.h:264]   --->   Operation 104 'dmul' 'mul_i28_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 105 [5/5] (6.91ns)   --->   "%add_i29_1 = dadd i64 %add_i1, i64 %mul_i28_1" [../layer.h:84->../layer.h:264]   --->   Operation 105 'dadd' 'add_i29_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [5/6] (6.60ns)   --->   "%mul_i28_2 = dmul i64 %bitcast_ln84_142, i64 %p_read_209" [../layer.h:84->../layer.h:264]   --->   Operation 106 'dmul' 'mul_i28_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 107 [4/5] (6.91ns)   --->   "%add_i29_1 = dadd i64 %add_i1, i64 %mul_i28_1" [../layer.h:84->../layer.h:264]   --->   Operation 107 'dadd' 'add_i29_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [4/6] (6.60ns)   --->   "%mul_i28_2 = dmul i64 %bitcast_ln84_142, i64 %p_read_209" [../layer.h:84->../layer.h:264]   --->   Operation 108 'dmul' 'mul_i28_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 109 [3/5] (6.91ns)   --->   "%add_i29_1 = dadd i64 %add_i1, i64 %mul_i28_1" [../layer.h:84->../layer.h:264]   --->   Operation 109 'dadd' 'add_i29_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [3/6] (6.60ns)   --->   "%mul_i28_2 = dmul i64 %bitcast_ln84_142, i64 %p_read_209" [../layer.h:84->../layer.h:264]   --->   Operation 110 'dmul' 'mul_i28_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 111 [2/5] (6.91ns)   --->   "%add_i29_1 = dadd i64 %add_i1, i64 %mul_i28_1" [../layer.h:84->../layer.h:264]   --->   Operation 111 'dadd' 'add_i29_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [2/6] (6.60ns)   --->   "%mul_i28_2 = dmul i64 %bitcast_ln84_142, i64 %p_read_209" [../layer.h:84->../layer.h:264]   --->   Operation 112 'dmul' 'mul_i28_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln56_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 192" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:264]   --->   Operation 113 'bitconcatenate' 'or_ln56_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln84_10 = zext i12 %or_ln56_8" [../layer.h:84->../layer.h:264]   --->   Operation 114 'zext' 'zext_ln84_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (2.13ns)   --->   "%lshr_ln84_10 = lshr i4096 %weights_val_read, i4096 %zext_ln84_10" [../layer.h:84->../layer.h:264]   --->   Operation 115 'lshr' 'lshr_ln84_10' <Predicate = true> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln84_10 = trunc i4096 %lshr_ln84_10" [../layer.h:84->../layer.h:264]   --->   Operation 116 'trunc' 'trunc_ln84_10' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 117 [1/5] (6.91ns)   --->   "%add_i29_1 = dadd i64 %add_i1, i64 %mul_i28_1" [../layer.h:84->../layer.h:264]   --->   Operation 117 'dadd' 'add_i29_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [1/6] (6.60ns)   --->   "%mul_i28_2 = dmul i64 %bitcast_ln84_142, i64 %p_read_209" [../layer.h:84->../layer.h:264]   --->   Operation 118 'dmul' 'mul_i28_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln84_143 = bitcast i64 %trunc_ln84_10" [../layer.h:84->../layer.h:264]   --->   Operation 119 'bitcast' 'bitcast_ln84_143' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [6/6] (6.60ns)   --->   "%mul_i28_3 = dmul i64 %bitcast_ln84_143, i64 %p_read_208" [../layer.h:84->../layer.h:264]   --->   Operation 120 'dmul' 'mul_i28_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 121 [5/5] (6.91ns)   --->   "%add_i29_2 = dadd i64 %add_i29_1, i64 %mul_i28_2" [../layer.h:84->../layer.h:264]   --->   Operation 121 'dadd' 'add_i29_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [5/6] (6.60ns)   --->   "%mul_i28_3 = dmul i64 %bitcast_ln84_143, i64 %p_read_208" [../layer.h:84->../layer.h:264]   --->   Operation 122 'dmul' 'mul_i28_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 123 [4/5] (6.91ns)   --->   "%add_i29_2 = dadd i64 %add_i29_1, i64 %mul_i28_2" [../layer.h:84->../layer.h:264]   --->   Operation 123 'dadd' 'add_i29_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [4/6] (6.60ns)   --->   "%mul_i28_3 = dmul i64 %bitcast_ln84_143, i64 %p_read_208" [../layer.h:84->../layer.h:264]   --->   Operation 124 'dmul' 'mul_i28_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 125 [3/5] (6.91ns)   --->   "%add_i29_2 = dadd i64 %add_i29_1, i64 %mul_i28_2" [../layer.h:84->../layer.h:264]   --->   Operation 125 'dadd' 'add_i29_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [3/6] (6.60ns)   --->   "%mul_i28_3 = dmul i64 %bitcast_ln84_143, i64 %p_read_208" [../layer.h:84->../layer.h:264]   --->   Operation 126 'dmul' 'mul_i28_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 127 [2/5] (6.91ns)   --->   "%add_i29_2 = dadd i64 %add_i29_1, i64 %mul_i28_2" [../layer.h:84->../layer.h:264]   --->   Operation 127 'dadd' 'add_i29_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [2/6] (6.60ns)   --->   "%mul_i28_3 = dmul i64 %bitcast_ln84_143, i64 %p_read_208" [../layer.h:84->../layer.h:264]   --->   Operation 128 'dmul' 'mul_i28_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln56_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 256" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:264]   --->   Operation 129 'bitconcatenate' 'or_ln56_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln84_11 = zext i12 %or_ln56_9" [../layer.h:84->../layer.h:264]   --->   Operation 130 'zext' 'zext_ln84_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (2.13ns)   --->   "%lshr_ln84_11 = lshr i4096 %weights_val_read, i4096 %zext_ln84_11" [../layer.h:84->../layer.h:264]   --->   Operation 131 'lshr' 'lshr_ln84_11' <Predicate = true> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln84_11 = trunc i4096 %lshr_ln84_11" [../layer.h:84->../layer.h:264]   --->   Operation 132 'trunc' 'trunc_ln84_11' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 133 [1/5] (6.91ns)   --->   "%add_i29_2 = dadd i64 %add_i29_1, i64 %mul_i28_2" [../layer.h:84->../layer.h:264]   --->   Operation 133 'dadd' 'add_i29_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [1/6] (6.60ns)   --->   "%mul_i28_3 = dmul i64 %bitcast_ln84_143, i64 %p_read_208" [../layer.h:84->../layer.h:264]   --->   Operation 134 'dmul' 'mul_i28_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln84_144 = bitcast i64 %trunc_ln84_11" [../layer.h:84->../layer.h:264]   --->   Operation 135 'bitcast' 'bitcast_ln84_144' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [6/6] (6.60ns)   --->   "%mul_i28_4 = dmul i64 %bitcast_ln84_144, i64 %p_read_207" [../layer.h:84->../layer.h:264]   --->   Operation 136 'dmul' 'mul_i28_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 137 [5/5] (6.91ns)   --->   "%add_i29_3 = dadd i64 %add_i29_2, i64 %mul_i28_3" [../layer.h:84->../layer.h:264]   --->   Operation 137 'dadd' 'add_i29_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 138 [5/6] (6.60ns)   --->   "%mul_i28_4 = dmul i64 %bitcast_ln84_144, i64 %p_read_207" [../layer.h:84->../layer.h:264]   --->   Operation 138 'dmul' 'mul_i28_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 139 [4/5] (6.91ns)   --->   "%add_i29_3 = dadd i64 %add_i29_2, i64 %mul_i28_3" [../layer.h:84->../layer.h:264]   --->   Operation 139 'dadd' 'add_i29_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 140 [4/6] (6.60ns)   --->   "%mul_i28_4 = dmul i64 %bitcast_ln84_144, i64 %p_read_207" [../layer.h:84->../layer.h:264]   --->   Operation 140 'dmul' 'mul_i28_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 141 [3/5] (6.91ns)   --->   "%add_i29_3 = dadd i64 %add_i29_2, i64 %mul_i28_3" [../layer.h:84->../layer.h:264]   --->   Operation 141 'dadd' 'add_i29_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 142 [3/6] (6.60ns)   --->   "%mul_i28_4 = dmul i64 %bitcast_ln84_144, i64 %p_read_207" [../layer.h:84->../layer.h:264]   --->   Operation 142 'dmul' 'mul_i28_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 143 [2/5] (6.91ns)   --->   "%add_i29_3 = dadd i64 %add_i29_2, i64 %mul_i28_3" [../layer.h:84->../layer.h:264]   --->   Operation 143 'dadd' 'add_i29_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 144 [2/6] (6.60ns)   --->   "%mul_i28_4 = dmul i64 %bitcast_ln84_144, i64 %p_read_207" [../layer.h:84->../layer.h:264]   --->   Operation 144 'dmul' 'mul_i28_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln56_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 320" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:264]   --->   Operation 145 'bitconcatenate' 'or_ln56_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln84_12 = zext i12 %or_ln56_s" [../layer.h:84->../layer.h:264]   --->   Operation 146 'zext' 'zext_ln84_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 147 [1/1] (2.13ns)   --->   "%lshr_ln84_12 = lshr i4096 %weights_val_read, i4096 %zext_ln84_12" [../layer.h:84->../layer.h:264]   --->   Operation 147 'lshr' 'lshr_ln84_12' <Predicate = true> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln84_12 = trunc i4096 %lshr_ln84_12" [../layer.h:84->../layer.h:264]   --->   Operation 148 'trunc' 'trunc_ln84_12' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 149 [1/5] (6.91ns)   --->   "%add_i29_3 = dadd i64 %add_i29_2, i64 %mul_i28_3" [../layer.h:84->../layer.h:264]   --->   Operation 149 'dadd' 'add_i29_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 150 [1/6] (6.60ns)   --->   "%mul_i28_4 = dmul i64 %bitcast_ln84_144, i64 %p_read_207" [../layer.h:84->../layer.h:264]   --->   Operation 150 'dmul' 'mul_i28_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln84_145 = bitcast i64 %trunc_ln84_12" [../layer.h:84->../layer.h:264]   --->   Operation 151 'bitcast' 'bitcast_ln84_145' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 152 [6/6] (6.60ns)   --->   "%mul_i28_5 = dmul i64 %bitcast_ln84_145, i64 %p_read_206" [../layer.h:84->../layer.h:264]   --->   Operation 152 'dmul' 'mul_i28_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 153 [5/5] (6.91ns)   --->   "%add_i29_4 = dadd i64 %add_i29_3, i64 %mul_i28_4" [../layer.h:84->../layer.h:264]   --->   Operation 153 'dadd' 'add_i29_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 154 [5/6] (6.60ns)   --->   "%mul_i28_5 = dmul i64 %bitcast_ln84_145, i64 %p_read_206" [../layer.h:84->../layer.h:264]   --->   Operation 154 'dmul' 'mul_i28_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 155 [4/5] (6.91ns)   --->   "%add_i29_4 = dadd i64 %add_i29_3, i64 %mul_i28_4" [../layer.h:84->../layer.h:264]   --->   Operation 155 'dadd' 'add_i29_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 156 [4/6] (6.60ns)   --->   "%mul_i28_5 = dmul i64 %bitcast_ln84_145, i64 %p_read_206" [../layer.h:84->../layer.h:264]   --->   Operation 156 'dmul' 'mul_i28_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 157 [3/5] (6.91ns)   --->   "%add_i29_4 = dadd i64 %add_i29_3, i64 %mul_i28_4" [../layer.h:84->../layer.h:264]   --->   Operation 157 'dadd' 'add_i29_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 158 [3/6] (6.60ns)   --->   "%mul_i28_5 = dmul i64 %bitcast_ln84_145, i64 %p_read_206" [../layer.h:84->../layer.h:264]   --->   Operation 158 'dmul' 'mul_i28_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.91>
ST_31 : Operation 159 [2/5] (6.91ns)   --->   "%add_i29_4 = dadd i64 %add_i29_3, i64 %mul_i28_4" [../layer.h:84->../layer.h:264]   --->   Operation 159 'dadd' 'add_i29_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 160 [2/6] (6.60ns)   --->   "%mul_i28_5 = dmul i64 %bitcast_ln84_145, i64 %p_read_206" [../layer.h:84->../layer.h:264]   --->   Operation 160 'dmul' 'mul_i28_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln56_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 384" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:264]   --->   Operation 161 'bitconcatenate' 'or_ln56_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln84_13 = zext i12 %or_ln56_1" [../layer.h:84->../layer.h:264]   --->   Operation 162 'zext' 'zext_ln84_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 163 [1/1] (2.13ns)   --->   "%lshr_ln84_13 = lshr i4096 %weights_val_read, i4096 %zext_ln84_13" [../layer.h:84->../layer.h:264]   --->   Operation 163 'lshr' 'lshr_ln84_13' <Predicate = true> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln84_13 = trunc i4096 %lshr_ln84_13" [../layer.h:84->../layer.h:264]   --->   Operation 164 'trunc' 'trunc_ln84_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 165 [1/1] (0.00ns)   --->   "%or_ln56_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %empty, i9 448" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:264]   --->   Operation 165 'bitconcatenate' 'or_ln56_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln84_14 = zext i12 %or_ln56_2" [../layer.h:84->../layer.h:264]   --->   Operation 166 'zext' 'zext_ln84_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 167 [1/1] (2.13ns)   --->   "%lshr_ln84_14 = lshr i4096 %weights_val_read, i4096 %zext_ln84_14" [../layer.h:84->../layer.h:264]   --->   Operation 167 'lshr' 'lshr_ln84_14' <Predicate = true> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln84_14 = trunc i4096 %lshr_ln84_14" [../layer.h:84->../layer.h:264]   --->   Operation 168 'trunc' 'trunc_ln84_14' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.91>
ST_32 : Operation 169 [1/5] (6.91ns)   --->   "%add_i29_4 = dadd i64 %add_i29_3, i64 %mul_i28_4" [../layer.h:84->../layer.h:264]   --->   Operation 169 'dadd' 'add_i29_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 170 [1/6] (6.60ns)   --->   "%mul_i28_5 = dmul i64 %bitcast_ln84_145, i64 %p_read_206" [../layer.h:84->../layer.h:264]   --->   Operation 170 'dmul' 'mul_i28_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln84_146 = bitcast i64 %trunc_ln84_13" [../layer.h:84->../layer.h:264]   --->   Operation 171 'bitcast' 'bitcast_ln84_146' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 172 [6/6] (6.60ns)   --->   "%mul_i28_6 = dmul i64 %bitcast_ln84_146, i64 %p_read_205" [../layer.h:84->../layer.h:264]   --->   Operation 172 'dmul' 'mul_i28_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln84_147 = bitcast i64 %trunc_ln84_14" [../layer.h:84->../layer.h:264]   --->   Operation 173 'bitcast' 'bitcast_ln84_147' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 174 [6/6] (6.60ns)   --->   "%mul_i28_7 = dmul i64 %bitcast_ln84_147, i64 %p_read" [../layer.h:84->../layer.h:264]   --->   Operation 174 'dmul' 'mul_i28_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.91>
ST_33 : Operation 175 [5/5] (6.91ns)   --->   "%add_i29_5 = dadd i64 %add_i29_4, i64 %mul_i28_5" [../layer.h:84->../layer.h:264]   --->   Operation 175 'dadd' 'add_i29_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 176 [5/6] (6.60ns)   --->   "%mul_i28_6 = dmul i64 %bitcast_ln84_146, i64 %p_read_205" [../layer.h:84->../layer.h:264]   --->   Operation 176 'dmul' 'mul_i28_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 177 [5/6] (6.60ns)   --->   "%mul_i28_7 = dmul i64 %bitcast_ln84_147, i64 %p_read" [../layer.h:84->../layer.h:264]   --->   Operation 177 'dmul' 'mul_i28_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.91>
ST_34 : Operation 178 [4/5] (6.91ns)   --->   "%add_i29_5 = dadd i64 %add_i29_4, i64 %mul_i28_5" [../layer.h:84->../layer.h:264]   --->   Operation 178 'dadd' 'add_i29_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 179 [4/6] (6.60ns)   --->   "%mul_i28_6 = dmul i64 %bitcast_ln84_146, i64 %p_read_205" [../layer.h:84->../layer.h:264]   --->   Operation 179 'dmul' 'mul_i28_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 180 [4/6] (6.60ns)   --->   "%mul_i28_7 = dmul i64 %bitcast_ln84_147, i64 %p_read" [../layer.h:84->../layer.h:264]   --->   Operation 180 'dmul' 'mul_i28_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.91>
ST_35 : Operation 181 [3/5] (6.91ns)   --->   "%add_i29_5 = dadd i64 %add_i29_4, i64 %mul_i28_5" [../layer.h:84->../layer.h:264]   --->   Operation 181 'dadd' 'add_i29_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 182 [3/6] (6.60ns)   --->   "%mul_i28_6 = dmul i64 %bitcast_ln84_146, i64 %p_read_205" [../layer.h:84->../layer.h:264]   --->   Operation 182 'dmul' 'mul_i28_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 183 [3/6] (6.60ns)   --->   "%mul_i28_7 = dmul i64 %bitcast_ln84_147, i64 %p_read" [../layer.h:84->../layer.h:264]   --->   Operation 183 'dmul' 'mul_i28_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.91>
ST_36 : Operation 184 [2/5] (6.91ns)   --->   "%add_i29_5 = dadd i64 %add_i29_4, i64 %mul_i28_5" [../layer.h:84->../layer.h:264]   --->   Operation 184 'dadd' 'add_i29_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 185 [2/6] (6.60ns)   --->   "%mul_i28_6 = dmul i64 %bitcast_ln84_146, i64 %p_read_205" [../layer.h:84->../layer.h:264]   --->   Operation 185 'dmul' 'mul_i28_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 186 [2/6] (6.60ns)   --->   "%mul_i28_7 = dmul i64 %bitcast_ln84_147, i64 %p_read" [../layer.h:84->../layer.h:264]   --->   Operation 186 'dmul' 'mul_i28_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.91>
ST_37 : Operation 187 [1/5] (6.91ns)   --->   "%add_i29_5 = dadd i64 %add_i29_4, i64 %mul_i28_5" [../layer.h:84->../layer.h:264]   --->   Operation 187 'dadd' 'add_i29_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 188 [1/6] (6.60ns)   --->   "%mul_i28_6 = dmul i64 %bitcast_ln84_146, i64 %p_read_205" [../layer.h:84->../layer.h:264]   --->   Operation 188 'dmul' 'mul_i28_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 189 [1/6] (6.60ns)   --->   "%mul_i28_7 = dmul i64 %bitcast_ln84_147, i64 %p_read" [../layer.h:84->../layer.h:264]   --->   Operation 189 'dmul' 'mul_i28_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 190 [5/5] (6.91ns)   --->   "%add_i29_6 = dadd i64 %add_i29_5, i64 %mul_i28_6" [../layer.h:84->../layer.h:264]   --->   Operation 190 'dadd' 'add_i29_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.91>
ST_39 : Operation 191 [4/5] (6.91ns)   --->   "%add_i29_6 = dadd i64 %add_i29_5, i64 %mul_i28_6" [../layer.h:84->../layer.h:264]   --->   Operation 191 'dadd' 'add_i29_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 192 [3/5] (6.91ns)   --->   "%add_i29_6 = dadd i64 %add_i29_5, i64 %mul_i28_6" [../layer.h:84->../layer.h:264]   --->   Operation 192 'dadd' 'add_i29_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.91>
ST_41 : Operation 193 [2/5] (6.91ns)   --->   "%add_i29_6 = dadd i64 %add_i29_5, i64 %mul_i28_6" [../layer.h:84->../layer.h:264]   --->   Operation 193 'dadd' 'add_i29_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 194 [1/5] (6.91ns)   --->   "%add_i29_6 = dadd i64 %add_i29_5, i64 %mul_i28_6" [../layer.h:84->../layer.h:264]   --->   Operation 194 'dadd' 'add_i29_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 195 [5/5] (6.91ns)   --->   "%add_i29_7 = dadd i64 %add_i29_6, i64 %mul_i28_7" [../layer.h:84->../layer.h:264]   --->   Operation 195 'dadd' 'add_i29_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.91>
ST_44 : Operation 196 [4/5] (6.91ns)   --->   "%add_i29_7 = dadd i64 %add_i29_6, i64 %mul_i28_7" [../layer.h:84->../layer.h:264]   --->   Operation 196 'dadd' 'add_i29_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 197 [3/5] (6.91ns)   --->   "%add_i29_7 = dadd i64 %add_i29_6, i64 %mul_i28_7" [../layer.h:84->../layer.h:264]   --->   Operation 197 'dadd' 'add_i29_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 198 [2/5] (6.91ns)   --->   "%add_i29_7 = dadd i64 %add_i29_6, i64 %mul_i28_7" [../layer.h:84->../layer.h:264]   --->   Operation 198 'dadd' 'add_i29_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 205 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 205 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.48>

State 47 <SV = 46> <Delay = 7.70>
ST_47 : Operation 199 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:81->../layer.h:264]   --->   Operation 199 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 200 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:81->../layer.h:264]   --->   Operation 200 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../layer.h:81->../layer.h:264]   --->   Operation 201 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 202 [1/5] (6.91ns)   --->   "%add_i29_7 = dadd i64 %add_i29_6, i64 %mul_i28_7" [../layer.h:84->../layer.h:264]   --->   Operation 202 'dadd' 'add_i29_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 203 [1/1] (0.79ns)   --->   "%store_ln84 = store i64 %add_i29_7, i3 %C_0_addr" [../layer.h:84->../layer.h:264]   --->   Operation 203 'store' 'store_ln84' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_47 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln81 = br void %VITIS_LOOP_82_2.i25" [../layer.h:81->../layer.h:264]   --->   Operation 204 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000000000000000000000000000000000000000000000]
p_read                 (read             ) [ 011111111111111111111111111111111111110000000000]
p_read_205             (read             ) [ 011111111111111111111111111111111111110000000000]
p_read_206             (read             ) [ 011111111111111111111111111111111000000000000000]
p_read_207             (read             ) [ 011111111111111111111111111100000000000000000000]
p_read_208             (read             ) [ 011111111111111111111110000000000000000000000000]
p_read_209             (read             ) [ 011111111111111111000000000000000000000000000000]
p_read1114             (read             ) [ 011111111111100000000000000000000000000000000000]
p_read1013             (read             ) [ 011111110000000000000000000000000000000000000000]
weights_val_read       (read             ) [ 011111111111111111111111111111110000000000000000]
store_ln81             (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000]
i_19                   (load             ) [ 000000000000000000000000000000000000000000000000]
icmp_ln81              (icmp             ) [ 011111111111111111111111111111111111111111111110]
i_20                   (add              ) [ 000000000000000000000000000000000000000000000000]
br_ln81                (br               ) [ 000000000000000000000000000000000000000000000000]
zext_ln81              (zext             ) [ 000000000000000000000000000000000000000000000000]
C_0_addr               (getelementptr    ) [ 011111111111111111111111111111111111111111111111]
empty                  (trunc            ) [ 011111111111111111111111111111110000000000000000]
tmp_s                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln84              (zext             ) [ 000000000000000000000000000000000000000000000000]
lshr_ln84              (lshr             ) [ 000000000000000000000000000000000000000000000000]
trunc_ln84             (trunc            ) [ 011000000000000000000000000000000000000000000000]
store_ln81             (store            ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln84           (bitcast          ) [ 010111110000000000000000000000000000000000000000]
or_ln                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln84_8            (zext             ) [ 000000000000000000000000000000000000000000000000]
lshr_ln84_8            (lshr             ) [ 000000000000000000000000000000000000000000000000]
trunc_ln84_8           (trunc            ) [ 010000010000000000000000000000000000000000000000]
mul_i1                 (dmul             ) [ 010000001111100000000000000000000000000000000000]
bitcast_ln84_141       (bitcast          ) [ 010000001111100000000000000000000000000000000000]
C_0_load               (load             ) [ 010000000111100000000000000000000000000000000000]
or_ln56_7              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln84_9            (zext             ) [ 000000000000000000000000000000000000000000000000]
lshr_ln84_9            (lshr             ) [ 000000000000000000000000000000000000000000000000]
trunc_ln84_9           (trunc            ) [ 010000000000100000000000000000000000000000000000]
add_i1                 (dadd             ) [ 010000000000011111000000000000000000000000000000]
mul_i28_1              (dmul             ) [ 010000000000011111000000000000000000000000000000]
bitcast_ln84_142       (bitcast          ) [ 010000000000011111000000000000000000000000000000]
or_ln56_8              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln84_10           (zext             ) [ 000000000000000000000000000000000000000000000000]
lshr_ln84_10           (lshr             ) [ 000000000000000000000000000000000000000000000000]
trunc_ln84_10          (trunc            ) [ 010000000000000001000000000000000000000000000000]
add_i29_1              (dadd             ) [ 010000000000000000111110000000000000000000000000]
mul_i28_2              (dmul             ) [ 010000000000000000111110000000000000000000000000]
bitcast_ln84_143       (bitcast          ) [ 010000000000000000111110000000000000000000000000]
or_ln56_9              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln84_11           (zext             ) [ 000000000000000000000000000000000000000000000000]
lshr_ln84_11           (lshr             ) [ 000000000000000000000000000000000000000000000000]
trunc_ln84_11          (trunc            ) [ 010000000000000000000010000000000000000000000000]
add_i29_2              (dadd             ) [ 010000000000000000000001111100000000000000000000]
mul_i28_3              (dmul             ) [ 010000000000000000000001111100000000000000000000]
bitcast_ln84_144       (bitcast          ) [ 010000000000000000000001111100000000000000000000]
or_ln56_s              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln84_12           (zext             ) [ 000000000000000000000000000000000000000000000000]
lshr_ln84_12           (lshr             ) [ 000000000000000000000000000000000000000000000000]
trunc_ln84_12          (trunc            ) [ 010000000000000000000000000100000000000000000000]
add_i29_3              (dadd             ) [ 010000000000000000000000000011111000000000000000]
mul_i28_4              (dmul             ) [ 010000000000000000000000000011111000000000000000]
bitcast_ln84_145       (bitcast          ) [ 010000000000000000000000000011111000000000000000]
or_ln56_1              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln84_13           (zext             ) [ 000000000000000000000000000000000000000000000000]
lshr_ln84_13           (lshr             ) [ 000000000000000000000000000000000000000000000000]
trunc_ln84_13          (trunc            ) [ 010000000000000000000000000000001000000000000000]
or_ln56_2              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln84_14           (zext             ) [ 000000000000000000000000000000000000000000000000]
lshr_ln84_14           (lshr             ) [ 000000000000000000000000000000000000000000000000]
trunc_ln84_14          (trunc            ) [ 010000000000000000000000000000001000000000000000]
add_i29_4              (dadd             ) [ 010000000000000000000000000000000111110000000000]
mul_i28_5              (dmul             ) [ 010000000000000000000000000000000111110000000000]
bitcast_ln84_146       (bitcast          ) [ 010000000000000000000000000000000111110000000000]
bitcast_ln84_147       (bitcast          ) [ 010000000000000000000000000000000111110000000000]
add_i29_5              (dadd             ) [ 010000000000000000000000000000000000001111100000]
mul_i28_6              (dmul             ) [ 010000000000000000000000000000000000001111100000]
mul_i28_7              (dmul             ) [ 010000000000000000000000000000000000001111111111]
add_i29_6              (dadd             ) [ 010000000000000000000000000000000000000000011111]
specpipeline_ln81      (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
speclooptripcount_ln81 (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
specloopname_ln81      (specloopname     ) [ 000000000000000000000000000000000000000000000000]
add_i29_7              (dadd             ) [ 000000000000000000000000000000000000000000000000]
store_ln84             (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln81                (br               ) [ 000000000000000000000000000000000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read15">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read17">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4096"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i3.i9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="31"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_205_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="31"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_205/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_206_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="26"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_206/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_207_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_207/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_208_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_208/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_209_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_209/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read1114_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1114/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read1013_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1013/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="weights_val_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4096" slack="0"/>
<pin id="122" dir="0" index="1" bw="4096" slack="0"/>
<pin id="123" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_val_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="C_0_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="46"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="6"/>
<pin id="138" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="141" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_0_load/7 store_ln84/47 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="1"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i1/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="1"/>
<pin id="149" dir="0" index="1" bw="64" slack="1"/>
<pin id="150" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i29_1/13 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="0" index="1" bw="64" slack="1"/>
<pin id="154" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i29_2/18 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="0" index="1" bw="64" slack="1"/>
<pin id="158" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i29_3/23 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="1"/>
<pin id="161" dir="0" index="1" bw="64" slack="1"/>
<pin id="162" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i29_4/28 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i29_5/33 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="0" index="1" bw="64" slack="1"/>
<pin id="170" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i29_6/38 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="0" index="1" bw="64" slack="6"/>
<pin id="174" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i29_7/43 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="1"/>
<pin id="179" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="6"/>
<pin id="183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i28_1/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="11"/>
<pin id="187" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i28_2/12 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="16"/>
<pin id="191" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i28_3/17 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="21"/>
<pin id="195" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i28_4/22 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="26"/>
<pin id="199" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i28_5/27 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="31"/>
<pin id="203" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i28_6/32 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="31"/>
<pin id="207" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i28_7/32 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln81_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_19_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_19/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln81_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="45"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_20_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln81_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="empty_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_s_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln84_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="0"/>
<pin id="247" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="lshr_ln84_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4096" slack="0"/>
<pin id="251" dir="0" index="1" bw="12" slack="0"/>
<pin id="252" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln84/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln84_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4096" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln81_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="bitcast_ln84_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="or_ln_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="5"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln84_8_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_8/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="lshr_ln84_8_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4096" slack="5"/>
<pin id="281" dir="0" index="1" bw="12" slack="0"/>
<pin id="282" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln84_8/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln84_8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4096" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_8/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="bitcast_ln84_141_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_141/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="or_ln56_7_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="10"/>
<pin id="295" dir="0" index="2" bw="9" slack="0"/>
<pin id="296" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln56_7/11 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln84_9_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_9/11 "/>
</bind>
</comp>

<comp id="303" class="1004" name="lshr_ln84_9_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4096" slack="10"/>
<pin id="305" dir="0" index="1" bw="12" slack="0"/>
<pin id="306" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln84_9/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln84_9_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4096" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_9/11 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bitcast_ln84_142_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_142/12 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln56_8_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="15"/>
<pin id="319" dir="0" index="2" bw="9" slack="0"/>
<pin id="320" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln56_8/16 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln84_10_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_10/16 "/>
</bind>
</comp>

<comp id="327" class="1004" name="lshr_ln84_10_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4096" slack="15"/>
<pin id="329" dir="0" index="1" bw="12" slack="0"/>
<pin id="330" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln84_10/16 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln84_10_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4096" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_10/16 "/>
</bind>
</comp>

<comp id="336" class="1004" name="bitcast_ln84_143_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_143/17 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln56_9_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="20"/>
<pin id="343" dir="0" index="2" bw="9" slack="0"/>
<pin id="344" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln56_9/21 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln84_11_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_11/21 "/>
</bind>
</comp>

<comp id="351" class="1004" name="lshr_ln84_11_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4096" slack="20"/>
<pin id="353" dir="0" index="1" bw="12" slack="0"/>
<pin id="354" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln84_11/21 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln84_11_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4096" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_11/21 "/>
</bind>
</comp>

<comp id="360" class="1004" name="bitcast_ln84_144_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_144/22 "/>
</bind>
</comp>

<comp id="364" class="1004" name="or_ln56_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="0"/>
<pin id="366" dir="0" index="1" bw="3" slack="25"/>
<pin id="367" dir="0" index="2" bw="9" slack="0"/>
<pin id="368" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln56_s/26 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln84_12_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_12/26 "/>
</bind>
</comp>

<comp id="375" class="1004" name="lshr_ln84_12_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4096" slack="25"/>
<pin id="377" dir="0" index="1" bw="12" slack="0"/>
<pin id="378" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln84_12/26 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln84_12_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4096" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_12/26 "/>
</bind>
</comp>

<comp id="384" class="1004" name="bitcast_ln84_145_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_145/27 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln56_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="30"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln56_1/31 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln84_13_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_13/31 "/>
</bind>
</comp>

<comp id="399" class="1004" name="lshr_ln84_13_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4096" slack="30"/>
<pin id="401" dir="0" index="1" bw="12" slack="0"/>
<pin id="402" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln84_13/31 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln84_13_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4096" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_13/31 "/>
</bind>
</comp>

<comp id="408" class="1004" name="or_ln56_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="0" index="1" bw="3" slack="30"/>
<pin id="411" dir="0" index="2" bw="7" slack="0"/>
<pin id="412" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln56_2/31 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln84_14_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="12" slack="0"/>
<pin id="417" dir="1" index="1" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_14/31 "/>
</bind>
</comp>

<comp id="419" class="1004" name="lshr_ln84_14_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4096" slack="30"/>
<pin id="421" dir="0" index="1" bw="12" slack="0"/>
<pin id="422" dir="1" index="2" bw="4096" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln84_14/31 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln84_14_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4096" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_14/31 "/>
</bind>
</comp>

<comp id="428" class="1004" name="bitcast_ln84_146_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_146/32 "/>
</bind>
</comp>

<comp id="432" class="1004" name="bitcast_ln84_147_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="1"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_147/32 "/>
</bind>
</comp>

<comp id="436" class="1005" name="i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="443" class="1005" name="p_read_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="31"/>
<pin id="445" dir="1" index="1" bw="64" slack="31"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="p_read_205_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="31"/>
<pin id="450" dir="1" index="1" bw="64" slack="31"/>
</pin_list>
<bind>
<opset="p_read_205 "/>
</bind>
</comp>

<comp id="453" class="1005" name="p_read_206_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="26"/>
<pin id="455" dir="1" index="1" bw="64" slack="26"/>
</pin_list>
<bind>
<opset="p_read_206 "/>
</bind>
</comp>

<comp id="458" class="1005" name="p_read_207_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="21"/>
<pin id="460" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="p_read_207 "/>
</bind>
</comp>

<comp id="463" class="1005" name="p_read_208_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="16"/>
<pin id="465" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="p_read_208 "/>
</bind>
</comp>

<comp id="468" class="1005" name="p_read_209_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="11"/>
<pin id="470" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="p_read_209 "/>
</bind>
</comp>

<comp id="473" class="1005" name="p_read1114_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="6"/>
<pin id="475" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="p_read1114 "/>
</bind>
</comp>

<comp id="478" class="1005" name="p_read1013_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="1"/>
<pin id="480" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read1013 "/>
</bind>
</comp>

<comp id="483" class="1005" name="weights_val_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4096" slack="5"/>
<pin id="485" dir="1" index="1" bw="4096" slack="5"/>
</pin_list>
<bind>
<opset="weights_val_read "/>
</bind>
</comp>

<comp id="494" class="1005" name="icmp_ln81_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="45"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="498" class="1005" name="C_0_addr_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="6"/>
<pin id="500" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="C_0_addr "/>
</bind>
</comp>

<comp id="504" class="1005" name="empty_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="5"/>
<pin id="506" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="515" class="1005" name="trunc_ln84_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="1"/>
<pin id="517" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84 "/>
</bind>
</comp>

<comp id="520" class="1005" name="bitcast_ln84_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="1"/>
<pin id="522" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84 "/>
</bind>
</comp>

<comp id="525" class="1005" name="trunc_ln84_8_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="1"/>
<pin id="527" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_8 "/>
</bind>
</comp>

<comp id="530" class="1005" name="mul_i1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="1"/>
<pin id="532" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="bitcast_ln84_141_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84_141 "/>
</bind>
</comp>

<comp id="540" class="1005" name="C_0_load_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="1"/>
<pin id="542" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="C_0_load "/>
</bind>
</comp>

<comp id="545" class="1005" name="trunc_ln84_9_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_9 "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_i1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="mul_i28_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="1"/>
<pin id="557" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i28_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="bitcast_ln84_142_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="1"/>
<pin id="562" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84_142 "/>
</bind>
</comp>

<comp id="565" class="1005" name="trunc_ln84_10_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="1"/>
<pin id="567" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_10 "/>
</bind>
</comp>

<comp id="570" class="1005" name="add_i29_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="1"/>
<pin id="572" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i29_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="mul_i28_2_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="1"/>
<pin id="577" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i28_2 "/>
</bind>
</comp>

<comp id="580" class="1005" name="bitcast_ln84_143_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="1"/>
<pin id="582" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84_143 "/>
</bind>
</comp>

<comp id="585" class="1005" name="trunc_ln84_11_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="1"/>
<pin id="587" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_11 "/>
</bind>
</comp>

<comp id="590" class="1005" name="add_i29_2_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i29_2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="mul_i28_3_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i28_3 "/>
</bind>
</comp>

<comp id="600" class="1005" name="bitcast_ln84_144_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="1"/>
<pin id="602" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84_144 "/>
</bind>
</comp>

<comp id="605" class="1005" name="trunc_ln84_12_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="1"/>
<pin id="607" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_12 "/>
</bind>
</comp>

<comp id="610" class="1005" name="add_i29_3_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="1"/>
<pin id="612" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i29_3 "/>
</bind>
</comp>

<comp id="615" class="1005" name="mul_i28_4_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="1"/>
<pin id="617" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i28_4 "/>
</bind>
</comp>

<comp id="620" class="1005" name="bitcast_ln84_145_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="1"/>
<pin id="622" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84_145 "/>
</bind>
</comp>

<comp id="625" class="1005" name="trunc_ln84_13_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="1"/>
<pin id="627" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_13 "/>
</bind>
</comp>

<comp id="630" class="1005" name="trunc_ln84_14_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="1"/>
<pin id="632" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_14 "/>
</bind>
</comp>

<comp id="635" class="1005" name="add_i29_4_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="1"/>
<pin id="637" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i29_4 "/>
</bind>
</comp>

<comp id="640" class="1005" name="mul_i28_5_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="1"/>
<pin id="642" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i28_5 "/>
</bind>
</comp>

<comp id="645" class="1005" name="bitcast_ln84_146_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="1"/>
<pin id="647" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84_146 "/>
</bind>
</comp>

<comp id="650" class="1005" name="bitcast_ln84_147_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="1"/>
<pin id="652" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84_147 "/>
</bind>
</comp>

<comp id="655" class="1005" name="add_i29_5_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="1"/>
<pin id="657" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i29_5 "/>
</bind>
</comp>

<comp id="660" class="1005" name="mul_i28_6_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="1"/>
<pin id="662" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i28_6 "/>
</bind>
</comp>

<comp id="665" class="1005" name="mul_i28_7_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="6"/>
<pin id="667" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="mul_i28_7 "/>
</bind>
</comp>

<comp id="670" class="1005" name="add_i29_6_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="1"/>
<pin id="672" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i29_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="146"><net_src comp="133" pin="7"/><net_sink comp="142" pin=0"/></net>

<net id="175"><net_src comp="171" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="213" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="213" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="236"><net_src comp="213" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="120" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="222" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="303" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="326"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="340" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="369"><net_src comp="34" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="46" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="393"><net_src comp="34" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="388" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="34" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="50" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="418"><net_src comp="408" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="419" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="435"><net_src comp="432" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="439"><net_src comp="68" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="446"><net_src comp="72" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="451"><net_src comp="78" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="456"><net_src comp="84" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="461"><net_src comp="90" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="466"><net_src comp="96" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="471"><net_src comp="102" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="476"><net_src comp="108" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="481"><net_src comp="114" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="486"><net_src comp="120" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="490"><net_src comp="483" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="492"><net_src comp="483" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="497"><net_src comp="216" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="126" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="507"><net_src comp="233" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="518"><net_src comp="255" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="523"><net_src comp="264" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="528"><net_src comp="284" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="533"><net_src comp="176" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="538"><net_src comp="288" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="543"><net_src comp="133" pin="7"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="548"><net_src comp="308" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="553"><net_src comp="142" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="558"><net_src comp="180" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="563"><net_src comp="312" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="568"><net_src comp="332" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="573"><net_src comp="147" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="578"><net_src comp="184" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="583"><net_src comp="336" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="588"><net_src comp="356" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="593"><net_src comp="151" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="598"><net_src comp="188" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="603"><net_src comp="360" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="608"><net_src comp="380" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="613"><net_src comp="155" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="618"><net_src comp="192" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="623"><net_src comp="384" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="628"><net_src comp="404" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="633"><net_src comp="424" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="638"><net_src comp="159" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="643"><net_src comp="196" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="648"><net_src comp="428" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="653"><net_src comp="432" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="658"><net_src comp="163" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="663"><net_src comp="200" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="668"><net_src comp="204" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="673"><net_src comp="167" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_0 | {47 }
 - Input state : 
	Port: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 : C_0 | {7 8 }
	Port: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 : weights_val | {1 }
	Port: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 : p_read10 | {1 }
	Port: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 : p_read11 | {1 }
	Port: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 : p_read12 | {1 }
	Port: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 : p_read13 | {1 }
	Port: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 : p_read14 | {1 }
	Port: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 : p_read15 | {1 }
	Port: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 : p_read16 | {1 }
	Port: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 : p_read17 | {1 }
  - Chain level:
	State 1
		store_ln81 : 1
		i_19 : 1
		icmp_ln81 : 2
		i_20 : 2
		br_ln81 : 3
		zext_ln81 : 2
		C_0_addr : 3
		empty : 2
		tmp_s : 3
		zext_ln84 : 4
		lshr_ln84 : 5
		trunc_ln84 : 6
		store_ln81 : 3
	State 2
		mul_i1 : 1
	State 3
	State 4
	State 5
	State 6
		zext_ln84_8 : 1
		lshr_ln84_8 : 2
		trunc_ln84_8 : 3
	State 7
		mul_i28_1 : 1
	State 8
		add_i1 : 1
	State 9
	State 10
	State 11
		zext_ln84_9 : 1
		lshr_ln84_9 : 2
		trunc_ln84_9 : 3
	State 12
		mul_i28_2 : 1
	State 13
	State 14
	State 15
	State 16
		zext_ln84_10 : 1
		lshr_ln84_10 : 2
		trunc_ln84_10 : 3
	State 17
		mul_i28_3 : 1
	State 18
	State 19
	State 20
	State 21
		zext_ln84_11 : 1
		lshr_ln84_11 : 2
		trunc_ln84_11 : 3
	State 22
		mul_i28_4 : 1
	State 23
	State 24
	State 25
	State 26
		zext_ln84_12 : 1
		lshr_ln84_12 : 2
		trunc_ln84_12 : 3
	State 27
		mul_i28_5 : 1
	State 28
	State 29
	State 30
	State 31
		zext_ln84_13 : 1
		lshr_ln84_13 : 2
		trunc_ln84_13 : 3
		zext_ln84_14 : 1
		lshr_ln84_14 : 2
		trunc_ln84_14 : 3
	State 32
		mul_i28_6 : 1
		mul_i28_7 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		store_ln84 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       lshr_ln84_fu_249       |    0    |    0    |   2171  |
|          |      lshr_ln84_8_fu_279      |    0    |    0    |   2171  |
|          |      lshr_ln84_9_fu_303      |    0    |    0    |   2171  |
|   lshr   |      lshr_ln84_10_fu_327     |    0    |    0    |   2171  |
|          |      lshr_ln84_11_fu_351     |    0    |    0    |   2171  |
|          |      lshr_ln84_12_fu_375     |    0    |    0    |   2171  |
|          |      lshr_ln84_13_fu_399     |    0    |    0    |   2171  |
|          |      lshr_ln84_14_fu_419     |    0    |    0    |   2171  |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_142          |    3    |   445   |   781   |
|          |          grp_fu_147          |    3    |   445   |   781   |
|          |          grp_fu_151          |    3    |   445   |   781   |
|   dadd   |          grp_fu_155          |    3    |   445   |   781   |
|          |          grp_fu_159          |    3    |   445   |   781   |
|          |          grp_fu_163          |    3    |   445   |   781   |
|          |          grp_fu_167          |    3    |   445   |   781   |
|          |          grp_fu_171          |    3    |   445   |   781   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_176          |    11   |   317   |   208   |
|          |          grp_fu_180          |    11   |   317   |   208   |
|          |          grp_fu_184          |    11   |   317   |   208   |
|   dmul   |          grp_fu_188          |    11   |   317   |   208   |
|          |          grp_fu_192          |    11   |   317   |   208   |
|          |          grp_fu_196          |    11   |   317   |   208   |
|          |          grp_fu_200          |    11   |   317   |   208   |
|          |          grp_fu_204          |    11   |   317   |   208   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln81_fu_216       |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|    add   |          i_20_fu_222         |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|          |       p_read_read_fu_72      |    0    |    0    |    0    |
|          |     p_read_205_read_fu_78    |    0    |    0    |    0    |
|          |     p_read_206_read_fu_84    |    0    |    0    |    0    |
|          |     p_read_207_read_fu_90    |    0    |    0    |    0    |
|   read   |     p_read_208_read_fu_96    |    0    |    0    |    0    |
|          |    p_read_209_read_fu_102    |    0    |    0    |    0    |
|          |    p_read1114_read_fu_108    |    0    |    0    |    0    |
|          |    p_read1013_read_fu_114    |    0    |    0    |    0    |
|          | weights_val_read_read_fu_120 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln81_fu_228       |    0    |    0    |    0    |
|          |       zext_ln84_fu_245       |    0    |    0    |    0    |
|          |      zext_ln84_8_fu_275      |    0    |    0    |    0    |
|          |      zext_ln84_9_fu_299      |    0    |    0    |    0    |
|   zext   |      zext_ln84_10_fu_323     |    0    |    0    |    0    |
|          |      zext_ln84_11_fu_347     |    0    |    0    |    0    |
|          |      zext_ln84_12_fu_371     |    0    |    0    |    0    |
|          |      zext_ln84_13_fu_395     |    0    |    0    |    0    |
|          |      zext_ln84_14_fu_415     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         empty_fu_233         |    0    |    0    |    0    |
|          |       trunc_ln84_fu_255      |    0    |    0    |    0    |
|          |      trunc_ln84_8_fu_284     |    0    |    0    |    0    |
|          |      trunc_ln84_9_fu_308     |    0    |    0    |    0    |
|   trunc  |     trunc_ln84_10_fu_332     |    0    |    0    |    0    |
|          |     trunc_ln84_11_fu_356     |    0    |    0    |    0    |
|          |     trunc_ln84_12_fu_380     |    0    |    0    |    0    |
|          |     trunc_ln84_13_fu_404     |    0    |    0    |    0    |
|          |     trunc_ln84_14_fu_424     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_237         |    0    |    0    |    0    |
|          |         or_ln_fu_268         |    0    |    0    |    0    |
|          |       or_ln56_7_fu_292       |    0    |    0    |    0    |
|bitconcatenate|       or_ln56_8_fu_316       |    0    |    0    |    0    |
|          |       or_ln56_9_fu_340       |    0    |    0    |    0    |
|          |       or_ln56_s_fu_364       |    0    |    0    |    0    |
|          |       or_ln56_1_fu_388       |    0    |    0    |    0    |
|          |       or_ln56_2_fu_408       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |   112   |   6096  |  25304  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    C_0_addr_reg_498    |    3   |
|    C_0_load_reg_540    |   64   |
|     add_i1_reg_550     |   64   |
|    add_i29_1_reg_570   |   64   |
|    add_i29_2_reg_590   |   64   |
|    add_i29_3_reg_610   |   64   |
|    add_i29_4_reg_635   |   64   |
|    add_i29_5_reg_655   |   64   |
|    add_i29_6_reg_670   |   64   |
|bitcast_ln84_141_reg_535|   64   |
|bitcast_ln84_142_reg_560|   64   |
|bitcast_ln84_143_reg_580|   64   |
|bitcast_ln84_144_reg_600|   64   |
|bitcast_ln84_145_reg_620|   64   |
|bitcast_ln84_146_reg_645|   64   |
|bitcast_ln84_147_reg_650|   64   |
|  bitcast_ln84_reg_520  |   64   |
|      empty_reg_504     |    3   |
|        i_reg_436       |    4   |
|    icmp_ln81_reg_494   |    1   |
|     mul_i1_reg_530     |   64   |
|    mul_i28_1_reg_555   |   64   |
|    mul_i28_2_reg_575   |   64   |
|    mul_i28_3_reg_595   |   64   |
|    mul_i28_4_reg_615   |   64   |
|    mul_i28_5_reg_640   |   64   |
|    mul_i28_6_reg_660   |   64   |
|    mul_i28_7_reg_665   |   64   |
|   p_read1013_reg_478   |   64   |
|   p_read1114_reg_473   |   64   |
|   p_read_205_reg_448   |   64   |
|   p_read_206_reg_453   |   64   |
|   p_read_207_reg_458   |   64   |
|   p_read_208_reg_463   |   64   |
|   p_read_209_reg_468   |   64   |
|     p_read_reg_443     |   64   |
|  trunc_ln84_10_reg_565 |   64   |
|  trunc_ln84_11_reg_585 |   64   |
|  trunc_ln84_12_reg_605 |   64   |
|  trunc_ln84_13_reg_625 |   64   |
|  trunc_ln84_14_reg_630 |   64   |
|  trunc_ln84_8_reg_525  |   64   |
|  trunc_ln84_9_reg_545  |   64   |
|   trunc_ln84_reg_515   |   64   |
|weights_val_read_reg_483|  4096  |
+------------------------+--------+
|          Total         |  6667  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_142 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
| grp_fu_176 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
| grp_fu_180 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
| grp_fu_184 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
| grp_fu_188 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
| grp_fu_192 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
| grp_fu_196 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
| grp_fu_200 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
| grp_fu_204 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |  1152  ||  4.401  ||    0    ||    81   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   112  |    -   |  6096  |  25304 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   81   |
|  Register |    -   |    -   |  6667  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   112  |    4   |  12763 |  25385 |
+-----------+--------+--------+--------+--------+
