<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: MachineScheduler.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('MachineScheduler_8cpp.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">MachineScheduler.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="OwningPtr_8h_source.html">llvm/ADT/OwningPtr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PriorityQueue_8h_source.html">llvm/ADT/PriorityQueue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AliasAnalysis_8h_source.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveIntervalAnalysis_8h_source.html">llvm/CodeGen/LiveIntervalAnalysis.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_2Passes_8h_source.html">llvm/CodeGen/Passes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterClassInfo_8h_source.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleDFS_8h_source.html">llvm/CodeGen/ScheduleDFS.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleHazardRecognizer_8h_source.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GraphWriter_8h_source.html">llvm/Support/GraphWriter.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/Target/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &lt;queue&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for MachineScheduler.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="MachineScheduler_8cpp__incl.png" border="0" usemap="#MachineScheduler_8cpp" alt=""/></div>
<map name="MachineScheduler_8cpp" id="MachineScheduler_8cpp">
<area shape="rect" id="node2" href="MachineScheduler_8h.html" title="llvm/CodeGen/MachineScheduler.h" alt="" coords="1331,87,1555,114"/>
<area shape="rect" id="node4" href="CodeGen_2Passes_8h.html" title="llvm/CodeGen/Passes.h" alt="" coords="137,266,296,293"/>
<area shape="rect" id="node10" href="CommandLine_8h.html" title="llvm/Support/CommandLine.h" alt="" coords="2581,355,2772,382"/>
<area shape="rect" id="node27" href="OwningPtr_8h.html" title="llvm/ADT/OwningPtr.h" alt="" coords="2981,445,3130,471"/>
<area shape="rect" id="node28" href="PriorityQueue_8h.html" title="llvm/ADT/PriorityQueue.h" alt="" coords="5,87,172,114"/>
<area shape="rect" id="node30" href="AliasAnalysis_8h.html" title="llvm/Analysis/AliasAnalysis.h" alt="" coords="1000,87,1185,114"/>
<area shape="rect" id="node32" href="LiveIntervalAnalysis_8h.html" title="llvm/CodeGen/LiveInterval\lAnalysis.h" alt="" coords="2255,80,2427,121"/>
<area shape="rect" id="node36" href="MachineDominators_8h.html" title="llvm/CodeGen/MachineDominators.h" alt="" coords="709,177,940,203"/>
<area shape="rect" id="node39" href="raw__ostream_8h.html" title="llvm/Support/raw_ostream.h" alt="" coords="998,445,1179,471"/>
<area shape="rect" id="node40" href="MachineLoopInfo_8h.html" title="llvm/CodeGen/MachineLoop\lInfo.h" alt="" coords="399,169,583,211"/>
<area shape="rect" id="node42" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="2050,169,2253,211"/>
<area shape="rect" id="node44" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="737,445,923,471"/>
<area shape="rect" id="node45" href="RegisterClassInfo_8h.html" title="llvm/CodeGen/RegisterClass\lInfo.h" alt="" coords="2512,169,2697,211"/>
<area shape="rect" id="node46" href="ScheduleDFS_8h.html" title="llvm/CodeGen/ScheduleDFS.h" alt="" coords="3301,266,3498,293"/>
<area shape="rect" id="node47" href="ScheduleHazardRecognizer_8h.html" title="llvm/CodeGen/ScheduleHazard\lRecognizer.h" alt="" coords="3573,80,3775,121"/>
<area shape="rect" id="node48" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="359,87,504,114"/>
<area shape="rect" id="node49" href="GraphWriter_8h.html" title="llvm/Support/GraphWriter.h" alt="" coords="2949,355,3127,382"/>
<area shape="rect" id="node50" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="1579,87,1763,114"/>
<area shape="rect" id="node3" href="MachinePassRegistry_8h.html" title="llvm/CodeGen/MachinePass\lRegistry.h" alt="" coords="1194,169,1378,211"/>
<area shape="rect" id="node16" href="RegisterPressure_8h.html" title="llvm/CodeGen/RegisterPressure.h" alt="" coords="1760,177,1975,203"/>
<area shape="rect" id="node26" href="ScheduleDAGInstrs_8h.html" title="llvm/CodeGen/ScheduleDAGInstrs.h" alt="" coords="1403,177,1633,203"/>
<area shape="rect" id="node5" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="496,445,583,471"/>
<area shape="rect" id="node8" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="123,355,310,382"/>
<area shape="rect" id="node6" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="1284,527,1443,553"/>
<area shape="rect" id="node11" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="2032,445,2191,471"/>
<area shape="rect" id="node17" href="SlotIndexes_8h.html" title="llvm/CodeGen/SlotIndexes.h" alt="" coords="1767,266,1951,293"/>
<area shape="rect" id="node24" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="2077,259,2252,300"/>
<area shape="rect" id="node18" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1407,445,1557,471"/>
<area shape="rect" id="node19" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="1567,355,1783,382"/>
<area shape="rect" id="node21" href="Allocator_8h.html" title="llvm/Support/Allocator.h" alt="" coords="2267,445,2425,471"/>
<area shape="rect" id="node22" href="MachineFunctionPass_8h.html" title="llvm/CodeGen/MachineFunction\lPass.h" alt="" coords="436,348,643,389"/>
<area shape="rect" id="node23" href="MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="1858,348,2039,389"/>
<area shape="rect" id="node20" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="1633,437,1821,479"/>
<area shape="rect" id="node25" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="2317,355,2455,382"/>
<area shape="rect" id="node31" href="CallSite_8h.html" title="llvm/Support/CallSite.h" alt="" coords="1016,177,1169,203"/>
<area shape="rect" id="node33" href="IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="2965,266,3124,293"/>
<area shape="rect" id="node34" href="LiveInterval_8h.html" title="llvm/CodeGen/LiveInterval.h" alt="" coords="2721,177,2904,203"/>
<area shape="rect" id="node37" href="DominatorInternals_8h.html" title="llvm/Analysis/DominatorInternals.h" alt="" coords="1021,266,1239,293"/>
<area shape="rect" id="node38" href="Dominators_8h.html" title="llvm/Analysis/Dominators.h" alt="" coords="896,355,1071,382"/>
<area shape="rect" id="node41" href="LoopInfo_8h.html" title="llvm/Analysis/LoopInfo.h" alt="" coords="786,266,946,293"/>
<area shape="rect" id="node43" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1147,355,1289,382"/>
</map>
</div>
</div>
<p><a href="MachineScheduler_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GraphTraits_3_01ScheduleDAGMI_01_5_01_4.html">llvm::GraphTraits&lt; ScheduleDAGMI * &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;misched&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a2b1040e2e228e12763ad8a207db4778a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a2b1040e2e228e12763ad8a207db4778a">llvm::ForceTopDown</a> (&quot;misched-topdown&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force top-down <a class="el" href="Target_2ARM_2README_8txt.html#a1a7a4503996d300df70ca643d1511cd3">list</a> scheduling&quot;))</td></tr>
<tr class="separator:a2b1040e2e228e12763ad8a207db4778a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b0e391583413438da4e046f7c1ba13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#af6b0e391583413438da4e046f7c1ba13">llvm::ForceBottomUp</a> (&quot;misched-bottomup&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force bottom-up <a class="el" href="Target_2ARM_2README_8txt.html#a1a7a4503996d300df70ca643d1511cd3">list</a> scheduling&quot;))</td></tr>
<tr class="separator:af6b0e391583413438da4e046f7c1ba13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cdc406d58769851622dd322ee79ded"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a44cdc406d58769851622dd322ee79ded">INITIALIZE_PASS_BEGIN</a> (MachineScheduler,&quot;misched&quot;,&quot;<a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> <a class="el" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>&quot;, false, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(MachineScheduler</td></tr>
<tr class="separator:a44cdc406d58769851622dd322ee79ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83b174a9cb37fb56517e8be0eda21ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>)</td></tr>
<tr class="separator:ac83b174a9cb37fb56517e8be0eda21ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6bcdf745803c78202f432e2e8c7bbe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a3f6bcdf745803c78202f432e2e8c7bbe">createGenericSched</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>)</td></tr>
<tr class="separator:a3f6bcdf745803c78202f432e2e8c7bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459acab05344caa836aa036f1829c928"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> Beg)</td></tr>
<tr class="memdesc:a459acab05344caa836aa036f1829c928"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement this iterator until reaching the top or a non-debug instr.  <a href="#a459acab05344caa836aa036f1829c928">More...</a><br /></td></tr>
<tr class="separator:a459acab05344caa836aa036f1829c928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24aad0e646c24622750ff2ee10b74109"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a24aad0e646c24622750ff2ee10b74109">priorNonDebug</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> Beg)</td></tr>
<tr class="memdesc:a24aad0e646c24622750ff2ee10b74109"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-const version.  <a href="#a24aad0e646c24622750ff2ee10b74109">More...</a><br /></td></tr>
<tr class="separator:a24aad0e646c24622750ff2ee10b74109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8a9363a3eb113ca42064a03636b135"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> End)</td></tr>
<tr class="separator:a1c8a9363a3eb113ca42064a03636b135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9432402dc18539818e3dae69e135ed4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aa9432402dc18539818e3dae69e135ed4">nextIfDebug</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> End)</td></tr>
<tr class="memdesc:aa9432402dc18539818e3dae69e135ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-const version.  <a href="#aa9432402dc18539818e3dae69e135ed4">More...</a><br /></td></tr>
<tr class="separator:aa9432402dc18539818e3dae69e135ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce7d50acbe2274ccc6beebcb16ca812"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#afce7d50acbe2274ccc6beebcb16ca812">tryLess</a> (<a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> TryVal, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> CandVal, GenericScheduler::SchedCandidate &amp;TryCand, GenericScheduler::SchedCandidate &amp;Cand, GenericScheduler::CandReason Reason)</td></tr>
<tr class="memdesc:afce7d50acbe2274ccc6beebcb16ca812"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this heuristic determines order.  <a href="#afce7d50acbe2274ccc6beebcb16ca812">More...</a><br /></td></tr>
<tr class="separator:afce7d50acbe2274ccc6beebcb16ca812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79014fd44cc5b8b74f64c79a2cdaaa0f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a79014fd44cc5b8b74f64c79a2cdaaa0f">tryGreater</a> (<a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> TryVal, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> CandVal, GenericScheduler::SchedCandidate &amp;TryCand, GenericScheduler::SchedCandidate &amp;Cand, GenericScheduler::CandReason Reason)</td></tr>
<tr class="separator:a79014fd44cc5b8b74f64c79a2cdaaa0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047d5c154154f6a606d893399ec0b76f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a047d5c154154f6a606d893399ec0b76f">tryPressure</a> (const <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;TryP, const <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;CandP, GenericScheduler::SchedCandidate &amp;TryCand, GenericScheduler::SchedCandidate &amp;Cand, GenericScheduler::CandReason Reason)</td></tr>
<tr class="separator:a047d5c154154f6a606d893399ec0b76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb7284c69275f864efd7c7553aa48f3"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a2eb7284c69275f864efd7c7553aa48f3">getWeakLeft</a> (const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, bool isTop)</td></tr>
<tr class="separator:a2eb7284c69275f864efd7c7553aa48f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a852c75810cd23cef346d37386347fadd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a852c75810cd23cef346d37386347fadd">biasPhysRegCopy</a> (const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, bool isTop)</td></tr>
<tr class="separator:a852c75810cd23cef346d37386347fadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e60a985c36dacfd88f5d4b2ff47789"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ab4e60a985c36dacfd88f5d4b2ff47789">tryLatency</a> (GenericScheduler::SchedCandidate &amp;TryCand, GenericScheduler::SchedCandidate &amp;Cand, GenericScheduler::SchedBoundary &amp;Zone)</td></tr>
<tr class="separator:ab4e60a985c36dacfd88f5d4b2ff47789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbac408ec49398dd712a10f5be648f6c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#adbac408ec49398dd712a10f5be648f6c">tracePick</a> (const GenericScheduler::SchedCandidate &amp;Cand, bool IsTop)</td></tr>
<tr class="separator:adbac408ec49398dd712a10f5be648f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6316f8d737e021684c096eeca388355d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a6316f8d737e021684c096eeca388355d">createILPMaxScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>)</td></tr>
<tr class="separator:a6316f8d737e021684c096eeca388355d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2782eab453776e43a005124f2cae0cbb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a2782eab453776e43a005124f2cae0cbb">createILPMinScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>)</td></tr>
<tr class="separator:a2782eab453776e43a005124f2cae0cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4799f3fecebc3138d88035ee5b010c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a1b4799f3fecebc3138d88035ee5b010c">createInstructionShuffler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>)</td></tr>
<tr class="separator:a1b4799f3fecebc3138d88035ee5b010c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:add2ddb9eae33f2f515e1c42238c48fb5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#add2ddb9eae33f2f515e1c42238c48fb5">ViewMISchedDAGs</a> (&quot;view-<a class="el" href="MachineScheduler_8cpp.html#acee825c0047d5eb911660fde77617a8c">misched</a>-dags&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Pop up <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> window <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> show MISched dags after they are processed&quot;))</td></tr>
<tr class="separator:add2ddb9eae33f2f515e1c42238c48fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549e985295c118aca3fc7af4a4c67037"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a549e985295c118aca3fc7af4a4c67037">MISchedCutoff</a> (&quot;misched-cutoff&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Stop scheduling after <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <a class="el" href="SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a>&quot;), cl::init(~0U))</td></tr>
<tr class="separator:a549e985295c118aca3fc7af4a4c67037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad840f8a48c1b46e2ee7f721ed2df03a5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ad840f8a48c1b46e2ee7f721ed2df03a5">EnableRegPressure</a> (&quot;misched-regpressure&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> pressure scheduling.&quot;), cl::init(<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td></tr>
<tr class="separator:ad840f8a48c1b46e2ee7f721ed2df03a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49932eb220bdb66c8f164f4e7163d59e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a49932eb220bdb66c8f164f4e7163d59e">EnableCyclicPath</a> (&quot;misched-cyclicpath&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable cyclic critical path analysis.&quot;), cl::init(<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td></tr>
<tr class="separator:a49932eb220bdb66c8f164f4e7163d59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d400fc4e500117eeeecae914d07c83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ad3d400fc4e500117eeeecae914d07c83">EnableLoadCluster</a> (&quot;misched-cluster&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> clustering.&quot;), cl::init(<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td></tr>
<tr class="separator:ad3d400fc4e500117eeeecae914d07c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4aa66841017d1379f7b46fd4f6e024a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ad4aa66841017d1379f7b46fd4f6e024a">EnableMacroFusion</a> (&quot;misched-fusion&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable scheduling <a class="el" href="Target_2X86_2README_8txt.html#ae3ac2eb61dfb32ea88b658c2e32d583a">for</a> macro fusion.&quot;), cl::init(<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td></tr>
<tr class="separator:ad4aa66841017d1379f7b46fd4f6e024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f19a4fcf5a639613c954e6da2dfaaf3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a5f19a4fcf5a639613c954e6da2dfaaf3">VerifyScheduling</a> (&quot;verify-<a class="el" href="MachineScheduler_8cpp.html#acee825c0047d5eb911660fde77617a8c">misched</a>&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Verify machine instrs before and after machine scheduling&quot;))</td></tr>
<tr class="separator:a5f19a4fcf5a639613c954e6da2dfaaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20646b5e577c00ae6fc2912a4081f9d5"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a20646b5e577c00ae6fc2912a4081f9d5">MinSubtreeSize</a> = 8</td></tr>
<tr class="separator:a20646b5e577c00ae6fc2912a4081f9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee825c0047d5eb911660fde77617a8c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#acee825c0047d5eb911660fde77617a8c">misched</a></td></tr>
<tr class="separator:acee825c0047d5eb911660fde77617a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127ed1a56215acb4c76dcbb1e8aad935"><td class="memItemLeft" align="right" valign="top"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a></td></tr>
<tr class="separator:a127ed1a56215acb4c76dcbb1e8aad935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a2602d57188052f2629016377dadf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a06a2602d57188052f2629016377dadf3">false</a></td></tr>
<tr class="separator:a06a2602d57188052f2629016377dadf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75da6925072c8c7c9f5d762b149a254"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; MachineSchedRegistry::ScheduleDAGCtor, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="classllvm_1_1RegisterPassParser.html">RegisterPassParser</a>&lt; <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#af75da6925072c8c7c9f5d762b149a254">MachineSchedOpt</a> (&quot;misched&quot;, cl::init(&amp;<a class="el" href="MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a>), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Machine <a class="el" href="Target_2X86_2README_8txt.html#ac2d5c2026cba28c9b0e8b30d262e504e">instruction</a> scheduler <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a>&quot;))</td></tr>
<tr class="memdesc:af75da6925072c8c7c9f5d762b149a254"><td class="mdescLeft">&#160;</td><td class="mdescRight">MachineSchedOpt allows command line selection of the scheduler.  <a href="#af75da6925072c8c7c9f5d762b149a254">More...</a><br /></td></tr>
<tr class="separator:af75da6925072c8c7c9f5d762b149a254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac447d226fe7e7b220a6616b2c21ce190"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ac447d226fe7e7b220a6616b2c21ce190">DefaultSchedRegistry</a> (&quot;default&quot;,&quot;<a class="el" href="classllvm_1_1Use.html">Use</a> the <a class="el" href="Target_2PowerPC_2README_8txt.html#a967a316c1a4bc59584b40c33824c5113">target</a>'<a class="el" href="Target_2ARM_2README_8txt.html#a8b289547d9c9d7042cc0e8bd72f30f75">s</a> default scheduler choice.&quot;, useDefaultMachineSched)</td></tr>
<tr class="separator:ac447d226fe7e7b220a6616b2c21ce190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540c54f3590e744ce992c62fdc9beb31"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a540c54f3590e744ce992c62fdc9beb31">GenericSchedRegistry</a> (&quot;converge&quot;,&quot;Standard converging scheduler.&quot;, createGenericSched)</td></tr>
<tr class="separator:a540c54f3590e744ce992c62fdc9beb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528ddb429bfb6c87f0eb6d07893640e1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a528ddb429bfb6c87f0eb6d07893640e1">ILPMaxRegistry</a> (&quot;ilpmax&quot;,&quot;Schedule bottom-up <a class="el" href="Target_2X86_2README_8txt.html#ae3ac2eb61dfb32ea88b658c2e32d583a">for</a> max ILP&quot;, createILPMaxScheduler)</td></tr>
<tr class="separator:a528ddb429bfb6c87f0eb6d07893640e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef18d242eef950812f8f491246439ad4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aef18d242eef950812f8f491246439ad4">ILPMinRegistry</a> (&quot;ilpmin&quot;,&quot;Schedule bottom-up <a class="el" href="Target_2X86_2README_8txt.html#ae3ac2eb61dfb32ea88b658c2e32d583a">for</a> min ILP&quot;, createILPMinScheduler)</td></tr>
<tr class="separator:aef18d242eef950812f8f491246439ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0919f9fcc340092528e88bd7fde42c61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a0919f9fcc340092528e88bd7fde42c61">ShufflerRegistry</a> (&quot;shuffle&quot;,&quot;Shuffle machine <a class="el" href="SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> alternating directions&quot;, createInstructionShuffler)</td></tr>
<tr class="separator:a0919f9fcc340092528e88bd7fde42c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;misched&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00015">15</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a852c75810cd23cef346d37386347fadd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> biasPhysRegCopy </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isTop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Minimize physical register live ranges. Regalloc wants them adjacent to their physreg def/use.</p>
<p>FIXME: This is an unnecessary check on the critical path. Most are root/leaf copies which can be prescheduled. The rest (e.g. x86 MUL) could be bundled with the operation that produces or consumes the physreg. We'll do this when regalloc has support for parallel copies. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02389">2389</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00386">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00669">llvm::MachineInstr::isCopy()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00280">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::NumPredsLeft</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::NumSuccsLeft</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02410">tryLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f6bcdf745803c78202f432e2e8c7bbe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> * createGenericSched </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Forward declare the standard machine scheduler. This will be used as the default scheduler if the target does not set a default.</p>
<p>Create the standard converging machine scheduler. This will be used as the default scheduler if the target does not set a default. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02834">2834</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00098">llvm::ARM_PROC::A</a>, <a class="el" href="MachineScheduler_8h_source.html#l00353">llvm::ScheduleDAGMI::addMutation()</a>, <a class="el" href="Target_2ARM_2README_8txt_source.html#l00592">B</a>, <a class="el" href="BitVector_8h_source.html#l00205">llvm::BitVector::clear()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00723">llvm::ScheduleDAGMI::computeDFSResult()</a>, <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00097">DEBUG</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00635">llvm::TargetInstrInfo::enableClusterLoads()</a>, <a class="el" href="MachineScheduler_8cpp.html#a540c54f3590e744ce992c62fdc9beb31">GenericSchedRegistry</a>, <a class="el" href="MachineScheduler_8h_source.html#l00415">llvm::ScheduleDAGMI::getDFSResult()</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00161">llvm::SchedDFSResult::getILP()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00417">llvm::ScheduleDAGMI::getScheduledTrees()</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00172">llvm::SchedDFSResult::getSubtreeID()</a>, <a class="el" href="ScheduleDFS_8h_source.html#l00183">llvm::SchedDFSResult::getSubtreeLevel()</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00361">initialize()</a>, <a class="el" href="BitVector_8h_source.html#l00337">llvm::BitVector::test()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00541">llvm::ScheduleDAG::TII</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00542">llvm::ScheduleDAG::TRI</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00202">nextIfDebug()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00148">useDefaultMachineSched()</a>.</p>

</div>
</div>
<a class="anchor" id="a6316f8d737e021684c096eeca388355d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* createILPMaxScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02951">2951</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02954">createILPMinScheduler()</a>.</p>

</div>
</div>
<a class="anchor" id="a2782eab453776e43a005124f2cae0cbb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* createILPMinScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02954">2954</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00098">llvm::ARM_PROC::A</a>, <a class="el" href="Target_2ARM_2README_8txt_source.html#l00592">B</a>, <a class="el" href="PriorityQueue_8h_source.html#l00077">llvm::PriorityQueue&lt; T, Sequence, Compare &gt;::clear()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02951">createILPMaxScheduler()</a>, <a class="el" href="MachineScheduler_8cpp.html#a528ddb429bfb6c87f0eb6d07893640e1">ILPMaxRegistry</a>, <a class="el" href="MachineScheduler_8cpp.html#aef18d242eef950812f8f491246439ad4">ILPMinRegistry</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00361">initialize()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00291">llvm::SUnit::isScheduled</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00271">llvm::SUnit::NodeNum</a>.</p>

</div>
</div>
<a class="anchor" id="a1b4799f3fecebc3138d88035ee5b010c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* createInstructionShuffler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03039">3039</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a>, and <a class="el" href="MachineScheduler_8cpp.html#a0919f9fcc340092528e88bd7fde42c61">ShufflerRegistry</a>.</p>

</div>
</div>
<a class="anchor" id="a2eb7284c69275f864efd7c7553aa48f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getWeakLeft </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isTop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02378">2378</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00277">llvm::SUnit::WeakPredsLeft</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00278">llvm::SUnit::WeakSuccsLeft</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02410">tryLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a44cdc406d58769851622dd322ee79ded"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">MachineScheduler&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;misched&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Machine <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> <a class="el" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c8a9363a3eb113ca42064a03636b135"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> nextIfDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>If this iterator is a debug value, increment until reaching the End or a non-debug instruction. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00191">191</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00839">llvm::ScheduleDAGMI::initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00202">nextIfDebug()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00875">llvm::ScheduleDAGMI::scheduleMI()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00598">llvm::ScheduleDAGMI::updatePressureDiffs()</a>.</p>

</div>
</div>
<a class="anchor" id="aa9432402dc18539818e3dae69e135ed4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> nextIfDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-const version. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00202">202</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00104">llvm::MachineSchedContext::AA</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00171">llvm::ScheduleDAGInstrs::begin()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02834">createGenericSched()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00220">llvm::TargetPassConfig::createMachineScheduler()</a>, <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00097">DEBUG</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00180">llvm::ScheduleDAGInstrs::enterRegion()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00192">llvm::ScheduleDAGInstrs::exitRegion()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00220">llvm::ScheduleDAGInstrs::finalizeSchedule()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00171">llvm::ScheduleDAGInstrs::finishBlock()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineScheduler_8h_source.html#l00105">llvm::MachineSchedContext::LIS</a>, <a class="el" href="MachineScheduler_8cpp.html#af75da6925072c8c7c9f5d762b149a254">MachineSchedOpt</a>, <a class="el" href="MachineScheduler_8h_source.html#l00102">llvm::MachineSchedContext::MDT</a>, <a class="el" href="MachineScheduler_8h_source.html#l00100">llvm::MachineSchedContext::MF</a>, <a class="el" href="MachineScheduler_8h_source.html#l00101">llvm::MachineSchedContext::MLI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00191">nextIfDebug()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00103">llvm::MachineSchedContext::PassConfig</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00322">llvm::MachineFunction::print()</a>, <a class="el" href="STLExtras_8h_source.html#l00167">llvm::prior()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00107">llvm::MachineSchedContext::RegClassInfo</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">llvm::ScheduleDAGInstrs::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00123">Scheduler</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00167">llvm::ScheduleDAGInstrs::startBlock()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00148">useDefaultMachineSched()</a>.</p>

</div>
</div>
<a class="anchor" id="a459acab05344caa836aa036f1829c928"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a> priorNonDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>Beg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decrement this iterator until reaching the top or a non-debug instr. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00170">170</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00182">priorNonDebug()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00875">llvm::ScheduleDAGMI::scheduleMI()</a>.</p>

</div>
</div>
<a class="anchor" id="a24aad0e646c24622750ff2ee10b74109"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> priorNonDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a654b11787ac7c4344084d98bea7cf626">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>Beg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-const version. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00182">182</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8cpp_source.html#l00170">priorNonDebug()</a>.</p>

</div>
</div>
<a class="anchor" id="adbac408ec49398dd712a10f5be648f6c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void tracePick </td>
          <td>(</td>
          <td class="paramtype">const GenericScheduler::SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsTop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02678">2678</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00304">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="MachineScheduler_8h_source.html#l00369">llvm::ScheduleDAGMI::bottom()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">llvm::SDep::Data</a>, <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00097">DEBUG</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00393">llvm::ScheduleDAGMI::getBotRPTracker()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00386">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00389">llvm::ScheduleDAGMI::getTopRPTracker()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00287">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00286">llvm::SUnit::hasPhysRegUses</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00456">llvm::SUnit::isBottomReady()</a>, <a class="el" href="MachineInstr_8h_source.html#l00669">llvm::MachineInstr::isCopy()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00291">llvm::SUnit::isScheduled</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00453">llvm::SUnit::isTopReady()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00458">llvm::ScheduleDAGMI::moveInstruction()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00271">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00263">llvm::SUnit::Preds</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::Succs</a>, <a class="el" href="MachineScheduler_8h_source.html#l00368">llvm::ScheduleDAGMI::top()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a class="anchor" id="a79014fd44cc5b8b74f64c79a2cdaaa0f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool tryGreater </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>TryVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>CandVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">GenericScheduler::SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">GenericScheduler::SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">GenericScheduler::CandReason&#160;</td>
          <td class="paramname"><em>Reason</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02337">2337</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02410">tryLatency()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02354">tryPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="ab4e60a985c36dacfd88f5d4b2ff47789"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool tryLatency </td>
          <td>(</td>
          <td class="paramtype">GenericScheduler::SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">GenericScheduler::SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">GenericScheduler::SchedBoundary &amp;&#160;</td>
          <td class="paramname"><em>Zone</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02410">2410</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00236">llvm::ReadyQueue::begin()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02389">biasPhysRegCopy()</a>, <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00097">DEBUG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00352">llvm::ReadyQueue::dump()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00238">llvm::ReadyQueue::end()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00946">llvm::RegPressureTracker::getMaxDownwardPressureDelta()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00749">llvm::RegPressureTracker::getMaxUpwardPressureDelta()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00406">llvm::ScheduleDAGMI::getNextClusterPred()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00408">llvm::ScheduleDAGMI::getNextClusterSucc()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00402">llvm::ScheduleDAGMI::getPressureDiff()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00097">llvm::TargetSchedModel::getProcResource()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00111">llvm::PressureChange::getPSet()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00398">llvm::ScheduleDAGMI::getRegionCriticalPSets()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00396">llvm::ScheduleDAGMI::getRegPressure()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00118">llvm::PressureChange::getUnitInc()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00817">llvm::RegPressureTracker::getUpwardPressureDelta()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02378">getWeakLeft()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineScheduler_8h_source.html#l00346">llvm::ScheduleDAGMI::isTrackingPressure()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00109">llvm::PressureChange::isValid()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="RegisterPressure_8h_source.html#l00032">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="MCSchedule_8h_source.html#l00028">llvm::MCProcResourceDesc::Name</a>, <a class="el" href="README-SSE_8txt_source.html#l00427">P</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02337">tryGreater()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02320">tryLess()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02354">tryPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="afce7d50acbe2274ccc6beebcb16ca812"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool tryLess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>TryVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>CandVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">GenericScheduler::SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">GenericScheduler::SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">GenericScheduler::CandReason&#160;</td>
          <td class="paramname"><em>Reason</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this heuristic determines order. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02320">2320</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02410">tryLatency()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02354">tryPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="a047d5c154154f6a606d893399ec0b76f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool tryPressure </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;&#160;</td>
          <td class="paramname"><em>TryP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;&#160;</td>
          <td class="paramname"><em>CandP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">GenericScheduler::SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">GenericScheduler::SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">GenericScheduler::CandReason&#160;</td>
          <td class="paramname"><em>Reason</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02354">2354</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="RegisterPressure_8h_source.html#l00116">llvm::PressureChange::getPSetOrMax()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00118">llvm::PressureChange::getUnitInc()</a>, <a class="el" href="BitVector_8h_source.html#l00591">std::swap()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02337">tryGreater()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02320">tryLess()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02410">tryLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="ac83b174a9cb37fb56517e8be0eda21ed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* useDefaultMachineSched </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>A dummy default scheduler factory indicates whether the scheduler is overridden on the command line. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00148">148</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8cpp_source.html#l02834">createGenericSched()</a>, <a class="el" href="MachineScheduler_8cpp.html#ac447d226fe7e7b220a6616b2c21ce190">DefaultSchedRegistry</a>, <a class="el" href="CommandLine_8h_source.html#l00109">llvm::cl::Hidden</a>, <a class="el" href="CommandLine_8h_source.html#l00314">llvm::cl::init()</a>, and <a class="el" href="MachineScheduler_8cpp.html#af75da6925072c8c7c9f5d762b149a254">MachineSchedOpt</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00202">nextIfDebug()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ac447d226fe7e7b220a6616b2c21ce190"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> DefaultSchedRegistry(&quot;default&quot;,&quot;<a class="el" href="classllvm_1_1Use.html">Use</a> the <a class="el" href="Target_2PowerPC_2README_8txt.html#a967a316c1a4bc59584b40c33824c5113">target</a>'<a class="el" href="Target_2ARM_2README_8txt.html#a8b289547d9c9d7042cc0e8bd72f30f75">s</a> default scheduler choice.&quot;, useDefaultMachineSched)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00148">useDefaultMachineSched()</a>.</p>

</div>
</div>
<a class="anchor" id="a49932eb220bdb66c8f164f4e7163d59e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableCyclicPath(&quot;misched-cyclicpath&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable cyclic critical path analysis.&quot;), cl::init(<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3d400fc4e500117eeeecae914d07c83"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableLoadCluster(&quot;misched-cluster&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="README-SSE_8txt.html#af40365d8bf26f038581631f35d62c4c8">load</a> clustering.&quot;), cl::init(<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4aa66841017d1379f7b46fd4f6e024a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableMacroFusion(&quot;misched-fusion&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable scheduling <a class="el" href="Target_2X86_2README_8txt.html#ae3ac2eb61dfb32ea88b658c2e32d583a">for</a> macro fusion.&quot;), cl::init(<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad840f8a48c1b46e2ee7f721ed2df03a5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableRegPressure(&quot;misched-regpressure&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> pressure scheduling.&quot;), cl::init(<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06a2602d57188052f2629016377dadf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00123">123</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a540c54f3590e744ce992c62fdc9beb31"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> GenericSchedRegistry(&quot;converge&quot;,&quot;Standard converging scheduler.&quot;, createGenericSched)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02834">createGenericSched()</a>.</p>

</div>
</div>
<a class="anchor" id="a528ddb429bfb6c87f0eb6d07893640e1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> ILPMaxRegistry(&quot;ilpmax&quot;,&quot;Schedule bottom-up <a class="el" href="Target_2X86_2README_8txt.html#ae3ac2eb61dfb32ea88b658c2e32d583a">for</a> max ILP&quot;, createILPMaxScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02954">createILPMinScheduler()</a>.</p>

</div>
</div>
<a class="anchor" id="aef18d242eef950812f8f491246439ad4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> ILPMinRegistry(&quot;ilpmin&quot;,&quot;Schedule bottom-up <a class="el" href="Target_2X86_2README_8txt.html#ae3ac2eb61dfb32ea88b658c2e32d583a">for</a> min ILP&quot;, createILPMinScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02954">createILPMinScheduler()</a>.</p>

</div>
</div>
<a class="anchor" id="af75da6925072c8c7c9f5d762b149a254"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;MachineSchedRegistry::ScheduleDAGCtor, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="classllvm_1_1RegisterPassParser.html">RegisterPassParser</a>&lt;<a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&gt; &gt; MachineSchedOpt(&quot;misched&quot;, cl::init(&amp;<a class="el" href="MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a>), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Machine <a class="el" href="Target_2X86_2README_8txt.html#ac2d5c2026cba28c9b0e8b30d262e504e">instruction</a> scheduler <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a>&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>MachineSchedOpt allows command line selection of the scheduler. </p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00202">nextIfDebug()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00148">useDefaultMachineSched()</a>.</p>

</div>
</div>
<a class="anchor" id="a20646b5e577c00ae6fc2912a4081f9d5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned MinSubtreeSize = 8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00073">73</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00723">llvm::ScheduleDAGMI::computeDFSResult()</a>.</p>

</div>
</div>
<a class="anchor" id="acee825c0047d5eb911660fde77617a8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">misched</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00123">123</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a549e985295c118aca3fc7af4a4c67037"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;unsigned&gt; MISchedCutoff(&quot;misched-cutoff&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Stop scheduling after <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <a class="el" href="SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a>&quot;), cl::init(~0U))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a127ed1a56215acb4c76dcbb1e8aad935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Scheduler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00123">123</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>Referenced by <a class="el" href="PostRASchedulerList_8cpp_source.html#l00200">INITIALIZE_PASS()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00202">nextIfDebug()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a0919f9fcc340092528e88bd7fde42c61"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> ShufflerRegistry(&quot;shuffle&quot;,&quot;Shuffle machine <a class="el" href="SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> alternating directions&quot;, createInstructionShuffler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03039">createInstructionShuffler()</a>.</p>

</div>
</div>
<a class="anchor" id="a5f19a4fcf5a639613c954e6da2dfaaf3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; VerifyScheduling(&quot;verify-<a class="el" href="MachineScheduler_8cpp.html#acee825c0047d5eb911660fde77617a8c">misched</a>&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Verify machine instrs before and after machine scheduling&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add2ddb9eae33f2f515e1c42238c48fb5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; ViewMISchedDAGs(&quot;view-<a class="el" href="MachineScheduler_8cpp.html#acee825c0047d5eb911660fde77617a8c">misched</a>-dags&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Pop up <a class="el" href="Target_2X86_2README_8txt.html#a668d6902e1f37328dfbbb1f75aa82fc9">a</a> window <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> show MISched dags after they are processed&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:34 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
