#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55f432741da0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f432745f70 .scope module, "tb_dma_debug" "tb_dma_debug" 3 2;
 .timescale -9 -12;
P_0x55f432743a40 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
v0x55f4327b6540_0 .net "axi_araddr", 39 0, L_0x55f4327b92d0;  1 drivers
v0x55f4327b6620_0 .net "axi_arlen", 7 0, L_0x55f4327b9400;  1 drivers
v0x55f4327b66f0_0 .var "axi_arready", 0 0;
v0x55f4327b67f0_0 .net "axi_arvalid", 0 0, L_0x55f4327b94c0;  1 drivers
v0x55f4327b68c0_0 .net "axi_awaddr", 39 0, L_0x55f4327b8d60;  1 drivers
v0x55f4327b6960_0 .net "axi_awlen", 7 0, L_0x55f4327b8e60;  1 drivers
v0x55f4327b6a30_0 .var "axi_awready", 0 0;
v0x55f4327b6b00_0 .net "axi_awvalid", 0 0, L_0x55f4327b8f20;  1 drivers
L_0x7ee9f9440060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f4327b6bd0_0 .net "axi_bready", 0 0, L_0x7ee9f9440060;  1 drivers
v0x55f4327b6ca0_0 .var "axi_bresp", 1 0;
v0x55f4327b6d70_0 .var "axi_bvalid", 0 0;
v0x55f4327b6e40_0 .var "axi_rdata", 255 0;
v0x55f4327b6f10_0 .var "axi_rlast", 0 0;
v0x55f4327b6fe0_0 .net "axi_rready", 0 0, L_0x55f4327b9390;  1 drivers
v0x55f4327b70b0_0 .var "axi_rvalid", 0 0;
v0x55f4327b7180_0 .net "axi_wdata", 255 0, L_0x55f4327b9030;  1 drivers
v0x55f4327b7250_0 .net "axi_wlast", 0 0, L_0x55f4327b90f0;  1 drivers
v0x55f4327b7320_0 .var "axi_wready", 0 0;
v0x55f4327b73f0_0 .net "axi_wvalid", 0 0, L_0x55f4327b9210;  1 drivers
v0x55f4327b74c0_0 .var "beat_count", 7 0;
v0x55f4327b7560_0 .var "burst_active", 0 0;
v0x55f4327b7600_0 .var "burst_len", 7 0;
v0x55f4327b76a0_0 .var "clk", 0 0;
v0x55f4327b7770_0 .var "cmd", 127 0;
v0x55f4327b7840_0 .net "cmd_done", 0 0, L_0x55f4327935d0;  1 drivers
v0x55f4327b7910_0 .net "cmd_ready", 0 0, L_0x55f4327b88e0;  1 drivers
v0x55f4327b79e0_0 .var "cmd_valid", 0 0;
v0x55f4327b7ab0_0 .var/i "i", 31 0;
v0x55f4327b7b50_0 .var "rst_n", 0 0;
v0x55f4327b7c20_0 .net "sram_addr", 19 0, L_0x55f4327b8a30;  1 drivers
v0x55f4327b7cf0_0 .var "sram_rdata", 255 0;
v0x55f4327b7dc0_0 .net "sram_re", 0 0, L_0x55f4327b8ca0;  1 drivers
v0x55f4327b7e90_0 .var "sram_ready", 0 0;
v0x55f4327b7f60_0 .net "sram_wdata", 255 0, L_0x55f4327b8af0;  1 drivers
v0x55f4327b8030_0 .net "sram_we", 0 0, L_0x55f4327b8bb0;  1 drivers
E_0x55f43274dfb0 .event posedge, v0x55f4327b47e0_0;
S_0x55f432746350 .scope module, "dut" "dma_engine" 3 30, 4 16 0, S_0x55f432745f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x55f43270e490 .param/l "DATA_WIDTH" 0 4 19, +C4<00000000000000000000000100000000>;
P_0x55f43270e4d0 .param/l "DMA_COPY" 1 4 103, C4<00000011>;
P_0x55f43270e510 .param/l "DMA_LOAD" 1 4 101, C4<00000001>;
P_0x55f43270e550 .param/l "DMA_STORE" 1 4 102, C4<00000010>;
P_0x55f43270e590 .param/l "EXT_ADDR_W" 0 4 17, +C4<00000000000000000000000000101000>;
P_0x55f43270e5d0 .param/l "INT_ADDR_W" 0 4 18, +C4<00000000000000000000000000010100>;
P_0x55f43270e610 .param/l "MAX_BURST" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x55f43270e650 .param/l "S_DECODE" 1 4 110, C4<0001>;
P_0x55f43270e690 .param/l "S_DONE" 1 4 119, C4<1010>;
P_0x55f43270e6d0 .param/l "S_IDLE" 1 4 109, C4<0000>;
P_0x55f43270e710 .param/l "S_LOAD_ADDR" 1 4 111, C4<0010>;
P_0x55f43270e750 .param/l "S_LOAD_DATA" 1 4 112, C4<0011>;
P_0x55f43270e790 .param/l "S_LOAD_WRITE" 1 4 113, C4<0100>;
P_0x55f43270e7d0 .param/l "S_NEXT_ROW" 1 4 118, C4<1001>;
P_0x55f43270e810 .param/l "S_STORE_ADDR" 1 4 115, C4<0110>;
P_0x55f43270e850 .param/l "S_STORE_DATA" 1 4 116, C4<0111>;
P_0x55f43270e890 .param/l "S_STORE_READ" 1 4 114, C4<0101>;
P_0x55f43270e8d0 .param/l "S_STORE_RESP" 1 4 117, C4<1000>;
L_0x55f4327935d0 .functor BUFZ 1, v0x55f4327b4fe0_0, C4<0>, C4<0>, C4<0>;
L_0x55f4327b8a30 .functor BUFZ 20, v0x55f4327b5780_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x55f4327b8af0 .functor BUFZ 256, v0x55f4327b5c60_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x55f4327b8bb0 .functor BUFZ 1, v0x55f4327b5e00_0, C4<0>, C4<0>, C4<0>;
L_0x55f4327b8ca0 .functor BUFZ 1, v0x55f4327b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x55f4327b8d60 .functor BUFZ 40, v0x55f4327b33c0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x55f4327b8e60 .functor BUFZ 8, v0x55f4327b3580_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55f4327b8f20 .functor BUFZ 1, v0x55f4327b37e0_0, C4<0>, C4<0>, C4<0>;
L_0x55f4327b9030 .functor BUFZ 256, v0x55f4327b3fc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x55f4327b90f0 .functor BUFZ 1, v0x55f4327b4160_0, C4<0>, C4<0>, C4<0>;
L_0x55f4327b9210 .functor BUFZ 1, v0x55f4327b43a0_0, C4<0>, C4<0>, C4<0>;
L_0x55f4327b92d0 .functor BUFZ 40, v0x55f4327b2da0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x55f4327b9400 .functor BUFZ 8, v0x55f4327b2f70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55f4327b94c0 .functor BUFZ 1, v0x55f4327b3220_0, C4<0>, C4<0>, C4<0>;
L_0x55f4327b9390 .functor BUFZ 1, v0x55f4327b3d60_0, C4<0>, C4<0>, C4<0>;
L_0x7ee9f9440018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f432793730_0 .net/2u *"_ivl_18", 3 0, L_0x7ee9f9440018;  1 drivers
v0x55f4327b2cc0_0 .net "axi_araddr", 39 0, L_0x55f4327b92d0;  alias, 1 drivers
v0x55f4327b2da0_0 .var "axi_araddr_reg", 39 0;
v0x55f4327b2e90_0 .net "axi_arlen", 7 0, L_0x55f4327b9400;  alias, 1 drivers
v0x55f4327b2f70_0 .var "axi_arlen_reg", 7 0;
v0x55f4327b30a0_0 .net "axi_arready", 0 0, v0x55f4327b66f0_0;  1 drivers
v0x55f4327b3160_0 .net "axi_arvalid", 0 0, L_0x55f4327b94c0;  alias, 1 drivers
v0x55f4327b3220_0 .var "axi_arvalid_reg", 0 0;
v0x55f4327b32e0_0 .net "axi_awaddr", 39 0, L_0x55f4327b8d60;  alias, 1 drivers
v0x55f4327b33c0_0 .var "axi_awaddr_reg", 39 0;
v0x55f4327b34a0_0 .net "axi_awlen", 7 0, L_0x55f4327b8e60;  alias, 1 drivers
v0x55f4327b3580_0 .var "axi_awlen_reg", 7 0;
v0x55f4327b3660_0 .net "axi_awready", 0 0, v0x55f4327b6a30_0;  1 drivers
v0x55f4327b3720_0 .net "axi_awvalid", 0 0, L_0x55f4327b8f20;  alias, 1 drivers
v0x55f4327b37e0_0 .var "axi_awvalid_reg", 0 0;
v0x55f4327b38a0_0 .net "axi_bready", 0 0, L_0x7ee9f9440060;  alias, 1 drivers
v0x55f4327b3960_0 .net "axi_bresp", 1 0, v0x55f4327b6ca0_0;  1 drivers
v0x55f4327b3a40_0 .net "axi_bvalid", 0 0, v0x55f4327b6d70_0;  1 drivers
v0x55f4327b3b00_0 .net "axi_rdata", 255 0, v0x55f4327b6e40_0;  1 drivers
v0x55f4327b3be0_0 .net "axi_rlast", 0 0, v0x55f4327b6f10_0;  1 drivers
v0x55f4327b3ca0_0 .net "axi_rready", 0 0, L_0x55f4327b9390;  alias, 1 drivers
v0x55f4327b3d60_0 .var "axi_rready_reg", 0 0;
v0x55f4327b3e20_0 .net "axi_rvalid", 0 0, v0x55f4327b70b0_0;  1 drivers
v0x55f4327b3ee0_0 .net "axi_wdata", 255 0, L_0x55f4327b9030;  alias, 1 drivers
v0x55f4327b3fc0_0 .var "axi_wdata_reg", 255 0;
v0x55f4327b40a0_0 .net "axi_wlast", 0 0, L_0x55f4327b90f0;  alias, 1 drivers
v0x55f4327b4160_0 .var "axi_wlast_reg", 0 0;
v0x55f4327b4220_0 .net "axi_wready", 0 0, v0x55f4327b7320_0;  1 drivers
v0x55f4327b42e0_0 .net "axi_wvalid", 0 0, L_0x55f4327b9210;  alias, 1 drivers
v0x55f4327b43a0_0 .var "axi_wvalid_reg", 0 0;
v0x55f4327b4460_0 .var "burst_count", 7 0;
v0x55f4327b4540_0 .var "burst_len", 7 0;
v0x55f4327b4620_0 .net "cfg_cols", 11 0, L_0x55f4327b8440;  1 drivers
v0x55f4327b4700_0 .net "cfg_rows", 11 0, L_0x55f4327b8340;  1 drivers
v0x55f4327b47e0_0 .net "clk", 0 0, v0x55f4327b76a0_0;  1 drivers
v0x55f4327b48a0_0 .net "cmd", 127 0, v0x55f4327b7770_0;  1 drivers
v0x55f4327b4980_0 .net "cmd_done", 0 0, L_0x55f4327935d0;  alias, 1 drivers
v0x55f4327b4a40_0 .net "cmd_ready", 0 0, L_0x55f4327b88e0;  alias, 1 drivers
v0x55f4327b4b00_0 .var "cmd_reg", 127 0;
v0x55f4327b4be0_0 .net "cmd_valid", 0 0, v0x55f4327b79e0_0;  1 drivers
v0x55f4327b4ca0_0 .var "col_count", 11 0;
v0x55f4327b4d80_0 .var "data_buf", 255 0;
v0x55f4327b4e60_0 .net "do_transpose", 0 0, L_0x55f4327b86c0;  1 drivers
v0x55f4327b4f20_0 .net "do_zero_pad", 0 0, L_0x55f4327b87e0;  1 drivers
v0x55f4327b4fe0_0 .var "done_reg", 0 0;
v0x55f4327b50a0_0 .net "dst_stride", 11 0, L_0x55f4327b8620;  1 drivers
v0x55f4327b5180_0 .net "ext_addr", 39 0, L_0x55f4327b81d0;  1 drivers
v0x55f4327b5260_0 .var "ext_ptr", 39 0;
v0x55f4327b5340_0 .net "int_addr", 19 0, L_0x55f4327b8270;  1 drivers
v0x55f4327b5420_0 .var "int_ptr", 19 0;
v0x55f4327b5500_0 .var "row_count", 11 0;
v0x55f4327b55e0_0 .net "rst_n", 0 0, v0x55f4327b7b50_0;  1 drivers
v0x55f4327b56a0_0 .net "sram_addr", 19 0, L_0x55f4327b8a30;  alias, 1 drivers
v0x55f4327b5780_0 .var "sram_addr_reg", 19 0;
v0x55f4327b5860_0 .net "sram_rdata", 255 0, v0x55f4327b7cf0_0;  1 drivers
v0x55f4327b5940_0 .net "sram_re", 0 0, L_0x55f4327b8ca0;  alias, 1 drivers
v0x55f4327b5a00_0 .var "sram_re_reg", 0 0;
v0x55f4327b5ac0_0 .net "sram_ready", 0 0, v0x55f4327b7e90_0;  1 drivers
v0x55f4327b5b80_0 .net "sram_wdata", 255 0, L_0x55f4327b8af0;  alias, 1 drivers
v0x55f4327b5c60_0 .var "sram_wdata_reg", 255 0;
v0x55f4327b5d40_0 .net "sram_we", 0 0, L_0x55f4327b8bb0;  alias, 1 drivers
v0x55f4327b5e00_0 .var "sram_we_reg", 0 0;
v0x55f4327b5ec0_0 .net "src_stride", 11 0, L_0x55f4327b8510;  1 drivers
v0x55f4327b5fa0_0 .var "state", 3 0;
v0x55f4327b6080_0 .net "subop", 7 0, L_0x55f4327b8100;  1 drivers
E_0x55f432732960/0 .event negedge, v0x55f4327b55e0_0;
E_0x55f432732960/1 .event posedge, v0x55f4327b47e0_0;
E_0x55f432732960 .event/or E_0x55f432732960/0, E_0x55f432732960/1;
L_0x55f4327b8100 .part v0x55f4327b7770_0, 112, 8;
L_0x55f4327b81d0 .part v0x55f4327b7770_0, 72, 40;
L_0x55f4327b8270 .part v0x55f4327b7770_0, 52, 20;
L_0x55f4327b8340 .part v0x55f4327b7770_0, 40, 12;
L_0x55f4327b8440 .part v0x55f4327b7770_0, 28, 12;
L_0x55f4327b8510 .part v0x55f4327b7770_0, 16, 12;
L_0x55f4327b8620 .part v0x55f4327b7770_0, 4, 12;
L_0x55f4327b86c0 .part v0x55f4327b7770_0, 0, 1;
L_0x55f4327b87e0 .part v0x55f4327b7770_0, 1, 1;
L_0x55f4327b88e0 .cmp/eq 4, v0x55f4327b5fa0_0, L_0x7ee9f9440018;
    .scope S_0x55f432746350;
T_0 ;
    %wait E_0x55f432732960;
    %load/vec4 v0x55f4327b55e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x55f4327b4b00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f4327b5500_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f4327b4ca0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x55f4327b5260_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55f4327b5420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f4327b4460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f4327b4540_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55f4327b5780_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55f4327b5c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b5e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b5a00_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x55f4327b33c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x55f4327b2da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f4327b3580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f4327b2f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b37e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b3220_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55f4327b3fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b4160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b43a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b3d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b4fe0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b5e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b5a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b4fe0_0, 0;
    %load/vec4 v0x55f4327b5fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
    %jmp T_0.14;
T_0.2 ;
    %load/vec4 v0x55f4327b4be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x55f4327b48a0_0;
    %assign/vec4 v0x55f4327b4b00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
T_0.15 ;
    %jmp T_0.14;
T_0.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f4327b5500_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f4327b4ca0_0, 0;
    %load/vec4 v0x55f4327b5180_0;
    %assign/vec4 v0x55f4327b5260_0, 0;
    %load/vec4 v0x55f4327b5340_0;
    %assign/vec4 v0x55f4327b5420_0, 0;
    %load/vec4 v0x55f4327b4620_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_0.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %load/vec4 v0x55f4327b4620_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %pad/u 8;
    %assign/vec4 v0x55f4327b4540_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f4327b4460_0, 0;
    %load/vec4 v0x55f4327b6080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
    %jmp T_0.22;
T_0.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.14;
T_0.4 ;
    %load/vec4 v0x55f4327b5260_0;
    %assign/vec4 v0x55f4327b2da0_0, 0;
    %load/vec4 v0x55f4327b4540_0;
    %assign/vec4 v0x55f4327b2f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4327b3220_0, 0;
    %load/vec4 v0x55f4327b30a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.25, 9;
    %load/vec4 v0x55f4327b3220_0;
    %and;
T_0.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b3220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4327b3d60_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
T_0.23 ;
    %jmp T_0.14;
T_0.5 ;
    %load/vec4 v0x55f4327b3e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.28, 9;
    %load/vec4 v0x55f4327b3d60_0;
    %and;
T_0.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %load/vec4 v0x55f4327b3b00_0;
    %assign/vec4 v0x55f4327b4d80_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
T_0.26 ;
    %jmp T_0.14;
T_0.6 ;
    %load/vec4 v0x55f4327b5420_0;
    %assign/vec4 v0x55f4327b5780_0, 0;
    %load/vec4 v0x55f4327b4d80_0;
    %assign/vec4 v0x55f4327b5c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4327b5e00_0, 0;
    %load/vec4 v0x55f4327b5ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.29, 8;
    %load/vec4 v0x55f4327b5420_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x55f4327b5420_0, 0;
    %load/vec4 v0x55f4327b4ca0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55f4327b4ca0_0, 0;
    %load/vec4 v0x55f4327b4460_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55f4327b4460_0, 0;
    %load/vec4 v0x55f4327b4540_0;
    %load/vec4 v0x55f4327b4460_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b3d60_0, 0;
    %load/vec4 v0x55f4327b4620_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x55f4327b4ca0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
    %jmp T_0.34;
T_0.33 ;
    %load/vec4 v0x55f4327b5260_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x55f4327b5260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f4327b4460_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
T_0.34 ;
    %jmp T_0.32;
T_0.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
T_0.32 ;
T_0.29 ;
    %jmp T_0.14;
T_0.7 ;
    %load/vec4 v0x55f4327b5420_0;
    %assign/vec4 v0x55f4327b5780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4327b5a00_0, 0;
    %load/vec4 v0x55f4327b5ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.35, 8;
    %load/vec4 v0x55f4327b5860_0;
    %assign/vec4 v0x55f4327b4d80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
T_0.35 ;
    %jmp T_0.14;
T_0.8 ;
    %load/vec4 v0x55f4327b5260_0;
    %assign/vec4 v0x55f4327b33c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f4327b3580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4327b37e0_0, 0;
    %load/vec4 v0x55f4327b3660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.39, 9;
    %load/vec4 v0x55f4327b37e0_0;
    %and;
T_0.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b37e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
T_0.37 ;
    %jmp T_0.14;
T_0.9 ;
    %load/vec4 v0x55f4327b4d80_0;
    %assign/vec4 v0x55f4327b3fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4327b4160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4327b43a0_0, 0;
    %load/vec4 v0x55f4327b4220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.42, 9;
    %load/vec4 v0x55f4327b43a0_0;
    %and;
T_0.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b43a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b4160_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
T_0.40 ;
    %jmp T_0.14;
T_0.10 ;
    %load/vec4 v0x55f4327b3a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.43, 8;
    %load/vec4 v0x55f4327b5260_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x55f4327b5260_0, 0;
    %load/vec4 v0x55f4327b5420_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x55f4327b5420_0, 0;
    %load/vec4 v0x55f4327b4ca0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55f4327b4ca0_0, 0;
    %load/vec4 v0x55f4327b4620_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x55f4327b4ca0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
    %jmp T_0.46;
T_0.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
T_0.46 ;
T_0.43 ;
    %jmp T_0.14;
T_0.11 ;
    %load/vec4 v0x55f4327b5500_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55f4327b5500_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f4327b4ca0_0, 0;
    %load/vec4 v0x55f4327b4700_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x55f4327b5500_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
    %jmp T_0.48;
T_0.47 ;
    %load/vec4 v0x55f4327b5180_0;
    %load/vec4 v0x55f4327b5500_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x55f4327b5ec0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x55f4327b5260_0, 0;
    %load/vec4 v0x55f4327b5340_0;
    %load/vec4 v0x55f4327b5500_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x55f4327b50a0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x55f4327b5420_0, 0;
    %load/vec4 v0x55f4327b6080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
    %jmp T_0.52;
T_0.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
    %jmp T_0.52;
T_0.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
    %jmp T_0.52;
T_0.52 ;
    %pop/vec4 1;
T_0.48 ;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4327b4fe0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f4327b5fa0_0, 0;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f432745f70;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4327b76a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4327b7b50_0, 0, 1;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x55f4327b7770_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4327b79e0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x55f4327b7cf0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f4327b7e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f4327b66f0_0, 0, 1;
    %pushi/vec4 3735928559, 0, 256;
    %store/vec4 v0x55f4327b6e40_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4327b6f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4327b70b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f4327b6a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f4327b7320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f4327b6ca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4327b6d70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f4327b7600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f4327b74c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4327b7560_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x55f432745f70;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x55f4327b76a0_0;
    %inv;
    %store/vec4 v0x55f4327b76a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f432745f70;
T_3 ;
    %wait E_0x55f43274dfb0;
    %load/vec4 v0x55f4327b7b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b7560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b70b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b6f10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f4327b67f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.5, 10;
    %load/vec4 v0x55f4327b66f0_0;
    %and;
T_3.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x55f4327b7560_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4327b7560_0, 0;
    %load/vec4 v0x55f4327b6620_0;
    %assign/vec4 v0x55f4327b7600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f4327b74c0_0, 0;
    %vpi_call/w 3 56 "$display", "     -> Burst started, len=%d", v0x55f4327b6620_0 {0 0 0};
T_3.2 ;
    %load/vec4 v0x55f4327b7560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0x55f4327b70b0_0;
    %nor/r;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f4327b70b0_0, 0;
    %load/vec4 v0x55f4327b74c0_0;
    %concati/vec4 0, 0, 248;
    %assign/vec4 v0x55f4327b6e40_0, 0;
    %load/vec4 v0x55f4327b7600_0;
    %load/vec4 v0x55f4327b74c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x55f4327b6f10_0, 0;
T_3.6 ;
    %load/vec4 v0x55f4327b70b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %load/vec4 v0x55f4327b6fe0_0;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v0x55f4327b7600_0;
    %load/vec4 v0x55f4327b74c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.12, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b7560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b70b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f4327b6f10_0, 0;
    %vpi_call/w 3 72 "$display", "     -> Burst complete" {0 0 0};
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x55f4327b74c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55f4327b74c0_0, 0;
    %load/vec4 v0x55f4327b74c0_0;
    %addi 1, 0, 8;
    %concati/vec4 0, 0, 248;
    %assign/vec4 v0x55f4327b6e40_0, 0;
    %load/vec4 v0x55f4327b7600_0;
    %pad/u 32;
    %load/vec4 v0x55f4327b74c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x55f4327b6f10_0, 0;
T_3.13 ;
T_3.9 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f432745f70;
T_4 ;
    %vpi_call/w 3 84 "$display", "DMA Debug - Burst Transfer (cols=2)" {0 0 0};
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f4327b7b50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x55f4327b7770_0, 0, 128;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f4327b7770_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f4327b7770_0, 4, 8;
    %pushi/vec4 0, 0, 40;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f4327b7770_0, 4, 40;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f4327b7770_0, 4, 20;
    %pushi/vec4 1, 0, 12;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f4327b7770_0, 4, 12;
    %pushi/vec4 2, 0, 12;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f4327b7770_0, 4, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f4327b79e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f4327b7ab0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55f4327b7ab0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x55f43274dfb0;
    %delay 1000, 0;
    %vpi_call/w 3 101 "$display", "Cyc %2d: st=%2d rvalid=%b rready=%b rlast=%b burst_cnt=%d col_cnt=%d sram_we=%b done=%b", v0x55f4327b7ab0_0, v0x55f4327b5fa0_0, v0x55f4327b70b0_0, v0x55f4327b6fe0_0, v0x55f4327b6f10_0, v0x55f4327b4460_0, v0x55f4327b4ca0_0, v0x55f4327b8030_0, v0x55f4327b7840_0 {0 0 0};
    %load/vec4 v0x55f4327b7910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x55f4327b79e0_0;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4327b79e0_0, 0, 1;
T_4.2 ;
    %load/vec4 v0x55f4327b7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %vpi_call/w 3 106 "$display", "DONE at cycle %d", v0x55f4327b7ab0_0 {0 0 0};
    %vpi_call/w 3 107 "$finish" {0 0 0};
T_4.5 ;
    %load/vec4 v0x55f4327b7ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f4327b7ab0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call/w 3 110 "$display", "TIMEOUT - state=%d", v0x55f4327b5fa0_0 {0 0 0};
    %vpi_call/w 3 111 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_dma_debug.v";
    "rtl/core/dma_engine.v";
