
State Machine - |top_fpga|simproc_system:SIMPROC_SYS|uart_curr_state
Name uart_curr_state.SEND_WAIT uart_curr_state.SEND_RESP uart_curr_state.EXEC uart_curr_state.WAIT_DATA uart_curr_state.WAIT_ADDR uart_curr_state.WAIT_CMD uart_curr_state.UART_IDLE 
uart_curr_state.UART_IDLE 0 0 0 0 0 0 0 
uart_curr_state.WAIT_CMD 0 0 0 0 0 1 1 
uart_curr_state.WAIT_ADDR 0 0 0 0 1 0 1 
uart_curr_state.WAIT_DATA 0 0 0 1 0 0 1 
uart_curr_state.EXEC 0 0 1 0 0 0 1 
uart_curr_state.SEND_RESP 0 1 0 0 0 0 1 
uart_curr_state.SEND_WAIT 1 0 0 0 0 0 1 

State Machine - |top_fpga|simproc_system:SIMPROC_SYS|UART_wrapper:UART1|UART_RX:UART_RX1|state
Name state.DONE state.RECEIVE state.START state.IDLE 
state.IDLE 0 0 0 0 
state.START 0 0 1 1 
state.RECEIVE 0 1 0 1 
state.DONE 1 0 0 1 

State Machine - |top_fpga|simproc_system:SIMPROC_SYS|UART_wrapper:UART1|UART_TX:UART_TX1|state
Name state.IDLE state.DONE state.TRANSMIT 
state.IDLE 0 0 0 
state.TRANSMIT 1 0 1 
state.DONE 1 1 0 

State Machine - |top_fpga|simproc_system:SIMPROC_SYS|simproc:CPU1|curr_state
Name curr_state.CYCLE_5 curr_state.CYCLE_4 curr_state.CYCLE_3 curr_state.CYCLE_2 curr_state.CYCLE_1 curr_state.IDLE 
curr_state.IDLE 0 0 0 0 0 0 
curr_state.CYCLE_1 0 0 0 0 1 1 
curr_state.CYCLE_2 0 0 0 1 0 1 
curr_state.CYCLE_3 0 0 1 0 0 1 
curr_state.CYCLE_4 0 1 0 0 0 1 
curr_state.CYCLE_5 1 0 0 0 0 1 
