#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec  8 10:05:43 2021
# Process ID: 4476
# Current directory: C:/Users/Administrator/Downloads/diglogic/sequence_detection
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8644 C:\Users\Administrator\Downloads\diglogic\sequence_detection\sequence_detection.xpr
# Log file: C:/Users/Administrator/Downloads/diglogic/sequence_detection/vivado.log
# Journal file: C:/Users/Administrator/Downloads/diglogic/sequence_detection\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: sequence_detection
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 919.090 ; gain = 32.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sequence_detection' [C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.v:1]
	Parameter IDLE bound to: 6'b000001 
	Parameter S1 bound to: 6'b000010 
	Parameter S2 bound to: 6'b000100 
	Parameter S3 bound to: 6'b001000 
	Parameter S4 bound to: 6'b010000 
	Parameter S5 bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.v:57]
INFO: [Synth 8-6155] done synthesizing module 'sequence_detection' (1#1) [C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 961.031 ; gain = 74.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 961.031 ; gain = 74.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 961.031 ; gain = 74.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.srcs/constrs_1/new/clock.xdc]
Parsing XDC File [C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.srcs/constrs_1/new/pin.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1295.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1395.922 ; gain = 509.492
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1395.922 ; gain = 509.492
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f1a50d5abecc4f729173ce6ce205b5e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
index 7 finished
====================================
Test end!
----PASS!!!
$finish called at time : 1165 ns : File "C:/Users/Administrator/Downloads/diglogic/sequence_detection/testbench.v" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f1a50d5abecc4f729173ce6ce205b5e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
index 7 finished
====================================
Test end!
----PASS!!!
$finish called at time : 1165 ns : File "C:/Users/Administrator/Downloads/diglogic/sequence_detection/testbench.v" Line 89
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  8 10:10:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.runs/synth_1/runme.log
[Wed Dec  8 10:10:55 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.runs/impl_1/sequence_detection.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.runs/impl_1/sequence_detection.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  8 10:15:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.runs/synth_1/runme.log
[Wed Dec  8 10:15:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/diglogic/sequence_detection/sequence_detection.runs/impl_1/sequence_detection.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 10:19:49 2021...
