#ifndef BHARAT_HAL_DISCOVERY_H
#define BHARAT_HAL_DISCOVERY_H

#include <stdint.h>
#include <stdbool.h>

#define BHARAT_MAX_NODES 16
#define BHARAT_MAX_CPUS 256
#define BHARAT_MAX_MEM_REGIONS 64
#define BHARAT_MAX_IRQ_CONTROLLERS 8
#define BHARAT_MAX_TIMERS 4
#define BHARAT_MAX_PCI_HOSTS 8
#define BHARAT_MAX_IOMMUS 4
#define BHARAT_MAX_PMUS 4

// --- System Topology ---

typedef struct {
    uint32_t cpu_id;
    uint32_t hw_id;     // APIC ID, MPIDR, or Hart ID
    uint32_t node_id;   // NUMA node
    bool is_bsp;
} cpu_topology_t;

#define HAL_MEM_RAM      1
#define HAL_MEM_RESERVED 2
#define HAL_MEM_ACPI     3
#define HAL_MEM_NVS      4

typedef struct {
    uint64_t base;
    uint64_t size;
    uint32_t node_id;
    uint32_t type;      // HAL_MEM_*
} mem_topology_t;

typedef struct {
    uint32_t node_id;
    uint32_t distance[BHARAT_MAX_NODES]; // Distance to other nodes
} hal_numa_distance_t;

typedef struct {
    uint32_t cpu_count;
    cpu_topology_t cpus[BHARAT_MAX_CPUS];

    uint32_t mem_region_count;
    mem_topology_t mem_regions[BHARAT_MAX_MEM_REGIONS];

    uint32_t node_count;
    hal_numa_distance_t nodes[BHARAT_MAX_NODES];
} system_topology_t;

// --- Interrupt Controllers ---

typedef enum {
    IRQ_CTRL_UNKNOWN = 0,
    IRQ_CTRL_APIC,      // x86_64 Local APIC
    IRQ_CTRL_IOAPIC,    // x86_64 IOAPIC
    IRQ_CTRL_GICV2,     // ARM GICv2
    IRQ_CTRL_GICV3,     // ARM GICv3 (Distributor/Redistributor)
    IRQ_CTRL_GIC_ITS,   // ARM GICv3 ITS
    IRQ_CTRL_PLIC,      // RISC-V PLIC
    IRQ_CTRL_AIA_APLIC, // RISC-V AIA APLIC
    IRQ_CTRL_AIA_IMSIC, // RISC-V AIA IMSIC
} irq_ctrl_type_t;

typedef struct {
    irq_ctrl_type_t type;
    uint64_t base;      // Base address (e.g., GICD or IOAPIC base)
    uint64_t size;
    uint64_t aux_base;  // e.g., GICR (Redistributor) base
    uint64_t aux_size;
    uint32_t id;        // Controller ID (e.g., IOAPIC ID)
    uint32_t gsi_base;  // Global System Interrupt base (for IOAPIC)
} irq_controller_desc_t;

// --- Timers ---

typedef enum {
    TIMER_UNKNOWN = 0,
    TIMER_HPET,         // x86_64 HPET
    TIMER_LAPIC,        // x86_64 Local APIC Timer
    TIMER_ARM_GENERIC,  // ARM Generic Timer
    TIMER_RISCV_SBI,    // RISC-V SBI Timer
} timer_type_t;

typedef struct {
    timer_type_t type;
    uint64_t base;
    uint64_t size;
    uint32_t frequency; // 0 if dynamically measured
    uint32_t irq;       // Optional IRQ mapping
} timer_desc_t;

// --- PCI Host Bridges ---

typedef struct {
    uint64_t ecam_base; // Base address of Enhanced Configuration Access Mechanism
    uint64_t ecam_size;
    uint16_t segment;   // PCI Segment Group Number
    uint8_t bus_start;
    uint8_t bus_end;
    uint64_t mmio32_pci_base; // Child (PCI bus) address from the FDT ranges entry
    uint64_t mmio32_base;
    uint64_t mmio32_size;
    uint64_t mmio64_pci_base; // Child (PCI bus) address from the FDT ranges entry
    uint64_t mmio64_base;
    uint64_t mmio64_size;
} pci_host_desc_t;

// --- IOMMUs ---

typedef enum {
    IOMMU_UNKNOWN = 0,
    IOMMU_VTD,          // Intel VT-d
    IOMMU_AMD,          // AMD IOMMU
    IOMMU_SMMU_V2,      // ARM SMMUv2
    IOMMU_SMMU_V3,      // ARM SMMUv3
    IOMMU_IOPMP,        // RISC-V IOPMP
} iommu_type_t;

typedef struct {
    iommu_type_t type;
    uint64_t base;
    uint64_t size;
    uint16_t segment;   // Associated PCI segment
    uint32_t flags;     // Type-specific flags (e.g., Interrupt Remapping supported)
} iommu_desc_t;

// --- Performance Monitoring Units (PMUs) ---

typedef enum {
    PMU_UNKNOWN = 0,
    PMU_ARCH_X86,       // x86_64 Architectural PMU
    PMU_ARMV8,          // ARMv8 PMU
    PMU_RISCV_SBI,      // RISC-V SBI PMU Extension
} pmu_type_t;

typedef struct {
    pmu_type_t type;
    uint32_t num_counters;
    uint32_t irq;       // Overflow interrupt (if supported/routed)
} pmu_desc_t;

// --- CPU/Accelerator Capability Discovery ---
typedef enum {
    HAL_ACCEL_FEAT_VECTOR = 0,
    HAL_ACCEL_FEAT_AES,
    HAL_ACCEL_FEAT_SHA,
    HAL_ACCEL_FEAT_PMULL,
    HAL_ACCEL_FEAT_STRONG_ATOMICS,
    HAL_ACCEL_FEAT_X86_AVX,
    HAL_ACCEL_FEAT_X86_AVX2,
    HAL_ACCEL_FEAT_X86_AVX512F,
    HAL_ACCEL_FEAT_X86_FMA,
    HAL_ACCEL_FEAT_X86_PCLMUL,
    HAL_ACCEL_FEAT_ARM64_SVE,
    HAL_ACCEL_FEAT_ARM64_SVE2,
    HAL_ACCEL_FEAT_RISCV_V,
    HAL_ACCEL_FEAT_RISCV_ZBA,
    HAL_ACCEL_FEAT_RISCV_ZBB,
    HAL_ACCEL_FEAT_RISCV_ZBC,
    HAL_ACCEL_FEAT_RISCV_ZBS,
    HAL_ACCEL_FEAT__COUNT
} hal_accel_feature_t;

typedef struct {
    uint64_t raw_any_mask;      // Available on at least one CPU
    uint64_t raw_all_mask;      // Available on every online CPU
    uint64_t usable_any_mask;   // Available + kernel-usable on at least one CPU
    uint64_t usable_all_mask;   // Available + kernel-usable on every online CPU
} accel_discovery_t;

#include "bharat/display/boot_video.h"

// --- Global System Discovery State ---

typedef struct {
    system_topology_t topology;

    uint32_t irq_ctrl_count;
    irq_controller_desc_t irq_ctrls[BHARAT_MAX_IRQ_CONTROLLERS];

    uint32_t timer_count;
    timer_desc_t timers[BHARAT_MAX_TIMERS];

    uint32_t pci_host_count;
    pci_host_desc_t pci_hosts[BHARAT_MAX_PCI_HOSTS];

    uint32_t iommu_count;
    iommu_desc_t iommus[BHARAT_MAX_IOMMUS];

    uint32_t pmu_count;
    pmu_desc_t pmus[BHARAT_MAX_PMUS];

    accel_discovery_t accel;

    boot_video_handoff_t boot_video;
    bool fdt_parsed;

    uint32_t psci_method;  // 1 = SMC, 2 = HVC
    uint32_t psci_version; // Standard PSCI version
} system_discovery_t;

// TODO: Needs refactor: #include directive placed mid-file for dependency/order compatibility.
#include "boot/boot_info.h"

// Retrieve the global discovery structure
system_discovery_t* hal_get_system_discovery(void);

// Implementation defined by each architecture
void hal_arch_discovery_init(const boot_info_t *boot);

// Common wrapper called during boot
void hal_discovery_init(const boot_info_t *boot);

// Publish architecture CPU capability state into system discovery.
void hal_discovery_publish_cpu_caps(void);

#endif // BHARAT_HAL_DISCOVERY_H
