digraph "CFG for '_Z46extracunn_MSSECriterion_updateGradInput_kernelPfS_S_fii' function" {
	label="CFG for '_Z46extracunn_MSSECriterion_updateGradInput_kernelPfS_S_fii' function";

	Node0x60bf450 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = mul nsw i32 %7, %5\l  %9 = sext i32 %8 to i64\l  %10 = getelementptr inbounds float, float addrspace(1)* %0, i64 %9\l  %11 = getelementptr inbounds float, float addrspace(1)* %1, i64 %9\l  %12 = getelementptr inbounds float, float addrspace(1)* %2, i64 %9\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %14 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %15 = getelementptr i8, i8 addrspace(4)* %14, i64 4\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 4, !range !5, !invariant.load !6\l  %18 = zext i16 %17 to i32\l  %19 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ46extracunn_MSSECriterion_updateGradInput_kernelPfS_S_fiiE6buffer, i32 0,\l... i32 %13\l  store float 0.000000e+00, float addrspace(3)* %19, align 4, !tbaa !7\l  %20 = icmp slt i32 %13, %5\l  br i1 %20, label %29, label %22\l|{<s0>T|<s1>F}}"];
	Node0x60bf450:s0 -> Node0x60c22b0;
	Node0x60bf450:s1 -> Node0x60c2340;
	Node0x60c2480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%21:\l21:                                               \l  store float %38, float addrspace(3)* %19, align 4, !tbaa !7\l  br label %22\l}"];
	Node0x60c2480 -> Node0x60c2340;
	Node0x60c2340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%22:\l22:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %23 = icmp eq i32 %13, 0\l  br i1 %23, label %24, label %94\l|{<s0>T|<s1>F}}"];
	Node0x60c2340:s0 -> Node0x60c2f10;
	Node0x60c2340:s1 -> Node0x60c2fa0;
	Node0x60c2f10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%24:\l24:                                               \l  %25 = and i32 %18, 7\l  %26 = icmp ult i16 %17, 8\l  br i1 %26, label %79, label %27\l|{<s0>T|<s1>F}}"];
	Node0x60c2f10:s0 -> Node0x60c3230;
	Node0x60c2f10:s1 -> Node0x60c3280;
	Node0x60c3280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%27:\l27:                                               \l  %28 = and i32 %18, 2040\l  br label %41\l}"];
	Node0x60c3280 -> Node0x60c3480;
	Node0x60c22b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  %30 = phi float [ %38, %29 ], [ 0.000000e+00, %6 ]\l  %31 = phi i32 [ %39, %29 ], [ %13, %6 ]\l  %32 = zext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %11, i64 %32\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %35 = getelementptr inbounds float, float addrspace(1)* %12, i64 %32\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %37 = fsub contract float %34, %36\l  %38 = fadd contract float %30, %37\l  %39 = add nuw nsw i32 %31, %18\l  %40 = icmp slt i32 %39, %5\l  br i1 %40, label %29, label %21, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x60c22b0:s0 -> Node0x60c22b0;
	Node0x60c22b0:s1 -> Node0x60c2480;
	Node0x60c3480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%41:\l41:                                               \l  %42 = phi i32 [ 0, %27 ], [ %76, %41 ]\l  %43 = phi float [ 0.000000e+00, %27 ], [ %75, %41 ]\l  %44 = phi i32 [ 0, %27 ], [ %77, %41 ]\l  %45 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ46extracunn_MSSECriterion_updateGradInput_kernelPfS_S_fiiE6buffer, i32 0,\l... i32 %42\l  %46 = load float, float addrspace(3)* %45, align 16, !tbaa !7\l  %47 = fadd contract float %43, %46\l  %48 = or i32 %42, 1\l  %49 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ46extracunn_MSSECriterion_updateGradInput_kernelPfS_S_fiiE6buffer, i32 0,\l... i32 %48\l  %50 = load float, float addrspace(3)* %49, align 4, !tbaa !7\l  %51 = fadd contract float %47, %50\l  %52 = or i32 %42, 2\l  %53 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ46extracunn_MSSECriterion_updateGradInput_kernelPfS_S_fiiE6buffer, i32 0,\l... i32 %52\l  %54 = load float, float addrspace(3)* %53, align 8, !tbaa !7\l  %55 = fadd contract float %51, %54\l  %56 = or i32 %42, 3\l  %57 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ46extracunn_MSSECriterion_updateGradInput_kernelPfS_S_fiiE6buffer, i32 0,\l... i32 %56\l  %58 = load float, float addrspace(3)* %57, align 4, !tbaa !7\l  %59 = fadd contract float %55, %58\l  %60 = or i32 %42, 4\l  %61 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ46extracunn_MSSECriterion_updateGradInput_kernelPfS_S_fiiE6buffer, i32 0,\l... i32 %60\l  %62 = load float, float addrspace(3)* %61, align 16, !tbaa !7\l  %63 = fadd contract float %59, %62\l  %64 = or i32 %42, 5\l  %65 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ46extracunn_MSSECriterion_updateGradInput_kernelPfS_S_fiiE6buffer, i32 0,\l... i32 %64\l  %66 = load float, float addrspace(3)* %65, align 4, !tbaa !7\l  %67 = fadd contract float %63, %66\l  %68 = or i32 %42, 6\l  %69 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ46extracunn_MSSECriterion_updateGradInput_kernelPfS_S_fiiE6buffer, i32 0,\l... i32 %68\l  %70 = load float, float addrspace(3)* %69, align 8, !tbaa !7\l  %71 = fadd contract float %67, %70\l  %72 = or i32 %42, 7\l  %73 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ46extracunn_MSSECriterion_updateGradInput_kernelPfS_S_fiiE6buffer, i32 0,\l... i32 %72\l  %74 = load float, float addrspace(3)* %73, align 4, !tbaa !7\l  %75 = fadd contract float %71, %74\l  %76 = add nuw nsw i32 %42, 8\l  %77 = add i32 %44, 8\l  %78 = icmp eq i32 %77, %28\l  br i1 %78, label %79, label %41, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x60c3480:s0 -> Node0x60c3230;
	Node0x60c3480:s1 -> Node0x60c3480;
	Node0x60c3230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%79:\l79:                                               \l  %80 = phi float [ undef, %24 ], [ %75, %41 ]\l  %81 = phi i32 [ 0, %24 ], [ %76, %41 ]\l  %82 = phi float [ 0.000000e+00, %24 ], [ %75, %41 ]\l  %83 = icmp eq i32 %25, 0\l  br i1 %83, label %94, label %84\l|{<s0>T|<s1>F}}"];
	Node0x60c3230:s0 -> Node0x60c2fa0;
	Node0x60c3230:s1 -> Node0x60c62f0;
	Node0x60c62f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%84:\l84:                                               \l  %85 = phi i32 [ %91, %84 ], [ %81, %79 ]\l  %86 = phi float [ %90, %84 ], [ %82, %79 ]\l  %87 = phi i32 [ %92, %84 ], [ 0, %79 ]\l  %88 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ46extracunn_MSSECriterion_updateGradInput_kernelPfS_S_fiiE6buffer, i32 0,\l... i32 %85\l  %89 = load float, float addrspace(3)* %88, align 4, !tbaa !7\l  %90 = fadd contract float %86, %89\l  %91 = add nuw nsw i32 %85, 1\l  %92 = add i32 %87, 1\l  %93 = icmp eq i32 %92, %25\l  br i1 %93, label %94, label %84, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x60c62f0:s0 -> Node0x60c2fa0;
	Node0x60c62f0:s1 -> Node0x60c62f0;
	Node0x60c2fa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%94:\l94:                                               \l  %95 = phi float [ 0.000000e+00, %22 ], [ %80, %79 ], [ %90, %84 ]\l  br i1 %20, label %96, label %98\l|{<s0>T|<s1>F}}"];
	Node0x60c2fa0:s0 -> Node0x60c6be0;
	Node0x60c2fa0:s1 -> Node0x60c6c30;
	Node0x60c6be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%96:\l96:                                               \l  %97 = fmul contract float %95, %3\l  br label %99\l}"];
	Node0x60c6be0 -> Node0x60c6e00;
	Node0x60c6c30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%98:\l98:                                               \l  ret void\l}"];
	Node0x60c6e00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%99:\l99:                                               \l  %100 = phi i32 [ %13, %96 ], [ %103, %99 ]\l  %101 = zext i32 %100 to i64\l  %102 = getelementptr inbounds float, float addrspace(1)* %10, i64 %101\l  store float %97, float addrspace(1)* %102, align 4, !tbaa !7\l  %103 = add nuw nsw i32 %100, %18\l  %104 = icmp slt i32 %103, %5\l  br i1 %104, label %99, label %98, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x60c6e00:s0 -> Node0x60c6e00;
	Node0x60c6e00:s1 -> Node0x60c6c30;
}
