[*]
[*] GTKWave Analyzer v3.3.115 (w)1999-2023 BSI
[*] Wed Nov 22 01:27:29 2023
[*]
[dumpfile] "/home/henrique/Documents/Faculdade/2023_2/arq_comp/uProcessador/components/u_processor/u_processor_tb.ghw"
[dumpfile_mtime] "Wed Nov 22 01:24:29 2023"
[dumpfile_size] 180077
[savefile] "/home/henrique/Documents/Faculdade/2023_2/arq_comp/uProcessador/components/u_processor/load_store_test.gtkw"
[timestart] 21575000000
[size] 1920 1001
[pos] -27 -24
*-25.896872 21755000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.u_processor_tb.
[treeopen] top.u_processor_tb.u_processor_inst.
[treeopen] top.u_processor_tb.u_processor_inst.control_unit_inst.
[treeopen] top.u_processor_tb.u_processor_inst.ram_inst.
[treeopen] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst.
[treeopen] top.u_processor_tb.u_processor_inst.register_bank_inst.
[sst_width] 273
[signals_width] 471
[sst_expanded] 1
[sst_vpaned_height] 297
@28
top.u_processor_tb.clk
@24
#{top.u_processor_tb.u_processor_inst.pc_out[6:0]} top.u_processor_tb.u_processor_inst.pc_out[6] top.u_processor_tb.u_processor_inst.pc_out[5] top.u_processor_tb.u_processor_inst.pc_out[4] top.u_processor_tb.u_processor_inst.pc_out[3] top.u_processor_tb.u_processor_inst.pc_out[2] top.u_processor_tb.u_processor_inst.pc_out[1] top.u_processor_tb.u_processor_inst.pc_out[0]
@28
top.u_processor_tb.u_processor_inst.jump
@22
#{top.u_processor_tb.u_processor_inst.control_unit_inst.opcode[7:0]} top.u_processor_tb.u_processor_inst.control_unit_inst.opcode[7] top.u_processor_tb.u_processor_inst.control_unit_inst.opcode[6] top.u_processor_tb.u_processor_inst.control_unit_inst.opcode[5] top.u_processor_tb.u_processor_inst.control_unit_inst.opcode[4] top.u_processor_tb.u_processor_inst.control_unit_inst.opcode[3] top.u_processor_tb.u_processor_inst.control_unit_inst.opcode[2] top.u_processor_tb.u_processor_inst.control_unit_inst.opcode[1] top.u_processor_tb.u_processor_inst.control_unit_inst.opcode[0]
@24
#{top.u_processor_tb.u_processor_inst.control_unit_inst.oper[5:0]} top.u_processor_tb.u_processor_inst.control_unit_inst.oper[5] top.u_processor_tb.u_processor_inst.control_unit_inst.oper[4] top.u_processor_tb.u_processor_inst.control_unit_inst.oper[3] top.u_processor_tb.u_processor_inst.control_unit_inst.oper[2] top.u_processor_tb.u_processor_inst.control_unit_inst.oper[1] top.u_processor_tb.u_processor_inst.control_unit_inst.oper[0]
@28
#{top.u_processor_tb.u_processor_inst.alu_op[2:0]} top.u_processor_tb.u_processor_inst.alu_op[2] top.u_processor_tb.u_processor_inst.alu_op[1] top.u_processor_tb.u_processor_inst.alu_op[0]
@22
#{top.u_processor_tb.u_processor_inst.alu_inst.op0[7:0]} top.u_processor_tb.u_processor_inst.alu_inst.op0[7] top.u_processor_tb.u_processor_inst.alu_inst.op0[6] top.u_processor_tb.u_processor_inst.alu_inst.op0[5] top.u_processor_tb.u_processor_inst.alu_inst.op0[4] top.u_processor_tb.u_processor_inst.alu_inst.op0[3] top.u_processor_tb.u_processor_inst.alu_inst.op0[2] top.u_processor_tb.u_processor_inst.alu_inst.op0[1] top.u_processor_tb.u_processor_inst.alu_inst.op0[0]
#{top.u_processor_tb.u_processor_inst.alu_inst.op1[7:0]} top.u_processor_tb.u_processor_inst.alu_inst.op1[7] top.u_processor_tb.u_processor_inst.alu_inst.op1[6] top.u_processor_tb.u_processor_inst.alu_inst.op1[5] top.u_processor_tb.u_processor_inst.alu_inst.op1[4] top.u_processor_tb.u_processor_inst.alu_inst.op1[3] top.u_processor_tb.u_processor_inst.alu_inst.op1[2] top.u_processor_tb.u_processor_inst.alu_inst.op1[1] top.u_processor_tb.u_processor_inst.alu_inst.op1[0]
@24
#{top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[1][7:0]} top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[1][7] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[1][6] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[1][5] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[1][4] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[1][3] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[1][2] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[1][1] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[1][0]
#{top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[2][7:0]} top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[2][7] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[2][6] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[2][5] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[2][4] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[2][3] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[2][2] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[2][1] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[2][0]
@25
#{top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[10][7:0]} top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[10][7] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[10][6] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[10][5] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[10][4] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[10][3] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[10][2] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[10][1] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[10][0]
@22
#{top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[9][7:0]} top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[9][7] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[9][6] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[9][5] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[9][4] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[9][3] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[9][2] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[9][1] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[9][0]
#{top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[8][7:0]} top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[8][7] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[8][6] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[8][5] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[8][4] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[8][3] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[8][2] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[8][1] top.u_processor_tb.u_processor_inst.register_bank_inst.reg_file[8][0]
#{top.u_processor_tb.u_processor_inst.ram_inst.address[5:0]} top.u_processor_tb.u_processor_inst.ram_inst.address[5] top.u_processor_tb.u_processor_inst.ram_inst.address[4] top.u_processor_tb.u_processor_inst.ram_inst.address[3] top.u_processor_tb.u_processor_inst.ram_inst.address[2] top.u_processor_tb.u_processor_inst.ram_inst.address[1] top.u_processor_tb.u_processor_inst.ram_inst.address[0]
#{top.u_processor_tb.u_processor_inst.ram_inst.r_data_out[7:0]} top.u_processor_tb.u_processor_inst.ram_inst.r_data_out[7] top.u_processor_tb.u_processor_inst.ram_inst.r_data_out[6] top.u_processor_tb.u_processor_inst.ram_inst.r_data_out[5] top.u_processor_tb.u_processor_inst.ram_inst.r_data_out[4] top.u_processor_tb.u_processor_inst.ram_inst.r_data_out[3] top.u_processor_tb.u_processor_inst.ram_inst.r_data_out[2] top.u_processor_tb.u_processor_inst.ram_inst.r_data_out[1] top.u_processor_tb.u_processor_inst.ram_inst.r_data_out[0]
#{top.u_processor_tb.u_processor_inst.register_bank_inst.write_data[7:0]} top.u_processor_tb.u_processor_inst.register_bank_inst.write_data[7] top.u_processor_tb.u_processor_inst.register_bank_inst.write_data[6] top.u_processor_tb.u_processor_inst.register_bank_inst.write_data[5] top.u_processor_tb.u_processor_inst.register_bank_inst.write_data[4] top.u_processor_tb.u_processor_inst.register_bank_inst.write_data[3] top.u_processor_tb.u_processor_inst.register_bank_inst.write_data[2] top.u_processor_tb.u_processor_inst.register_bank_inst.write_data[1] top.u_processor_tb.u_processor_inst.register_bank_inst.write_data[0]
#{top.u_processor_tb.u_processor_inst.register_bank_inst.write_ad[4:0]} top.u_processor_tb.u_processor_inst.register_bank_inst.write_ad[4] top.u_processor_tb.u_processor_inst.register_bank_inst.write_ad[3] top.u_processor_tb.u_processor_inst.register_bank_inst.write_ad[2] top.u_processor_tb.u_processor_inst.register_bank_inst.write_ad[1] top.u_processor_tb.u_processor_inst.register_bank_inst.write_ad[0]
#{top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[0][7:0]} top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[0][7] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[0][6] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[0][5] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[0][4] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[0][3] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[0][2] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[0][1] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[0][0]
#{top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[1][7:0]} top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[1][7] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[1][6] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[1][5] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[1][4] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[1][3] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[1][2] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[1][1] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[1][0]
#{top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[2][7:0]} top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[2][7] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[2][6] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[2][5] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[2][4] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[2][3] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[2][2] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[2][1] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[2][0]
#{top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[3][7:0]} top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[3][7] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[3][6] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[3][5] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[3][4] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[3][3] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[3][2] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[3][1] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[3][0]
#{top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[4][7:0]} top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[4][7] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[4][6] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[4][5] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[4][4] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[4][3] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[4][2] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[4][1] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[4][0]
#{top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[5][7:0]} top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[5][7] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[5][6] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[5][5] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[5][4] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[5][3] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[5][2] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[5][1] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[5][0]
#{top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[6][7:0]} top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[6][7] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[6][6] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[6][5] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[6][4] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[6][3] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[6][2] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[6][1] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[6][0]
#{top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[7][7:0]} top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[7][7] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[7][6] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[7][5] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[7][4] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[7][3] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[7][2] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[7][1] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[7][0]
#{top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[8][7:0]} top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[8][7] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[8][6] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[8][5] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[8][4] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[8][3] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[8][2] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[8][1] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[8][0]
#{top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[9][7:0]} top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[9][7] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[9][6] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[9][5] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[9][4] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[9][3] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[9][2] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[9][1] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[9][0]
#{top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[10][7:0]} top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[10][7] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[10][6] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[10][5] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[10][4] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[10][3] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[10][2] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[10][1] top.u_processor_tb.u_processor_inst.ram_inst.mem_inst[10][0]
[pattern_trace] 1
[pattern_trace] 0
