$date
	Thu Aug  7 06:13:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bcd_counter_tb $end
$var wire 4 ! A [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ t $end
$var wire 4 % A [3:0] $end
$scope module T1 $end
$var wire 1 & T $end
$var wire 1 " clk $end
$var wire 1 ' rst $end
$var reg 1 ( A $end
$upscope $end
$scope module T2 $end
$var wire 1 ) T $end
$var wire 1 * clk $end
$var wire 1 + rst $end
$var reg 1 , A $end
$upscope $end
$scope module T3 $end
$var wire 1 - T $end
$var wire 1 . clk $end
$var wire 1 / rst $end
$var reg 1 0 A $end
$upscope $end
$scope module T4 $end
$var wire 1 1 T $end
$var wire 1 2 clk $end
$var wire 1 3 rst $end
$var reg 1 4 A $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
04
03
02
11
00
0/
0.
1-
0,
0+
0*
1)
0(
0'
1&
b0 %
1$
0#
0"
b0 !
$end
#5
1'
1+
1/
13
1#
1"
#10
1*
b1 !
b1 %
1(
0"
#15
1"
#20
1.
1,
0*
b10 !
b10 %
0(
0"
#25
1"
#30
1*
b11 !
b11 %
1(
0"
#35
1"
#40
12
10
0.
0,
0*
b100 !
b100 %
0(
0"
#45
1"
#50
1*
b101 !
b101 %
1(
0"
#55
1"
#60
1.
1,
0*
b110 !
b110 %
0(
0"
#65
1"
#70
1*
b111 !
b111 %
1(
0"
#75
1"
#80
14
02
00
0.
0,
0*
b1000 !
b1000 %
0(
0"
#85
1"
#90
1*
b1001 !
b1001 %
1(
0"
#95
1"
#100
04
1'
1+
1/
13
1$
0.
0,
0*
b0 !
b0 %
0(
0"
#105
1"
#110
1*
b1 !
b1 %
1(
0"
#115
1"
#120
1.
1,
0*
b10 !
b10 %
0(
0"
#125
1"
#130
1*
b11 !
b11 %
1(
0"
#135
1"
#140
12
10
0.
0,
0*
b100 !
b100 %
0(
0"
#145
1"
#150
1*
b101 !
b101 %
1(
0"
#155
1"
#160
1.
1,
0*
b110 !
b110 %
0(
0"
#165
1"
#170
1*
b111 !
b111 %
1(
0"
#175
1"
#180
14
02
00
0.
0,
0*
b1000 !
b1000 %
0(
0"
#185
1"
#190
1*
b1001 !
b1001 %
1(
0"
#195
1"
#200
04
1'
1+
1/
13
1$
0.
0,
0*
b0 !
b0 %
0(
0"
