// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module infer_conv2d_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        input_1_address0,
        input_1_ce0,
        input_1_q0,
        input_2_address0,
        input_2_ce0,
        input_2_q0,
        input_3_address0,
        input_3_ce0,
        input_3_q0,
        input_4_address0,
        input_4_ce0,
        input_4_q0,
        input_5_address0,
        input_5_ce0,
        input_5_q0,
        input_6_address0,
        input_6_ce0,
        input_6_q0,
        input_7_address0,
        input_7_ce0,
        input_7_q0,
        input_8_address0,
        input_8_ce0,
        input_8_q0,
        input_9_address0,
        input_9_ce0,
        input_9_q0,
        input_10_address0,
        input_10_ce0,
        input_10_q0,
        input_11_address0,
        input_11_ce0,
        input_11_q0,
        input_12_address0,
        input_12_ce0,
        input_12_q0,
        input_13_address0,
        input_13_ce0,
        input_13_q0,
        input_14_address0,
        input_14_ce0,
        input_14_q0,
        input_15_address0,
        input_15_ce0,
        input_15_q0,
        input_16_address0,
        input_16_ce0,
        input_16_q0,
        input_17_address0,
        input_17_ce0,
        input_17_q0,
        input_18_address0,
        input_18_ce0,
        input_18_q0,
        input_19_address0,
        input_19_ce0,
        input_19_q0,
        input_20_address0,
        input_20_ce0,
        input_20_q0,
        input_21_address0,
        input_21_ce0,
        input_21_q0,
        input_22_address0,
        input_22_ce0,
        input_22_q0,
        input_23_address0,
        input_23_ce0,
        input_23_q0,
        input_24_address0,
        input_24_ce0,
        input_24_q0,
        input_25_address0,
        input_25_ce0,
        input_25_q0,
        input_26_address0,
        input_26_ce0,
        input_26_q0,
        input_27_address0,
        input_27_ce0,
        input_27_q0,
        input_28_address0,
        input_28_ce0,
        input_28_q0,
        input_29_address0,
        input_29_ce0,
        input_29_q0,
        input_30_address0,
        input_30_ce0,
        input_30_q0,
        input_31_address0,
        input_31_ce0,
        input_31_q0,
        input_32_address0,
        input_32_ce0,
        input_32_q0,
        input_33_address0,
        input_33_ce0,
        input_33_q0,
        input_34_address0,
        input_34_ce0,
        input_34_q0,
        input_35_address0,
        input_35_ce0,
        input_35_q0,
        input_36_address0,
        input_36_ce0,
        input_36_q0,
        input_37_address0,
        input_37_ce0,
        input_37_q0,
        input_38_address0,
        input_38_ce0,
        input_38_q0,
        input_39_address0,
        input_39_ce0,
        input_39_q0,
        input_40_address0,
        input_40_ce0,
        input_40_q0,
        input_41_address0,
        input_41_ce0,
        input_41_q0,
        input_42_address0,
        input_42_ce0,
        input_42_q0,
        input_43_address0,
        input_43_ce0,
        input_43_q0,
        input_44_address0,
        input_44_ce0,
        input_44_q0,
        input_45_address0,
        input_45_ce0,
        input_45_q0,
        input_46_address0,
        input_46_ce0,
        input_46_q0,
        input_47_address0,
        input_47_ce0,
        input_47_q0,
        input_48_address0,
        input_48_ce0,
        input_48_q0,
        input_49_address0,
        input_49_ce0,
        input_49_q0,
        input_50_address0,
        input_50_ce0,
        input_50_q0,
        input_51_address0,
        input_51_ce0,
        input_51_q0,
        input_52_address0,
        input_52_ce0,
        input_52_q0,
        input_53_address0,
        input_53_ce0,
        input_53_q0,
        input_54_address0,
        input_54_ce0,
        input_54_q0,
        input_55_address0,
        input_55_ce0,
        input_55_q0,
        input_56_address0,
        input_56_ce0,
        input_56_q0,
        input_57_address0,
        input_57_ce0,
        input_57_q0,
        input_58_address0,
        input_58_ce0,
        input_58_q0,
        input_59_address0,
        input_59_ce0,
        input_59_q0,
        input_60_address0,
        input_60_ce0,
        input_60_q0,
        input_61_address0,
        input_61_ce0,
        input_61_q0,
        input_62_address0,
        input_62_ce0,
        input_62_q0,
        input_63_address0,
        input_63_ce0,
        input_63_q0,
        output_0_address0,
        output_0_ce0,
        output_0_we0,
        output_0_d0,
        output_1_address0,
        output_1_ce0,
        output_1_we0,
        output_1_d0,
        output_2_address0,
        output_2_ce0,
        output_2_we0,
        output_2_d0,
        output_3_address0,
        output_3_ce0,
        output_3_we0,
        output_3_d0,
        output_4_address0,
        output_4_ce0,
        output_4_we0,
        output_4_d0,
        output_5_address0,
        output_5_ce0,
        output_5_we0,
        output_5_d0,
        output_6_address0,
        output_6_ce0,
        output_6_we0,
        output_6_d0,
        output_7_address0,
        output_7_ce0,
        output_7_we0,
        output_7_d0,
        output_8_address0,
        output_8_ce0,
        output_8_we0,
        output_8_d0,
        output_9_address0,
        output_9_ce0,
        output_9_we0,
        output_9_d0,
        output_10_address0,
        output_10_ce0,
        output_10_we0,
        output_10_d0,
        output_11_address0,
        output_11_ce0,
        output_11_we0,
        output_11_d0,
        output_12_address0,
        output_12_ce0,
        output_12_we0,
        output_12_d0,
        output_13_address0,
        output_13_ce0,
        output_13_we0,
        output_13_d0,
        output_14_address0,
        output_14_ce0,
        output_14_we0,
        output_14_d0,
        output_15_address0,
        output_15_ce0,
        output_15_we0,
        output_15_d0,
        output_16_address0,
        output_16_ce0,
        output_16_we0,
        output_16_d0,
        output_17_address0,
        output_17_ce0,
        output_17_we0,
        output_17_d0,
        output_18_address0,
        output_18_ce0,
        output_18_we0,
        output_18_d0,
        output_19_address0,
        output_19_ce0,
        output_19_we0,
        output_19_d0,
        output_20_address0,
        output_20_ce0,
        output_20_we0,
        output_20_d0,
        output_21_address0,
        output_21_ce0,
        output_21_we0,
        output_21_d0,
        output_22_address0,
        output_22_ce0,
        output_22_we0,
        output_22_d0,
        output_23_address0,
        output_23_ce0,
        output_23_we0,
        output_23_d0,
        output_24_address0,
        output_24_ce0,
        output_24_we0,
        output_24_d0,
        output_25_address0,
        output_25_ce0,
        output_25_we0,
        output_25_d0,
        output_26_address0,
        output_26_ce0,
        output_26_we0,
        output_26_d0,
        output_27_address0,
        output_27_ce0,
        output_27_we0,
        output_27_d0,
        output_28_address0,
        output_28_ce0,
        output_28_we0,
        output_28_d0,
        output_29_address0,
        output_29_ce0,
        output_29_we0,
        output_29_d0,
        output_30_address0,
        output_30_ce0,
        output_30_we0,
        output_30_d0,
        output_31_address0,
        output_31_ce0,
        output_31_we0,
        output_31_d0,
        output_32_address0,
        output_32_ce0,
        output_32_we0,
        output_32_d0,
        output_33_address0,
        output_33_ce0,
        output_33_we0,
        output_33_d0,
        output_34_address0,
        output_34_ce0,
        output_34_we0,
        output_34_d0,
        output_35_address0,
        output_35_ce0,
        output_35_we0,
        output_35_d0,
        output_36_address0,
        output_36_ce0,
        output_36_we0,
        output_36_d0,
        output_37_address0,
        output_37_ce0,
        output_37_we0,
        output_37_d0,
        output_38_address0,
        output_38_ce0,
        output_38_we0,
        output_38_d0,
        output_39_address0,
        output_39_ce0,
        output_39_we0,
        output_39_d0,
        output_40_address0,
        output_40_ce0,
        output_40_we0,
        output_40_d0,
        output_41_address0,
        output_41_ce0,
        output_41_we0,
        output_41_d0,
        output_42_address0,
        output_42_ce0,
        output_42_we0,
        output_42_d0,
        output_43_address0,
        output_43_ce0,
        output_43_we0,
        output_43_d0,
        output_44_address0,
        output_44_ce0,
        output_44_we0,
        output_44_d0,
        output_45_address0,
        output_45_ce0,
        output_45_we0,
        output_45_d0,
        output_46_address0,
        output_46_ce0,
        output_46_we0,
        output_46_d0,
        output_47_address0,
        output_47_ce0,
        output_47_we0,
        output_47_d0,
        output_48_address0,
        output_48_ce0,
        output_48_we0,
        output_48_d0,
        output_49_address0,
        output_49_ce0,
        output_49_we0,
        output_49_d0,
        output_50_address0,
        output_50_ce0,
        output_50_we0,
        output_50_d0,
        output_51_address0,
        output_51_ce0,
        output_51_we0,
        output_51_d0,
        output_52_address0,
        output_52_ce0,
        output_52_we0,
        output_52_d0,
        output_53_address0,
        output_53_ce0,
        output_53_we0,
        output_53_d0,
        output_54_address0,
        output_54_ce0,
        output_54_we0,
        output_54_d0,
        output_55_address0,
        output_55_ce0,
        output_55_we0,
        output_55_d0,
        output_56_address0,
        output_56_ce0,
        output_56_we0,
        output_56_d0,
        output_57_address0,
        output_57_ce0,
        output_57_we0,
        output_57_d0,
        output_58_address0,
        output_58_ce0,
        output_58_we0,
        output_58_d0,
        output_59_address0,
        output_59_ce0,
        output_59_we0,
        output_59_d0,
        output_60_address0,
        output_60_ce0,
        output_60_we0,
        output_60_d0,
        output_61_address0,
        output_61_ce0,
        output_61_we0,
        output_61_d0,
        output_62_address0,
        output_62_ce0,
        output_62_we0,
        output_62_d0,
        output_63_address0,
        output_63_ce0,
        output_63_we0,
        output_63_d0,
        grp_fu_3263_p_din0,
        grp_fu_3263_p_din1,
        grp_fu_3263_p_opcode,
        grp_fu_3263_p_dout0,
        grp_fu_3263_p_ce,
        grp_fu_3268_p_din0,
        grp_fu_3268_p_din1,
        grp_fu_3268_p_dout0,
        grp_fu_3268_p_ce,
        grp_fu_3281_p_din0,
        grp_fu_3281_p_din1,
        grp_fu_3281_p_opcode,
        grp_fu_3281_p_dout0,
        grp_fu_3281_p_ce
);

parameter    ap_ST_fsm_state1 = 38'd1;
parameter    ap_ST_fsm_state2 = 38'd2;
parameter    ap_ST_fsm_state3 = 38'd4;
parameter    ap_ST_fsm_state4 = 38'd8;
parameter    ap_ST_fsm_state5 = 38'd16;
parameter    ap_ST_fsm_pp0_stage0 = 38'd32;
parameter    ap_ST_fsm_state8 = 38'd64;
parameter    ap_ST_fsm_state9 = 38'd128;
parameter    ap_ST_fsm_state10 = 38'd256;
parameter    ap_ST_fsm_state11 = 38'd512;
parameter    ap_ST_fsm_state12 = 38'd1024;
parameter    ap_ST_fsm_state13 = 38'd2048;
parameter    ap_ST_fsm_state14 = 38'd4096;
parameter    ap_ST_fsm_state15 = 38'd8192;
parameter    ap_ST_fsm_state16 = 38'd16384;
parameter    ap_ST_fsm_state17 = 38'd32768;
parameter    ap_ST_fsm_state18 = 38'd65536;
parameter    ap_ST_fsm_state19 = 38'd131072;
parameter    ap_ST_fsm_state20 = 38'd262144;
parameter    ap_ST_fsm_state21 = 38'd524288;
parameter    ap_ST_fsm_state22 = 38'd1048576;
parameter    ap_ST_fsm_state23 = 38'd2097152;
parameter    ap_ST_fsm_state24 = 38'd4194304;
parameter    ap_ST_fsm_state25 = 38'd8388608;
parameter    ap_ST_fsm_state26 = 38'd16777216;
parameter    ap_ST_fsm_state27 = 38'd33554432;
parameter    ap_ST_fsm_state28 = 38'd67108864;
parameter    ap_ST_fsm_state29 = 38'd134217728;
parameter    ap_ST_fsm_state30 = 38'd268435456;
parameter    ap_ST_fsm_state31 = 38'd536870912;
parameter    ap_ST_fsm_pp1_stage0 = 38'd1073741824;
parameter    ap_ST_fsm_pp1_stage1 = 38'd2147483648;
parameter    ap_ST_fsm_pp1_stage2 = 38'd4294967296;
parameter    ap_ST_fsm_pp1_stage3 = 38'd8589934592;
parameter    ap_ST_fsm_pp1_stage4 = 38'd17179869184;
parameter    ap_ST_fsm_state42 = 38'd34359738368;
parameter    ap_ST_fsm_pp2_stage0 = 38'd68719476736;
parameter    ap_ST_fsm_state62 = 38'd137438953472;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] input_0_address0;
output   input_0_ce0;
input  [31:0] input_0_q0;
output  [8:0] input_1_address0;
output   input_1_ce0;
input  [31:0] input_1_q0;
output  [8:0] input_2_address0;
output   input_2_ce0;
input  [31:0] input_2_q0;
output  [8:0] input_3_address0;
output   input_3_ce0;
input  [31:0] input_3_q0;
output  [8:0] input_4_address0;
output   input_4_ce0;
input  [31:0] input_4_q0;
output  [8:0] input_5_address0;
output   input_5_ce0;
input  [31:0] input_5_q0;
output  [8:0] input_6_address0;
output   input_6_ce0;
input  [31:0] input_6_q0;
output  [8:0] input_7_address0;
output   input_7_ce0;
input  [31:0] input_7_q0;
output  [8:0] input_8_address0;
output   input_8_ce0;
input  [31:0] input_8_q0;
output  [8:0] input_9_address0;
output   input_9_ce0;
input  [31:0] input_9_q0;
output  [8:0] input_10_address0;
output   input_10_ce0;
input  [31:0] input_10_q0;
output  [8:0] input_11_address0;
output   input_11_ce0;
input  [31:0] input_11_q0;
output  [8:0] input_12_address0;
output   input_12_ce0;
input  [31:0] input_12_q0;
output  [8:0] input_13_address0;
output   input_13_ce0;
input  [31:0] input_13_q0;
output  [8:0] input_14_address0;
output   input_14_ce0;
input  [31:0] input_14_q0;
output  [8:0] input_15_address0;
output   input_15_ce0;
input  [31:0] input_15_q0;
output  [8:0] input_16_address0;
output   input_16_ce0;
input  [31:0] input_16_q0;
output  [8:0] input_17_address0;
output   input_17_ce0;
input  [31:0] input_17_q0;
output  [8:0] input_18_address0;
output   input_18_ce0;
input  [31:0] input_18_q0;
output  [8:0] input_19_address0;
output   input_19_ce0;
input  [31:0] input_19_q0;
output  [8:0] input_20_address0;
output   input_20_ce0;
input  [31:0] input_20_q0;
output  [8:0] input_21_address0;
output   input_21_ce0;
input  [31:0] input_21_q0;
output  [8:0] input_22_address0;
output   input_22_ce0;
input  [31:0] input_22_q0;
output  [8:0] input_23_address0;
output   input_23_ce0;
input  [31:0] input_23_q0;
output  [8:0] input_24_address0;
output   input_24_ce0;
input  [31:0] input_24_q0;
output  [8:0] input_25_address0;
output   input_25_ce0;
input  [31:0] input_25_q0;
output  [8:0] input_26_address0;
output   input_26_ce0;
input  [31:0] input_26_q0;
output  [8:0] input_27_address0;
output   input_27_ce0;
input  [31:0] input_27_q0;
output  [8:0] input_28_address0;
output   input_28_ce0;
input  [31:0] input_28_q0;
output  [8:0] input_29_address0;
output   input_29_ce0;
input  [31:0] input_29_q0;
output  [8:0] input_30_address0;
output   input_30_ce0;
input  [31:0] input_30_q0;
output  [8:0] input_31_address0;
output   input_31_ce0;
input  [31:0] input_31_q0;
output  [8:0] input_32_address0;
output   input_32_ce0;
input  [31:0] input_32_q0;
output  [8:0] input_33_address0;
output   input_33_ce0;
input  [31:0] input_33_q0;
output  [8:0] input_34_address0;
output   input_34_ce0;
input  [31:0] input_34_q0;
output  [8:0] input_35_address0;
output   input_35_ce0;
input  [31:0] input_35_q0;
output  [8:0] input_36_address0;
output   input_36_ce0;
input  [31:0] input_36_q0;
output  [8:0] input_37_address0;
output   input_37_ce0;
input  [31:0] input_37_q0;
output  [8:0] input_38_address0;
output   input_38_ce0;
input  [31:0] input_38_q0;
output  [8:0] input_39_address0;
output   input_39_ce0;
input  [31:0] input_39_q0;
output  [8:0] input_40_address0;
output   input_40_ce0;
input  [31:0] input_40_q0;
output  [8:0] input_41_address0;
output   input_41_ce0;
input  [31:0] input_41_q0;
output  [8:0] input_42_address0;
output   input_42_ce0;
input  [31:0] input_42_q0;
output  [8:0] input_43_address0;
output   input_43_ce0;
input  [31:0] input_43_q0;
output  [8:0] input_44_address0;
output   input_44_ce0;
input  [31:0] input_44_q0;
output  [8:0] input_45_address0;
output   input_45_ce0;
input  [31:0] input_45_q0;
output  [8:0] input_46_address0;
output   input_46_ce0;
input  [31:0] input_46_q0;
output  [8:0] input_47_address0;
output   input_47_ce0;
input  [31:0] input_47_q0;
output  [8:0] input_48_address0;
output   input_48_ce0;
input  [31:0] input_48_q0;
output  [8:0] input_49_address0;
output   input_49_ce0;
input  [31:0] input_49_q0;
output  [8:0] input_50_address0;
output   input_50_ce0;
input  [31:0] input_50_q0;
output  [8:0] input_51_address0;
output   input_51_ce0;
input  [31:0] input_51_q0;
output  [8:0] input_52_address0;
output   input_52_ce0;
input  [31:0] input_52_q0;
output  [8:0] input_53_address0;
output   input_53_ce0;
input  [31:0] input_53_q0;
output  [8:0] input_54_address0;
output   input_54_ce0;
input  [31:0] input_54_q0;
output  [8:0] input_55_address0;
output   input_55_ce0;
input  [31:0] input_55_q0;
output  [8:0] input_56_address0;
output   input_56_ce0;
input  [31:0] input_56_q0;
output  [8:0] input_57_address0;
output   input_57_ce0;
input  [31:0] input_57_q0;
output  [8:0] input_58_address0;
output   input_58_ce0;
input  [31:0] input_58_q0;
output  [8:0] input_59_address0;
output   input_59_ce0;
input  [31:0] input_59_q0;
output  [8:0] input_60_address0;
output   input_60_ce0;
input  [31:0] input_60_q0;
output  [8:0] input_61_address0;
output   input_61_ce0;
input  [31:0] input_61_q0;
output  [8:0] input_62_address0;
output   input_62_ce0;
input  [31:0] input_62_q0;
output  [8:0] input_63_address0;
output   input_63_ce0;
input  [31:0] input_63_q0;
output  [8:0] output_0_address0;
output   output_0_ce0;
output   output_0_we0;
output  [31:0] output_0_d0;
output  [8:0] output_1_address0;
output   output_1_ce0;
output   output_1_we0;
output  [31:0] output_1_d0;
output  [8:0] output_2_address0;
output   output_2_ce0;
output   output_2_we0;
output  [31:0] output_2_d0;
output  [8:0] output_3_address0;
output   output_3_ce0;
output   output_3_we0;
output  [31:0] output_3_d0;
output  [8:0] output_4_address0;
output   output_4_ce0;
output   output_4_we0;
output  [31:0] output_4_d0;
output  [8:0] output_5_address0;
output   output_5_ce0;
output   output_5_we0;
output  [31:0] output_5_d0;
output  [8:0] output_6_address0;
output   output_6_ce0;
output   output_6_we0;
output  [31:0] output_6_d0;
output  [8:0] output_7_address0;
output   output_7_ce0;
output   output_7_we0;
output  [31:0] output_7_d0;
output  [8:0] output_8_address0;
output   output_8_ce0;
output   output_8_we0;
output  [31:0] output_8_d0;
output  [8:0] output_9_address0;
output   output_9_ce0;
output   output_9_we0;
output  [31:0] output_9_d0;
output  [8:0] output_10_address0;
output   output_10_ce0;
output   output_10_we0;
output  [31:0] output_10_d0;
output  [8:0] output_11_address0;
output   output_11_ce0;
output   output_11_we0;
output  [31:0] output_11_d0;
output  [8:0] output_12_address0;
output   output_12_ce0;
output   output_12_we0;
output  [31:0] output_12_d0;
output  [8:0] output_13_address0;
output   output_13_ce0;
output   output_13_we0;
output  [31:0] output_13_d0;
output  [8:0] output_14_address0;
output   output_14_ce0;
output   output_14_we0;
output  [31:0] output_14_d0;
output  [8:0] output_15_address0;
output   output_15_ce0;
output   output_15_we0;
output  [31:0] output_15_d0;
output  [8:0] output_16_address0;
output   output_16_ce0;
output   output_16_we0;
output  [31:0] output_16_d0;
output  [8:0] output_17_address0;
output   output_17_ce0;
output   output_17_we0;
output  [31:0] output_17_d0;
output  [8:0] output_18_address0;
output   output_18_ce0;
output   output_18_we0;
output  [31:0] output_18_d0;
output  [8:0] output_19_address0;
output   output_19_ce0;
output   output_19_we0;
output  [31:0] output_19_d0;
output  [8:0] output_20_address0;
output   output_20_ce0;
output   output_20_we0;
output  [31:0] output_20_d0;
output  [8:0] output_21_address0;
output   output_21_ce0;
output   output_21_we0;
output  [31:0] output_21_d0;
output  [8:0] output_22_address0;
output   output_22_ce0;
output   output_22_we0;
output  [31:0] output_22_d0;
output  [8:0] output_23_address0;
output   output_23_ce0;
output   output_23_we0;
output  [31:0] output_23_d0;
output  [8:0] output_24_address0;
output   output_24_ce0;
output   output_24_we0;
output  [31:0] output_24_d0;
output  [8:0] output_25_address0;
output   output_25_ce0;
output   output_25_we0;
output  [31:0] output_25_d0;
output  [8:0] output_26_address0;
output   output_26_ce0;
output   output_26_we0;
output  [31:0] output_26_d0;
output  [8:0] output_27_address0;
output   output_27_ce0;
output   output_27_we0;
output  [31:0] output_27_d0;
output  [8:0] output_28_address0;
output   output_28_ce0;
output   output_28_we0;
output  [31:0] output_28_d0;
output  [8:0] output_29_address0;
output   output_29_ce0;
output   output_29_we0;
output  [31:0] output_29_d0;
output  [8:0] output_30_address0;
output   output_30_ce0;
output   output_30_we0;
output  [31:0] output_30_d0;
output  [8:0] output_31_address0;
output   output_31_ce0;
output   output_31_we0;
output  [31:0] output_31_d0;
output  [8:0] output_32_address0;
output   output_32_ce0;
output   output_32_we0;
output  [31:0] output_32_d0;
output  [8:0] output_33_address0;
output   output_33_ce0;
output   output_33_we0;
output  [31:0] output_33_d0;
output  [8:0] output_34_address0;
output   output_34_ce0;
output   output_34_we0;
output  [31:0] output_34_d0;
output  [8:0] output_35_address0;
output   output_35_ce0;
output   output_35_we0;
output  [31:0] output_35_d0;
output  [8:0] output_36_address0;
output   output_36_ce0;
output   output_36_we0;
output  [31:0] output_36_d0;
output  [8:0] output_37_address0;
output   output_37_ce0;
output   output_37_we0;
output  [31:0] output_37_d0;
output  [8:0] output_38_address0;
output   output_38_ce0;
output   output_38_we0;
output  [31:0] output_38_d0;
output  [8:0] output_39_address0;
output   output_39_ce0;
output   output_39_we0;
output  [31:0] output_39_d0;
output  [8:0] output_40_address0;
output   output_40_ce0;
output   output_40_we0;
output  [31:0] output_40_d0;
output  [8:0] output_41_address0;
output   output_41_ce0;
output   output_41_we0;
output  [31:0] output_41_d0;
output  [8:0] output_42_address0;
output   output_42_ce0;
output   output_42_we0;
output  [31:0] output_42_d0;
output  [8:0] output_43_address0;
output   output_43_ce0;
output   output_43_we0;
output  [31:0] output_43_d0;
output  [8:0] output_44_address0;
output   output_44_ce0;
output   output_44_we0;
output  [31:0] output_44_d0;
output  [8:0] output_45_address0;
output   output_45_ce0;
output   output_45_we0;
output  [31:0] output_45_d0;
output  [8:0] output_46_address0;
output   output_46_ce0;
output   output_46_we0;
output  [31:0] output_46_d0;
output  [8:0] output_47_address0;
output   output_47_ce0;
output   output_47_we0;
output  [31:0] output_47_d0;
output  [8:0] output_48_address0;
output   output_48_ce0;
output   output_48_we0;
output  [31:0] output_48_d0;
output  [8:0] output_49_address0;
output   output_49_ce0;
output   output_49_we0;
output  [31:0] output_49_d0;
output  [8:0] output_50_address0;
output   output_50_ce0;
output   output_50_we0;
output  [31:0] output_50_d0;
output  [8:0] output_51_address0;
output   output_51_ce0;
output   output_51_we0;
output  [31:0] output_51_d0;
output  [8:0] output_52_address0;
output   output_52_ce0;
output   output_52_we0;
output  [31:0] output_52_d0;
output  [8:0] output_53_address0;
output   output_53_ce0;
output   output_53_we0;
output  [31:0] output_53_d0;
output  [8:0] output_54_address0;
output   output_54_ce0;
output   output_54_we0;
output  [31:0] output_54_d0;
output  [8:0] output_55_address0;
output   output_55_ce0;
output   output_55_we0;
output  [31:0] output_55_d0;
output  [8:0] output_56_address0;
output   output_56_ce0;
output   output_56_we0;
output  [31:0] output_56_d0;
output  [8:0] output_57_address0;
output   output_57_ce0;
output   output_57_we0;
output  [31:0] output_57_d0;
output  [8:0] output_58_address0;
output   output_58_ce0;
output   output_58_we0;
output  [31:0] output_58_d0;
output  [8:0] output_59_address0;
output   output_59_ce0;
output   output_59_we0;
output  [31:0] output_59_d0;
output  [8:0] output_60_address0;
output   output_60_ce0;
output   output_60_we0;
output  [31:0] output_60_d0;
output  [8:0] output_61_address0;
output   output_61_ce0;
output   output_61_we0;
output  [31:0] output_61_d0;
output  [8:0] output_62_address0;
output   output_62_ce0;
output   output_62_we0;
output  [31:0] output_62_d0;
output  [8:0] output_63_address0;
output   output_63_ce0;
output   output_63_we0;
output  [31:0] output_63_d0;
output  [31:0] grp_fu_3263_p_din0;
output  [31:0] grp_fu_3263_p_din1;
output  [1:0] grp_fu_3263_p_opcode;
input  [31:0] grp_fu_3263_p_dout0;
output   grp_fu_3263_p_ce;
output  [31:0] grp_fu_3268_p_din0;
output  [31:0] grp_fu_3268_p_din1;
input  [31:0] grp_fu_3268_p_dout0;
output   grp_fu_3268_p_ce;
output  [31:0] grp_fu_3281_p_din0;
output  [31:0] grp_fu_3281_p_din1;
output  [4:0] grp_fu_3281_p_opcode;
input  [0:0] grp_fu_3281_p_dout0;
output   grp_fu_3281_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_0_ce0;
reg input_1_ce0;
reg input_2_ce0;
reg input_3_ce0;
reg input_4_ce0;
reg input_5_ce0;
reg input_6_ce0;
reg input_7_ce0;
reg input_8_ce0;
reg input_9_ce0;
reg input_10_ce0;
reg input_11_ce0;
reg input_12_ce0;
reg input_13_ce0;
reg input_14_ce0;
reg input_15_ce0;
reg input_16_ce0;
reg input_17_ce0;
reg input_18_ce0;
reg input_19_ce0;
reg input_20_ce0;
reg input_21_ce0;
reg input_22_ce0;
reg input_23_ce0;
reg input_24_ce0;
reg input_25_ce0;
reg input_26_ce0;
reg input_27_ce0;
reg input_28_ce0;
reg input_29_ce0;
reg input_30_ce0;
reg input_31_ce0;
reg input_32_ce0;
reg input_33_ce0;
reg input_34_ce0;
reg input_35_ce0;
reg input_36_ce0;
reg input_37_ce0;
reg input_38_ce0;
reg input_39_ce0;
reg input_40_ce0;
reg input_41_ce0;
reg input_42_ce0;
reg input_43_ce0;
reg input_44_ce0;
reg input_45_ce0;
reg input_46_ce0;
reg input_47_ce0;
reg input_48_ce0;
reg input_49_ce0;
reg input_50_ce0;
reg input_51_ce0;
reg input_52_ce0;
reg input_53_ce0;
reg input_54_ce0;
reg input_55_ce0;
reg input_56_ce0;
reg input_57_ce0;
reg input_58_ce0;
reg input_59_ce0;
reg input_60_ce0;
reg input_61_ce0;
reg input_62_ce0;
reg input_63_ce0;
reg output_0_ce0;
reg output_0_we0;
reg output_1_ce0;
reg output_1_we0;
reg output_2_ce0;
reg output_2_we0;
reg output_3_ce0;
reg output_3_we0;
reg output_4_ce0;
reg output_4_we0;
reg output_5_ce0;
reg output_5_we0;
reg output_6_ce0;
reg output_6_we0;
reg output_7_ce0;
reg output_7_we0;
reg output_8_ce0;
reg output_8_we0;
reg output_9_ce0;
reg output_9_we0;
reg output_10_ce0;
reg output_10_we0;
reg output_11_ce0;
reg output_11_we0;
reg output_12_ce0;
reg output_12_we0;
reg output_13_ce0;
reg output_13_we0;
reg output_14_ce0;
reg output_14_we0;
reg output_15_ce0;
reg output_15_we0;
reg output_16_ce0;
reg output_16_we0;
reg output_17_ce0;
reg output_17_we0;
reg output_18_ce0;
reg output_18_we0;
reg output_19_ce0;
reg output_19_we0;
reg output_20_ce0;
reg output_20_we0;
reg output_21_ce0;
reg output_21_we0;
reg output_22_ce0;
reg output_22_we0;
reg output_23_ce0;
reg output_23_we0;
reg output_24_ce0;
reg output_24_we0;
reg output_25_ce0;
reg output_25_we0;
reg output_26_ce0;
reg output_26_we0;
reg output_27_ce0;
reg output_27_we0;
reg output_28_ce0;
reg output_28_we0;
reg output_29_ce0;
reg output_29_we0;
reg output_30_ce0;
reg output_30_we0;
reg output_31_ce0;
reg output_31_we0;
reg output_32_ce0;
reg output_32_we0;
reg output_33_ce0;
reg output_33_we0;
reg output_34_ce0;
reg output_34_we0;
reg output_35_ce0;
reg output_35_we0;
reg output_36_ce0;
reg output_36_we0;
reg output_37_ce0;
reg output_37_we0;
reg output_38_ce0;
reg output_38_we0;
reg output_39_ce0;
reg output_39_we0;
reg output_40_ce0;
reg output_40_we0;
reg output_41_ce0;
reg output_41_we0;
reg output_42_ce0;
reg output_42_we0;
reg output_43_ce0;
reg output_43_we0;
reg output_44_ce0;
reg output_44_we0;
reg output_45_ce0;
reg output_45_we0;
reg output_46_ce0;
reg output_46_we0;
reg output_47_ce0;
reg output_47_we0;
reg output_48_ce0;
reg output_48_we0;
reg output_49_ce0;
reg output_49_we0;
reg output_50_ce0;
reg output_50_we0;
reg output_51_ce0;
reg output_51_we0;
reg output_52_ce0;
reg output_52_we0;
reg output_53_ce0;
reg output_53_we0;
reg output_54_ce0;
reg output_54_we0;
reg output_55_ce0;
reg output_55_we0;
reg output_56_ce0;
reg output_56_we0;
reg output_57_ce0;
reg output_57_we0;
reg output_58_ce0;
reg output_58_we0;
reg output_59_ce0;
reg output_59_we0;
reg output_60_ce0;
reg output_60_we0;
reg output_61_ce0;
reg output_61_we0;
reg output_62_ce0;
reg output_62_we0;
reg output_63_ce0;
reg output_63_we0;

(* fsm_encoding = "none" *) reg   [37:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] layer_4_bias_address0;
reg    layer_4_bias_ce0;
wire   [31:0] layer_4_bias_q0;
wire   [13:0] layer_4_weights_address0;
reg    layer_4_weights_ce0;
wire   [31:0] layer_4_weights_q0;
reg   [5:0] iii_reg_2661;
reg   [31:0] output_sum_31_2_reg_2672;
reg   [31:0] output_sum_30_2_reg_2683;
reg   [31:0] output_sum_29_2_reg_2694;
reg   [31:0] output_sum_28_2_reg_2705;
reg   [31:0] output_sum_27_2_reg_2716;
reg   [31:0] output_sum_26_2_reg_2727;
reg   [31:0] output_sum_25_2_reg_2738;
reg   [31:0] output_sum_24_2_reg_2749;
reg   [31:0] output_sum_23_2_reg_2760;
reg   [31:0] output_sum_22_2_reg_2771;
reg   [31:0] output_sum_21_2_reg_2782;
reg   [31:0] output_sum_20_2_reg_2793;
reg   [31:0] output_sum_19_2_reg_2804;
reg   [31:0] output_sum_18_2_reg_2815;
reg   [31:0] output_sum_17_2_reg_2826;
reg   [31:0] output_sum_16_2_reg_2837;
reg   [31:0] output_sum_15_2_reg_2848;
reg   [31:0] output_sum_14_2_reg_2859;
reg   [31:0] output_sum_13_2_reg_2870;
reg   [31:0] output_sum_12_2_reg_2881;
reg   [31:0] output_sum_11_2_reg_2892;
reg   [31:0] output_sum_10_2_reg_2903;
reg   [31:0] output_sum_9_2_reg_2914;
reg   [31:0] output_sum_8_2_reg_2925;
reg   [31:0] output_sum_7_2_reg_2936;
reg   [31:0] output_sum_6_2_reg_2947;
reg   [31:0] output_sum_5_2_reg_2958;
reg   [31:0] output_sum_4_2_reg_2969;
reg   [31:0] output_sum_3_2_reg_2980;
reg   [31:0] output_sum_2_2_reg_2991;
reg   [31:0] output_sum_1_2_reg_3002;
reg   [31:0] output_sum_0_2_reg_3013;
reg   [5:0] iii_2_reg_6928;
reg   [31:0] output_sum_31_7_reg_6940;
reg   [31:0] output_sum_30_7_reg_6952;
reg   [31:0] output_sum_29_7_reg_6964;
reg   [31:0] output_sum_28_7_reg_6976;
reg   [31:0] output_sum_27_7_reg_6988;
reg   [31:0] output_sum_26_7_reg_7000;
reg   [31:0] output_sum_25_7_reg_7012;
reg   [31:0] output_sum_24_7_reg_7024;
reg   [31:0] output_sum_23_7_reg_7036;
reg   [31:0] output_sum_22_7_reg_7048;
reg   [31:0] output_sum_21_7_reg_7060;
reg   [31:0] output_sum_20_7_reg_7072;
reg   [31:0] output_sum_19_7_reg_7084;
reg   [31:0] output_sum_18_7_reg_7096;
reg   [31:0] output_sum_17_7_reg_7108;
reg   [31:0] output_sum_16_7_reg_7120;
reg   [31:0] output_sum_15_7_reg_7132;
reg   [31:0] output_sum_14_7_reg_7144;
reg   [31:0] output_sum_13_7_reg_7156;
reg   [31:0] output_sum_12_7_reg_7168;
reg   [31:0] output_sum_11_7_reg_7180;
reg   [31:0] output_sum_10_7_reg_7192;
reg   [31:0] output_sum_9_7_reg_7204;
reg   [31:0] output_sum_8_7_reg_7216;
reg   [31:0] output_sum_7_7_reg_7228;
reg   [31:0] output_sum_6_7_reg_7240;
reg   [31:0] output_sum_5_7_reg_7252;
reg   [31:0] output_sum_4_7_reg_7264;
reg   [31:0] output_sum_3_7_reg_7276;
reg   [31:0] output_sum_2_7_reg_7288;
reg   [31:0] output_sum_1_7_reg_7300;
reg   [31:0] output_sum_0_73_reg_7312;
reg   [5:0] iii_1_reg_10588;
reg   [31:0] output_sum_31_9_reg_10599;
reg   [31:0] output_sum_30_9_reg_10611;
reg   [31:0] output_sum_29_9_reg_10623;
reg   [31:0] output_sum_28_9_reg_10635;
reg   [31:0] output_sum_27_9_reg_10647;
reg   [31:0] output_sum_26_9_reg_10659;
reg   [31:0] output_sum_25_9_reg_10671;
reg   [31:0] output_sum_24_9_reg_10683;
reg   [31:0] output_sum_23_9_reg_10695;
reg   [31:0] output_sum_22_9_reg_10707;
reg   [31:0] output_sum_21_9_reg_10719;
reg   [31:0] output_sum_20_9_reg_10731;
reg   [31:0] output_sum_19_9_reg_10743;
reg   [31:0] output_sum_18_9_reg_10755;
reg   [31:0] output_sum_17_9_reg_10767;
reg   [31:0] output_sum_16_9_reg_10779;
reg   [31:0] output_sum_15_9_reg_10791;
reg   [31:0] output_sum_14_9_reg_10803;
reg   [31:0] output_sum_13_9_reg_10815;
reg   [31:0] output_sum_12_9_reg_10827;
reg   [31:0] output_sum_11_9_reg_10839;
reg   [31:0] output_sum_10_9_reg_10851;
reg   [31:0] output_sum_9_9_reg_10863;
reg   [31:0] output_sum_8_9_reg_10875;
reg   [31:0] output_sum_7_9_reg_10887;
reg   [31:0] output_sum_6_9_reg_10899;
reg   [31:0] output_sum_5_9_reg_10911;
reg   [31:0] output_sum_4_9_reg_10923;
reg   [31:0] output_sum_3_9_reg_10935;
reg   [31:0] output_sum_2_9_reg_10947;
reg   [31:0] output_sum_1_9_reg_10959;
reg   [31:0] output_sum_0_9_reg_10971;
wire   [9:0] add_ln77_fu_14590_p2;
reg   [9:0] add_ln77_reg_15374;
wire    ap_CS_fsm_state2;
wire   [4:0] select_ln77_fu_14608_p3;
reg   [4:0] select_ln77_reg_15382;
wire   [0:0] icmp_ln77_fu_14596_p2;
wire   [4:0] select_ln77_2_fu_14622_p3;
reg   [4:0] select_ln77_2_reg_15389;
wire    ap_CS_fsm_state4;
wire   [9:0] trunc_ln83_cast6_fu_14647_p1;
reg   [9:0] trunc_ln83_cast6_reg_15405;
wire    ap_CS_fsm_state5;
wire   [14:0] shl_ln_fu_14650_p3;
reg   [14:0] shl_ln_reg_15410;
wire   [5:0] add_ln87_fu_14657_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state6_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln87_fu_14663_p2;
reg   [0:0] icmp_ln87_reg_15420;
wire   [4:0] trunc_ln89_fu_14674_p1;
reg   [4:0] trunc_ln89_reg_15429;
wire   [8:0] add_ln92_fu_14678_p2;
reg   [8:0] add_ln92_reg_15433;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln92_fu_14718_p2;
wire   [0:0] icmp_ln95_fu_14724_p2;
reg   [0:0] icmp_ln95_reg_15442;
wire   [0:0] and_ln92_fu_14758_p2;
reg   [0:0] and_ln92_reg_15449;
wire  signed [2:0] select_ln95_7_fu_14798_p3;
reg  signed [2:0] select_ln95_7_reg_15454;
wire   [3:0] select_ln95_8_fu_14825_p3;
reg   [3:0] select_ln95_8_reg_15464;
wire   [5:0] select_ln92_8_fu_14839_p3;
reg   [5:0] select_ln92_8_reg_15469;
wire    ap_CS_fsm_state12;
wire   [4:0] trunc_ln92_fu_14850_p1;
reg   [4:0] trunc_ln92_reg_15474;
wire   [2:0] select_ln95_fu_14858_p3;
reg   [2:0] select_ln95_reg_15479;
wire  signed [1:0] trunc_ln100_fu_14866_p1;
reg  signed [1:0] trunc_ln100_reg_15484;
wire   [14:0] add_ln100_2_fu_14887_p2;
reg   [5:0] trunc_ln100_1_reg_15499;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state30;
wire   [2:0] add_ln104_fu_14980_p2;
reg   [2:0] add_ln104_reg_15823;
wire    ap_CS_fsm_state31;
wire   [13:0] shl_ln2_fu_14993_p4;
reg   [13:0] shl_ln2_reg_15828;
wire   [0:0] icmp_ln107_fu_15002_p2;
reg   [0:0] icmp_ln107_reg_15833;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state32_pp1_stage0_iter0;
wire    ap_block_state37_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln107_reg_15833_pp1_iter1_reg;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state33_pp1_stage1_iter0;
wire    ap_block_state38_pp1_stage1_iter1;
wire    ap_block_pp1_stage1_11001;
wire   [5:0] add_ln107_fu_15022_p2;
reg   [5:0] add_ln107_reg_15847;
wire    ap_CS_fsm_pp1_stage4;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state36_pp1_stage4_iter0;
wire    ap_block_state41_pp1_stage4_iter1;
wire    ap_block_pp1_stage4_11001;
wire   [31:0] grp_fu_14579_p2;
reg   [31:0] mul_reg_15852;
wire   [4:0] trunc_ln109_fu_15028_p1;
reg   [4:0] trunc_ln109_reg_15857;
wire   [31:0] tmp_41_fu_15032_p34;
wire   [3:0] select_ln95_9_fu_15108_p3;
wire    ap_CS_fsm_state42;
wire   [5:0] add_ln115_fu_15115_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state43_pp2_stage0_iter0;
wire    ap_block_state44_pp2_stage0_iter1;
wire    ap_block_state45_pp2_stage0_iter2;
wire    ap_block_state46_pp2_stage0_iter3;
wire    ap_block_state47_pp2_stage0_iter4;
wire    ap_block_state48_pp2_stage0_iter5;
wire    ap_block_state49_pp2_stage0_iter6;
wire    ap_block_state50_pp2_stage0_iter7;
wire    ap_block_state51_pp2_stage0_iter8;
wire    ap_block_state52_pp2_stage0_iter9;
wire    ap_block_state53_pp2_stage0_iter10;
wire    ap_block_state54_pp2_stage0_iter11;
wire    ap_block_state55_pp2_stage0_iter12;
wire    ap_block_state56_pp2_stage0_iter13;
wire    ap_block_state57_pp2_stage0_iter14;
wire    ap_block_state58_pp2_stage0_iter15;
wire    ap_block_state59_pp2_stage0_iter16;
wire    ap_block_state60_pp2_stage0_iter17;
wire    ap_block_state61_pp2_stage0_iter18;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln115_fu_15121_p2;
reg   [0:0] icmp_ln115_reg_15877;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter1_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter2_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter3_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter4_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter5_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter6_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter7_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter8_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter9_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter10_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter11_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter12_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter13_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter14_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter15_reg;
reg   [0:0] icmp_ln115_reg_15877_pp2_iter16_reg;
wire   [4:0] trunc_ln117_fu_15131_p1;
reg   [4:0] trunc_ln117_reg_15881;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter1_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter2_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter3_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter4_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter5_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter6_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter7_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter8_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter9_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter10_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter11_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter12_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter13_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter14_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter15_reg;
reg   [4:0] trunc_ln117_reg_15881_pp2_iter16_reg;
wire   [14:0] add_ln118_fu_15135_p2;
reg   [5:0] trunc_ln_reg_15896;
reg   [5:0] trunc_ln_reg_15896_pp2_iter4_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter5_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter6_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter7_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter8_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter9_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter10_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter11_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter12_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter13_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter14_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter15_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter16_reg;
reg   [5:0] trunc_ln_reg_15896_pp2_iter17_reg;
wire   [31:0] tmp_fu_15159_p34;
reg   [31:0] tmp_reg_15900;
wire   [0:0] and_ln49_fu_15264_p2;
wire   [4:0] add_ln80_fu_15338_p2;
wire    ap_CS_fsm_state62;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp1_stage4_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0_subdone;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_flush_enable;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter13;
reg    ap_enable_reg_pp2_iter14;
reg    ap_enable_reg_pp2_iter15;
reg    ap_enable_reg_pp2_iter16;
reg    ap_enable_reg_pp2_iter17;
reg    ap_condition_pp2_exit_iter16_state59;
reg    ap_enable_reg_pp2_iter18;
reg   [9:0] indvar_flatten106_reg_2244;
reg   [4:0] i_reg_2255;
reg   [31:0] output_sum_31_1_reg_2266;
reg   [31:0] output_sum_30_1_reg_2278;
reg   [31:0] output_sum_29_1_reg_2290;
reg   [31:0] output_sum_28_1_reg_2302;
reg   [31:0] output_sum_27_1_reg_2314;
reg   [31:0] output_sum_26_1_reg_2326;
reg   [31:0] output_sum_25_1_reg_2338;
reg   [31:0] output_sum_24_1_reg_2350;
reg   [31:0] output_sum_23_1_reg_2362;
reg   [31:0] output_sum_22_1_reg_2374;
reg   [31:0] output_sum_21_1_reg_2386;
reg   [31:0] output_sum_20_1_reg_2398;
reg   [31:0] output_sum_19_1_reg_2410;
reg   [31:0] output_sum_18_1_reg_2422;
reg   [31:0] output_sum_17_1_reg_2434;
reg   [31:0] output_sum_16_1_reg_2446;
reg   [31:0] output_sum_15_1_reg_2458;
reg   [31:0] output_sum_14_1_reg_2470;
reg   [31:0] output_sum_13_1_reg_2482;
reg   [31:0] output_sum_12_1_reg_2494;
reg   [31:0] output_sum_11_1_reg_2506;
reg   [31:0] output_sum_10_1_reg_2518;
reg   [31:0] output_sum_9_1_reg_2530;
reg   [31:0] output_sum_8_1_reg_2542;
reg   [31:0] output_sum_7_1_reg_2554;
reg   [31:0] output_sum_6_1_reg_2566;
reg   [31:0] output_sum_5_1_reg_2578;
reg   [31:0] output_sum_4_1_reg_2590;
reg   [31:0] output_sum_3_1_reg_2602;
reg   [31:0] output_sum_2_1_reg_2614;
reg   [31:0] output_sum_1_1_reg_2626;
reg   [31:0] output_sum_0_1_reg_2638;
reg   [4:0] ii_reg_2650;
reg   [31:0] ap_phi_mux_output_sum_31_3_phi_fu_3028_p64;
reg   [31:0] ap_phi_mux_output_sum_30_3_phi_fu_3131_p64;
reg   [31:0] ap_phi_mux_output_sum_29_3_phi_fu_3234_p64;
reg   [31:0] ap_phi_mux_output_sum_28_3_phi_fu_3337_p64;
reg   [31:0] ap_phi_mux_output_sum_27_3_phi_fu_3440_p64;
reg   [31:0] ap_phi_mux_output_sum_26_3_phi_fu_3543_p64;
reg   [31:0] ap_phi_mux_output_sum_25_3_phi_fu_3646_p64;
reg   [31:0] ap_phi_mux_output_sum_24_3_phi_fu_3749_p64;
reg   [31:0] ap_phi_mux_output_sum_23_3_phi_fu_3852_p64;
reg   [31:0] ap_phi_mux_output_sum_22_3_phi_fu_3955_p64;
reg   [31:0] ap_phi_mux_output_sum_21_3_phi_fu_4058_p64;
reg   [31:0] ap_phi_mux_output_sum_20_3_phi_fu_4161_p64;
reg   [31:0] ap_phi_mux_output_sum_19_3_phi_fu_4264_p64;
reg   [31:0] ap_phi_mux_output_sum_18_3_phi_fu_4367_p64;
reg   [31:0] ap_phi_mux_output_sum_17_3_phi_fu_4470_p64;
reg   [31:0] ap_phi_mux_output_sum_16_3_phi_fu_4573_p64;
reg   [31:0] ap_phi_mux_output_sum_15_3_phi_fu_4676_p64;
reg   [31:0] ap_phi_mux_output_sum_14_3_phi_fu_4779_p64;
reg   [31:0] ap_phi_mux_output_sum_13_3_phi_fu_4882_p64;
reg   [31:0] ap_phi_mux_output_sum_12_3_phi_fu_4985_p64;
reg   [31:0] ap_phi_mux_output_sum_11_3_phi_fu_5088_p64;
reg   [31:0] ap_phi_mux_output_sum_10_3_phi_fu_5191_p64;
reg   [31:0] ap_phi_mux_output_sum_9_3_phi_fu_5294_p64;
reg   [31:0] ap_phi_mux_output_sum_8_3_phi_fu_5397_p64;
reg   [31:0] ap_phi_mux_output_sum_7_3_phi_fu_5500_p64;
reg   [31:0] ap_phi_mux_output_sum_6_3_phi_fu_5603_p64;
reg   [31:0] ap_phi_mux_output_sum_5_3_phi_fu_5706_p64;
reg   [31:0] ap_phi_mux_output_sum_4_3_phi_fu_5809_p64;
reg   [31:0] ap_phi_mux_output_sum_3_3_phi_fu_5912_p64;
reg   [31:0] ap_phi_mux_output_sum_2_3_phi_fu_6015_p64;
reg   [31:0] ap_phi_mux_output_sum_1_3_phi_fu_6118_p64;
reg   [31:0] ap_phi_mux_output_sum_0_3_phi_fu_6221_p64;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_31_3_reg_3024;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_30_3_reg_3127;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_29_3_reg_3230;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_28_3_reg_3333;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_27_3_reg_3436;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_26_3_reg_3539;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_25_3_reg_3642;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_24_3_reg_3745;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_23_3_reg_3848;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_22_3_reg_3951;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_21_3_reg_4054;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_20_3_reg_4157;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_19_3_reg_4260;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_18_3_reg_4363;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_17_3_reg_4466;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_16_3_reg_4569;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_15_3_reg_4672;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_14_3_reg_4775;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_13_3_reg_4878;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_12_3_reg_4981;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_11_3_reg_5084;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_10_3_reg_5187;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_9_3_reg_5290;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_8_3_reg_5393;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_7_3_reg_5496;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_6_3_reg_5599;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_5_3_reg_5702;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_4_3_reg_5805;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_3_3_reg_5908;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_2_3_reg_6011;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_1_3_reg_6114;
wire   [31:0] ap_phi_reg_pp0_iter1_output_sum_0_3_reg_6217;
reg   [8:0] indvar_flatten98_reg_6320;
wire    ap_CS_fsm_state8;
reg   [5:0] iv_reg_6331;
reg   [3:0] indvar_flatten_reg_6343;
reg   [2:0] v_reg_6355;
reg   [31:0] output_sum_31_6_reg_6366;
reg   [31:0] output_sum_30_6_reg_6377;
reg   [31:0] output_sum_29_6_reg_6388;
reg   [31:0] output_sum_28_6_reg_6399;
reg   [31:0] output_sum_27_6_reg_6410;
reg   [31:0] output_sum_26_6_reg_6421;
reg   [31:0] output_sum_25_6_reg_6432;
reg   [31:0] output_sum_24_6_reg_6443;
reg   [31:0] output_sum_23_6_reg_6454;
reg   [31:0] output_sum_22_6_reg_6465;
reg   [31:0] output_sum_21_6_reg_6476;
reg   [31:0] output_sum_20_6_reg_6487;
reg   [31:0] output_sum_19_6_reg_6498;
reg   [31:0] output_sum_18_6_reg_6509;
reg   [31:0] output_sum_17_6_reg_6520;
reg   [31:0] output_sum_16_6_reg_6531;
reg   [31:0] output_sum_15_6_reg_6542;
reg   [31:0] output_sum_14_6_reg_6553;
reg   [31:0] output_sum_13_6_reg_6564;
reg   [31:0] output_sum_12_6_reg_6575;
reg   [31:0] output_sum_11_6_reg_6586;
reg   [31:0] output_sum_10_6_reg_6597;
reg   [31:0] output_sum_9_6_reg_6608;
reg   [31:0] output_sum_8_6_reg_6619;
reg   [31:0] output_sum_7_6_reg_6630;
reg   [31:0] output_sum_6_6_reg_6641;
reg   [31:0] output_sum_5_6_reg_6652;
reg   [31:0] output_sum_4_6_reg_6663;
reg   [31:0] output_sum_3_6_reg_6674;
reg   [31:0] output_sum_2_6_reg_6685;
reg   [31:0] output_sum_1_6_reg_6696;
reg   [31:0] output_sum_0_6_reg_6707;
reg   [2:0] vi_reg_6718;
reg   [31:0] input_val_reg_6730;
reg   [5:0] ap_phi_mux_iii_2_phi_fu_6932_p4;
wire    ap_block_pp1_stage0;
reg   [31:0] ap_phi_mux_output_sum_31_8_phi_fu_7328_p64;
reg   [31:0] ap_phi_mux_output_sum_30_8_phi_fu_7430_p64;
reg   [31:0] ap_phi_mux_output_sum_29_8_phi_fu_7532_p64;
reg   [31:0] ap_phi_mux_output_sum_28_8_phi_fu_7634_p64;
reg   [31:0] ap_phi_mux_output_sum_27_8_phi_fu_7736_p64;
reg   [31:0] ap_phi_mux_output_sum_26_8_phi_fu_7838_p64;
reg   [31:0] ap_phi_mux_output_sum_25_8_phi_fu_7940_p64;
reg   [31:0] ap_phi_mux_output_sum_24_8_phi_fu_8042_p64;
reg   [31:0] ap_phi_mux_output_sum_23_8_phi_fu_8144_p64;
reg   [31:0] ap_phi_mux_output_sum_22_8_phi_fu_8246_p64;
reg   [31:0] ap_phi_mux_output_sum_21_8_phi_fu_8348_p64;
reg   [31:0] ap_phi_mux_output_sum_20_8_phi_fu_8450_p64;
reg   [31:0] ap_phi_mux_output_sum_19_8_phi_fu_8552_p64;
reg   [31:0] ap_phi_mux_output_sum_18_8_phi_fu_8654_p64;
reg   [31:0] ap_phi_mux_output_sum_17_8_phi_fu_8756_p64;
reg   [31:0] ap_phi_mux_output_sum_16_8_phi_fu_8858_p64;
reg   [31:0] ap_phi_mux_output_sum_15_8_phi_fu_8960_p64;
reg   [31:0] ap_phi_mux_output_sum_14_8_phi_fu_9062_p64;
reg   [31:0] ap_phi_mux_output_sum_13_8_phi_fu_9164_p64;
reg   [31:0] ap_phi_mux_output_sum_12_8_phi_fu_9266_p64;
reg   [31:0] ap_phi_mux_output_sum_11_8_phi_fu_9368_p64;
reg   [31:0] ap_phi_mux_output_sum_10_8_phi_fu_9470_p64;
reg   [31:0] ap_phi_mux_output_sum_9_8_phi_fu_9572_p64;
reg   [31:0] ap_phi_mux_output_sum_8_8_phi_fu_9674_p64;
reg   [31:0] ap_phi_mux_output_sum_7_8_phi_fu_9776_p64;
reg   [31:0] ap_phi_mux_output_sum_6_8_phi_fu_9878_p64;
reg   [31:0] ap_phi_mux_output_sum_5_8_phi_fu_9980_p64;
reg   [31:0] ap_phi_mux_output_sum_4_8_phi_fu_10082_p64;
reg   [31:0] ap_phi_mux_output_sum_3_8_phi_fu_10184_p64;
reg   [31:0] ap_phi_mux_output_sum_2_8_phi_fu_10286_p64;
reg   [31:0] ap_phi_mux_output_sum_1_8_phi_fu_10388_p64;
reg   [31:0] ap_phi_mux_output_sum_0_84_phi_fu_10490_p64;
wire   [31:0] grp_fu_14543_p2;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_31_8_reg_7324;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_30_8_reg_7426;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_29_8_reg_7528;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_28_8_reg_7630;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_27_8_reg_7732;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_26_8_reg_7834;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_25_8_reg_7936;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_24_8_reg_8038;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_23_8_reg_8140;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_22_8_reg_8242;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_21_8_reg_8344;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_20_8_reg_8446;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_19_8_reg_8548;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_18_8_reg_8650;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_17_8_reg_8752;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_16_8_reg_8854;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_15_8_reg_8956;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_14_8_reg_9058;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_13_8_reg_9160;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_12_8_reg_9262;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_11_8_reg_9364;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_10_8_reg_9466;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_9_8_reg_9568;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_8_8_reg_9670;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_7_8_reg_9772;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_6_8_reg_9874;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_5_8_reg_9976;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_4_8_reg_10078;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_3_8_reg_10180;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_2_8_reg_10282;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_1_8_reg_10384;
wire   [31:0] ap_phi_reg_pp1_iter1_output_sum_0_84_reg_10486;
reg   [31:0] ap_phi_mux_output_sum_31_11_phi_fu_10987_p66;
reg   [31:0] ap_phi_mux_output_sum_31_9_phi_fu_10603_p4;
wire    ap_block_pp2_stage0;
reg   [31:0] ap_phi_mux_output_sum_30_11_phi_fu_11093_p66;
reg   [31:0] ap_phi_mux_output_sum_30_9_phi_fu_10615_p4;
reg   [31:0] ap_phi_mux_output_sum_29_11_phi_fu_11199_p66;
reg   [31:0] ap_phi_mux_output_sum_29_9_phi_fu_10627_p4;
reg   [31:0] ap_phi_mux_output_sum_28_11_phi_fu_11305_p66;
reg   [31:0] ap_phi_mux_output_sum_28_9_phi_fu_10639_p4;
reg   [31:0] ap_phi_mux_output_sum_27_11_phi_fu_11411_p66;
reg   [31:0] ap_phi_mux_output_sum_27_9_phi_fu_10651_p4;
reg   [31:0] ap_phi_mux_output_sum_26_11_phi_fu_11517_p66;
reg   [31:0] ap_phi_mux_output_sum_26_9_phi_fu_10663_p4;
reg   [31:0] ap_phi_mux_output_sum_25_11_phi_fu_11623_p66;
reg   [31:0] ap_phi_mux_output_sum_25_9_phi_fu_10675_p4;
reg   [31:0] ap_phi_mux_output_sum_24_11_phi_fu_11729_p66;
reg   [31:0] ap_phi_mux_output_sum_24_9_phi_fu_10687_p4;
reg   [31:0] ap_phi_mux_output_sum_23_11_phi_fu_11835_p66;
reg   [31:0] ap_phi_mux_output_sum_23_9_phi_fu_10699_p4;
reg   [31:0] ap_phi_mux_output_sum_22_11_phi_fu_11941_p66;
reg   [31:0] ap_phi_mux_output_sum_22_9_phi_fu_10711_p4;
reg   [31:0] ap_phi_mux_output_sum_21_11_phi_fu_12047_p66;
reg   [31:0] ap_phi_mux_output_sum_21_9_phi_fu_10723_p4;
reg   [31:0] ap_phi_mux_output_sum_20_11_phi_fu_12153_p66;
reg   [31:0] ap_phi_mux_output_sum_20_9_phi_fu_10735_p4;
reg   [31:0] ap_phi_mux_output_sum_19_11_phi_fu_12259_p66;
reg   [31:0] ap_phi_mux_output_sum_19_9_phi_fu_10747_p4;
reg   [31:0] ap_phi_mux_output_sum_18_11_phi_fu_12365_p66;
reg   [31:0] ap_phi_mux_output_sum_18_9_phi_fu_10759_p4;
reg   [31:0] ap_phi_mux_output_sum_17_11_phi_fu_12471_p66;
reg   [31:0] ap_phi_mux_output_sum_17_9_phi_fu_10771_p4;
reg   [31:0] ap_phi_mux_output_sum_16_11_phi_fu_12577_p66;
reg   [31:0] ap_phi_mux_output_sum_16_9_phi_fu_10783_p4;
reg   [31:0] ap_phi_mux_output_sum_15_11_phi_fu_12683_p66;
reg   [31:0] ap_phi_mux_output_sum_15_9_phi_fu_10795_p4;
reg   [31:0] ap_phi_mux_output_sum_14_11_phi_fu_12789_p66;
reg   [31:0] ap_phi_mux_output_sum_14_9_phi_fu_10807_p4;
reg   [31:0] ap_phi_mux_output_sum_13_11_phi_fu_12895_p66;
reg   [31:0] ap_phi_mux_output_sum_13_9_phi_fu_10819_p4;
reg   [31:0] ap_phi_mux_output_sum_12_11_phi_fu_13001_p66;
reg   [31:0] ap_phi_mux_output_sum_12_9_phi_fu_10831_p4;
reg   [31:0] ap_phi_mux_output_sum_11_11_phi_fu_13107_p66;
reg   [31:0] ap_phi_mux_output_sum_11_9_phi_fu_10843_p4;
reg   [31:0] ap_phi_mux_output_sum_10_11_phi_fu_13213_p66;
reg   [31:0] ap_phi_mux_output_sum_10_9_phi_fu_10855_p4;
reg   [31:0] ap_phi_mux_output_sum_9_11_phi_fu_13319_p66;
reg   [31:0] ap_phi_mux_output_sum_9_9_phi_fu_10867_p4;
reg   [31:0] ap_phi_mux_output_sum_8_11_phi_fu_13425_p66;
reg   [31:0] ap_phi_mux_output_sum_8_9_phi_fu_10879_p4;
reg   [31:0] ap_phi_mux_output_sum_7_11_phi_fu_13531_p66;
reg   [31:0] ap_phi_mux_output_sum_7_9_phi_fu_10891_p4;
reg   [31:0] ap_phi_mux_output_sum_6_11_phi_fu_13637_p66;
reg   [31:0] ap_phi_mux_output_sum_6_9_phi_fu_10903_p4;
reg   [31:0] ap_phi_mux_output_sum_5_11_phi_fu_13743_p66;
reg   [31:0] ap_phi_mux_output_sum_5_9_phi_fu_10915_p4;
reg   [31:0] ap_phi_mux_output_sum_4_11_phi_fu_13849_p66;
reg   [31:0] ap_phi_mux_output_sum_4_9_phi_fu_10927_p4;
reg   [31:0] ap_phi_mux_output_sum_3_11_phi_fu_13955_p66;
reg   [31:0] ap_phi_mux_output_sum_3_9_phi_fu_10939_p4;
reg   [31:0] ap_phi_mux_output_sum_2_11_phi_fu_14061_p66;
reg   [31:0] ap_phi_mux_output_sum_2_9_phi_fu_10951_p4;
reg   [31:0] ap_phi_mux_output_sum_1_11_phi_fu_14167_p66;
reg   [31:0] ap_phi_mux_output_sum_1_9_phi_fu_10963_p4;
reg   [31:0] ap_phi_mux_output_sum_0_11_phi_fu_14273_p66;
reg   [31:0] ap_phi_mux_output_sum_0_9_phi_fu_10975_p4;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_31_11_reg_10983;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_30_11_reg_11089;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_29_11_reg_11195;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_28_11_reg_11301;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_27_11_reg_11407;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_26_11_reg_11513;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_25_11_reg_11619;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_24_11_reg_11725;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_23_11_reg_11831;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_22_11_reg_11937;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_21_11_reg_12043;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_20_11_reg_12149;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_19_11_reg_12255;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_18_11_reg_12361;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_17_11_reg_12467;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_16_11_reg_12573;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_15_11_reg_12679;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_14_11_reg_12785;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_13_11_reg_12891;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_12_11_reg_12997;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_11_11_reg_13103;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_10_11_reg_13209;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_9_11_reg_13315;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_8_11_reg_13421;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_7_11_reg_13527;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_6_11_reg_13633;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_5_11_reg_13739;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_4_11_reg_13845;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_3_11_reg_13951;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_2_11_reg_14057;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_1_11_reg_14163;
wire   [31:0] ap_phi_reg_pp2_iter17_output_sum_0_11_reg_14269;
wire   [31:0] ap_phi_reg_pp2_iter0_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter1_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter2_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter3_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter4_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter5_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter6_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter7_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter8_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter9_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter10_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter11_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter12_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter13_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter14_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter15_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter16_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter17_empty_78_reg_14375;
reg   [31:0] ap_phi_reg_pp2_iter18_empty_78_reg_14375;
wire   [63:0] iii_cast_fu_14669_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln100_1_fu_14912_p1;
wire   [63:0] zext_ln109_fu_15017_p1;
wire   [63:0] zext_ln118_fu_15270_p1;
wire   [31:0] grp_fu_14543_p0;
wire   [31:0] grp_fu_14543_p1;
wire   [31:0] grp_fu_14579_p0;
wire   [31:0] grp_fu_14579_p1;
wire    ap_block_pp1_stage1;
wire   [31:0] grp_fu_14585_p0;
wire   [31:0] grp_fu_14585_p1;
wire   [0:0] icmp_ln80_fu_14602_p2;
wire   [4:0] add_ln77_2_fu_14616_p2;
wire   [5:0] zext_ln83_fu_14634_p1;
wire  signed [5:0] add_ln83_fu_14637_p2;
wire  signed [9:0] grp_fu_15343_p3;
wire   [2:0] indvars_iv_next47_fu_14684_p2;
wire   [1:0] empty_73_fu_14694_p1;
wire   [3:0] p_shl_fu_14698_p3;
wire   [3:0] indvars_iv_next47_cast_fu_14690_p1;
wire   [3:0] sub_ln103_fu_14706_p2;
wire   [3:0] add_ln104_4_fu_14712_p2;
wire   [0:0] icmp_ln98_fu_14752_p2;
wire   [0:0] xor_ln92_fu_14746_p2;
wire   [2:0] select_ln92_fu_14730_p3;
wire   [2:0] indvars_iv_next47_mid1_fu_14770_p2;
wire   [1:0] empty_76_fu_14780_p1;
wire   [3:0] p_shl_mid1_fu_14784_p3;
wire   [3:0] indvars_iv_next47_cast_mid1_fu_14776_p1;
wire   [2:0] indvars_iv_next47_dup_fu_14764_p2;
wire  signed [4:0] sext_ln95_fu_14806_p1;
wire   [4:0] add_ln95_fu_14810_p2;
wire   [3:0] sub_ln103_2_fu_14792_p2;
wire   [3:0] add_ln104_7_fu_14819_p2;
wire   [3:0] select_ln92_9_fu_14738_p3;
wire   [5:0] add_ln92_1_fu_14833_p2;
wire   [0:0] or_ln95_fu_14854_p2;
wire   [9:0] grp_fu_15352_p3;
wire  signed [9:0] sext_ln100_fu_14870_p1;
(* use_dsp48 = "no" *) wire   [9:0] add_ln100_fu_14874_p2;
wire   [14:0] shl_ln1_fu_14879_p3;
wire   [14:0] zext_ln92_fu_14846_p1;
wire   [9:0] grp_fu_14897_p1;
wire   [30:0] grp_fu_15360_p2;
wire   [14:0] grp_fu_14897_p2;
wire  signed [3:0] sext_ln103_fu_14985_p1;
wire   [3:0] add_ln104_5_fu_14988_p2;
wire   [13:0] iii_2_cast_fu_15008_p1;
wire   [13:0] add_ln109_fu_15012_p2;
wire    ap_block_pp1_stage4;
wire   [3:0] add_ln95_2_fu_15102_p2;
wire   [14:0] iii_1_cast_fu_15127_p1;
wire   [9:0] grp_fu_15144_p1;
wire   [30:0] grp_fu_15367_p2;
wire   [31:0] bitcast_ln49_fu_15229_p1;
wire   [7:0] tmp_s_fu_15232_p4;
wire   [22:0] trunc_ln49_fu_15242_p1;
wire   [0:0] icmp_ln49_3_fu_15252_p2;
wire   [0:0] icmp_ln49_fu_15246_p2;
wire   [0:0] or_ln49_fu_15258_p2;
wire   [0:0] grp_fu_14585_p2;
wire   [14:0] grp_fu_15144_p2;
wire   [4:0] grp_fu_15343_p0;
wire   [5:0] grp_fu_15343_p1;
wire   [4:0] grp_fu_15352_p0;
wire   [5:0] grp_fu_15352_p1;
wire   [4:0] grp_fu_15352_p2;
wire    ap_CS_fsm_state11;
wire   [14:0] grp_fu_15360_p0;
wire   [16:0] grp_fu_15360_p1;
wire   [14:0] grp_fu_15367_p0;
wire   [16:0] grp_fu_15367_p1;
wire    grp_fu_14543_ce;
wire    grp_fu_14579_ce;
wire    grp_fu_14585_ce;
wire   [4:0] grp_fu_14585_opcode;
wire    ap_block_pp2_stage0_00001;
reg    grp_fu_14897_ap_start;
wire    grp_fu_14897_ap_done;
reg   [37:0] ap_NS_fsm;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_state34_pp1_stage2_iter0;
wire    ap_block_state39_pp1_stage2_iter1;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_state35_pp1_stage3_iter0;
wire    ap_block_state40_pp1_stage3_iter1;
wire    ap_block_pp1_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_block_pp1_stage0_00001;
wire   [9:0] grp_fu_15343_p00;
wire   [9:0] grp_fu_15352_p00;
wire   [30:0] grp_fu_15360_p00;
wire   [30:0] grp_fu_15367_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 38'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp2_iter15 = 1'b0;
#0 ap_enable_reg_pp2_iter16 = 1'b0;
#0 ap_enable_reg_pp2_iter17 = 1'b0;
#0 ap_enable_reg_pp2_iter18 = 1'b0;
end

infer_conv2d_1_layer_4_bias #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
layer_4_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_4_bias_address0),
    .ce0(layer_4_bias_ce0),
    .q0(layer_4_bias_q0)
);

infer_conv2d_1_layer_4_weights #(
    .DataWidth( 32 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
layer_4_weights_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_4_weights_address0),
    .ce0(layer_4_weights_ce0),
    .q0(layer_4_weights_q0)
);

infer_urem_15ns_10ns_15_19_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 15 ))
urem_15ns_10ns_15_19_seq_1_U444(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_14897_ap_start),
    .done(grp_fu_14897_ap_done),
    .din0(add_ln100_2_fu_14887_p2),
    .din1(grp_fu_14897_p1),
    .ce(1'b1),
    .dout(grp_fu_14897_p2)
);

infer_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U445(
    .din0(output_sum_0_73_reg_7312),
    .din1(output_sum_1_7_reg_7300),
    .din2(output_sum_2_7_reg_7288),
    .din3(output_sum_3_7_reg_7276),
    .din4(output_sum_4_7_reg_7264),
    .din5(output_sum_5_7_reg_7252),
    .din6(output_sum_6_7_reg_7240),
    .din7(output_sum_7_7_reg_7228),
    .din8(output_sum_8_7_reg_7216),
    .din9(output_sum_9_7_reg_7204),
    .din10(output_sum_10_7_reg_7192),
    .din11(output_sum_11_7_reg_7180),
    .din12(output_sum_12_7_reg_7168),
    .din13(output_sum_13_7_reg_7156),
    .din14(output_sum_14_7_reg_7144),
    .din15(output_sum_15_7_reg_7132),
    .din16(output_sum_16_7_reg_7120),
    .din17(output_sum_17_7_reg_7108),
    .din18(output_sum_18_7_reg_7096),
    .din19(output_sum_19_7_reg_7084),
    .din20(output_sum_20_7_reg_7072),
    .din21(output_sum_21_7_reg_7060),
    .din22(output_sum_22_7_reg_7048),
    .din23(output_sum_23_7_reg_7036),
    .din24(output_sum_24_7_reg_7024),
    .din25(output_sum_25_7_reg_7012),
    .din26(output_sum_26_7_reg_7000),
    .din27(output_sum_27_7_reg_6988),
    .din28(output_sum_28_7_reg_6976),
    .din29(output_sum_29_7_reg_6964),
    .din30(output_sum_30_7_reg_6952),
    .din31(output_sum_31_7_reg_6940),
    .din32(trunc_ln109_reg_15857),
    .dout(tmp_41_fu_15032_p34)
);

infer_urem_15ns_10ns_15_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 15 ))
urem_15ns_10ns_15_19_1_U446(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln118_fu_15135_p2),
    .din1(grp_fu_15144_p1),
    .ce(1'b1),
    .dout(grp_fu_15144_p2)
);

infer_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U447(
    .din0(ap_phi_mux_output_sum_0_9_phi_fu_10975_p4),
    .din1(ap_phi_mux_output_sum_1_9_phi_fu_10963_p4),
    .din2(ap_phi_mux_output_sum_2_9_phi_fu_10951_p4),
    .din3(ap_phi_mux_output_sum_3_9_phi_fu_10939_p4),
    .din4(ap_phi_mux_output_sum_4_9_phi_fu_10927_p4),
    .din5(ap_phi_mux_output_sum_5_9_phi_fu_10915_p4),
    .din6(ap_phi_mux_output_sum_6_9_phi_fu_10903_p4),
    .din7(ap_phi_mux_output_sum_7_9_phi_fu_10891_p4),
    .din8(ap_phi_mux_output_sum_8_9_phi_fu_10879_p4),
    .din9(ap_phi_mux_output_sum_9_9_phi_fu_10867_p4),
    .din10(ap_phi_mux_output_sum_10_9_phi_fu_10855_p4),
    .din11(ap_phi_mux_output_sum_11_9_phi_fu_10843_p4),
    .din12(ap_phi_mux_output_sum_12_9_phi_fu_10831_p4),
    .din13(ap_phi_mux_output_sum_13_9_phi_fu_10819_p4),
    .din14(ap_phi_mux_output_sum_14_9_phi_fu_10807_p4),
    .din15(ap_phi_mux_output_sum_15_9_phi_fu_10795_p4),
    .din16(ap_phi_mux_output_sum_16_9_phi_fu_10783_p4),
    .din17(ap_phi_mux_output_sum_17_9_phi_fu_10771_p4),
    .din18(ap_phi_mux_output_sum_18_9_phi_fu_10759_p4),
    .din19(ap_phi_mux_output_sum_19_9_phi_fu_10747_p4),
    .din20(ap_phi_mux_output_sum_20_9_phi_fu_10735_p4),
    .din21(ap_phi_mux_output_sum_21_9_phi_fu_10723_p4),
    .din22(ap_phi_mux_output_sum_22_9_phi_fu_10711_p4),
    .din23(ap_phi_mux_output_sum_23_9_phi_fu_10699_p4),
    .din24(ap_phi_mux_output_sum_24_9_phi_fu_10687_p4),
    .din25(ap_phi_mux_output_sum_25_9_phi_fu_10675_p4),
    .din26(ap_phi_mux_output_sum_26_9_phi_fu_10663_p4),
    .din27(ap_phi_mux_output_sum_27_9_phi_fu_10651_p4),
    .din28(ap_phi_mux_output_sum_28_9_phi_fu_10639_p4),
    .din29(ap_phi_mux_output_sum_29_9_phi_fu_10627_p4),
    .din30(ap_phi_mux_output_sum_30_9_phi_fu_10615_p4),
    .din31(ap_phi_mux_output_sum_31_9_phi_fu_10603_p4),
    .din32(trunc_ln117_reg_15881_pp2_iter15_reg),
    .dout(tmp_fu_15159_p34)
);

infer_mac_muladd_5ns_6ns_6s_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 10 ))
mac_muladd_5ns_6ns_6s_10_4_1_U448(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15343_p0),
    .din1(grp_fu_15343_p1),
    .din2(add_ln83_fu_14637_p2),
    .ce(1'b1),
    .dout(grp_fu_15343_p3)
);

infer_mac_muladd_5ns_6ns_5ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
mac_muladd_5ns_6ns_5ns_10_4_1_U449(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15352_p0),
    .din1(grp_fu_15352_p1),
    .din2(grp_fu_15352_p2),
    .ce(1'b1),
    .dout(grp_fu_15352_p3)
);

infer_mul_mul_15ns_17ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
mul_mul_15ns_17ns_31_4_1_U450(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15360_p0),
    .din1(grp_fu_15360_p1),
    .ce(1'b1),
    .dout(grp_fu_15360_p2)
);

infer_mul_mul_15ns_17ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
mul_mul_15ns_17ns_31_4_1_U451(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15367_p0),
    .din1(grp_fu_15367_p1),
    .ce(1'b1),
    .dout(grp_fu_15367_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state31)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state31)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp2_flush_enable)) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter16 <= ap_enable_reg_pp2_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter16_state59)) begin
                ap_enable_reg_pp2_iter17 <= ap_enable_reg_pp2_iter15;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter17 <= ap_enable_reg_pp2_iter16;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter18 <= ap_enable_reg_pp2_iter17;
        end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter18 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'd0 == and_ln49_fu_15264_p2))) begin
        ap_phi_reg_pp2_iter18_empty_78_reg_14375 <= tmp_reg_15900;
    end else if ((((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter17 == 1'b1) & (1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        ap_phi_reg_pp2_iter18_empty_78_reg_14375 <= 32'd0;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter18_empty_78_reg_14375 <= ap_phi_reg_pp2_iter17_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        i_reg_2255 <= select_ln77_2_reg_15389;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_2255 <= 5'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ii_reg_2650 <= add_ln80_fu_15338_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ii_reg_2650 <= 5'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        iii_1_reg_10588 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln115_fu_15121_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        iii_1_reg_10588 <= add_ln115_fu_15115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        iii_2_reg_6928 <= add_ln107_reg_15847;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        iii_2_reg_6928 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln87_fu_14663_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        iii_reg_2661 <= add_ln87_fu_14657_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        iii_reg_2661 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        indvar_flatten106_reg_2244 <= add_ln77_reg_15374;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten106_reg_2244 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten98_reg_6320 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        indvar_flatten98_reg_6320 <= add_ln92_reg_15433;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten_reg_6343 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        indvar_flatten_reg_6343 <= select_ln95_9_fu_15108_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        if ((trunc_ln100_1_reg_15499 == 6'd63)) begin
            input_val_reg_6730 <= input_63_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd62)) begin
            input_val_reg_6730 <= input_62_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd61)) begin
            input_val_reg_6730 <= input_61_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd60)) begin
            input_val_reg_6730 <= input_60_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd59)) begin
            input_val_reg_6730 <= input_59_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd58)) begin
            input_val_reg_6730 <= input_58_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd57)) begin
            input_val_reg_6730 <= input_57_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd56)) begin
            input_val_reg_6730 <= input_56_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd55)) begin
            input_val_reg_6730 <= input_55_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd54)) begin
            input_val_reg_6730 <= input_54_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd53)) begin
            input_val_reg_6730 <= input_53_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd52)) begin
            input_val_reg_6730 <= input_52_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd51)) begin
            input_val_reg_6730 <= input_51_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd50)) begin
            input_val_reg_6730 <= input_50_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd49)) begin
            input_val_reg_6730 <= input_49_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd48)) begin
            input_val_reg_6730 <= input_48_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd47)) begin
            input_val_reg_6730 <= input_47_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd46)) begin
            input_val_reg_6730 <= input_46_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd45)) begin
            input_val_reg_6730 <= input_45_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd44)) begin
            input_val_reg_6730 <= input_44_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd43)) begin
            input_val_reg_6730 <= input_43_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd42)) begin
            input_val_reg_6730 <= input_42_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd41)) begin
            input_val_reg_6730 <= input_41_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd40)) begin
            input_val_reg_6730 <= input_40_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd39)) begin
            input_val_reg_6730 <= input_39_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd38)) begin
            input_val_reg_6730 <= input_38_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd37)) begin
            input_val_reg_6730 <= input_37_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd36)) begin
            input_val_reg_6730 <= input_36_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd35)) begin
            input_val_reg_6730 <= input_35_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd34)) begin
            input_val_reg_6730 <= input_34_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd33)) begin
            input_val_reg_6730 <= input_33_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd32)) begin
            input_val_reg_6730 <= input_32_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd31)) begin
            input_val_reg_6730 <= input_31_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd30)) begin
            input_val_reg_6730 <= input_30_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd29)) begin
            input_val_reg_6730 <= input_29_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd28)) begin
            input_val_reg_6730 <= input_28_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd27)) begin
            input_val_reg_6730 <= input_27_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd26)) begin
            input_val_reg_6730 <= input_26_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd25)) begin
            input_val_reg_6730 <= input_25_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd24)) begin
            input_val_reg_6730 <= input_24_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd23)) begin
            input_val_reg_6730 <= input_23_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd22)) begin
            input_val_reg_6730 <= input_22_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd21)) begin
            input_val_reg_6730 <= input_21_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd20)) begin
            input_val_reg_6730 <= input_20_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd19)) begin
            input_val_reg_6730 <= input_19_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd18)) begin
            input_val_reg_6730 <= input_18_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd17)) begin
            input_val_reg_6730 <= input_17_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd16)) begin
            input_val_reg_6730 <= input_16_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd15)) begin
            input_val_reg_6730 <= input_15_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd14)) begin
            input_val_reg_6730 <= input_14_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd13)) begin
            input_val_reg_6730 <= input_13_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd12)) begin
            input_val_reg_6730 <= input_12_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd11)) begin
            input_val_reg_6730 <= input_11_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd10)) begin
            input_val_reg_6730 <= input_10_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd9)) begin
            input_val_reg_6730 <= input_9_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd8)) begin
            input_val_reg_6730 <= input_8_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd7)) begin
            input_val_reg_6730 <= input_7_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd6)) begin
            input_val_reg_6730 <= input_6_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd5)) begin
            input_val_reg_6730 <= input_5_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd4)) begin
            input_val_reg_6730 <= input_4_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd3)) begin
            input_val_reg_6730 <= input_3_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd2)) begin
            input_val_reg_6730 <= input_2_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd1)) begin
            input_val_reg_6730 <= input_1_q0;
        end else if ((trunc_ln100_1_reg_15499 == 6'd0)) begin
            input_val_reg_6730 <= input_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iv_reg_6331 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        iv_reg_6331 <= select_ln92_8_reg_15469;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_0_2_reg_3013 <= ap_phi_mux_output_sum_0_3_phi_fu_6221_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_0_2_reg_3013 <= output_sum_0_1_reg_2638;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_0_6_reg_6707 <= output_sum_0_2_reg_3013;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_0_6_reg_6707 <= output_sum_0_73_reg_7312;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_0_73_reg_7312 <= ap_phi_mux_output_sum_0_84_phi_fu_10490_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_0_73_reg_7312 <= output_sum_0_6_reg_6707;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_0_9_reg_10971 <= output_sum_0_6_reg_6707;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_0_9_reg_10971 <= ap_phi_mux_output_sum_0_11_phi_fu_14273_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_10_2_reg_2903 <= ap_phi_mux_output_sum_10_3_phi_fu_5191_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_10_2_reg_2903 <= output_sum_10_1_reg_2518;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_10_6_reg_6597 <= output_sum_10_2_reg_2903;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_10_6_reg_6597 <= output_sum_10_7_reg_7192;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_10_7_reg_7192 <= ap_phi_mux_output_sum_10_8_phi_fu_9470_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_10_7_reg_7192 <= output_sum_10_6_reg_6597;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_10_9_reg_10851 <= output_sum_10_6_reg_6597;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_10_9_reg_10851 <= ap_phi_mux_output_sum_10_11_phi_fu_13213_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_11_2_reg_2892 <= ap_phi_mux_output_sum_11_3_phi_fu_5088_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_11_2_reg_2892 <= output_sum_11_1_reg_2506;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_11_6_reg_6586 <= output_sum_11_2_reg_2892;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_11_6_reg_6586 <= output_sum_11_7_reg_7180;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_11_7_reg_7180 <= ap_phi_mux_output_sum_11_8_phi_fu_9368_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_11_7_reg_7180 <= output_sum_11_6_reg_6586;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_11_9_reg_10839 <= output_sum_11_6_reg_6586;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_11_9_reg_10839 <= ap_phi_mux_output_sum_11_11_phi_fu_13107_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_12_2_reg_2881 <= ap_phi_mux_output_sum_12_3_phi_fu_4985_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_12_2_reg_2881 <= output_sum_12_1_reg_2494;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_12_6_reg_6575 <= output_sum_12_2_reg_2881;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_12_6_reg_6575 <= output_sum_12_7_reg_7168;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_12_7_reg_7168 <= ap_phi_mux_output_sum_12_8_phi_fu_9266_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_12_7_reg_7168 <= output_sum_12_6_reg_6575;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_12_9_reg_10827 <= output_sum_12_6_reg_6575;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_12_9_reg_10827 <= ap_phi_mux_output_sum_12_11_phi_fu_13001_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_13_2_reg_2870 <= ap_phi_mux_output_sum_13_3_phi_fu_4882_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_13_2_reg_2870 <= output_sum_13_1_reg_2482;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_13_6_reg_6564 <= output_sum_13_2_reg_2870;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_13_6_reg_6564 <= output_sum_13_7_reg_7156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_13_7_reg_7156 <= ap_phi_mux_output_sum_13_8_phi_fu_9164_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_13_7_reg_7156 <= output_sum_13_6_reg_6564;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_13_9_reg_10815 <= output_sum_13_6_reg_6564;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_13_9_reg_10815 <= ap_phi_mux_output_sum_13_11_phi_fu_12895_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_14_2_reg_2859 <= ap_phi_mux_output_sum_14_3_phi_fu_4779_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_14_2_reg_2859 <= output_sum_14_1_reg_2470;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_14_6_reg_6553 <= output_sum_14_2_reg_2859;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_14_6_reg_6553 <= output_sum_14_7_reg_7144;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_14_7_reg_7144 <= ap_phi_mux_output_sum_14_8_phi_fu_9062_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_14_7_reg_7144 <= output_sum_14_6_reg_6553;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_14_9_reg_10803 <= output_sum_14_6_reg_6553;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_14_9_reg_10803 <= ap_phi_mux_output_sum_14_11_phi_fu_12789_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_15_2_reg_2848 <= ap_phi_mux_output_sum_15_3_phi_fu_4676_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_15_2_reg_2848 <= output_sum_15_1_reg_2458;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_15_6_reg_6542 <= output_sum_15_2_reg_2848;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_15_6_reg_6542 <= output_sum_15_7_reg_7132;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_15_7_reg_7132 <= ap_phi_mux_output_sum_15_8_phi_fu_8960_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_15_7_reg_7132 <= output_sum_15_6_reg_6542;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_15_9_reg_10791 <= output_sum_15_6_reg_6542;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_15_9_reg_10791 <= ap_phi_mux_output_sum_15_11_phi_fu_12683_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_16_2_reg_2837 <= ap_phi_mux_output_sum_16_3_phi_fu_4573_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_16_2_reg_2837 <= output_sum_16_1_reg_2446;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_16_6_reg_6531 <= output_sum_16_2_reg_2837;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_16_6_reg_6531 <= output_sum_16_7_reg_7120;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_16_7_reg_7120 <= ap_phi_mux_output_sum_16_8_phi_fu_8858_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_16_7_reg_7120 <= output_sum_16_6_reg_6531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_16_9_reg_10779 <= output_sum_16_6_reg_6531;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_16_9_reg_10779 <= ap_phi_mux_output_sum_16_11_phi_fu_12577_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_17_2_reg_2826 <= ap_phi_mux_output_sum_17_3_phi_fu_4470_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_17_2_reg_2826 <= output_sum_17_1_reg_2434;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_17_6_reg_6520 <= output_sum_17_2_reg_2826;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_17_6_reg_6520 <= output_sum_17_7_reg_7108;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_17_7_reg_7108 <= ap_phi_mux_output_sum_17_8_phi_fu_8756_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_17_7_reg_7108 <= output_sum_17_6_reg_6520;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_17_9_reg_10767 <= output_sum_17_6_reg_6520;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_17_9_reg_10767 <= ap_phi_mux_output_sum_17_11_phi_fu_12471_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_18_2_reg_2815 <= ap_phi_mux_output_sum_18_3_phi_fu_4367_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_18_2_reg_2815 <= output_sum_18_1_reg_2422;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_18_6_reg_6509 <= output_sum_18_2_reg_2815;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_18_6_reg_6509 <= output_sum_18_7_reg_7096;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_18_7_reg_7096 <= ap_phi_mux_output_sum_18_8_phi_fu_8654_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_18_7_reg_7096 <= output_sum_18_6_reg_6509;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_18_9_reg_10755 <= output_sum_18_6_reg_6509;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_18_9_reg_10755 <= ap_phi_mux_output_sum_18_11_phi_fu_12365_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_19_2_reg_2804 <= ap_phi_mux_output_sum_19_3_phi_fu_4264_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_19_2_reg_2804 <= output_sum_19_1_reg_2410;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_19_6_reg_6498 <= output_sum_19_2_reg_2804;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_19_6_reg_6498 <= output_sum_19_7_reg_7084;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_19_7_reg_7084 <= ap_phi_mux_output_sum_19_8_phi_fu_8552_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_19_7_reg_7084 <= output_sum_19_6_reg_6498;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_19_9_reg_10743 <= output_sum_19_6_reg_6498;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_19_9_reg_10743 <= ap_phi_mux_output_sum_19_11_phi_fu_12259_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_1_2_reg_3002 <= ap_phi_mux_output_sum_1_3_phi_fu_6118_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_1_2_reg_3002 <= output_sum_1_1_reg_2626;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_1_6_reg_6696 <= output_sum_1_2_reg_3002;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_1_6_reg_6696 <= output_sum_1_7_reg_7300;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_1_7_reg_7300 <= ap_phi_mux_output_sum_1_8_phi_fu_10388_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_1_7_reg_7300 <= output_sum_1_6_reg_6696;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_1_9_reg_10959 <= output_sum_1_6_reg_6696;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_1_9_reg_10959 <= ap_phi_mux_output_sum_1_11_phi_fu_14167_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_20_2_reg_2793 <= ap_phi_mux_output_sum_20_3_phi_fu_4161_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_20_2_reg_2793 <= output_sum_20_1_reg_2398;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_20_6_reg_6487 <= output_sum_20_2_reg_2793;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_20_6_reg_6487 <= output_sum_20_7_reg_7072;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_20_7_reg_7072 <= ap_phi_mux_output_sum_20_8_phi_fu_8450_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_20_7_reg_7072 <= output_sum_20_6_reg_6487;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_20_9_reg_10731 <= output_sum_20_6_reg_6487;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_20_9_reg_10731 <= ap_phi_mux_output_sum_20_11_phi_fu_12153_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_21_2_reg_2782 <= ap_phi_mux_output_sum_21_3_phi_fu_4058_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_21_2_reg_2782 <= output_sum_21_1_reg_2386;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_21_6_reg_6476 <= output_sum_21_2_reg_2782;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_21_6_reg_6476 <= output_sum_21_7_reg_7060;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_21_7_reg_7060 <= ap_phi_mux_output_sum_21_8_phi_fu_8348_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_21_7_reg_7060 <= output_sum_21_6_reg_6476;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_21_9_reg_10719 <= output_sum_21_6_reg_6476;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_21_9_reg_10719 <= ap_phi_mux_output_sum_21_11_phi_fu_12047_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_22_2_reg_2771 <= ap_phi_mux_output_sum_22_3_phi_fu_3955_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_22_2_reg_2771 <= output_sum_22_1_reg_2374;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_22_6_reg_6465 <= output_sum_22_2_reg_2771;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_22_6_reg_6465 <= output_sum_22_7_reg_7048;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_22_7_reg_7048 <= ap_phi_mux_output_sum_22_8_phi_fu_8246_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_22_7_reg_7048 <= output_sum_22_6_reg_6465;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_22_9_reg_10707 <= output_sum_22_6_reg_6465;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_22_9_reg_10707 <= ap_phi_mux_output_sum_22_11_phi_fu_11941_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_23_2_reg_2760 <= ap_phi_mux_output_sum_23_3_phi_fu_3852_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_23_2_reg_2760 <= output_sum_23_1_reg_2362;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_23_6_reg_6454 <= output_sum_23_2_reg_2760;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_23_6_reg_6454 <= output_sum_23_7_reg_7036;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_23_7_reg_7036 <= ap_phi_mux_output_sum_23_8_phi_fu_8144_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_23_7_reg_7036 <= output_sum_23_6_reg_6454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_23_9_reg_10695 <= output_sum_23_6_reg_6454;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_23_9_reg_10695 <= ap_phi_mux_output_sum_23_11_phi_fu_11835_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_24_2_reg_2749 <= ap_phi_mux_output_sum_24_3_phi_fu_3749_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_24_2_reg_2749 <= output_sum_24_1_reg_2350;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_24_6_reg_6443 <= output_sum_24_2_reg_2749;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_24_6_reg_6443 <= output_sum_24_7_reg_7024;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_24_7_reg_7024 <= ap_phi_mux_output_sum_24_8_phi_fu_8042_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_24_7_reg_7024 <= output_sum_24_6_reg_6443;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_24_9_reg_10683 <= output_sum_24_6_reg_6443;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_24_9_reg_10683 <= ap_phi_mux_output_sum_24_11_phi_fu_11729_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_25_2_reg_2738 <= ap_phi_mux_output_sum_25_3_phi_fu_3646_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_25_2_reg_2738 <= output_sum_25_1_reg_2338;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_25_6_reg_6432 <= output_sum_25_2_reg_2738;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_25_6_reg_6432 <= output_sum_25_7_reg_7012;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_25_7_reg_7012 <= ap_phi_mux_output_sum_25_8_phi_fu_7940_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_25_7_reg_7012 <= output_sum_25_6_reg_6432;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_25_9_reg_10671 <= output_sum_25_6_reg_6432;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_25_9_reg_10671 <= ap_phi_mux_output_sum_25_11_phi_fu_11623_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_26_2_reg_2727 <= ap_phi_mux_output_sum_26_3_phi_fu_3543_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_26_2_reg_2727 <= output_sum_26_1_reg_2326;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_26_6_reg_6421 <= output_sum_26_2_reg_2727;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_26_6_reg_6421 <= output_sum_26_7_reg_7000;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_26_7_reg_7000 <= ap_phi_mux_output_sum_26_8_phi_fu_7838_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_26_7_reg_7000 <= output_sum_26_6_reg_6421;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_26_9_reg_10659 <= output_sum_26_6_reg_6421;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_26_9_reg_10659 <= ap_phi_mux_output_sum_26_11_phi_fu_11517_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_27_2_reg_2716 <= ap_phi_mux_output_sum_27_3_phi_fu_3440_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_27_2_reg_2716 <= output_sum_27_1_reg_2314;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_27_6_reg_6410 <= output_sum_27_2_reg_2716;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_27_6_reg_6410 <= output_sum_27_7_reg_6988;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_27_7_reg_6988 <= ap_phi_mux_output_sum_27_8_phi_fu_7736_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_27_7_reg_6988 <= output_sum_27_6_reg_6410;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_27_9_reg_10647 <= output_sum_27_6_reg_6410;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_27_9_reg_10647 <= ap_phi_mux_output_sum_27_11_phi_fu_11411_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_28_2_reg_2705 <= ap_phi_mux_output_sum_28_3_phi_fu_3337_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_28_2_reg_2705 <= output_sum_28_1_reg_2302;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_28_6_reg_6399 <= output_sum_28_2_reg_2705;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_28_6_reg_6399 <= output_sum_28_7_reg_6976;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_28_7_reg_6976 <= ap_phi_mux_output_sum_28_8_phi_fu_7634_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_28_7_reg_6976 <= output_sum_28_6_reg_6399;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_28_9_reg_10635 <= output_sum_28_6_reg_6399;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_28_9_reg_10635 <= ap_phi_mux_output_sum_28_11_phi_fu_11305_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_29_2_reg_2694 <= ap_phi_mux_output_sum_29_3_phi_fu_3234_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_29_2_reg_2694 <= output_sum_29_1_reg_2290;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_29_6_reg_6388 <= output_sum_29_2_reg_2694;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_29_6_reg_6388 <= output_sum_29_7_reg_6964;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_29_7_reg_6964 <= ap_phi_mux_output_sum_29_8_phi_fu_7532_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_29_7_reg_6964 <= output_sum_29_6_reg_6388;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_29_9_reg_10623 <= output_sum_29_6_reg_6388;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_29_9_reg_10623 <= ap_phi_mux_output_sum_29_11_phi_fu_11199_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_2_2_reg_2991 <= ap_phi_mux_output_sum_2_3_phi_fu_6015_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_2_2_reg_2991 <= output_sum_2_1_reg_2614;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_2_6_reg_6685 <= output_sum_2_2_reg_2991;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_2_6_reg_6685 <= output_sum_2_7_reg_7288;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_2_7_reg_7288 <= ap_phi_mux_output_sum_2_8_phi_fu_10286_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_2_7_reg_7288 <= output_sum_2_6_reg_6685;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_2_9_reg_10947 <= output_sum_2_6_reg_6685;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_2_9_reg_10947 <= ap_phi_mux_output_sum_2_11_phi_fu_14061_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_30_2_reg_2683 <= ap_phi_mux_output_sum_30_3_phi_fu_3131_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_30_2_reg_2683 <= output_sum_30_1_reg_2278;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_30_6_reg_6377 <= output_sum_30_2_reg_2683;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_30_6_reg_6377 <= output_sum_30_7_reg_6952;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_30_7_reg_6952 <= ap_phi_mux_output_sum_30_8_phi_fu_7430_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_30_7_reg_6952 <= output_sum_30_6_reg_6377;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_30_9_reg_10611 <= output_sum_30_6_reg_6377;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_30_9_reg_10611 <= ap_phi_mux_output_sum_30_11_phi_fu_11093_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_31_2_reg_2672 <= ap_phi_mux_output_sum_31_3_phi_fu_3028_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_31_2_reg_2672 <= output_sum_31_1_reg_2266;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_31_6_reg_6366 <= output_sum_31_2_reg_2672;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_31_6_reg_6366 <= output_sum_31_7_reg_6940;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_31_7_reg_6940 <= ap_phi_mux_output_sum_31_8_phi_fu_7328_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_31_7_reg_6940 <= output_sum_31_6_reg_6366;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_31_9_reg_10599 <= output_sum_31_6_reg_6366;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_31_9_reg_10599 <= ap_phi_mux_output_sum_31_11_phi_fu_10987_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_3_2_reg_2980 <= ap_phi_mux_output_sum_3_3_phi_fu_5912_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_3_2_reg_2980 <= output_sum_3_1_reg_2602;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_3_6_reg_6674 <= output_sum_3_2_reg_2980;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_3_6_reg_6674 <= output_sum_3_7_reg_7276;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_3_7_reg_7276 <= ap_phi_mux_output_sum_3_8_phi_fu_10184_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_3_7_reg_7276 <= output_sum_3_6_reg_6674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_3_9_reg_10935 <= output_sum_3_6_reg_6674;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_3_9_reg_10935 <= ap_phi_mux_output_sum_3_11_phi_fu_13955_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_4_2_reg_2969 <= ap_phi_mux_output_sum_4_3_phi_fu_5809_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_4_2_reg_2969 <= output_sum_4_1_reg_2590;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_4_6_reg_6663 <= output_sum_4_2_reg_2969;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_4_6_reg_6663 <= output_sum_4_7_reg_7264;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_4_7_reg_7264 <= ap_phi_mux_output_sum_4_8_phi_fu_10082_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_4_7_reg_7264 <= output_sum_4_6_reg_6663;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_4_9_reg_10923 <= output_sum_4_6_reg_6663;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_4_9_reg_10923 <= ap_phi_mux_output_sum_4_11_phi_fu_13849_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_5_2_reg_2958 <= ap_phi_mux_output_sum_5_3_phi_fu_5706_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_5_2_reg_2958 <= output_sum_5_1_reg_2578;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_5_6_reg_6652 <= output_sum_5_2_reg_2958;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_5_6_reg_6652 <= output_sum_5_7_reg_7252;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_5_7_reg_7252 <= ap_phi_mux_output_sum_5_8_phi_fu_9980_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_5_7_reg_7252 <= output_sum_5_6_reg_6652;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_5_9_reg_10911 <= output_sum_5_6_reg_6652;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_5_9_reg_10911 <= ap_phi_mux_output_sum_5_11_phi_fu_13743_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_6_2_reg_2947 <= ap_phi_mux_output_sum_6_3_phi_fu_5603_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_6_2_reg_2947 <= output_sum_6_1_reg_2566;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_6_6_reg_6641 <= output_sum_6_2_reg_2947;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_6_6_reg_6641 <= output_sum_6_7_reg_7240;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_6_7_reg_7240 <= ap_phi_mux_output_sum_6_8_phi_fu_9878_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_6_7_reg_7240 <= output_sum_6_6_reg_6641;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_6_9_reg_10899 <= output_sum_6_6_reg_6641;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_6_9_reg_10899 <= ap_phi_mux_output_sum_6_11_phi_fu_13637_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_7_2_reg_2936 <= ap_phi_mux_output_sum_7_3_phi_fu_5500_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_7_2_reg_2936 <= output_sum_7_1_reg_2554;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_7_6_reg_6630 <= output_sum_7_2_reg_2936;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_7_6_reg_6630 <= output_sum_7_7_reg_7228;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_7_7_reg_7228 <= ap_phi_mux_output_sum_7_8_phi_fu_9776_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_7_7_reg_7228 <= output_sum_7_6_reg_6630;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_7_9_reg_10887 <= output_sum_7_6_reg_6630;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_7_9_reg_10887 <= ap_phi_mux_output_sum_7_11_phi_fu_13531_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_8_2_reg_2925 <= ap_phi_mux_output_sum_8_3_phi_fu_5397_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_8_2_reg_2925 <= output_sum_8_1_reg_2542;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_8_6_reg_6619 <= output_sum_8_2_reg_2925;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_8_6_reg_6619 <= output_sum_8_7_reg_7216;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_8_7_reg_7216 <= ap_phi_mux_output_sum_8_8_phi_fu_9674_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_8_7_reg_7216 <= output_sum_8_6_reg_6619;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_8_9_reg_10875 <= output_sum_8_6_reg_6619;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_8_9_reg_10875 <= ap_phi_mux_output_sum_8_11_phi_fu_13425_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln87_reg_15420 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_sum_9_2_reg_2914 <= ap_phi_mux_output_sum_9_3_phi_fu_5294_p64;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_sum_9_2_reg_2914 <= output_sum_9_1_reg_2530;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_sum_9_6_reg_6608 <= output_sum_9_2_reg_2914;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        output_sum_9_6_reg_6608 <= output_sum_9_7_reg_7204;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        output_sum_9_7_reg_7204 <= ap_phi_mux_output_sum_9_8_phi_fu_9572_p64;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        output_sum_9_7_reg_7204 <= output_sum_9_6_reg_6608;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
        output_sum_9_9_reg_10863 <= output_sum_9_6_reg_6608;
    end else if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_sum_9_9_reg_10863 <= ap_phi_mux_output_sum_9_11_phi_fu_13319_p66;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        v_reg_6355 <= 3'd7;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        v_reg_6355 <= select_ln95_7_reg_15454;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        vi_reg_6718 <= 3'd7;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        vi_reg_6718 <= add_ln104_reg_15823;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        add_ln104_reg_15823 <= add_ln104_fu_14980_p2;
        shl_ln2_reg_15828[13 : 5] <= shl_ln2_fu_14993_p4[13 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        add_ln107_reg_15847 <= add_ln107_fu_15022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln77_reg_15374 <= add_ln77_fu_14590_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln92_reg_15433 <= add_ln92_fu_14678_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd0))) begin
        and_ln92_reg_15449 <= and_ln92_fu_14758_p2;
        icmp_ln95_reg_15442 <= icmp_ln95_fu_14724_p2;
        select_ln95_7_reg_15454 <= select_ln95_7_fu_14798_p3;
        select_ln95_8_reg_15464 <= select_ln95_8_fu_14825_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter9 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter10_empty_78_reg_14375 <= ap_phi_reg_pp2_iter9_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter10 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter11_empty_78_reg_14375 <= ap_phi_reg_pp2_iter10_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter12_empty_78_reg_14375 <= ap_phi_reg_pp2_iter11_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter12 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter13_empty_78_reg_14375 <= ap_phi_reg_pp2_iter12_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter13 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter14_empty_78_reg_14375 <= ap_phi_reg_pp2_iter13_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter15_empty_78_reg_14375 <= ap_phi_reg_pp2_iter14_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter16_empty_78_reg_14375 <= ap_phi_reg_pp2_iter15_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter16 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter17_empty_78_reg_14375 <= ap_phi_reg_pp2_iter16_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_empty_78_reg_14375 <= ap_phi_reg_pp2_iter0_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter2_empty_78_reg_14375 <= ap_phi_reg_pp2_iter1_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter3_empty_78_reg_14375 <= ap_phi_reg_pp2_iter2_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter4_empty_78_reg_14375 <= ap_phi_reg_pp2_iter3_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter5_empty_78_reg_14375 <= ap_phi_reg_pp2_iter4_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter6_empty_78_reg_14375 <= ap_phi_reg_pp2_iter5_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter6 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter7_empty_78_reg_14375 <= ap_phi_reg_pp2_iter6_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter8_empty_78_reg_14375 <= ap_phi_reg_pp2_iter7_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter8 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter9_empty_78_reg_14375 <= ap_phi_reg_pp2_iter8_empty_78_reg_14375;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln107_reg_15833 <= icmp_ln107_fu_15002_p2;
        icmp_ln107_reg_15833_pp1_iter1_reg <= icmp_ln107_reg_15833;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln115_reg_15877 <= icmp_ln115_fu_15121_p2;
        icmp_ln115_reg_15877_pp2_iter1_reg <= icmp_ln115_reg_15877;
        trunc_ln117_reg_15881_pp2_iter1_reg <= trunc_ln117_reg_15881;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        icmp_ln115_reg_15877_pp2_iter10_reg <= icmp_ln115_reg_15877_pp2_iter9_reg;
        icmp_ln115_reg_15877_pp2_iter11_reg <= icmp_ln115_reg_15877_pp2_iter10_reg;
        icmp_ln115_reg_15877_pp2_iter12_reg <= icmp_ln115_reg_15877_pp2_iter11_reg;
        icmp_ln115_reg_15877_pp2_iter13_reg <= icmp_ln115_reg_15877_pp2_iter12_reg;
        icmp_ln115_reg_15877_pp2_iter14_reg <= icmp_ln115_reg_15877_pp2_iter13_reg;
        icmp_ln115_reg_15877_pp2_iter15_reg <= icmp_ln115_reg_15877_pp2_iter14_reg;
        icmp_ln115_reg_15877_pp2_iter16_reg <= icmp_ln115_reg_15877_pp2_iter15_reg;
        icmp_ln115_reg_15877_pp2_iter2_reg <= icmp_ln115_reg_15877_pp2_iter1_reg;
        icmp_ln115_reg_15877_pp2_iter3_reg <= icmp_ln115_reg_15877_pp2_iter2_reg;
        icmp_ln115_reg_15877_pp2_iter4_reg <= icmp_ln115_reg_15877_pp2_iter3_reg;
        icmp_ln115_reg_15877_pp2_iter5_reg <= icmp_ln115_reg_15877_pp2_iter4_reg;
        icmp_ln115_reg_15877_pp2_iter6_reg <= icmp_ln115_reg_15877_pp2_iter5_reg;
        icmp_ln115_reg_15877_pp2_iter7_reg <= icmp_ln115_reg_15877_pp2_iter6_reg;
        icmp_ln115_reg_15877_pp2_iter8_reg <= icmp_ln115_reg_15877_pp2_iter7_reg;
        icmp_ln115_reg_15877_pp2_iter9_reg <= icmp_ln115_reg_15877_pp2_iter8_reg;
        trunc_ln117_reg_15881_pp2_iter10_reg <= trunc_ln117_reg_15881_pp2_iter9_reg;
        trunc_ln117_reg_15881_pp2_iter11_reg <= trunc_ln117_reg_15881_pp2_iter10_reg;
        trunc_ln117_reg_15881_pp2_iter12_reg <= trunc_ln117_reg_15881_pp2_iter11_reg;
        trunc_ln117_reg_15881_pp2_iter13_reg <= trunc_ln117_reg_15881_pp2_iter12_reg;
        trunc_ln117_reg_15881_pp2_iter14_reg <= trunc_ln117_reg_15881_pp2_iter13_reg;
        trunc_ln117_reg_15881_pp2_iter15_reg <= trunc_ln117_reg_15881_pp2_iter14_reg;
        trunc_ln117_reg_15881_pp2_iter16_reg <= trunc_ln117_reg_15881_pp2_iter15_reg;
        trunc_ln117_reg_15881_pp2_iter2_reg <= trunc_ln117_reg_15881_pp2_iter1_reg;
        trunc_ln117_reg_15881_pp2_iter3_reg <= trunc_ln117_reg_15881_pp2_iter2_reg;
        trunc_ln117_reg_15881_pp2_iter4_reg <= trunc_ln117_reg_15881_pp2_iter3_reg;
        trunc_ln117_reg_15881_pp2_iter5_reg <= trunc_ln117_reg_15881_pp2_iter4_reg;
        trunc_ln117_reg_15881_pp2_iter6_reg <= trunc_ln117_reg_15881_pp2_iter5_reg;
        trunc_ln117_reg_15881_pp2_iter7_reg <= trunc_ln117_reg_15881_pp2_iter6_reg;
        trunc_ln117_reg_15881_pp2_iter8_reg <= trunc_ln117_reg_15881_pp2_iter7_reg;
        trunc_ln117_reg_15881_pp2_iter9_reg <= trunc_ln117_reg_15881_pp2_iter8_reg;
        trunc_ln_reg_15896_pp2_iter10_reg <= trunc_ln_reg_15896_pp2_iter9_reg;
        trunc_ln_reg_15896_pp2_iter11_reg <= trunc_ln_reg_15896_pp2_iter10_reg;
        trunc_ln_reg_15896_pp2_iter12_reg <= trunc_ln_reg_15896_pp2_iter11_reg;
        trunc_ln_reg_15896_pp2_iter13_reg <= trunc_ln_reg_15896_pp2_iter12_reg;
        trunc_ln_reg_15896_pp2_iter14_reg <= trunc_ln_reg_15896_pp2_iter13_reg;
        trunc_ln_reg_15896_pp2_iter15_reg <= trunc_ln_reg_15896_pp2_iter14_reg;
        trunc_ln_reg_15896_pp2_iter16_reg <= trunc_ln_reg_15896_pp2_iter15_reg;
        trunc_ln_reg_15896_pp2_iter17_reg <= trunc_ln_reg_15896_pp2_iter16_reg;
        trunc_ln_reg_15896_pp2_iter4_reg <= trunc_ln_reg_15896;
        trunc_ln_reg_15896_pp2_iter5_reg <= trunc_ln_reg_15896_pp2_iter4_reg;
        trunc_ln_reg_15896_pp2_iter6_reg <= trunc_ln_reg_15896_pp2_iter5_reg;
        trunc_ln_reg_15896_pp2_iter7_reg <= trunc_ln_reg_15896_pp2_iter6_reg;
        trunc_ln_reg_15896_pp2_iter8_reg <= trunc_ln_reg_15896_pp2_iter7_reg;
        trunc_ln_reg_15896_pp2_iter9_reg <= trunc_ln_reg_15896_pp2_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln87_reg_15420 <= icmp_ln87_fu_14663_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln107_reg_15833 == 1'd0) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        mul_reg_15852 <= grp_fu_3268_p_dout0;
        trunc_ln109_reg_15857 <= trunc_ln109_fu_15028_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        output_sum_0_1_reg_2638 <= output_sum_0_9_reg_10971;
        output_sum_10_1_reg_2518 <= output_sum_10_9_reg_10851;
        output_sum_11_1_reg_2506 <= output_sum_11_9_reg_10839;
        output_sum_12_1_reg_2494 <= output_sum_12_9_reg_10827;
        output_sum_13_1_reg_2482 <= output_sum_13_9_reg_10815;
        output_sum_14_1_reg_2470 <= output_sum_14_9_reg_10803;
        output_sum_15_1_reg_2458 <= output_sum_15_9_reg_10791;
        output_sum_16_1_reg_2446 <= output_sum_16_9_reg_10779;
        output_sum_17_1_reg_2434 <= output_sum_17_9_reg_10767;
        output_sum_18_1_reg_2422 <= output_sum_18_9_reg_10755;
        output_sum_19_1_reg_2410 <= output_sum_19_9_reg_10743;
        output_sum_1_1_reg_2626 <= output_sum_1_9_reg_10959;
        output_sum_20_1_reg_2398 <= output_sum_20_9_reg_10731;
        output_sum_21_1_reg_2386 <= output_sum_21_9_reg_10719;
        output_sum_22_1_reg_2374 <= output_sum_22_9_reg_10707;
        output_sum_23_1_reg_2362 <= output_sum_23_9_reg_10695;
        output_sum_24_1_reg_2350 <= output_sum_24_9_reg_10683;
        output_sum_25_1_reg_2338 <= output_sum_25_9_reg_10671;
        output_sum_26_1_reg_2326 <= output_sum_26_9_reg_10659;
        output_sum_27_1_reg_2314 <= output_sum_27_9_reg_10647;
        output_sum_28_1_reg_2302 <= output_sum_28_9_reg_10635;
        output_sum_29_1_reg_2290 <= output_sum_29_9_reg_10623;
        output_sum_2_1_reg_2614 <= output_sum_2_9_reg_10947;
        output_sum_30_1_reg_2278 <= output_sum_30_9_reg_10611;
        output_sum_31_1_reg_2266 <= output_sum_31_9_reg_10599;
        output_sum_3_1_reg_2602 <= output_sum_3_9_reg_10935;
        output_sum_4_1_reg_2590 <= output_sum_4_9_reg_10923;
        output_sum_5_1_reg_2578 <= output_sum_5_9_reg_10911;
        output_sum_6_1_reg_2566 <= output_sum_6_9_reg_10899;
        output_sum_7_1_reg_2554 <= output_sum_7_9_reg_10887;
        output_sum_8_1_reg_2542 <= output_sum_8_9_reg_10875;
        output_sum_9_1_reg_2530 <= output_sum_9_9_reg_10863;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln77_fu_14596_p2 == 1'd0))) begin
        select_ln77_2_reg_15389 <= select_ln77_2_fu_14622_p3;
        select_ln77_reg_15382 <= select_ln77_fu_14608_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        select_ln92_8_reg_15469 <= select_ln92_8_fu_14839_p3;
        select_ln95_reg_15479 <= select_ln95_fu_14858_p3;
        trunc_ln100_reg_15484 <= trunc_ln100_fu_14866_p1;
        trunc_ln92_reg_15474 <= trunc_ln92_fu_14850_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shl_ln_reg_15410[14 : 5] <= shl_ln_fu_14650_p3[14 : 5];
        trunc_ln83_cast6_reg_15405[4 : 0] <= trunc_ln83_cast6_fu_14647_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_15877_pp2_iter15_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_reg_15900 <= tmp_fu_15159_p34;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        trunc_ln100_1_reg_15499 <= {{grp_fu_15360_p2[29:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln115_fu_15121_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        trunc_ln117_reg_15881 <= trunc_ln117_fu_15131_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln87_fu_14663_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln89_reg_15429 <= trunc_ln89_fu_14674_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_15877_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        trunc_ln_reg_15896 <= {{grp_fu_15367_p2[29:24]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln87_fu_14663_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln107_reg_15833 == 1'd1) & (1'b0 == ap_block_pp1_stage4_subdone))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter16 == 1'b1) & (ap_enable_reg_pp2_iter15 == 1'b0))) begin
        ap_condition_pp2_exit_iter16_state59 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter16_state59 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln115_fu_15121_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
        ap_condition_pp2_flush_enable = 1'b1;
    end else begin
        ap_condition_pp2_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln77_fu_14596_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b0) & (ap_enable_reg_pp2_iter17 == 1'b0) & (ap_enable_reg_pp2_iter16 == 1'b0) & (ap_enable_reg_pp2_iter15 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln107_reg_15833 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_iii_2_phi_fu_6932_p4 = add_ln107_reg_15847;
    end else begin
        ap_phi_mux_iii_2_phi_fu_6932_p4 = iii_2_reg_6928;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_0_11_phi_fu_14273_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_0_11_phi_fu_14273_p66 = output_sum_0_9_reg_10971;
    end else begin
        ap_phi_mux_output_sum_0_11_phi_fu_14273_p66 = ap_phi_reg_pp2_iter17_output_sum_0_11_reg_14269;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_0_3_phi_fu_6221_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_0_3_phi_fu_6221_p64 = output_sum_0_2_reg_3013;
    end else begin
        ap_phi_mux_output_sum_0_3_phi_fu_6221_p64 = ap_phi_reg_pp0_iter1_output_sum_0_3_reg_6217;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_0_84_phi_fu_10490_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_0_84_phi_fu_10490_p64 = output_sum_0_73_reg_7312;
    end else begin
        ap_phi_mux_output_sum_0_84_phi_fu_10490_p64 = ap_phi_reg_pp1_iter1_output_sum_0_84_reg_10486;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_0_9_phi_fu_10975_p4 = ap_phi_mux_output_sum_0_11_phi_fu_14273_p66;
    end else begin
        ap_phi_mux_output_sum_0_9_phi_fu_10975_p4 = output_sum_0_9_reg_10971;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_10_11_phi_fu_13213_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_10_11_phi_fu_13213_p66 = output_sum_10_9_reg_10851;
    end else begin
        ap_phi_mux_output_sum_10_11_phi_fu_13213_p66 = ap_phi_reg_pp2_iter17_output_sum_10_11_reg_13209;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_10_3_phi_fu_5191_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_10_3_phi_fu_5191_p64 = output_sum_10_2_reg_2903;
    end else begin
        ap_phi_mux_output_sum_10_3_phi_fu_5191_p64 = ap_phi_reg_pp0_iter1_output_sum_10_3_reg_5187;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_10_8_phi_fu_9470_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_10_8_phi_fu_9470_p64 = output_sum_10_7_reg_7192;
    end else begin
        ap_phi_mux_output_sum_10_8_phi_fu_9470_p64 = ap_phi_reg_pp1_iter1_output_sum_10_8_reg_9466;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_10_9_phi_fu_10855_p4 = ap_phi_mux_output_sum_10_11_phi_fu_13213_p66;
    end else begin
        ap_phi_mux_output_sum_10_9_phi_fu_10855_p4 = output_sum_10_9_reg_10851;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_11_11_phi_fu_13107_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_11_11_phi_fu_13107_p66 = output_sum_11_9_reg_10839;
    end else begin
        ap_phi_mux_output_sum_11_11_phi_fu_13107_p66 = ap_phi_reg_pp2_iter17_output_sum_11_11_reg_13103;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_11_3_phi_fu_5088_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_11_3_phi_fu_5088_p64 = output_sum_11_2_reg_2892;
    end else begin
        ap_phi_mux_output_sum_11_3_phi_fu_5088_p64 = ap_phi_reg_pp0_iter1_output_sum_11_3_reg_5084;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_11_8_phi_fu_9368_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_11_8_phi_fu_9368_p64 = output_sum_11_7_reg_7180;
    end else begin
        ap_phi_mux_output_sum_11_8_phi_fu_9368_p64 = ap_phi_reg_pp1_iter1_output_sum_11_8_reg_9364;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_11_9_phi_fu_10843_p4 = ap_phi_mux_output_sum_11_11_phi_fu_13107_p66;
    end else begin
        ap_phi_mux_output_sum_11_9_phi_fu_10843_p4 = output_sum_11_9_reg_10839;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_12_11_phi_fu_13001_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_12_11_phi_fu_13001_p66 = output_sum_12_9_reg_10827;
    end else begin
        ap_phi_mux_output_sum_12_11_phi_fu_13001_p66 = ap_phi_reg_pp2_iter17_output_sum_12_11_reg_12997;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_12_3_phi_fu_4985_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_12_3_phi_fu_4985_p64 = output_sum_12_2_reg_2881;
    end else begin
        ap_phi_mux_output_sum_12_3_phi_fu_4985_p64 = ap_phi_reg_pp0_iter1_output_sum_12_3_reg_4981;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_12_8_phi_fu_9266_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_12_8_phi_fu_9266_p64 = output_sum_12_7_reg_7168;
    end else begin
        ap_phi_mux_output_sum_12_8_phi_fu_9266_p64 = ap_phi_reg_pp1_iter1_output_sum_12_8_reg_9262;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_12_9_phi_fu_10831_p4 = ap_phi_mux_output_sum_12_11_phi_fu_13001_p66;
    end else begin
        ap_phi_mux_output_sum_12_9_phi_fu_10831_p4 = output_sum_12_9_reg_10827;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_13_11_phi_fu_12895_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_13_11_phi_fu_12895_p66 = output_sum_13_9_reg_10815;
    end else begin
        ap_phi_mux_output_sum_13_11_phi_fu_12895_p66 = ap_phi_reg_pp2_iter17_output_sum_13_11_reg_12891;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_13_3_phi_fu_4882_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_13_3_phi_fu_4882_p64 = output_sum_13_2_reg_2870;
    end else begin
        ap_phi_mux_output_sum_13_3_phi_fu_4882_p64 = ap_phi_reg_pp0_iter1_output_sum_13_3_reg_4878;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_13_8_phi_fu_9164_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_13_8_phi_fu_9164_p64 = output_sum_13_7_reg_7156;
    end else begin
        ap_phi_mux_output_sum_13_8_phi_fu_9164_p64 = ap_phi_reg_pp1_iter1_output_sum_13_8_reg_9160;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_13_9_phi_fu_10819_p4 = ap_phi_mux_output_sum_13_11_phi_fu_12895_p66;
    end else begin
        ap_phi_mux_output_sum_13_9_phi_fu_10819_p4 = output_sum_13_9_reg_10815;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_14_11_phi_fu_12789_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_14_11_phi_fu_12789_p66 = output_sum_14_9_reg_10803;
    end else begin
        ap_phi_mux_output_sum_14_11_phi_fu_12789_p66 = ap_phi_reg_pp2_iter17_output_sum_14_11_reg_12785;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_14_3_phi_fu_4779_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_14_3_phi_fu_4779_p64 = output_sum_14_2_reg_2859;
    end else begin
        ap_phi_mux_output_sum_14_3_phi_fu_4779_p64 = ap_phi_reg_pp0_iter1_output_sum_14_3_reg_4775;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_14_8_phi_fu_9062_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_14_8_phi_fu_9062_p64 = output_sum_14_7_reg_7144;
    end else begin
        ap_phi_mux_output_sum_14_8_phi_fu_9062_p64 = ap_phi_reg_pp1_iter1_output_sum_14_8_reg_9058;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_14_9_phi_fu_10807_p4 = ap_phi_mux_output_sum_14_11_phi_fu_12789_p66;
    end else begin
        ap_phi_mux_output_sum_14_9_phi_fu_10807_p4 = output_sum_14_9_reg_10803;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_15_11_phi_fu_12683_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_15_11_phi_fu_12683_p66 = output_sum_15_9_reg_10791;
    end else begin
        ap_phi_mux_output_sum_15_11_phi_fu_12683_p66 = ap_phi_reg_pp2_iter17_output_sum_15_11_reg_12679;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_15_3_phi_fu_4676_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_15_3_phi_fu_4676_p64 = output_sum_15_2_reg_2848;
    end else begin
        ap_phi_mux_output_sum_15_3_phi_fu_4676_p64 = ap_phi_reg_pp0_iter1_output_sum_15_3_reg_4672;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_15_8_phi_fu_8960_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_15_8_phi_fu_8960_p64 = output_sum_15_7_reg_7132;
    end else begin
        ap_phi_mux_output_sum_15_8_phi_fu_8960_p64 = ap_phi_reg_pp1_iter1_output_sum_15_8_reg_8956;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_15_9_phi_fu_10795_p4 = ap_phi_mux_output_sum_15_11_phi_fu_12683_p66;
    end else begin
        ap_phi_mux_output_sum_15_9_phi_fu_10795_p4 = output_sum_15_9_reg_10791;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_16_11_phi_fu_12577_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_16_11_phi_fu_12577_p66 = output_sum_16_9_reg_10779;
    end else begin
        ap_phi_mux_output_sum_16_11_phi_fu_12577_p66 = ap_phi_reg_pp2_iter17_output_sum_16_11_reg_12573;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_16_3_phi_fu_4573_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_16_3_phi_fu_4573_p64 = output_sum_16_2_reg_2837;
    end else begin
        ap_phi_mux_output_sum_16_3_phi_fu_4573_p64 = ap_phi_reg_pp0_iter1_output_sum_16_3_reg_4569;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_16_8_phi_fu_8858_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_16_8_phi_fu_8858_p64 = output_sum_16_7_reg_7120;
    end else begin
        ap_phi_mux_output_sum_16_8_phi_fu_8858_p64 = ap_phi_reg_pp1_iter1_output_sum_16_8_reg_8854;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_16_9_phi_fu_10783_p4 = ap_phi_mux_output_sum_16_11_phi_fu_12577_p66;
    end else begin
        ap_phi_mux_output_sum_16_9_phi_fu_10783_p4 = output_sum_16_9_reg_10779;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_17_11_phi_fu_12471_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_17_11_phi_fu_12471_p66 = output_sum_17_9_reg_10767;
    end else begin
        ap_phi_mux_output_sum_17_11_phi_fu_12471_p66 = ap_phi_reg_pp2_iter17_output_sum_17_11_reg_12467;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_17_3_phi_fu_4470_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_17_3_phi_fu_4470_p64 = output_sum_17_2_reg_2826;
    end else begin
        ap_phi_mux_output_sum_17_3_phi_fu_4470_p64 = ap_phi_reg_pp0_iter1_output_sum_17_3_reg_4466;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_17_8_phi_fu_8756_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_17_8_phi_fu_8756_p64 = output_sum_17_7_reg_7108;
    end else begin
        ap_phi_mux_output_sum_17_8_phi_fu_8756_p64 = ap_phi_reg_pp1_iter1_output_sum_17_8_reg_8752;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_17_9_phi_fu_10771_p4 = ap_phi_mux_output_sum_17_11_phi_fu_12471_p66;
    end else begin
        ap_phi_mux_output_sum_17_9_phi_fu_10771_p4 = output_sum_17_9_reg_10767;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_18_11_phi_fu_12365_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_18_11_phi_fu_12365_p66 = output_sum_18_9_reg_10755;
    end else begin
        ap_phi_mux_output_sum_18_11_phi_fu_12365_p66 = ap_phi_reg_pp2_iter17_output_sum_18_11_reg_12361;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_18_3_phi_fu_4367_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_18_3_phi_fu_4367_p64 = output_sum_18_2_reg_2815;
    end else begin
        ap_phi_mux_output_sum_18_3_phi_fu_4367_p64 = ap_phi_reg_pp0_iter1_output_sum_18_3_reg_4363;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_18_8_phi_fu_8654_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_18_8_phi_fu_8654_p64 = output_sum_18_7_reg_7096;
    end else begin
        ap_phi_mux_output_sum_18_8_phi_fu_8654_p64 = ap_phi_reg_pp1_iter1_output_sum_18_8_reg_8650;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_18_9_phi_fu_10759_p4 = ap_phi_mux_output_sum_18_11_phi_fu_12365_p66;
    end else begin
        ap_phi_mux_output_sum_18_9_phi_fu_10759_p4 = output_sum_18_9_reg_10755;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_19_11_phi_fu_12259_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_19_11_phi_fu_12259_p66 = output_sum_19_9_reg_10743;
    end else begin
        ap_phi_mux_output_sum_19_11_phi_fu_12259_p66 = ap_phi_reg_pp2_iter17_output_sum_19_11_reg_12255;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_19_3_phi_fu_4264_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_19_3_phi_fu_4264_p64 = output_sum_19_2_reg_2804;
    end else begin
        ap_phi_mux_output_sum_19_3_phi_fu_4264_p64 = ap_phi_reg_pp0_iter1_output_sum_19_3_reg_4260;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_19_8_phi_fu_8552_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_19_8_phi_fu_8552_p64 = output_sum_19_7_reg_7084;
    end else begin
        ap_phi_mux_output_sum_19_8_phi_fu_8552_p64 = ap_phi_reg_pp1_iter1_output_sum_19_8_reg_8548;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_19_9_phi_fu_10747_p4 = ap_phi_mux_output_sum_19_11_phi_fu_12259_p66;
    end else begin
        ap_phi_mux_output_sum_19_9_phi_fu_10747_p4 = output_sum_19_9_reg_10743;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_1_11_phi_fu_14167_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_1_11_phi_fu_14167_p66 = output_sum_1_9_reg_10959;
    end else begin
        ap_phi_mux_output_sum_1_11_phi_fu_14167_p66 = ap_phi_reg_pp2_iter17_output_sum_1_11_reg_14163;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_1_3_phi_fu_6118_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_1_3_phi_fu_6118_p64 = output_sum_1_2_reg_3002;
    end else begin
        ap_phi_mux_output_sum_1_3_phi_fu_6118_p64 = ap_phi_reg_pp0_iter1_output_sum_1_3_reg_6114;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_1_8_phi_fu_10388_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_1_8_phi_fu_10388_p64 = output_sum_1_7_reg_7300;
    end else begin
        ap_phi_mux_output_sum_1_8_phi_fu_10388_p64 = ap_phi_reg_pp1_iter1_output_sum_1_8_reg_10384;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_1_9_phi_fu_10963_p4 = ap_phi_mux_output_sum_1_11_phi_fu_14167_p66;
    end else begin
        ap_phi_mux_output_sum_1_9_phi_fu_10963_p4 = output_sum_1_9_reg_10959;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_20_11_phi_fu_12153_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_20_11_phi_fu_12153_p66 = output_sum_20_9_reg_10731;
    end else begin
        ap_phi_mux_output_sum_20_11_phi_fu_12153_p66 = ap_phi_reg_pp2_iter17_output_sum_20_11_reg_12149;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_20_3_phi_fu_4161_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_20_3_phi_fu_4161_p64 = output_sum_20_2_reg_2793;
    end else begin
        ap_phi_mux_output_sum_20_3_phi_fu_4161_p64 = ap_phi_reg_pp0_iter1_output_sum_20_3_reg_4157;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_20_8_phi_fu_8450_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_20_8_phi_fu_8450_p64 = output_sum_20_7_reg_7072;
    end else begin
        ap_phi_mux_output_sum_20_8_phi_fu_8450_p64 = ap_phi_reg_pp1_iter1_output_sum_20_8_reg_8446;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_20_9_phi_fu_10735_p4 = ap_phi_mux_output_sum_20_11_phi_fu_12153_p66;
    end else begin
        ap_phi_mux_output_sum_20_9_phi_fu_10735_p4 = output_sum_20_9_reg_10731;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_21_11_phi_fu_12047_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_21_11_phi_fu_12047_p66 = output_sum_21_9_reg_10719;
    end else begin
        ap_phi_mux_output_sum_21_11_phi_fu_12047_p66 = ap_phi_reg_pp2_iter17_output_sum_21_11_reg_12043;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_21_3_phi_fu_4058_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_21_3_phi_fu_4058_p64 = output_sum_21_2_reg_2782;
    end else begin
        ap_phi_mux_output_sum_21_3_phi_fu_4058_p64 = ap_phi_reg_pp0_iter1_output_sum_21_3_reg_4054;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_21_8_phi_fu_8348_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_21_8_phi_fu_8348_p64 = output_sum_21_7_reg_7060;
    end else begin
        ap_phi_mux_output_sum_21_8_phi_fu_8348_p64 = ap_phi_reg_pp1_iter1_output_sum_21_8_reg_8344;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_21_9_phi_fu_10723_p4 = ap_phi_mux_output_sum_21_11_phi_fu_12047_p66;
    end else begin
        ap_phi_mux_output_sum_21_9_phi_fu_10723_p4 = output_sum_21_9_reg_10719;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_22_11_phi_fu_11941_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_22_11_phi_fu_11941_p66 = output_sum_22_9_reg_10707;
    end else begin
        ap_phi_mux_output_sum_22_11_phi_fu_11941_p66 = ap_phi_reg_pp2_iter17_output_sum_22_11_reg_11937;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_22_3_phi_fu_3955_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_22_3_phi_fu_3955_p64 = output_sum_22_2_reg_2771;
    end else begin
        ap_phi_mux_output_sum_22_3_phi_fu_3955_p64 = ap_phi_reg_pp0_iter1_output_sum_22_3_reg_3951;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_22_8_phi_fu_8246_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_22_8_phi_fu_8246_p64 = output_sum_22_7_reg_7048;
    end else begin
        ap_phi_mux_output_sum_22_8_phi_fu_8246_p64 = ap_phi_reg_pp1_iter1_output_sum_22_8_reg_8242;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_22_9_phi_fu_10711_p4 = ap_phi_mux_output_sum_22_11_phi_fu_11941_p66;
    end else begin
        ap_phi_mux_output_sum_22_9_phi_fu_10711_p4 = output_sum_22_9_reg_10707;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_23_11_phi_fu_11835_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_23_11_phi_fu_11835_p66 = output_sum_23_9_reg_10695;
    end else begin
        ap_phi_mux_output_sum_23_11_phi_fu_11835_p66 = ap_phi_reg_pp2_iter17_output_sum_23_11_reg_11831;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_23_3_phi_fu_3852_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_23_3_phi_fu_3852_p64 = output_sum_23_2_reg_2760;
    end else begin
        ap_phi_mux_output_sum_23_3_phi_fu_3852_p64 = ap_phi_reg_pp0_iter1_output_sum_23_3_reg_3848;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_23_8_phi_fu_8144_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_23_8_phi_fu_8144_p64 = output_sum_23_7_reg_7036;
    end else begin
        ap_phi_mux_output_sum_23_8_phi_fu_8144_p64 = ap_phi_reg_pp1_iter1_output_sum_23_8_reg_8140;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_23_9_phi_fu_10699_p4 = ap_phi_mux_output_sum_23_11_phi_fu_11835_p66;
    end else begin
        ap_phi_mux_output_sum_23_9_phi_fu_10699_p4 = output_sum_23_9_reg_10695;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_24_11_phi_fu_11729_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_24_11_phi_fu_11729_p66 = output_sum_24_9_reg_10683;
    end else begin
        ap_phi_mux_output_sum_24_11_phi_fu_11729_p66 = ap_phi_reg_pp2_iter17_output_sum_24_11_reg_11725;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_24_3_phi_fu_3749_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_24_3_phi_fu_3749_p64 = output_sum_24_2_reg_2749;
    end else begin
        ap_phi_mux_output_sum_24_3_phi_fu_3749_p64 = ap_phi_reg_pp0_iter1_output_sum_24_3_reg_3745;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_24_8_phi_fu_8042_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_24_8_phi_fu_8042_p64 = output_sum_24_7_reg_7024;
    end else begin
        ap_phi_mux_output_sum_24_8_phi_fu_8042_p64 = ap_phi_reg_pp1_iter1_output_sum_24_8_reg_8038;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_24_9_phi_fu_10687_p4 = ap_phi_mux_output_sum_24_11_phi_fu_11729_p66;
    end else begin
        ap_phi_mux_output_sum_24_9_phi_fu_10687_p4 = output_sum_24_9_reg_10683;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_25_11_phi_fu_11623_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_25_11_phi_fu_11623_p66 = output_sum_25_9_reg_10671;
    end else begin
        ap_phi_mux_output_sum_25_11_phi_fu_11623_p66 = ap_phi_reg_pp2_iter17_output_sum_25_11_reg_11619;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_25_3_phi_fu_3646_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_25_3_phi_fu_3646_p64 = output_sum_25_2_reg_2738;
    end else begin
        ap_phi_mux_output_sum_25_3_phi_fu_3646_p64 = ap_phi_reg_pp0_iter1_output_sum_25_3_reg_3642;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_25_8_phi_fu_7940_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_25_8_phi_fu_7940_p64 = output_sum_25_7_reg_7012;
    end else begin
        ap_phi_mux_output_sum_25_8_phi_fu_7940_p64 = ap_phi_reg_pp1_iter1_output_sum_25_8_reg_7936;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_25_9_phi_fu_10675_p4 = ap_phi_mux_output_sum_25_11_phi_fu_11623_p66;
    end else begin
        ap_phi_mux_output_sum_25_9_phi_fu_10675_p4 = output_sum_25_9_reg_10671;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_26_11_phi_fu_11517_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_26_11_phi_fu_11517_p66 = output_sum_26_9_reg_10659;
    end else begin
        ap_phi_mux_output_sum_26_11_phi_fu_11517_p66 = ap_phi_reg_pp2_iter17_output_sum_26_11_reg_11513;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_26_3_phi_fu_3543_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_26_3_phi_fu_3543_p64 = output_sum_26_2_reg_2727;
    end else begin
        ap_phi_mux_output_sum_26_3_phi_fu_3543_p64 = ap_phi_reg_pp0_iter1_output_sum_26_3_reg_3539;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_26_8_phi_fu_7838_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_26_8_phi_fu_7838_p64 = output_sum_26_7_reg_7000;
    end else begin
        ap_phi_mux_output_sum_26_8_phi_fu_7838_p64 = ap_phi_reg_pp1_iter1_output_sum_26_8_reg_7834;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_26_9_phi_fu_10663_p4 = ap_phi_mux_output_sum_26_11_phi_fu_11517_p66;
    end else begin
        ap_phi_mux_output_sum_26_9_phi_fu_10663_p4 = output_sum_26_9_reg_10659;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_27_11_phi_fu_11411_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_27_11_phi_fu_11411_p66 = output_sum_27_9_reg_10647;
    end else begin
        ap_phi_mux_output_sum_27_11_phi_fu_11411_p66 = ap_phi_reg_pp2_iter17_output_sum_27_11_reg_11407;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_27_3_phi_fu_3440_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_27_3_phi_fu_3440_p64 = output_sum_27_2_reg_2716;
    end else begin
        ap_phi_mux_output_sum_27_3_phi_fu_3440_p64 = ap_phi_reg_pp0_iter1_output_sum_27_3_reg_3436;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_27_8_phi_fu_7736_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_27_8_phi_fu_7736_p64 = output_sum_27_7_reg_6988;
    end else begin
        ap_phi_mux_output_sum_27_8_phi_fu_7736_p64 = ap_phi_reg_pp1_iter1_output_sum_27_8_reg_7732;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_27_9_phi_fu_10651_p4 = ap_phi_mux_output_sum_27_11_phi_fu_11411_p66;
    end else begin
        ap_phi_mux_output_sum_27_9_phi_fu_10651_p4 = output_sum_27_9_reg_10647;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_28_11_phi_fu_11305_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_28_11_phi_fu_11305_p66 = output_sum_28_9_reg_10635;
    end else begin
        ap_phi_mux_output_sum_28_11_phi_fu_11305_p66 = ap_phi_reg_pp2_iter17_output_sum_28_11_reg_11301;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_28_3_phi_fu_3337_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_28_3_phi_fu_3337_p64 = output_sum_28_2_reg_2705;
    end else begin
        ap_phi_mux_output_sum_28_3_phi_fu_3337_p64 = ap_phi_reg_pp0_iter1_output_sum_28_3_reg_3333;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_28_8_phi_fu_7634_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_28_8_phi_fu_7634_p64 = output_sum_28_7_reg_6976;
    end else begin
        ap_phi_mux_output_sum_28_8_phi_fu_7634_p64 = ap_phi_reg_pp1_iter1_output_sum_28_8_reg_7630;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_28_9_phi_fu_10639_p4 = ap_phi_mux_output_sum_28_11_phi_fu_11305_p66;
    end else begin
        ap_phi_mux_output_sum_28_9_phi_fu_10639_p4 = output_sum_28_9_reg_10635;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_29_11_phi_fu_11199_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_29_11_phi_fu_11199_p66 = output_sum_29_9_reg_10623;
    end else begin
        ap_phi_mux_output_sum_29_11_phi_fu_11199_p66 = ap_phi_reg_pp2_iter17_output_sum_29_11_reg_11195;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_29_3_phi_fu_3234_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_29_3_phi_fu_3234_p64 = output_sum_29_2_reg_2694;
    end else begin
        ap_phi_mux_output_sum_29_3_phi_fu_3234_p64 = ap_phi_reg_pp0_iter1_output_sum_29_3_reg_3230;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_29_8_phi_fu_7532_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_29_8_phi_fu_7532_p64 = output_sum_29_7_reg_6964;
    end else begin
        ap_phi_mux_output_sum_29_8_phi_fu_7532_p64 = ap_phi_reg_pp1_iter1_output_sum_29_8_reg_7528;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_29_9_phi_fu_10627_p4 = ap_phi_mux_output_sum_29_11_phi_fu_11199_p66;
    end else begin
        ap_phi_mux_output_sum_29_9_phi_fu_10627_p4 = output_sum_29_9_reg_10623;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_2_11_phi_fu_14061_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_2_11_phi_fu_14061_p66 = output_sum_2_9_reg_10947;
    end else begin
        ap_phi_mux_output_sum_2_11_phi_fu_14061_p66 = ap_phi_reg_pp2_iter17_output_sum_2_11_reg_14057;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_2_3_phi_fu_6015_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_2_3_phi_fu_6015_p64 = output_sum_2_2_reg_2991;
    end else begin
        ap_phi_mux_output_sum_2_3_phi_fu_6015_p64 = ap_phi_reg_pp0_iter1_output_sum_2_3_reg_6011;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_2_8_phi_fu_10286_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_2_8_phi_fu_10286_p64 = output_sum_2_7_reg_7288;
    end else begin
        ap_phi_mux_output_sum_2_8_phi_fu_10286_p64 = ap_phi_reg_pp1_iter1_output_sum_2_8_reg_10282;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_2_9_phi_fu_10951_p4 = ap_phi_mux_output_sum_2_11_phi_fu_14061_p66;
    end else begin
        ap_phi_mux_output_sum_2_9_phi_fu_10951_p4 = output_sum_2_9_reg_10947;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_30_11_phi_fu_11093_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_30_11_phi_fu_11093_p66 = output_sum_30_9_reg_10611;
    end else begin
        ap_phi_mux_output_sum_30_11_phi_fu_11093_p66 = ap_phi_reg_pp2_iter17_output_sum_30_11_reg_11089;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_30_3_phi_fu_3131_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_30_3_phi_fu_3131_p64 = output_sum_30_2_reg_2683;
    end else begin
        ap_phi_mux_output_sum_30_3_phi_fu_3131_p64 = ap_phi_reg_pp0_iter1_output_sum_30_3_reg_3127;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_30_8_phi_fu_7430_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_30_8_phi_fu_7430_p64 = output_sum_30_7_reg_6952;
    end else begin
        ap_phi_mux_output_sum_30_8_phi_fu_7430_p64 = ap_phi_reg_pp1_iter1_output_sum_30_8_reg_7426;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_30_9_phi_fu_10615_p4 = ap_phi_mux_output_sum_30_11_phi_fu_11093_p66;
    end else begin
        ap_phi_mux_output_sum_30_9_phi_fu_10615_p4 = output_sum_30_9_reg_10611;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_31_11_phi_fu_10987_p66 = output_sum_31_9_reg_10599;
    end else if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_31_11_phi_fu_10987_p66 = 32'd0;
    end else begin
        ap_phi_mux_output_sum_31_11_phi_fu_10987_p66 = ap_phi_reg_pp2_iter17_output_sum_31_11_reg_10983;
    end
end

always @ (*) begin
    if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_31_3_phi_fu_3028_p64 = output_sum_31_2_reg_2672;
    end else if (((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_31_3_phi_fu_3028_p64 = layer_4_bias_q0;
    end else begin
        ap_phi_mux_output_sum_31_3_phi_fu_3028_p64 = ap_phi_reg_pp0_iter1_output_sum_31_3_reg_3024;
    end
end

always @ (*) begin
    if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_31_8_phi_fu_7328_p64 = output_sum_31_7_reg_6940;
    end else if (((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_31_8_phi_fu_7328_p64 = grp_fu_3263_p_dout0;
    end else begin
        ap_phi_mux_output_sum_31_8_phi_fu_7328_p64 = ap_phi_reg_pp1_iter1_output_sum_31_8_reg_7324;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_31_9_phi_fu_10603_p4 = ap_phi_mux_output_sum_31_11_phi_fu_10987_p66;
    end else begin
        ap_phi_mux_output_sum_31_9_phi_fu_10603_p4 = output_sum_31_9_reg_10599;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_3_11_phi_fu_13955_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_3_11_phi_fu_13955_p66 = output_sum_3_9_reg_10935;
    end else begin
        ap_phi_mux_output_sum_3_11_phi_fu_13955_p66 = ap_phi_reg_pp2_iter17_output_sum_3_11_reg_13951;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_3_3_phi_fu_5912_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_3_3_phi_fu_5912_p64 = output_sum_3_2_reg_2980;
    end else begin
        ap_phi_mux_output_sum_3_3_phi_fu_5912_p64 = ap_phi_reg_pp0_iter1_output_sum_3_3_reg_5908;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_3_8_phi_fu_10184_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_3_8_phi_fu_10184_p64 = output_sum_3_7_reg_7276;
    end else begin
        ap_phi_mux_output_sum_3_8_phi_fu_10184_p64 = ap_phi_reg_pp1_iter1_output_sum_3_8_reg_10180;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_3_9_phi_fu_10939_p4 = ap_phi_mux_output_sum_3_11_phi_fu_13955_p66;
    end else begin
        ap_phi_mux_output_sum_3_9_phi_fu_10939_p4 = output_sum_3_9_reg_10935;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_4_11_phi_fu_13849_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_4_11_phi_fu_13849_p66 = output_sum_4_9_reg_10923;
    end else begin
        ap_phi_mux_output_sum_4_11_phi_fu_13849_p66 = ap_phi_reg_pp2_iter17_output_sum_4_11_reg_13845;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_4_3_phi_fu_5809_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_4_3_phi_fu_5809_p64 = output_sum_4_2_reg_2969;
    end else begin
        ap_phi_mux_output_sum_4_3_phi_fu_5809_p64 = ap_phi_reg_pp0_iter1_output_sum_4_3_reg_5805;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_4_8_phi_fu_10082_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_4_8_phi_fu_10082_p64 = output_sum_4_7_reg_7264;
    end else begin
        ap_phi_mux_output_sum_4_8_phi_fu_10082_p64 = ap_phi_reg_pp1_iter1_output_sum_4_8_reg_10078;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_4_9_phi_fu_10927_p4 = ap_phi_mux_output_sum_4_11_phi_fu_13849_p66;
    end else begin
        ap_phi_mux_output_sum_4_9_phi_fu_10927_p4 = output_sum_4_9_reg_10923;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_5_11_phi_fu_13743_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_5_11_phi_fu_13743_p66 = output_sum_5_9_reg_10911;
    end else begin
        ap_phi_mux_output_sum_5_11_phi_fu_13743_p66 = ap_phi_reg_pp2_iter17_output_sum_5_11_reg_13739;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_5_3_phi_fu_5706_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_5_3_phi_fu_5706_p64 = output_sum_5_2_reg_2958;
    end else begin
        ap_phi_mux_output_sum_5_3_phi_fu_5706_p64 = ap_phi_reg_pp0_iter1_output_sum_5_3_reg_5702;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_5_8_phi_fu_9980_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_5_8_phi_fu_9980_p64 = output_sum_5_7_reg_7252;
    end else begin
        ap_phi_mux_output_sum_5_8_phi_fu_9980_p64 = ap_phi_reg_pp1_iter1_output_sum_5_8_reg_9976;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_5_9_phi_fu_10915_p4 = ap_phi_mux_output_sum_5_11_phi_fu_13743_p66;
    end else begin
        ap_phi_mux_output_sum_5_9_phi_fu_10915_p4 = output_sum_5_9_reg_10911;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_6_11_phi_fu_13637_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_6_11_phi_fu_13637_p66 = output_sum_6_9_reg_10899;
    end else begin
        ap_phi_mux_output_sum_6_11_phi_fu_13637_p66 = ap_phi_reg_pp2_iter17_output_sum_6_11_reg_13633;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_6_3_phi_fu_5603_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_6_3_phi_fu_5603_p64 = output_sum_6_2_reg_2947;
    end else begin
        ap_phi_mux_output_sum_6_3_phi_fu_5603_p64 = ap_phi_reg_pp0_iter1_output_sum_6_3_reg_5599;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_6_8_phi_fu_9878_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_6_8_phi_fu_9878_p64 = output_sum_6_7_reg_7240;
    end else begin
        ap_phi_mux_output_sum_6_8_phi_fu_9878_p64 = ap_phi_reg_pp1_iter1_output_sum_6_8_reg_9874;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_6_9_phi_fu_10903_p4 = ap_phi_mux_output_sum_6_11_phi_fu_13637_p66;
    end else begin
        ap_phi_mux_output_sum_6_9_phi_fu_10903_p4 = output_sum_6_9_reg_10899;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_7_11_phi_fu_13531_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_7_11_phi_fu_13531_p66 = output_sum_7_9_reg_10887;
    end else begin
        ap_phi_mux_output_sum_7_11_phi_fu_13531_p66 = ap_phi_reg_pp2_iter17_output_sum_7_11_reg_13527;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_7_3_phi_fu_5500_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_7_3_phi_fu_5500_p64 = output_sum_7_2_reg_2936;
    end else begin
        ap_phi_mux_output_sum_7_3_phi_fu_5500_p64 = ap_phi_reg_pp0_iter1_output_sum_7_3_reg_5496;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_7_8_phi_fu_9776_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_7_8_phi_fu_9776_p64 = output_sum_7_7_reg_7228;
    end else begin
        ap_phi_mux_output_sum_7_8_phi_fu_9776_p64 = ap_phi_reg_pp1_iter1_output_sum_7_8_reg_9772;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_7_9_phi_fu_10891_p4 = ap_phi_mux_output_sum_7_11_phi_fu_13531_p66;
    end else begin
        ap_phi_mux_output_sum_7_9_phi_fu_10891_p4 = output_sum_7_9_reg_10887;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_8_11_phi_fu_13425_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_8_11_phi_fu_13425_p66 = output_sum_8_9_reg_10875;
    end else begin
        ap_phi_mux_output_sum_8_11_phi_fu_13425_p66 = ap_phi_reg_pp2_iter17_output_sum_8_11_reg_13421;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_8_3_phi_fu_5397_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_8_3_phi_fu_5397_p64 = output_sum_8_2_reg_2925;
    end else begin
        ap_phi_mux_output_sum_8_3_phi_fu_5397_p64 = ap_phi_reg_pp0_iter1_output_sum_8_3_reg_5393;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_8_8_phi_fu_9674_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_8_8_phi_fu_9674_p64 = output_sum_8_7_reg_7216;
    end else begin
        ap_phi_mux_output_sum_8_8_phi_fu_9674_p64 = ap_phi_reg_pp1_iter1_output_sum_8_8_reg_9670;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_8_9_phi_fu_10879_p4 = ap_phi_mux_output_sum_8_11_phi_fu_13425_p66;
    end else begin
        ap_phi_mux_output_sum_8_9_phi_fu_10879_p4 = output_sum_8_9_reg_10875;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd9) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0))) begin
        ap_phi_mux_output_sum_9_11_phi_fu_13319_p66 = 32'd0;
    end else if ((((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd0) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd2) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd3) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd4) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd5) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd6) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd7) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd8) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd10) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd11) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd12) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd13) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd14) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd15) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd16) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd17) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd18) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd19) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd20) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd21) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd22) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd23) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd24) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd25) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd26) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd27) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd28) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd29) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd30) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((1'd1 == and_ln49_fu_15264_p2) & (trunc_ln117_reg_15881_pp2_iter16_reg == 5'd31) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0)) | ((icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'd0 == and_ln49_fu_15264_p2)))) begin
        ap_phi_mux_output_sum_9_11_phi_fu_13319_p66 = output_sum_9_9_reg_10863;
    end else begin
        ap_phi_mux_output_sum_9_11_phi_fu_13319_p66 = ap_phi_reg_pp2_iter17_output_sum_9_11_reg_13315;
    end
end

always @ (*) begin
    if (((trunc_ln89_reg_15429 == 5'd9) & (icmp_ln87_reg_15420 == 1'd0))) begin
        ap_phi_mux_output_sum_9_3_phi_fu_5294_p64 = layer_4_bias_q0;
    end else if ((((trunc_ln89_reg_15429 == 5'd0) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd1) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd2) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd3) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd4) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd5) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd6) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd7) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd8) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd10) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd11) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd12) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd13) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd14) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd15) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd16) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd17) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd18) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd19) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd20) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd21) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd22) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd23) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd24) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd25) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd26) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd27) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd28) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd29) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd30) & (icmp_ln87_reg_15420 == 1'd0)) | ((trunc_ln89_reg_15429 == 5'd31) & (icmp_ln87_reg_15420 == 1'd0)))) begin
        ap_phi_mux_output_sum_9_3_phi_fu_5294_p64 = output_sum_9_2_reg_2914;
    end else begin
        ap_phi_mux_output_sum_9_3_phi_fu_5294_p64 = ap_phi_reg_pp0_iter1_output_sum_9_3_reg_5290;
    end
end

always @ (*) begin
    if (((trunc_ln109_reg_15857 == 5'd9) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_output_sum_9_8_phi_fu_9572_p64 = grp_fu_3263_p_dout0;
    end else if ((((trunc_ln109_reg_15857 == 5'd0) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd1) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd2) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd3) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd4) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd5) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd6) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd7) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd8) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd10) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd11) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd12) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd13) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd14) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd15) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd16) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd17) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd18) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd19) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd20) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd21) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd22) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd23) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd24) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd25) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd26) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd27) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd28) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd29) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd30) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)) | ((trunc_ln109_reg_15857 == 5'd31) & (icmp_ln107_reg_15833_pp1_iter1_reg == 1'd0)))) begin
        ap_phi_mux_output_sum_9_8_phi_fu_9572_p64 = output_sum_9_7_reg_7204;
    end else begin
        ap_phi_mux_output_sum_9_8_phi_fu_9572_p64 = ap_phi_reg_pp1_iter1_output_sum_9_8_reg_9568;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter17 == 1'b1) & (icmp_ln115_reg_15877_pp2_iter16_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_output_sum_9_9_phi_fu_10867_p4 = ap_phi_mux_output_sum_9_11_phi_fu_13319_p66;
    end else begin
        ap_phi_mux_output_sum_9_9_phi_fu_10867_p4 = output_sum_9_9_reg_10863;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln77_fu_14596_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_14897_ap_start = 1'b1;
    end else begin
        grp_fu_14897_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_0_ce0 = 1'b1;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_10_ce0 = 1'b1;
    end else begin
        input_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_11_ce0 = 1'b1;
    end else begin
        input_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_12_ce0 = 1'b1;
    end else begin
        input_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_13_ce0 = 1'b1;
    end else begin
        input_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_14_ce0 = 1'b1;
    end else begin
        input_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_15_ce0 = 1'b1;
    end else begin
        input_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_16_ce0 = 1'b1;
    end else begin
        input_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_17_ce0 = 1'b1;
    end else begin
        input_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_18_ce0 = 1'b1;
    end else begin
        input_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_19_ce0 = 1'b1;
    end else begin
        input_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_1_ce0 = 1'b1;
    end else begin
        input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_20_ce0 = 1'b1;
    end else begin
        input_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_21_ce0 = 1'b1;
    end else begin
        input_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_22_ce0 = 1'b1;
    end else begin
        input_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_23_ce0 = 1'b1;
    end else begin
        input_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_24_ce0 = 1'b1;
    end else begin
        input_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_25_ce0 = 1'b1;
    end else begin
        input_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_26_ce0 = 1'b1;
    end else begin
        input_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_27_ce0 = 1'b1;
    end else begin
        input_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_28_ce0 = 1'b1;
    end else begin
        input_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_29_ce0 = 1'b1;
    end else begin
        input_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_2_ce0 = 1'b1;
    end else begin
        input_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_30_ce0 = 1'b1;
    end else begin
        input_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_31_ce0 = 1'b1;
    end else begin
        input_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_32_ce0 = 1'b1;
    end else begin
        input_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_33_ce0 = 1'b1;
    end else begin
        input_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_34_ce0 = 1'b1;
    end else begin
        input_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_35_ce0 = 1'b1;
    end else begin
        input_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_36_ce0 = 1'b1;
    end else begin
        input_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_37_ce0 = 1'b1;
    end else begin
        input_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_38_ce0 = 1'b1;
    end else begin
        input_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_39_ce0 = 1'b1;
    end else begin
        input_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_3_ce0 = 1'b1;
    end else begin
        input_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_40_ce0 = 1'b1;
    end else begin
        input_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_41_ce0 = 1'b1;
    end else begin
        input_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_42_ce0 = 1'b1;
    end else begin
        input_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_43_ce0 = 1'b1;
    end else begin
        input_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_44_ce0 = 1'b1;
    end else begin
        input_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_45_ce0 = 1'b1;
    end else begin
        input_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_46_ce0 = 1'b1;
    end else begin
        input_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_47_ce0 = 1'b1;
    end else begin
        input_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_48_ce0 = 1'b1;
    end else begin
        input_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_49_ce0 = 1'b1;
    end else begin
        input_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_4_ce0 = 1'b1;
    end else begin
        input_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_50_ce0 = 1'b1;
    end else begin
        input_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_51_ce0 = 1'b1;
    end else begin
        input_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_52_ce0 = 1'b1;
    end else begin
        input_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_53_ce0 = 1'b1;
    end else begin
        input_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_54_ce0 = 1'b1;
    end else begin
        input_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_55_ce0 = 1'b1;
    end else begin
        input_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_56_ce0 = 1'b1;
    end else begin
        input_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_57_ce0 = 1'b1;
    end else begin
        input_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_58_ce0 = 1'b1;
    end else begin
        input_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_59_ce0 = 1'b1;
    end else begin
        input_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_5_ce0 = 1'b1;
    end else begin
        input_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_60_ce0 = 1'b1;
    end else begin
        input_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_61_ce0 = 1'b1;
    end else begin
        input_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_62_ce0 = 1'b1;
    end else begin
        input_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_63_ce0 = 1'b1;
    end else begin
        input_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_6_ce0 = 1'b1;
    end else begin
        input_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_7_ce0 = 1'b1;
    end else begin
        input_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_8_ce0 = 1'b1;
    end else begin
        input_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        input_9_ce0 = 1'b1;
    end else begin
        input_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        layer_4_bias_ce0 = 1'b1;
    end else begin
        layer_4_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        layer_4_weights_ce0 = 1'b1;
    end else begin
        layer_4_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_0_ce0 = 1'b1;
    end else begin
        output_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_0_we0 = 1'b1;
    end else begin
        output_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_10_ce0 = 1'b1;
    end else begin
        output_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd10) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_10_we0 = 1'b1;
    end else begin
        output_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_11_ce0 = 1'b1;
    end else begin
        output_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd11) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_11_we0 = 1'b1;
    end else begin
        output_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_12_ce0 = 1'b1;
    end else begin
        output_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd12) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_12_we0 = 1'b1;
    end else begin
        output_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_13_ce0 = 1'b1;
    end else begin
        output_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd13) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_13_we0 = 1'b1;
    end else begin
        output_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_14_ce0 = 1'b1;
    end else begin
        output_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd14) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_14_we0 = 1'b1;
    end else begin
        output_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_15_ce0 = 1'b1;
    end else begin
        output_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd15) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_15_we0 = 1'b1;
    end else begin
        output_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_16_ce0 = 1'b1;
    end else begin
        output_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd16) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_16_we0 = 1'b1;
    end else begin
        output_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_17_ce0 = 1'b1;
    end else begin
        output_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd17) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_17_we0 = 1'b1;
    end else begin
        output_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_18_ce0 = 1'b1;
    end else begin
        output_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd18) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_18_we0 = 1'b1;
    end else begin
        output_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_19_ce0 = 1'b1;
    end else begin
        output_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd19) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_19_we0 = 1'b1;
    end else begin
        output_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_1_ce0 = 1'b1;
    end else begin
        output_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_1_we0 = 1'b1;
    end else begin
        output_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_20_ce0 = 1'b1;
    end else begin
        output_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd20) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_20_we0 = 1'b1;
    end else begin
        output_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_21_ce0 = 1'b1;
    end else begin
        output_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd21) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_21_we0 = 1'b1;
    end else begin
        output_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_22_ce0 = 1'b1;
    end else begin
        output_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd22) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_22_we0 = 1'b1;
    end else begin
        output_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_23_ce0 = 1'b1;
    end else begin
        output_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd23) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_23_we0 = 1'b1;
    end else begin
        output_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_24_ce0 = 1'b1;
    end else begin
        output_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd24) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_24_we0 = 1'b1;
    end else begin
        output_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_25_ce0 = 1'b1;
    end else begin
        output_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd25) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_25_we0 = 1'b1;
    end else begin
        output_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_26_ce0 = 1'b1;
    end else begin
        output_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd26) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_26_we0 = 1'b1;
    end else begin
        output_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_27_ce0 = 1'b1;
    end else begin
        output_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd27) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_27_we0 = 1'b1;
    end else begin
        output_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_28_ce0 = 1'b1;
    end else begin
        output_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd28) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_28_we0 = 1'b1;
    end else begin
        output_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_29_ce0 = 1'b1;
    end else begin
        output_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd29) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_29_we0 = 1'b1;
    end else begin
        output_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_2_ce0 = 1'b1;
    end else begin
        output_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_2_we0 = 1'b1;
    end else begin
        output_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_30_ce0 = 1'b1;
    end else begin
        output_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd30) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_30_we0 = 1'b1;
    end else begin
        output_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_31_ce0 = 1'b1;
    end else begin
        output_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd31) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_31_we0 = 1'b1;
    end else begin
        output_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_32_ce0 = 1'b1;
    end else begin
        output_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd32) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_32_we0 = 1'b1;
    end else begin
        output_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_33_ce0 = 1'b1;
    end else begin
        output_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd33) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_33_we0 = 1'b1;
    end else begin
        output_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_34_ce0 = 1'b1;
    end else begin
        output_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd34) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_34_we0 = 1'b1;
    end else begin
        output_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_35_ce0 = 1'b1;
    end else begin
        output_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd35) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_35_we0 = 1'b1;
    end else begin
        output_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_36_ce0 = 1'b1;
    end else begin
        output_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd36) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_36_we0 = 1'b1;
    end else begin
        output_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_37_ce0 = 1'b1;
    end else begin
        output_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd37) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_37_we0 = 1'b1;
    end else begin
        output_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_38_ce0 = 1'b1;
    end else begin
        output_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd38) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_38_we0 = 1'b1;
    end else begin
        output_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_39_ce0 = 1'b1;
    end else begin
        output_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd39) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_39_we0 = 1'b1;
    end else begin
        output_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_3_ce0 = 1'b1;
    end else begin
        output_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_3_we0 = 1'b1;
    end else begin
        output_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_40_ce0 = 1'b1;
    end else begin
        output_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd40) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_40_we0 = 1'b1;
    end else begin
        output_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_41_ce0 = 1'b1;
    end else begin
        output_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd41) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_41_we0 = 1'b1;
    end else begin
        output_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_42_ce0 = 1'b1;
    end else begin
        output_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd42) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_42_we0 = 1'b1;
    end else begin
        output_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_43_ce0 = 1'b1;
    end else begin
        output_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd43) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_43_we0 = 1'b1;
    end else begin
        output_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_44_ce0 = 1'b1;
    end else begin
        output_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd44) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_44_we0 = 1'b1;
    end else begin
        output_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_45_ce0 = 1'b1;
    end else begin
        output_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd45) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_45_we0 = 1'b1;
    end else begin
        output_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_46_ce0 = 1'b1;
    end else begin
        output_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd46) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_46_we0 = 1'b1;
    end else begin
        output_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_47_ce0 = 1'b1;
    end else begin
        output_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd47) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_47_we0 = 1'b1;
    end else begin
        output_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_48_ce0 = 1'b1;
    end else begin
        output_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd48) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_48_we0 = 1'b1;
    end else begin
        output_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_49_ce0 = 1'b1;
    end else begin
        output_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd49) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_49_we0 = 1'b1;
    end else begin
        output_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_4_ce0 = 1'b1;
    end else begin
        output_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd4) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_4_we0 = 1'b1;
    end else begin
        output_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_50_ce0 = 1'b1;
    end else begin
        output_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd50) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_50_we0 = 1'b1;
    end else begin
        output_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_51_ce0 = 1'b1;
    end else begin
        output_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd51) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_51_we0 = 1'b1;
    end else begin
        output_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_52_ce0 = 1'b1;
    end else begin
        output_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd52) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_52_we0 = 1'b1;
    end else begin
        output_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_53_ce0 = 1'b1;
    end else begin
        output_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd53) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_53_we0 = 1'b1;
    end else begin
        output_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_54_ce0 = 1'b1;
    end else begin
        output_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd54) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_54_we0 = 1'b1;
    end else begin
        output_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_55_ce0 = 1'b1;
    end else begin
        output_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd55) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_55_we0 = 1'b1;
    end else begin
        output_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_56_ce0 = 1'b1;
    end else begin
        output_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd56) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_56_we0 = 1'b1;
    end else begin
        output_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_57_ce0 = 1'b1;
    end else begin
        output_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd57) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_57_we0 = 1'b1;
    end else begin
        output_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_58_ce0 = 1'b1;
    end else begin
        output_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd58) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_58_we0 = 1'b1;
    end else begin
        output_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_59_ce0 = 1'b1;
    end else begin
        output_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd59) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_59_we0 = 1'b1;
    end else begin
        output_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_5_ce0 = 1'b1;
    end else begin
        output_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd5) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_5_we0 = 1'b1;
    end else begin
        output_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_60_ce0 = 1'b1;
    end else begin
        output_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd60) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_60_we0 = 1'b1;
    end else begin
        output_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_61_ce0 = 1'b1;
    end else begin
        output_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd61) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_61_we0 = 1'b1;
    end else begin
        output_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_62_ce0 = 1'b1;
    end else begin
        output_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd62) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_62_we0 = 1'b1;
    end else begin
        output_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_63_ce0 = 1'b1;
    end else begin
        output_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd63) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_63_we0 = 1'b1;
    end else begin
        output_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_6_ce0 = 1'b1;
    end else begin
        output_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd6) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_6_we0 = 1'b1;
    end else begin
        output_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_7_ce0 = 1'b1;
    end else begin
        output_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd7) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_7_we0 = 1'b1;
    end else begin
        output_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_8_ce0 = 1'b1;
    end else begin
        output_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd8) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_8_we0 = 1'b1;
    end else begin
        output_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_9_ce0 = 1'b1;
    end else begin
        output_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter18 == 1'b1) & (trunc_ln_reg_15896_pp2_iter17_reg == 6'd9) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        output_9_we0 = 1'b1;
    end else begin
        output_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln77_fu_14596_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln92_fu_14718_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter17 == 1'b0) & (ap_enable_reg_pp2_iter16 == 1'b1) & (ap_enable_reg_pp2_iter15 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter18 == 1'b1) & (ap_enable_reg_pp2_iter17 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter18 == 1'b1) & (ap_enable_reg_pp2_iter17 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((ap_enable_reg_pp2_iter17 == 1'b0) & (ap_enable_reg_pp2_iter16 == 1'b1) & (ap_enable_reg_pp2_iter15 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_2_fu_14887_p2 = (shl_ln1_fu_14879_p3 + zext_ln92_fu_14846_p1);

assign add_ln100_fu_14874_p2 = ($signed(grp_fu_15352_p3) + $signed(sext_ln100_fu_14870_p1));

assign add_ln104_4_fu_14712_p2 = (sub_ln103_fu_14706_p2 + 4'd1);

assign add_ln104_5_fu_14988_p2 = ($signed(select_ln95_8_reg_15464) + $signed(sext_ln103_fu_14985_p1));

assign add_ln104_7_fu_14819_p2 = (sub_ln103_2_fu_14792_p2 + 4'd1);

assign add_ln104_fu_14980_p2 = (select_ln95_reg_15479 + 3'd1);

assign add_ln107_fu_15022_p2 = (iii_2_reg_6928 + 6'd1);

assign add_ln109_fu_15012_p2 = (iii_2_cast_fu_15008_p1 + shl_ln2_reg_15828);

assign add_ln115_fu_15115_p2 = (iii_1_reg_10588 + 6'd1);

assign add_ln118_fu_15135_p2 = (iii_1_cast_fu_15127_p1 + shl_ln_reg_15410);

assign add_ln77_2_fu_14616_p2 = (i_reg_2255 + 5'd1);

assign add_ln77_fu_14590_p2 = (indvar_flatten106_reg_2244 + 10'd1);

assign add_ln80_fu_15338_p2 = (select_ln77_reg_15382 + 5'd1);

assign add_ln83_fu_14637_p2 = (zext_ln83_fu_14634_p1 + 6'd36);

assign add_ln87_fu_14657_p2 = (iii_reg_2661 + 6'd1);

assign add_ln92_1_fu_14833_p2 = (iv_reg_6331 + 6'd1);

assign add_ln92_fu_14678_p2 = (indvar_flatten98_reg_6320 + 9'd1);

assign add_ln95_2_fu_15102_p2 = (indvar_flatten_reg_6343 + 4'd1);

assign add_ln95_fu_14810_p2 = ($signed(select_ln77_2_reg_15389) + $signed(sext_ln95_fu_14806_p1));

assign and_ln49_fu_15264_p2 = (or_ln49_fu_15258_p2 & grp_fu_3281_p_dout0);

assign and_ln92_fu_14758_p2 = (xor_ln92_fu_14746_p2 & icmp_ln98_fu_14752_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp2_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp2_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp2_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp2_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp2_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_output_sum_0_3_reg_6217 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_10_3_reg_5187 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_11_3_reg_5084 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_12_3_reg_4981 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_13_3_reg_4878 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_14_3_reg_4775 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_15_3_reg_4672 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_16_3_reg_4569 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_17_3_reg_4466 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_18_3_reg_4363 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_19_3_reg_4260 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_1_3_reg_6114 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_20_3_reg_4157 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_21_3_reg_4054 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_22_3_reg_3951 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_23_3_reg_3848 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_24_3_reg_3745 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_25_3_reg_3642 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_26_3_reg_3539 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_27_3_reg_3436 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_28_3_reg_3333 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_29_3_reg_3230 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_2_3_reg_6011 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_30_3_reg_3127 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_31_3_reg_3024 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_3_3_reg_5908 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_4_3_reg_5805 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_5_3_reg_5702 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_6_3_reg_5599 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_7_3_reg_5496 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_8_3_reg_5393 = 'bx;

assign ap_phi_reg_pp0_iter1_output_sum_9_3_reg_5290 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_0_84_reg_10486 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_10_8_reg_9466 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_11_8_reg_9364 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_12_8_reg_9262 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_13_8_reg_9160 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_14_8_reg_9058 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_15_8_reg_8956 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_16_8_reg_8854 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_17_8_reg_8752 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_18_8_reg_8650 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_19_8_reg_8548 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_1_8_reg_10384 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_20_8_reg_8446 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_21_8_reg_8344 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_22_8_reg_8242 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_23_8_reg_8140 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_24_8_reg_8038 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_25_8_reg_7936 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_26_8_reg_7834 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_27_8_reg_7732 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_28_8_reg_7630 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_29_8_reg_7528 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_2_8_reg_10282 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_30_8_reg_7426 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_31_8_reg_7324 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_3_8_reg_10180 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_4_8_reg_10078 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_5_8_reg_9976 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_6_8_reg_9874 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_7_8_reg_9772 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_8_8_reg_9670 = 'bx;

assign ap_phi_reg_pp1_iter1_output_sum_9_8_reg_9568 = 'bx;

assign ap_phi_reg_pp2_iter0_empty_78_reg_14375 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_0_11_reg_14269 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_10_11_reg_13209 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_11_11_reg_13103 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_12_11_reg_12997 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_13_11_reg_12891 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_14_11_reg_12785 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_15_11_reg_12679 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_16_11_reg_12573 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_17_11_reg_12467 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_18_11_reg_12361 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_19_11_reg_12255 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_1_11_reg_14163 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_20_11_reg_12149 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_21_11_reg_12043 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_22_11_reg_11937 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_23_11_reg_11831 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_24_11_reg_11725 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_25_11_reg_11619 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_26_11_reg_11513 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_27_11_reg_11407 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_28_11_reg_11301 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_29_11_reg_11195 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_2_11_reg_14057 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_30_11_reg_11089 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_31_11_reg_10983 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_3_11_reg_13951 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_4_11_reg_13845 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_5_11_reg_13739 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_6_11_reg_13633 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_7_11_reg_13527 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_8_11_reg_13421 = 'bx;

assign ap_phi_reg_pp2_iter17_output_sum_9_11_reg_13315 = 'bx;

assign bitcast_ln49_fu_15229_p1 = tmp_reg_15900;

assign empty_73_fu_14694_p1 = indvars_iv_next47_fu_14684_p2[1:0];

assign empty_76_fu_14780_p1 = indvars_iv_next47_mid1_fu_14770_p2[1:0];

assign grp_fu_14543_ce = 1'b1;

assign grp_fu_14543_p0 = tmp_41_fu_15032_p34;

assign grp_fu_14543_p1 = mul_reg_15852;

assign grp_fu_14543_p2 = grp_fu_3263_p_dout0;

assign grp_fu_14579_ce = 1'b1;

assign grp_fu_14579_p0 = input_val_reg_6730;

assign grp_fu_14579_p1 = layer_4_weights_q0;

assign grp_fu_14579_p2 = grp_fu_3268_p_dout0;

assign grp_fu_14585_ce = 1'b1;

assign grp_fu_14585_opcode = 5'd4;

assign grp_fu_14585_p0 = tmp_fu_15159_p34;

assign grp_fu_14585_p1 = 32'd0;

assign grp_fu_14585_p2 = grp_fu_3281_p_dout0;

assign grp_fu_14897_p1 = 15'd421;

assign grp_fu_15144_p1 = 15'd365;

assign grp_fu_15343_p0 = grp_fu_15343_p00;

assign grp_fu_15343_p00 = select_ln77_2_fu_14622_p3;

assign grp_fu_15343_p1 = 10'd27;

assign grp_fu_15352_p0 = grp_fu_15352_p00;

assign grp_fu_15352_p00 = add_ln95_fu_14810_p2;

assign grp_fu_15352_p1 = 10'd29;

assign grp_fu_15352_p2 = trunc_ln83_cast6_reg_15405;

assign grp_fu_15360_p0 = grp_fu_15360_p00;

assign grp_fu_15360_p00 = add_ln100_2_fu_14887_p2;

assign grp_fu_15360_p1 = 31'd39851;

assign grp_fu_15367_p0 = grp_fu_15367_p00;

assign grp_fu_15367_p00 = add_ln118_fu_15135_p2;

assign grp_fu_15367_p1 = 31'd45965;

assign grp_fu_3263_p_ce = 1'b1;

assign grp_fu_3263_p_din0 = tmp_41_fu_15032_p34;

assign grp_fu_3263_p_din1 = mul_reg_15852;

assign grp_fu_3263_p_opcode = 2'd0;

assign grp_fu_3268_p_ce = 1'b1;

assign grp_fu_3268_p_din0 = input_val_reg_6730;

assign grp_fu_3268_p_din1 = layer_4_weights_q0;

assign grp_fu_3281_p_ce = 1'b1;

assign grp_fu_3281_p_din0 = tmp_fu_15159_p34;

assign grp_fu_3281_p_din1 = 32'd0;

assign grp_fu_3281_p_opcode = 5'd4;

assign icmp_ln107_fu_15002_p2 = ((ap_phi_mux_iii_2_phi_fu_6932_p4 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_15121_p2 = ((iii_1_reg_10588 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln49_3_fu_15252_p2 = ((trunc_ln49_fu_15242_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_15246_p2 = ((tmp_s_fu_15232_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_14596_p2 = ((indvar_flatten106_reg_2244 == 10'd729) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_14602_p2 = ((ii_reg_2650 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_14663_p2 = ((iii_reg_2661 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_14718_p2 = ((indvar_flatten98_reg_6320 == 9'd288) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_14724_p2 = ((indvar_flatten_reg_6343 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_14752_p2 = ((vi_reg_6718 == 3'd2) ? 1'b1 : 1'b0);

assign iii_1_cast_fu_15127_p1 = iii_1_reg_10588;

assign iii_2_cast_fu_15008_p1 = ap_phi_mux_iii_2_phi_fu_6932_p4;

assign iii_cast_fu_14669_p1 = iii_reg_2661;

assign indvars_iv_next47_cast_fu_14690_p1 = indvars_iv_next47_fu_14684_p2;

assign indvars_iv_next47_cast_mid1_fu_14776_p1 = indvars_iv_next47_mid1_fu_14770_p2;

assign indvars_iv_next47_dup_fu_14764_p2 = (select_ln92_fu_14730_p3 + 3'd1);

assign indvars_iv_next47_fu_14684_p2 = (v_reg_6355 + 3'd1);

assign indvars_iv_next47_mid1_fu_14770_p2 = (select_ln92_fu_14730_p3 + 3'd2);

assign input_0_address0 = zext_ln100_1_fu_14912_p1;

assign input_10_address0 = zext_ln100_1_fu_14912_p1;

assign input_11_address0 = zext_ln100_1_fu_14912_p1;

assign input_12_address0 = zext_ln100_1_fu_14912_p1;

assign input_13_address0 = zext_ln100_1_fu_14912_p1;

assign input_14_address0 = zext_ln100_1_fu_14912_p1;

assign input_15_address0 = zext_ln100_1_fu_14912_p1;

assign input_16_address0 = zext_ln100_1_fu_14912_p1;

assign input_17_address0 = zext_ln100_1_fu_14912_p1;

assign input_18_address0 = zext_ln100_1_fu_14912_p1;

assign input_19_address0 = zext_ln100_1_fu_14912_p1;

assign input_1_address0 = zext_ln100_1_fu_14912_p1;

assign input_20_address0 = zext_ln100_1_fu_14912_p1;

assign input_21_address0 = zext_ln100_1_fu_14912_p1;

assign input_22_address0 = zext_ln100_1_fu_14912_p1;

assign input_23_address0 = zext_ln100_1_fu_14912_p1;

assign input_24_address0 = zext_ln100_1_fu_14912_p1;

assign input_25_address0 = zext_ln100_1_fu_14912_p1;

assign input_26_address0 = zext_ln100_1_fu_14912_p1;

assign input_27_address0 = zext_ln100_1_fu_14912_p1;

assign input_28_address0 = zext_ln100_1_fu_14912_p1;

assign input_29_address0 = zext_ln100_1_fu_14912_p1;

assign input_2_address0 = zext_ln100_1_fu_14912_p1;

assign input_30_address0 = zext_ln100_1_fu_14912_p1;

assign input_31_address0 = zext_ln100_1_fu_14912_p1;

assign input_32_address0 = zext_ln100_1_fu_14912_p1;

assign input_33_address0 = zext_ln100_1_fu_14912_p1;

assign input_34_address0 = zext_ln100_1_fu_14912_p1;

assign input_35_address0 = zext_ln100_1_fu_14912_p1;

assign input_36_address0 = zext_ln100_1_fu_14912_p1;

assign input_37_address0 = zext_ln100_1_fu_14912_p1;

assign input_38_address0 = zext_ln100_1_fu_14912_p1;

assign input_39_address0 = zext_ln100_1_fu_14912_p1;

assign input_3_address0 = zext_ln100_1_fu_14912_p1;

assign input_40_address0 = zext_ln100_1_fu_14912_p1;

assign input_41_address0 = zext_ln100_1_fu_14912_p1;

assign input_42_address0 = zext_ln100_1_fu_14912_p1;

assign input_43_address0 = zext_ln100_1_fu_14912_p1;

assign input_44_address0 = zext_ln100_1_fu_14912_p1;

assign input_45_address0 = zext_ln100_1_fu_14912_p1;

assign input_46_address0 = zext_ln100_1_fu_14912_p1;

assign input_47_address0 = zext_ln100_1_fu_14912_p1;

assign input_48_address0 = zext_ln100_1_fu_14912_p1;

assign input_49_address0 = zext_ln100_1_fu_14912_p1;

assign input_4_address0 = zext_ln100_1_fu_14912_p1;

assign input_50_address0 = zext_ln100_1_fu_14912_p1;

assign input_51_address0 = zext_ln100_1_fu_14912_p1;

assign input_52_address0 = zext_ln100_1_fu_14912_p1;

assign input_53_address0 = zext_ln100_1_fu_14912_p1;

assign input_54_address0 = zext_ln100_1_fu_14912_p1;

assign input_55_address0 = zext_ln100_1_fu_14912_p1;

assign input_56_address0 = zext_ln100_1_fu_14912_p1;

assign input_57_address0 = zext_ln100_1_fu_14912_p1;

assign input_58_address0 = zext_ln100_1_fu_14912_p1;

assign input_59_address0 = zext_ln100_1_fu_14912_p1;

assign input_5_address0 = zext_ln100_1_fu_14912_p1;

assign input_60_address0 = zext_ln100_1_fu_14912_p1;

assign input_61_address0 = zext_ln100_1_fu_14912_p1;

assign input_62_address0 = zext_ln100_1_fu_14912_p1;

assign input_63_address0 = zext_ln100_1_fu_14912_p1;

assign input_6_address0 = zext_ln100_1_fu_14912_p1;

assign input_7_address0 = zext_ln100_1_fu_14912_p1;

assign input_8_address0 = zext_ln100_1_fu_14912_p1;

assign input_9_address0 = zext_ln100_1_fu_14912_p1;

assign layer_4_bias_address0 = iii_cast_fu_14669_p1;

assign layer_4_weights_address0 = zext_ln109_fu_15017_p1;

assign or_ln49_fu_15258_p2 = (icmp_ln49_fu_15246_p2 | icmp_ln49_3_fu_15252_p2);

assign or_ln95_fu_14854_p2 = (icmp_ln95_reg_15442 | and_ln92_reg_15449);

assign output_0_address0 = zext_ln118_fu_15270_p1;

assign output_0_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_10_address0 = zext_ln118_fu_15270_p1;

assign output_10_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_11_address0 = zext_ln118_fu_15270_p1;

assign output_11_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_12_address0 = zext_ln118_fu_15270_p1;

assign output_12_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_13_address0 = zext_ln118_fu_15270_p1;

assign output_13_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_14_address0 = zext_ln118_fu_15270_p1;

assign output_14_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_15_address0 = zext_ln118_fu_15270_p1;

assign output_15_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_16_address0 = zext_ln118_fu_15270_p1;

assign output_16_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_17_address0 = zext_ln118_fu_15270_p1;

assign output_17_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_18_address0 = zext_ln118_fu_15270_p1;

assign output_18_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_19_address0 = zext_ln118_fu_15270_p1;

assign output_19_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_1_address0 = zext_ln118_fu_15270_p1;

assign output_1_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_20_address0 = zext_ln118_fu_15270_p1;

assign output_20_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_21_address0 = zext_ln118_fu_15270_p1;

assign output_21_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_22_address0 = zext_ln118_fu_15270_p1;

assign output_22_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_23_address0 = zext_ln118_fu_15270_p1;

assign output_23_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_24_address0 = zext_ln118_fu_15270_p1;

assign output_24_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_25_address0 = zext_ln118_fu_15270_p1;

assign output_25_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_26_address0 = zext_ln118_fu_15270_p1;

assign output_26_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_27_address0 = zext_ln118_fu_15270_p1;

assign output_27_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_28_address0 = zext_ln118_fu_15270_p1;

assign output_28_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_29_address0 = zext_ln118_fu_15270_p1;

assign output_29_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_2_address0 = zext_ln118_fu_15270_p1;

assign output_2_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_30_address0 = zext_ln118_fu_15270_p1;

assign output_30_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_31_address0 = zext_ln118_fu_15270_p1;

assign output_31_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_32_address0 = zext_ln118_fu_15270_p1;

assign output_32_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_33_address0 = zext_ln118_fu_15270_p1;

assign output_33_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_34_address0 = zext_ln118_fu_15270_p1;

assign output_34_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_35_address0 = zext_ln118_fu_15270_p1;

assign output_35_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_36_address0 = zext_ln118_fu_15270_p1;

assign output_36_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_37_address0 = zext_ln118_fu_15270_p1;

assign output_37_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_38_address0 = zext_ln118_fu_15270_p1;

assign output_38_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_39_address0 = zext_ln118_fu_15270_p1;

assign output_39_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_3_address0 = zext_ln118_fu_15270_p1;

assign output_3_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_40_address0 = zext_ln118_fu_15270_p1;

assign output_40_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_41_address0 = zext_ln118_fu_15270_p1;

assign output_41_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_42_address0 = zext_ln118_fu_15270_p1;

assign output_42_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_43_address0 = zext_ln118_fu_15270_p1;

assign output_43_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_44_address0 = zext_ln118_fu_15270_p1;

assign output_44_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_45_address0 = zext_ln118_fu_15270_p1;

assign output_45_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_46_address0 = zext_ln118_fu_15270_p1;

assign output_46_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_47_address0 = zext_ln118_fu_15270_p1;

assign output_47_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_48_address0 = zext_ln118_fu_15270_p1;

assign output_48_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_49_address0 = zext_ln118_fu_15270_p1;

assign output_49_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_4_address0 = zext_ln118_fu_15270_p1;

assign output_4_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_50_address0 = zext_ln118_fu_15270_p1;

assign output_50_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_51_address0 = zext_ln118_fu_15270_p1;

assign output_51_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_52_address0 = zext_ln118_fu_15270_p1;

assign output_52_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_53_address0 = zext_ln118_fu_15270_p1;

assign output_53_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_54_address0 = zext_ln118_fu_15270_p1;

assign output_54_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_55_address0 = zext_ln118_fu_15270_p1;

assign output_55_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_56_address0 = zext_ln118_fu_15270_p1;

assign output_56_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_57_address0 = zext_ln118_fu_15270_p1;

assign output_57_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_58_address0 = zext_ln118_fu_15270_p1;

assign output_58_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_59_address0 = zext_ln118_fu_15270_p1;

assign output_59_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_5_address0 = zext_ln118_fu_15270_p1;

assign output_5_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_60_address0 = zext_ln118_fu_15270_p1;

assign output_60_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_61_address0 = zext_ln118_fu_15270_p1;

assign output_61_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_62_address0 = zext_ln118_fu_15270_p1;

assign output_62_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_63_address0 = zext_ln118_fu_15270_p1;

assign output_63_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_6_address0 = zext_ln118_fu_15270_p1;

assign output_6_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_7_address0 = zext_ln118_fu_15270_p1;

assign output_7_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_8_address0 = zext_ln118_fu_15270_p1;

assign output_8_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign output_9_address0 = zext_ln118_fu_15270_p1;

assign output_9_d0 = ap_phi_reg_pp2_iter18_empty_78_reg_14375;

assign p_shl_fu_14698_p3 = {{empty_73_fu_14694_p1}, {2'd0}};

assign p_shl_mid1_fu_14784_p3 = {{empty_76_fu_14780_p1}, {2'd0}};

assign select_ln77_2_fu_14622_p3 = ((icmp_ln80_fu_14602_p2[0:0] == 1'b1) ? add_ln77_2_fu_14616_p2 : i_reg_2255);

assign select_ln77_fu_14608_p3 = ((icmp_ln80_fu_14602_p2[0:0] == 1'b1) ? 5'd1 : ii_reg_2650);

assign select_ln92_8_fu_14839_p3 = ((icmp_ln95_reg_15442[0:0] == 1'b1) ? add_ln92_1_fu_14833_p2 : iv_reg_6331);

assign select_ln92_9_fu_14738_p3 = ((icmp_ln95_fu_14724_p2[0:0] == 1'b1) ? 4'd1 : add_ln104_4_fu_14712_p2);

assign select_ln92_fu_14730_p3 = ((icmp_ln95_fu_14724_p2[0:0] == 1'b1) ? 3'd7 : v_reg_6355);

assign select_ln95_7_fu_14798_p3 = ((and_ln92_fu_14758_p2[0:0] == 1'b1) ? indvars_iv_next47_dup_fu_14764_p2 : select_ln92_fu_14730_p3);

assign select_ln95_8_fu_14825_p3 = ((and_ln92_fu_14758_p2[0:0] == 1'b1) ? add_ln104_7_fu_14819_p2 : select_ln92_9_fu_14738_p3);

assign select_ln95_9_fu_15108_p3 = ((icmp_ln95_reg_15442[0:0] == 1'b1) ? 4'd1 : add_ln95_2_fu_15102_p2);

assign select_ln95_fu_14858_p3 = ((or_ln95_fu_14854_p2[0:0] == 1'b1) ? 3'd7 : vi_reg_6718);

assign sext_ln100_fu_14870_p1 = trunc_ln100_fu_14866_p1;

assign sext_ln103_fu_14985_p1 = trunc_ln100_reg_15484;

assign sext_ln95_fu_14806_p1 = select_ln95_7_fu_14798_p3;

assign shl_ln1_fu_14879_p3 = {{add_ln100_fu_14874_p2}, {5'd0}};

assign shl_ln2_fu_14993_p4 = {{{add_ln104_5_fu_14988_p2}, {trunc_ln92_reg_15474}}, {5'd0}};

assign shl_ln_fu_14650_p3 = {{grp_fu_15343_p3}, {5'd0}};

assign sub_ln103_2_fu_14792_p2 = (p_shl_mid1_fu_14784_p3 - indvars_iv_next47_cast_mid1_fu_14776_p1);

assign sub_ln103_fu_14706_p2 = (p_shl_fu_14698_p3 - indvars_iv_next47_cast_fu_14690_p1);

assign tmp_s_fu_15232_p4 = {{bitcast_ln49_fu_15229_p1[30:23]}};

assign trunc_ln100_fu_14866_p1 = select_ln95_fu_14858_p3[1:0];

assign trunc_ln109_fu_15028_p1 = iii_2_reg_6928[4:0];

assign trunc_ln117_fu_15131_p1 = iii_1_reg_10588[4:0];

assign trunc_ln49_fu_15242_p1 = bitcast_ln49_fu_15229_p1[22:0];

assign trunc_ln83_cast6_fu_14647_p1 = select_ln77_reg_15382;

assign trunc_ln89_fu_14674_p1 = iii_reg_2661[4:0];

assign trunc_ln92_fu_14850_p1 = select_ln92_8_fu_14839_p3[4:0];

assign xor_ln92_fu_14746_p2 = (icmp_ln95_fu_14724_p2 ^ 1'd1);

assign zext_ln100_1_fu_14912_p1 = grp_fu_14897_p2;

assign zext_ln109_fu_15017_p1 = add_ln109_fu_15012_p2;

assign zext_ln118_fu_15270_p1 = grp_fu_15144_p2;

assign zext_ln83_fu_14634_p1 = select_ln77_reg_15382;

assign zext_ln92_fu_14846_p1 = select_ln92_8_fu_14839_p3;

always @ (posedge ap_clk) begin
    trunc_ln83_cast6_reg_15405[9:5] <= 5'b00000;
    shl_ln_reg_15410[4:0] <= 5'b00000;
    shl_ln2_reg_15828[4:0] <= 5'b00000;
end

endmodule //infer_conv2d_1
