

================================================================
== Vitis HLS Report for 'kernel_gemm'
================================================================
* Date:           Thu Dec 12 20:12:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_gemm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   536551|   536551|  2.146 ms|  2.146 ms|  536552|  536552|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_gemm_Pipeline_L2_fu_427                 |kernel_gemm_Pipeline_L2                 |    22003|    22003|  88.012 us|  88.012 us|  22003|  22003|       no|
        |grp_kernel_gemm_Pipeline_L21_fu_456                |kernel_gemm_Pipeline_L21                |     3003|     3003|  12.012 us|  12.012 us|   3003|   3003|       no|
        |grp_kernel_gemm_Pipeline_L22_fu_479                |kernel_gemm_Pipeline_L22                |    26403|    26403|   0.106 ms|   0.106 ms|  26403|  26403|       no|
        |grp_kernel_gemm_Pipeline_merlinL4_fu_508           |kernel_gemm_Pipeline_merlinL4           |       17|       17|  68.000 ns|  68.000 ns|     17|     17|       no|
        |grp_kernel_gemm_Pipeline_merlinL2_merlinL1_fu_536  |kernel_gemm_Pipeline_merlinL2_merlinL1  |     2419|     2419|   9.676 us|   9.676 us|   2419|   2419|       no|
        |grp_kernel_gemm_Pipeline_L3_fu_603                 |kernel_gemm_Pipeline_L3                 |    22003|    22003|  88.012 us|  88.012 us|  22003|  22003|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL5  |   488000|   488000|      2440|          -|          -|   200|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       73|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|   113|    32478|    19367|    0|
|Memory               |       88|     -|        0|        0|   38|
|Multiplexer          |        -|     -|        -|     6042|    -|
|Register             |        -|     -|      435|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      178|   113|    32913|    25482|   38|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       12|     4|        4|        6|   11|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        4|     1|        1|        2|    3|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+------+-----+
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|    322|   552|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U251                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U252                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U253                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U254                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U255                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U256                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U257                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U258                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U259                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U260                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U261                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U262                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U263                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U264                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U265                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U266                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U267                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U268                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U269                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U270                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U271                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U272                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|    143|    78|    0|
    |grp_kernel_gemm_Pipeline_L2_fu_427                 |kernel_gemm_Pipeline_L2                 |        0|   0|   1076|   494|    0|
    |grp_kernel_gemm_Pipeline_L21_fu_456                |kernel_gemm_Pipeline_L21                |        0|   0|    605|   375|    0|
    |grp_kernel_gemm_Pipeline_L22_fu_479                |kernel_gemm_Pipeline_L22                |        0|   0|   1078|   501|    0|
    |grp_kernel_gemm_Pipeline_L3_fu_603                 |kernel_gemm_Pipeline_L3                 |        0|   0|    731|  1351|    0|
    |grp_kernel_gemm_Pipeline_merlinL2_merlinL1_fu_536  |kernel_gemm_Pipeline_merlinL2_merlinL1  |        0|  47|  11882|  5509|    0|
    |grp_kernel_gemm_Pipeline_merlinL4_fu_508           |kernel_gemm_Pipeline_merlinL4           |        0|   0|   3075|   784|    0|
    |merlin_gmem_kernel_gemm_512_0_m_axi_U              |merlin_gmem_kernel_gemm_512_0_m_axi     |       30|   0|   3521|  2695|    0|
    |merlin_gmem_kernel_gemm_64_0_m_axi_U               |merlin_gmem_kernel_gemm_64_0_m_axi      |       30|   0|   3521|  2695|    0|
    |merlin_gmem_kernel_gemm_64_C_m_axi_U               |merlin_gmem_kernel_gemm_64_C_m_axi      |       30|   0|   3521|  2695|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+------+-----+
    |Total                                              |                                        |       90| 113|  32478| 19367|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_7_0_buf_U     |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_16_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_17_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_18_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_19_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_20_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_21_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_22_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_23_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_24_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_25_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_26_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_27_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_28_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_29_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_7_0_buf_30_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_7_0_buf_U     |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_22_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_23_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_24_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_25_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_26_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_27_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_28_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_29_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_30_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_31_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_32_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_33_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_34_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_35_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_36_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_37_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_38_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_39_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_40_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_41_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |B_7_0_buf_42_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |C_buf_U         |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_22_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_23_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_24_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_25_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_26_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_27_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_28_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_29_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_30_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_31_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_32_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_33_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_34_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_35_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_36_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_37_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_38_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_39_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_40_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_41_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |C_buf_42_U      |C_buf_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2000|   32|     1|        64000|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                         |       88|  0|   0|   38|144800| 1920|    60|      4633600|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln110_fu_732_p2               |         +|   0|  0|  18|          11|          11|
    |add_ln87_fu_706_p2                |         +|   0|  0|  15|           8|           1|
    |empty_35_fu_754_p2                |         -|   0|  0|  19|          12|          12|
    |icmp_ln87_fu_700_p2               |      icmp|   0|  0|  15|           8|           7|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  73|          42|          34|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |A_7_0_buf_16_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_16_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_16_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_17_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_17_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_17_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_18_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_18_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_18_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_19_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_19_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_19_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_20_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_20_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_20_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_21_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_21_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_21_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_22_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_22_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_22_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_23_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_23_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_23_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_24_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_24_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_24_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_25_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_25_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_25_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_26_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_26_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_26_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_27_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_27_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_27_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_28_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_28_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_28_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_29_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_29_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_29_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_30_address0                   |   14|          3|   12|         36|
    |A_7_0_buf_30_ce0                        |   14|          3|    1|          3|
    |A_7_0_buf_30_we0                        |    9|          2|    1|          2|
    |A_7_0_buf_address0                      |   14|          3|   12|         36|
    |A_7_0_buf_ce0                           |   14|          3|    1|          3|
    |A_7_0_buf_we0                           |    9|          2|    1|          2|
    |B_7_0_buf_22_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_22_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_22_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_23_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_23_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_23_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_24_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_24_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_24_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_25_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_25_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_25_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_26_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_26_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_26_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_27_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_27_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_27_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_28_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_28_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_28_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_29_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_29_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_29_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_30_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_30_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_30_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_31_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_31_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_31_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_32_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_32_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_32_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_33_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_33_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_33_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_34_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_34_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_34_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_35_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_35_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_35_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_36_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_36_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_36_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_37_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_37_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_37_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_38_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_38_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_38_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_39_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_39_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_39_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_40_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_40_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_40_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_41_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_41_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_41_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_42_address0                   |   14|          3|   12|         36|
    |B_7_0_buf_42_ce0                        |   14|          3|    1|          3|
    |B_7_0_buf_42_we0                        |    9|          2|    1|          2|
    |B_7_0_buf_address0                      |   14|          3|   12|         36|
    |B_7_0_buf_ce0                           |   14|          3|    1|          3|
    |B_7_0_buf_we0                           |    9|          2|    1|          2|
    |C_buf_22_address0                       |   26|          5|   11|         55|
    |C_buf_22_address1                       |   14|          3|   11|         33|
    |C_buf_22_ce0                            |   26|          5|    1|          5|
    |C_buf_22_ce1                            |   14|          3|    1|          3|
    |C_buf_22_d0                             |   20|          4|   32|        128|
    |C_buf_22_we0                            |   20|          4|    1|          4|
    |C_buf_23_address0                       |   26|          5|   11|         55|
    |C_buf_23_address1                       |   14|          3|   11|         33|
    |C_buf_23_ce0                            |   26|          5|    1|          5|
    |C_buf_23_ce1                            |   14|          3|    1|          3|
    |C_buf_23_d0                             |   20|          4|   32|        128|
    |C_buf_23_we0                            |   20|          4|    1|          4|
    |C_buf_24_address0                       |   26|          5|   11|         55|
    |C_buf_24_address1                       |   14|          3|   11|         33|
    |C_buf_24_ce0                            |   26|          5|    1|          5|
    |C_buf_24_ce1                            |   14|          3|    1|          3|
    |C_buf_24_d0                             |   20|          4|   32|        128|
    |C_buf_24_we0                            |   20|          4|    1|          4|
    |C_buf_25_address0                       |   26|          5|   11|         55|
    |C_buf_25_address1                       |   14|          3|   11|         33|
    |C_buf_25_ce0                            |   26|          5|    1|          5|
    |C_buf_25_ce1                            |   14|          3|    1|          3|
    |C_buf_25_d0                             |   20|          4|   32|        128|
    |C_buf_25_we0                            |   20|          4|    1|          4|
    |C_buf_26_address0                       |   26|          5|   11|         55|
    |C_buf_26_address1                       |   14|          3|   11|         33|
    |C_buf_26_ce0                            |   26|          5|    1|          5|
    |C_buf_26_ce1                            |   14|          3|    1|          3|
    |C_buf_26_d0                             |   20|          4|   32|        128|
    |C_buf_26_we0                            |   20|          4|    1|          4|
    |C_buf_27_address0                       |   26|          5|   11|         55|
    |C_buf_27_address1                       |   14|          3|   11|         33|
    |C_buf_27_ce0                            |   26|          5|    1|          5|
    |C_buf_27_ce1                            |   14|          3|    1|          3|
    |C_buf_27_d0                             |   20|          4|   32|        128|
    |C_buf_27_we0                            |   20|          4|    1|          4|
    |C_buf_28_address0                       |   26|          5|   11|         55|
    |C_buf_28_address1                       |   14|          3|   11|         33|
    |C_buf_28_ce0                            |   26|          5|    1|          5|
    |C_buf_28_ce1                            |   14|          3|    1|          3|
    |C_buf_28_d0                             |   20|          4|   32|        128|
    |C_buf_28_we0                            |   20|          4|    1|          4|
    |C_buf_29_address0                       |   26|          5|   11|         55|
    |C_buf_29_address1                       |   14|          3|   11|         33|
    |C_buf_29_ce0                            |   26|          5|    1|          5|
    |C_buf_29_ce1                            |   14|          3|    1|          3|
    |C_buf_29_d0                             |   20|          4|   32|        128|
    |C_buf_29_we0                            |   20|          4|    1|          4|
    |C_buf_30_address0                       |   26|          5|   11|         55|
    |C_buf_30_address1                       |   14|          3|   11|         33|
    |C_buf_30_ce0                            |   26|          5|    1|          5|
    |C_buf_30_ce1                            |   14|          3|    1|          3|
    |C_buf_30_d0                             |   20|          4|   32|        128|
    |C_buf_30_we0                            |   20|          4|    1|          4|
    |C_buf_31_address0                       |   26|          5|   11|         55|
    |C_buf_31_address1                       |   14|          3|   11|         33|
    |C_buf_31_ce0                            |   26|          5|    1|          5|
    |C_buf_31_ce1                            |   14|          3|    1|          3|
    |C_buf_31_d0                             |   20|          4|   32|        128|
    |C_buf_31_we0                            |   20|          4|    1|          4|
    |C_buf_32_address0                       |   26|          5|   11|         55|
    |C_buf_32_address1                       |   14|          3|   11|         33|
    |C_buf_32_ce0                            |   26|          5|    1|          5|
    |C_buf_32_ce1                            |   14|          3|    1|          3|
    |C_buf_32_d0                             |   20|          4|   32|        128|
    |C_buf_32_we0                            |   20|          4|    1|          4|
    |C_buf_33_address0                       |   26|          5|   11|         55|
    |C_buf_33_address1                       |   14|          3|   11|         33|
    |C_buf_33_ce0                            |   26|          5|    1|          5|
    |C_buf_33_ce1                            |   14|          3|    1|          3|
    |C_buf_33_d0                             |   20|          4|   32|        128|
    |C_buf_33_we0                            |   20|          4|    1|          4|
    |C_buf_34_address0                       |   26|          5|   11|         55|
    |C_buf_34_address1                       |   14|          3|   11|         33|
    |C_buf_34_ce0                            |   26|          5|    1|          5|
    |C_buf_34_ce1                            |   14|          3|    1|          3|
    |C_buf_34_d0                             |   20|          4|   32|        128|
    |C_buf_34_we0                            |   20|          4|    1|          4|
    |C_buf_35_address0                       |   26|          5|   11|         55|
    |C_buf_35_address1                       |   14|          3|   11|         33|
    |C_buf_35_ce0                            |   26|          5|    1|          5|
    |C_buf_35_ce1                            |   14|          3|    1|          3|
    |C_buf_35_d0                             |   20|          4|   32|        128|
    |C_buf_35_we0                            |   20|          4|    1|          4|
    |C_buf_36_address0                       |   26|          5|   11|         55|
    |C_buf_36_address1                       |   14|          3|   11|         33|
    |C_buf_36_ce0                            |   26|          5|    1|          5|
    |C_buf_36_ce1                            |   14|          3|    1|          3|
    |C_buf_36_d0                             |   20|          4|   32|        128|
    |C_buf_36_we0                            |   20|          4|    1|          4|
    |C_buf_37_address0                       |   26|          5|   11|         55|
    |C_buf_37_address1                       |   14|          3|   11|         33|
    |C_buf_37_ce0                            |   26|          5|    1|          5|
    |C_buf_37_ce1                            |   14|          3|    1|          3|
    |C_buf_37_d0                             |   20|          4|   32|        128|
    |C_buf_37_we0                            |   20|          4|    1|          4|
    |C_buf_38_address0                       |   26|          5|   11|         55|
    |C_buf_38_address1                       |   14|          3|   11|         33|
    |C_buf_38_ce0                            |   26|          5|    1|          5|
    |C_buf_38_ce1                            |   14|          3|    1|          3|
    |C_buf_38_d0                             |   20|          4|   32|        128|
    |C_buf_38_we0                            |   20|          4|    1|          4|
    |C_buf_39_address0                       |   26|          5|   11|         55|
    |C_buf_39_address1                       |   14|          3|   11|         33|
    |C_buf_39_ce0                            |   26|          5|    1|          5|
    |C_buf_39_ce1                            |   14|          3|    1|          3|
    |C_buf_39_d0                             |   20|          4|   32|        128|
    |C_buf_39_we0                            |   20|          4|    1|          4|
    |C_buf_40_address0                       |   26|          5|   11|         55|
    |C_buf_40_address1                       |   14|          3|   11|         33|
    |C_buf_40_ce0                            |   26|          5|    1|          5|
    |C_buf_40_ce1                            |   14|          3|    1|          3|
    |C_buf_40_d0                             |   20|          4|   32|        128|
    |C_buf_40_we0                            |   20|          4|    1|          4|
    |C_buf_41_address0                       |   26|          5|   11|         55|
    |C_buf_41_address1                       |   14|          3|   11|         33|
    |C_buf_41_ce0                            |   26|          5|    1|          5|
    |C_buf_41_ce1                            |   14|          3|    1|          3|
    |C_buf_41_d0                             |   20|          4|   32|        128|
    |C_buf_41_we0                            |   20|          4|    1|          4|
    |C_buf_42_address0                       |   26|          5|   11|         55|
    |C_buf_42_address1                       |   14|          3|   11|         33|
    |C_buf_42_ce0                            |   26|          5|    1|          5|
    |C_buf_42_ce1                            |   14|          3|    1|          3|
    |C_buf_42_d0                             |   20|          4|   32|        128|
    |C_buf_42_we0                            |   20|          4|    1|          4|
    |C_buf_address0                          |   26|          5|   11|         55|
    |C_buf_address1                          |   14|          3|   11|         33|
    |C_buf_ce0                               |   26|          5|    1|          5|
    |C_buf_ce1                               |   14|          3|    1|          3|
    |C_buf_d0                                |   20|          4|   32|        128|
    |C_buf_we0                               |   20|          4|    1|          4|
    |ap_NS_fsm                               |  791|        150|    1|        150|
    |ap_done                                 |    9|          2|    1|          2|
    |grp_fu_832_ce                           |   14|          3|    1|          3|
    |grp_fu_832_p0                           |   14|          3|   32|         96|
    |grp_fu_832_p1                           |   14|          3|   32|         96|
    |grp_fu_836_ce                           |   14|          3|    1|          3|
    |grp_fu_836_p0                           |   14|          3|   32|         96|
    |grp_fu_836_p1                           |   14|          3|   32|         96|
    |grp_fu_840_ce                           |   14|          3|    1|          3|
    |grp_fu_840_p0                           |   14|          3|   32|         96|
    |grp_fu_840_p1                           |   14|          3|   32|         96|
    |grp_fu_844_ce                           |   14|          3|    1|          3|
    |grp_fu_844_p0                           |   14|          3|   32|         96|
    |grp_fu_844_p1                           |   14|          3|   32|         96|
    |grp_fu_848_ce                           |   14|          3|    1|          3|
    |grp_fu_848_p0                           |   14|          3|   32|         96|
    |grp_fu_848_p1                           |   14|          3|   32|         96|
    |grp_fu_852_ce                           |   14|          3|    1|          3|
    |grp_fu_852_p0                           |   14|          3|   32|         96|
    |grp_fu_852_p1                           |   14|          3|   32|         96|
    |grp_fu_856_ce                           |   14|          3|    1|          3|
    |grp_fu_856_p0                           |   14|          3|   32|         96|
    |grp_fu_856_p1                           |   14|          3|   32|         96|
    |grp_fu_860_ce                           |   14|          3|    1|          3|
    |grp_fu_860_p0                           |   14|          3|   32|         96|
    |grp_fu_860_p1                           |   14|          3|   32|         96|
    |grp_fu_864_ce                           |   14|          3|    1|          3|
    |grp_fu_864_p0                           |   14|          3|   32|         96|
    |grp_fu_864_p1                           |   14|          3|   32|         96|
    |grp_fu_868_ce                           |   14|          3|    1|          3|
    |grp_fu_868_p0                           |   14|          3|   32|         96|
    |grp_fu_868_p1                           |   14|          3|   32|         96|
    |grp_fu_872_ce                           |   14|          3|    1|          3|
    |grp_fu_872_p0                           |   14|          3|   32|         96|
    |grp_fu_872_p1                           |   14|          3|   32|         96|
    |grp_fu_876_ce                           |   14|          3|    1|          3|
    |grp_fu_876_p0                           |   14|          3|   32|         96|
    |grp_fu_876_p1                           |   14|          3|   32|         96|
    |grp_fu_880_ce                           |   14|          3|    1|          3|
    |grp_fu_880_p0                           |   14|          3|   32|         96|
    |grp_fu_880_p1                           |   14|          3|   32|         96|
    |grp_fu_884_ce                           |   14|          3|    1|          3|
    |grp_fu_884_p0                           |   14|          3|   32|         96|
    |grp_fu_884_p1                           |   14|          3|   32|         96|
    |grp_fu_888_ce                           |   14|          3|    1|          3|
    |grp_fu_888_p0                           |   14|          3|   32|         96|
    |grp_fu_888_p1                           |   14|          3|   32|         96|
    |grp_fu_892_ce                           |   14|          3|    1|          3|
    |grp_fu_892_p0                           |   14|          3|   32|         96|
    |grp_fu_892_p1                           |   14|          3|   32|         96|
    |grp_fu_896_ce                           |   14|          3|    1|          3|
    |grp_fu_896_p0                           |   14|          3|   32|         96|
    |grp_fu_896_p1                           |   14|          3|   32|         96|
    |grp_fu_900_ce                           |   14|          3|    1|          3|
    |grp_fu_900_p0                           |   14|          3|   32|         96|
    |grp_fu_900_p1                           |   14|          3|   32|         96|
    |grp_fu_904_ce                           |   14|          3|    1|          3|
    |grp_fu_904_p0                           |   14|          3|   32|         96|
    |grp_fu_904_p1                           |   14|          3|   32|         96|
    |grp_fu_908_ce                           |   14|          3|    1|          3|
    |grp_fu_908_p0                           |   14|          3|   32|         96|
    |grp_fu_908_p1                           |   14|          3|   32|         96|
    |grp_fu_912_ce                           |   14|          3|    1|          3|
    |grp_fu_912_p0                           |   14|          3|   32|         96|
    |grp_fu_912_p1                           |   14|          3|   32|         96|
    |grp_fu_916_ce                           |   14|          3|    1|          3|
    |grp_fu_916_p0                           |   14|          3|   32|         96|
    |grp_fu_916_p1                           |   14|          3|   32|         96|
    |i_5_fu_130                              |    9|          2|    8|         16|
    |merlin_gmem_kernel_gemm_512_0_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_512_0_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_512_0_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_512_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_0_blk_n_AR  |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_64_0_ARADDR     |   14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_64_0_ARLEN      |   14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_64_0_ARVALID    |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_64_0_RREADY     |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_64_0_blk_n_AR   |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_64_C_ARADDR     |   14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_64_C_ARLEN      |   14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_64_C_ARVALID    |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_64_C_AWADDR     |   14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_64_C_AWLEN      |   14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_64_C_AWVALID    |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_64_C_BREADY     |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_64_C_RREADY     |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_64_C_WVALID     |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_64_C_blk_n_AR   |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_64_C_blk_n_AW   |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_64_C_blk_n_B    |    9|          2|    1|          2|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 6042|       1241| 3624|      12217|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln110_reg_821                                               |   10|   0|   11|          1|
    |ap_CS_fsm                                                       |  149|   0|  149|          0|
    |ap_done_reg                                                     |    1|   0|    1|          0|
    |ap_rst_n_inv                                                    |    1|   0|    1|          0|
    |ap_rst_reg_1                                                    |    1|   0|    1|          0|
    |ap_rst_reg_2                                                    |    1|   0|    1|          0|
    |empty_35_reg_827                                                |   12|   0|   12|          0|
    |grp_kernel_gemm_Pipeline_L21_fu_456_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L22_fu_479_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L2_fu_427_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L3_fu_603_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_merlinL2_merlinL1_fu_536_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_merlinL4_fu_508_ap_start_reg           |    1|   0|    1|          0|
    |i_5_fu_130                                                      |    8|   0|    8|          0|
    |i_reg_812                                                       |    8|   0|    8|          0|
    |merlin_gmem_kernel_gemm_64_C_addr_reg_787                       |   64|   0|   64|          0|
    |trunc_ln1705_1_reg_781                                          |   58|   0|   58|          0|
    |trunc_ln1_reg_775                                               |   58|   0|   58|          0|
    |trunc_ln_reg_768                                                |   58|   0|   58|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           |  435|   0|  436|          1|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_C_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_64_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_gemm_64_0|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

