var searchData=
[
  ['u16_0',['u16',['../group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739',1,'ITM_Type::u16()'],['../group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739',1,'ITM_Type::@8::u16()'],['../group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739',1,'ITM_Type::@29::u16()'],['../group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739',1,'ITM_Type::@34::u16()'],['../group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739',1,'ITM_Type::@39::u16()'],['../group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739',1,'ITM_Type::@44::u16()'],['../group___c_m_s_i_s__core___debug_functions.html#gae93660eefe2482a8564fae9a1ca39739',1,'ITM_Type::@53::u16()']]],
  ['u32_1',['u32',['../group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1',1,'ITM_Type::@53::u32()'],['../group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1',1,'ITM_Type::u32()'],['../group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1',1,'ITM_Type::@8::u32()'],['../group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1',1,'ITM_Type::@29::u32()'],['../group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1',1,'ITM_Type::@34::u32()'],['../group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1',1,'ITM_Type::@39::u32()'],['../group___c_m_s_i_s__core___debug_functions.html#gae89dd50f788f12863c681fba1a5b60d1',1,'ITM_Type::@44::u32()']]],
  ['u8_2',['u8',['../group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c',1,'ITM_Type::@34::u8()'],['../group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c',1,'ITM_Type::@39::u8()'],['../group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c',1,'ITM_Type::@44::u8()'],['../group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c',1,'ITM_Type::@53::u8()'],['../group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c',1,'ITM_Type::u8()'],['../group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c',1,'ITM_Type::@8::u8()'],['../group___c_m_s_i_s__core___debug_functions.html#ga4c0550e859d614c607bd4b575f05425c',1,'ITM_Type::@29::u8()']]],
  ['uart_3',['UART',['../group___u_a_r_t.html',1,'']]],
  ['uart_20address_2dmatching_20lsb_20position_20in_20cr2_20register_4',['UART Address-matching LSB Position In CR2 Register',['../group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['uart_20advanced_20feature_20auto_20baudrate_20enable_5',['UART Advanced Feature Auto BaudRate Enable',['../group___u_a_r_t___auto_baud_rate___enable.html',1,'']]],
  ['uart_20advanced_20feature_20autobaud_20rate_20mode_6',['UART Advanced Feature AutoBaud Rate Mode',['../group___u_a_r_t___auto_baud___rate___mode.html',1,'']]],
  ['uart_20advanced_20feature_20binary_20data_20inversion_7',['UART Advanced Feature Binary Data Inversion',['../group___u_a_r_t___data___inv.html',1,'']]],
  ['uart_20advanced_20feature_20dma_20disable_20on_20rx_20error_8',['UART Advanced Feature DMA Disable On Rx Error',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html',1,'']]],
  ['uart_20advanced_20feature_20initialization_20type_9',['UART Advanced Feature Initialization Type',['../group___u_a_r_t___advanced___features___initialization___type.html',1,'']]],
  ['uart_20advanced_20feature_20msb_20first_10',['UART Advanced Feature MSB First',['../group___u_a_r_t___m_s_b___first.html',1,'']]],
  ['uart_20advanced_20feature_20mute_20mode_20enable_11',['UART Advanced Feature Mute Mode Enable',['../group___u_a_r_t___mute___mode.html',1,'']]],
  ['uart_20advanced_20feature_20overrun_20disable_12',['UART Advanced Feature Overrun Disable',['../group___u_a_r_t___overrun___disable.html',1,'']]],
  ['uart_20advanced_20feature_20rx_20pin_20active_20level_20inversion_13',['UART Advanced Feature RX Pin Active Level Inversion',['../group___u_a_r_t___rx___inv.html',1,'']]],
  ['uart_20advanced_20feature_20rx_20tx_20pins_20swap_14',['UART Advanced Feature RX TX Pins Swap',['../group___u_a_r_t___rx___tx___swap.html',1,'']]],
  ['uart_20advanced_20feature_20stop_20mode_20enable_15',['UART Advanced Feature Stop Mode Enable',['../group___u_a_r_t___stop___mode___enable.html',1,'']]],
  ['uart_20advanced_20feature_20tx_20pin_20active_20level_20inversion_16',['UART Advanced Feature TX Pin Active Level Inversion',['../group___u_a_r_t___tx___inv.html',1,'']]],
  ['uart_20dma_20rx_17',['UART DMA Rx',['../group___u_a_r_t___d_m_a___rx.html',1,'']]],
  ['uart_20dma_20tx_18',['UART DMA Tx',['../group___u_a_r_t___d_m_a___tx.html',1,'']]],
  ['uart_20driver_20enable_20assertion_20time_20lsb_20position_20in_20cr1_20register_19',['UART Driver Enable Assertion Time LSB Position In CR1 Register',['../group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['uart_20driver_20enable_20deassertion_20time_20lsb_20position_20in_20cr1_20register_20',['UART Driver Enable DeAssertion Time LSB Position In CR1 Register',['../group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['uart_20driverenable_20polarity_21',['UART DriverEnable Polarity',['../group___u_a_r_t___driver_enable___polarity.html',1,'']]],
  ['uart_20error_20definition_22',['UART Error Definition',['../group___u_a_r_t___error___definition.html',1,'']]],
  ['uart_20exported_20constants_23',['UART Exported Constants',['../group___u_a_r_t___exported___constants.html',1,'']]],
  ['uart_20exported_20functions_24',['UART Exported Functions',['../group___u_a_r_t___exported___functions.html',1,'']]],
  ['uart_20exported_20macros_25',['UART Exported Macros',['../group___u_a_r_t___exported___macros.html',1,'']]],
  ['uart_20exported_20types_26',['UART Exported Types',['../group___u_a_r_t___exported___types.html',1,'']]],
  ['uart_20half_20duplex_20selection_27',['UART Half Duplex Selection',['../group___u_a_r_t___half___duplex___selection.html',1,'']]],
  ['uart_20hardware_20flow_20control_28',['UART Hardware Flow Control',['../group___u_a_r_t___hardware___flow___control.html',1,'']]],
  ['uart_20interruption_20clear_20flags_29',['UART Interruption Clear Flags',['../group___u_a_r_t___i_t___c_l_e_a_r___flags.html',1,'']]],
  ['uart_20interruptions_20flag_20mask_30',['UART Interruptions Flag Mask',['../group___u_a_r_t___interruption___mask.html',1,'']]],
  ['uart_20interrupts_20definition_31',['UART Interrupts Definition',['../group___u_a_r_t___interrupt__definition.html',1,'']]],
  ['uart_20lin_20break_20detection_32',['UART LIN Break Detection',['../group___u_a_r_t___l_i_n___break___detection.html',1,'']]],
  ['uart_20local_20interconnection_20network_20mode_33',['UART Local Interconnection Network mode',['../group___u_a_r_t___l_i_n.html',1,'']]],
  ['uart_20number_20of_20stop_20bits_34',['UART Number of Stop Bits',['../group___u_a_r_t___stop___bits.html',1,'']]],
  ['uart_20one_20bit_20sampling_20method_35',['UART One Bit Sampling Method',['../group___u_a_r_t___one_bit___sampling.html',1,'']]],
  ['uart_20over_20sampling_36',['UART Over Sampling',['../group___u_a_r_t___over___sampling.html',1,'']]],
  ['uart_20parity_37',['UART Parity',['../group___u_a_r_t___parity.html',1,'']]],
  ['uart_20polling_2dbased_20communications_20time_2dout_20value_38',['UART polling-based communications time-out value',['../group___u_a_r_t___time_out___value.html',1,'']]],
  ['uart_20private_20functions_39',['UART Private Functions',['../group___u_a_r_t___private___functions.html',1,'']]],
  ['uart_20private_20macros_40',['UART Private Macros',['../group___u_a_r_t___private___macros.html',1,'']]],
  ['uart_20receiver_20timeout_41',['UART Receiver Timeout',['../group___u_a_r_t___receiver___timeout.html',1,'']]],
  ['uart_20reception_20type_20values_42',['UART Reception type values',['../group___u_a_r_t___r_e_c_e_p_t_i_o_n___t_y_p_e___values.html',1,'']]],
  ['uart_20request_20parameters_43',['UART Request Parameters',['../group___u_a_r_t___request___parameters.html',1,'']]],
  ['uart_20state_44',['UART State',['../group___u_a_r_t___state.html',1,'']]],
  ['uart_20state_20code_20definition_45',['UART State Code Definition',['../group___u_a_r_t___state___definition.html',1,'']]],
  ['uart_20status_20flags_46',['UART Status Flags',['../group___u_a_r_t___flags.html',1,'']]],
  ['uart_20transfer_20mode_47',['UART Transfer Mode',['../group___u_a_r_t___mode.html',1,'']]],
  ['uart_20wakeup_20from_20stop_20selection_48',['UART WakeUp From Stop Selection',['../group___u_a_r_t___wake_up__from___stop___selection.html',1,'']]],
  ['uart_20wakeup_20methods_49',['UART WakeUp Methods',['../group___u_a_r_t___wake_up___methods.html',1,'']]],
  ['uart_5faddress_5fdetect_5f4b_50',['UART_ADDRESS_DETECT_4B',['../group___u_a_r_t_ex___wake_up___address___length.html#ga6599292020c484faeea894307d9dc6d5',1,'stm32l0xx_hal_uart_ex.h']]],
  ['uart_5faddress_5fdetect_5f7b_51',['UART_ADDRESS_DETECT_7B',['../group___u_a_r_t_ex___wake_up___address___length.html#ga4dbd5995e0e4998cb1a312c183d7cbb0',1,'stm32l0xx_hal_uart_ex.h']]],
  ['uart_5fadvfeature_5fautobaudrate_5fdisable_52',['UART_ADVFEATURE_AUTOBAUDRATE_DISABLE',['../group___u_a_r_t___auto_baud_rate___enable.html#gaca66b20599569c6b7576f0600050bb61',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fautobaudrate_5fenable_53',['UART_ADVFEATURE_AUTOBAUDRATE_ENABLE',['../group___u_a_r_t___auto_baud_rate___enable.html#gad4eee70c6d23721dd95c6a2465e10ca4',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fautobaudrate_5finit_54',['UART_ADVFEATURE_AUTOBAUDRATE_INIT',['../group___u_a_r_t___advanced___features___initialization___type.html#ga09fdbb71292c899d6dc89a41e5752564',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fautobaudrate_5fon0x55frame_55',['UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME',['../group___u_a_r_t___auto_baud___rate___mode.html#gaa325fa0ee642902e4746a53f9b58720d',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fautobaudrate_5fon0x7fframe_56',['UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME',['../group___u_a_r_t___auto_baud___rate___mode.html#ga0bdbaec8f1186a4bbbdef5e09896a3e2',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fautobaudrate_5fonfallingedge_57',['UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE',['../group___u_a_r_t___auto_baud___rate___mode.html#ga8ac0407640f138067bdcf2ad6cdc04cc',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fautobaudrate_5fonstartbit_58',['UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT',['../group___u_a_r_t___auto_baud___rate___mode.html#ga87bcd5d6ca1b354785788366c9c47606',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fdatainv_5fdisable_59',['UART_ADVFEATURE_DATAINV_DISABLE',['../group___u_a_r_t___data___inv.html#gab9aca2bdf257bd77e42213fdfdb884d3',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fdatainv_5fenable_60',['UART_ADVFEATURE_DATAINV_ENABLE',['../group___u_a_r_t___data___inv.html#ga090ecbcdc57b47144aefee8faf1eaf23',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fdatainvert_5finit_61',['UART_ADVFEATURE_DATAINVERT_INIT',['../group___u_a_r_t___advanced___features___initialization___type.html#ga3066937ab29631f78820865605e83628',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fdma_5fdisableonrxerror_62',['UART_ADVFEATURE_DMA_DISABLEONRXERROR',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html#gae838b9dfc0c2c082d5382973b369012b',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fdma_5fenableonrxerror_63',['UART_ADVFEATURE_DMA_ENABLEONRXERROR',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html#ga14469fd73075e481184234019a7b6734',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fdmadisableonerror_5finit_64',['UART_ADVFEATURE_DMADISABLEONERROR_INIT',['../group___u_a_r_t___advanced___features___initialization___type.html#gafd2fb1991911b82d75556eafe228ef90',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fmsbfirst_5fdisable_65',['UART_ADVFEATURE_MSBFIRST_DISABLE',['../group___u_a_r_t___m_s_b___first.html#gae606b5f132b17af40d58c7d41fad35a5',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fmsbfirst_5fenable_66',['UART_ADVFEATURE_MSBFIRST_ENABLE',['../group___u_a_r_t___m_s_b___first.html#gafb917e79562ccd13909c13056b34302f',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fmsbfirst_5finit_67',['UART_ADVFEATURE_MSBFIRST_INIT',['../group___u_a_r_t___advanced___features___initialization___type.html#ga911654f44cd040f41871ec5af5ec1343',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fmutemode_5fdisable_68',['UART_ADVFEATURE_MUTEMODE_DISABLE',['../group___u_a_r_t___mute___mode.html#ga11b6414641d82b941920c291e19aa042',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fmutemode_5fenable_69',['UART_ADVFEATURE_MUTEMODE_ENABLE',['../group___u_a_r_t___mute___mode.html#gaa9ca3763538abf310102ac34e81cdcbc',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fno_5finit_70',['UART_ADVFEATURE_NO_INIT',['../group___u_a_r_t___advanced___features___initialization___type.html#gab696b28f33174d038e0bfd300c1b2a77',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5foverrun_5fdisable_71',['UART_ADVFEATURE_OVERRUN_DISABLE',['../group___u_a_r_t___overrun___disable.html#ga19961cd52b746dac7a6860faad2ab40d',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5foverrun_5fenable_72',['UART_ADVFEATURE_OVERRUN_ENABLE',['../group___u_a_r_t___overrun___disable.html#gac467cc43fa4c3af4acb0fd161061c219',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5frxinv_5fdisable_73',['UART_ADVFEATURE_RXINV_DISABLE',['../group___u_a_r_t___rx___inv.html#gae9598a2e4fec4b9166ad5eab24027870',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5frxinv_5fenable_74',['UART_ADVFEATURE_RXINV_ENABLE',['../group___u_a_r_t___rx___inv.html#gae12343bc2373080ae518ce7b536205cb',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5frxinvert_5finit_75',['UART_ADVFEATURE_RXINVERT_INIT',['../group___u_a_r_t___advanced___features___initialization___type.html#gad5a4923f3e771d276c6a5332e3945e2a',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5frxoverrundisable_5finit_76',['UART_ADVFEATURE_RXOVERRUNDISABLE_INIT',['../group___u_a_r_t___advanced___features___initialization___type.html#ga053355b64de3105a19f3e5560f3557e4',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fstopmode_5fdisable_77',['UART_ADVFEATURE_STOPMODE_DISABLE',['../group___u_a_r_t___stop___mode___enable.html#gab6c2929b1d4c2fe0319e412101b5dcc2',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fstopmode_5fenable_78',['UART_ADVFEATURE_STOPMODE_ENABLE',['../group___u_a_r_t___stop___mode___enable.html#gacc03fae31dda679f071909eeed2e5e22',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fswap_5fdisable_79',['UART_ADVFEATURE_SWAP_DISABLE',['../group___u_a_r_t___rx___tx___swap.html#gad1217ff59732b36d4ee9b50e7ed81ec4',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fswap_5fenable_80',['UART_ADVFEATURE_SWAP_ENABLE',['../group___u_a_r_t___rx___tx___swap.html#ga83138521e54eef41c75e9c37c2246eba',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5fswap_5finit_81',['UART_ADVFEATURE_SWAP_INIT',['../group___u_a_r_t___advanced___features___initialization___type.html#ga56b48c24063e0f04b09f592c3ce7d2ac',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5ftxinv_5fdisable_82',['UART_ADVFEATURE_TXINV_DISABLE',['../group___u_a_r_t___tx___inv.html#gaf2ef53664b0d4b93758575b9ee1b949b',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5ftxinv_5fenable_83',['UART_ADVFEATURE_TXINV_ENABLE',['../group___u_a_r_t___tx___inv.html#ga1e0ddbed5fc5ddce5314f63e96e29c3d',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeature_5ftxinvert_5finit_84',['UART_ADVFEATURE_TXINVERT_INIT',['../group___u_a_r_t___advanced___features___initialization___type.html#ga17c49d1895d43bfd6e0cf993103731ae',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeatureconfig_85',['UART_AdvFeatureConfig',['../group___u_a_r_t___private___functions.html#gacd304011919c5ccd02544208c7aa451b',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fadvfeatureinittypedef_86',['UART_AdvFeatureInitTypeDef',['../struct_u_a_r_t___adv_feature_init_type_def.html',1,'']]],
  ['uart_5fautobaud_5frequest_87',['UART_AUTOBAUD_REQUEST',['../group___u_a_r_t___request___parameters.html#ga8cdce81a934ab7d0c2eecb4d85300d4e',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fcheckidlestate_88',['UART_CheckIdleState',['../group___u_a_r_t___private___functions.html#gad945067db34d4e1c3bd27a14fa8d7d25',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclear_5fcmf_89',['UART_CLEAR_CMF',['../group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga5815698abf54d69b752bd2c43c2d6ad3',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclear_5fctsf_90',['UART_CLEAR_CTSF',['../group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gabe0f3bc774ad0b9319732da3be8374cf',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclear_5ffef_91',['UART_CLEAR_FEF',['../group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga2040edf7a1daa2e9f352364e285ef5c3',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclear_5fidlef_92',['UART_CLEAR_IDLEF',['../group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga75ee9be0ac2236931ef3d9514e7dedf4',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclear_5flbdf_93',['UART_CLEAR_LBDF',['../group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga030414d9a93ad994156210644634b73c',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclear_5fnef_94',['UART_CLEAR_NEF',['../group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gad5b9aafb495296d917a5d85e63383396',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclear_5foref_95',['UART_CLEAR_OREF',['../group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga3bc97b70293f9a7bf8cc21a74094afad',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclear_5fpef_96',['UART_CLEAR_PEF',['../group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga9c2aef8048dd09ea5e72d69c63026f02',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclear_5frtof_97',['UART_CLEAR_RTOF',['../group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga2735a415d2c7930fdf2818943fd7ddd2',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclear_5ftcf_98',['UART_CLEAR_TCF',['../group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gadfbfe4df408d1d09ff2adc1ddad3de09',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclear_5fwuf_99',['UART_CLEAR_WUF',['../group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga5081c579f9956a7712248430f3fe129b',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclocksource_5fhsi_100',['UART_CLOCKSOURCE_HSI',['../group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclocksource_5flse_101',['UART_CLOCKSOURCE_LSE',['../group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclocksource_5fpclk1_102',['UART_CLOCKSOURCE_PCLK1',['../group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclocksource_5fpclk2_103',['UART_CLOCKSOURCE_PCLK2',['../group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81a9935c585901e1c6de3056f38e6be8748',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclocksource_5fsysclk_104',['UART_CLOCKSOURCE_SYSCLK',['../group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclocksource_5fundefined_105',['UART_CLOCKSOURCE_UNDEFINED',['../group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81a9012cc24ac82c0d7aa7558f73d770eab',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fclocksourcetypedef_106',['UART_ClockSourceTypeDef',['../group___u_a_r_t___exported___types.html#gad957348fe227e5cb75b70be026c5ae81',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fcr1_5fdeat_5faddress_5flsb_5fpos_107',['UART_CR1_DEAT_ADDRESS_LSB_POS',['../group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html#ga90d12dcdf8fd18f3be92d9699abe02cd',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fcr1_5fdedt_5faddress_5flsb_5fpos_108',['UART_CR1_DEDT_ADDRESS_LSB_POS',['../group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html#gaed41cd9ed039e3a075d0f4c433bea021',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fcr2_5faddress_5flsb_5fpos_109',['UART_CR2_ADDRESS_LSB_POS',['../group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html#ga28e21d5a49aa9e9812b870697c554d97',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fde_5fpolarity_5fhigh_110',['UART_DE_POLARITY_HIGH',['../group___u_a_r_t___driver_enable___polarity.html#ga0cff167e046507f91497853b772282c5',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fde_5fpolarity_5flow_111',['UART_DE_POLARITY_LOW',['../group___u_a_r_t___driver_enable___polarity.html#ga92a5839b1b14f95ee4b8f4842a24f37b',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fdiv_5flpuart_112',['UART_DIV_LPUART',['../group___u_a_r_t___private___macros.html#ga6394af5fd57e94157d54bd79e1f7265d',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fdiv_5fsampling16_113',['UART_DIV_SAMPLING16',['../group___u_a_r_t___private___macros.html#gac2423ff86559eb91198bcc438caec865',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fdiv_5fsampling8_114',['UART_DIV_SAMPLING8',['../group___u_a_r_t___private___macros.html#ga3b4ab2ec164132268de4719de4625a82',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fdma_5frx_5fdisable_115',['UART_DMA_RX_DISABLE',['../group___u_a_r_t___d_m_a___rx.html#gac65987cb4d8fd5da0f7dc695312f6afa',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fdma_5frx_5fenable_116',['UART_DMA_RX_ENABLE',['../group___u_a_r_t___d_m_a___rx.html#gab871994de6d36a02b8ec34af197dff1d',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fdma_5ftx_5fdisable_117',['UART_DMA_TX_DISABLE',['../group___u_a_r_t___d_m_a___tx.html#gaa318cc9c1aa55acc5bb93f378ac7d8e4',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fdma_5ftx_5fenable_118',['UART_DMA_TX_ENABLE',['../group___u_a_r_t___d_m_a___tx.html#gab1c3e8113617fb9c8fc63b3f3d7c8c65',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fabre_119',['UART_FLAG_ABRE',['../group___u_a_r_t___flags.html#ga87853efaab808377c8acb9e8b671a2e8',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fabrf_120',['UART_FLAG_ABRF',['../group___u_a_r_t___flags.html#ga9e309874f2c8f71e4049ae6cb702a2eb',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fbusy_121',['UART_FLAG_BUSY',['../group___u_a_r_t___flags.html#ga2d1387d412382a345097acb403748ba3',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fcmf_122',['UART_FLAG_CMF',['../group___u_a_r_t___flags.html#ga01f2c67d8999a9ee8d91ac3cb5e7fbfe',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fcts_123',['UART_FLAG_CTS',['../group___u_a_r_t___flags.html#ga5435edd22ff23de7187654362c48e0b1',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fctsif_124',['UART_FLAG_CTSIF',['../group___u_a_r_t___flags.html#ga0835e6f6bad597b368f03529ed3b96a4',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5ffe_125',['UART_FLAG_FE',['../group___u_a_r_t___flags.html#gafba4891ce21cf5223ca5fede0eac388d',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fidle_126',['UART_FLAG_IDLE',['../group___u_a_r_t___flags.html#ga5d7a320c505672f7508e3bd99f532a69',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5flbdf_127',['UART_FLAG_LBDF',['../group___u_a_r_t___flags.html#ga77b81c3c843b49af940862fe4d6ab933',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fne_128',['UART_FLAG_NE',['../group___u_a_r_t___flags.html#ga665981434d02ff5296361782c1a7d4b5',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fore_129',['UART_FLAG_ORE',['../group___u_a_r_t___flags.html#ga335a5b0f61512223bbc406b38c95b2d6',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fpe_130',['UART_FLAG_PE',['../group___u_a_r_t___flags.html#gad5b96f73f6d3a0b58f07e2e9d7bf14d9',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5freack_131',['UART_FLAG_REACK',['../group___u_a_r_t___flags.html#ga18f2d6a153838d8fd53911352a4d87ad',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5frtof_132',['UART_FLAG_RTOF',['../group___u_a_r_t___flags.html#ga69afec3b174a6b5969e71ea25d973958',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5frwu_133',['UART_FLAG_RWU',['../group___u_a_r_t___flags.html#ga5d5f6f91093bfb222baa277a86f6b75b',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5frxne_134',['UART_FLAG_RXNE',['../group___u_a_r_t___flags.html#ga9d1b2860d84a87abb05c3b2fed3c108c',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fsbkf_135',['UART_FLAG_SBKF',['../group___u_a_r_t___flags.html#gaea7a67e1f6a8af78e2adfaed59d1a4be',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5ftc_136',['UART_FLAG_TC',['../group___u_a_r_t___flags.html#ga82e68a0ee4a8b987a47c66fc6f744894',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fteack_137',['UART_FLAG_TEACK',['../group___u_a_r_t___flags.html#gaf4a4ade6fd987ea7f22786269317f94a',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5ftxe_138',['UART_FLAG_TXE',['../group___u_a_r_t___flags.html#gad39c017d415a7774c82eb07413a9dbe4',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fflag_5fwuf_139',['UART_FLAG_WUF',['../group___u_a_r_t___flags.html#gada80ee73404da204801766e42cbf7163',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fgetclocksource_140',['UART_GETCLOCKSOURCE',['../group___u_a_r_t_ex___private___macros.html#ga2d8ffd4cb12754846ace609dff92e8df',1,'stm32l0xx_hal_uart_ex.h']]],
  ['uart_5fhalf_5fduplex_5fdisable_141',['UART_HALF_DUPLEX_DISABLE',['../group___u_a_r_t___half___duplex___selection.html#ga282d253c045fd9a3785c6c3e3293346c',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fhalf_5fduplex_5fenable_142',['UART_HALF_DUPLEX_ENABLE',['../group___u_a_r_t___half___duplex___selection.html#ga61e92cc4435c05d850f9fd5456f391e6',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fhandletypedef_143',['UART_HandleTypeDef',['../group___u_a_r_t___exported___types.html#ga5de4a49eb132735325e706f406c69d6e',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fhwcontrol_5fcts_144',['UART_HWCONTROL_CTS',['../group___u_a_r_t___hardware___flow___control.html#ga352f517245986e3b86bc75f8472c51ea',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fhwcontrol_5fnone_145',['UART_HWCONTROL_NONE',['../group___u_a_r_t___hardware___flow___control.html#gae0569001c06b7760cd38c481f84116cf',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fhwcontrol_5frts_146',['UART_HWCONTROL_RTS',['../group___u_a_r_t___hardware___flow___control.html#ga6d5dad09c6abf30f252084ba0f8c0b7d',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fhwcontrol_5frts_5fcts_147',['UART_HWCONTROL_RTS_CTS',['../group___u_a_r_t___hardware___flow___control.html#ga7c91698e8f08ba7ed3f2a0ba9aa27d73',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5finittypedef_148',['UART_InitTypeDef',['../struct_u_a_r_t___init_type_def.html',1,'']]],
  ['uart_5finstance_5flowpower_149',['UART_INSTANCE_LOWPOWER',['../group___u_a_r_t___private___macros.html#gac0df0132f5d0ad91a86f2ee9489ba699',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5fcm_150',['UART_IT_CM',['../group___u_a_r_t___interrupt__definition.html#ga4c22e866bce68975a180828012489106',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5fcts_151',['UART_IT_CTS',['../group___u_a_r_t___interrupt__definition.html#ga986d271478550f9afa918262ca642333',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5ferr_152',['UART_IT_ERR',['../group___u_a_r_t___interrupt__definition.html#ga8eb26d8edd9bf78ae8d3ad87dd51b618',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5ffe_153',['UART_IT_FE',['../group___u_a_r_t___interrupt__definition.html#ga98cbd9e918bcc56f329a803febaab468',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5fidle_154',['UART_IT_IDLE',['../group___u_a_r_t___interrupt__definition.html#ga9781808d4f9999061fc2da36572191d9',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5flbd_155',['UART_IT_LBD',['../group___u_a_r_t___interrupt__definition.html#gabca5e77508dc2dd9aa26fcb683d9b988',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5fmask_156',['UART_IT_MASK',['../group___u_a_r_t___interruption___mask.html#ga869439269c26e8dee93d49b1c7e67448',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5fne_157',['UART_IT_NE',['../group___u_a_r_t___interrupt__definition.html#ga35c77abdf7744b407d5ba751e546e965',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5fore_158',['UART_IT_ORE',['../group___u_a_r_t___interrupt__definition.html#ga333810cb588a739ad49042b9f564a6b2',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5fpe_159',['UART_IT_PE',['../group___u_a_r_t___interrupt__definition.html#ga55f922ddcf513509710ade5d7c40a1db',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5frto_160',['UART_IT_RTO',['../group___u_a_r_t___interrupt__definition.html#gaa04d4eba7501b3a0a54d90fe40e626a0',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5frxne_161',['UART_IT_RXNE',['../group___u_a_r_t___interrupt__definition.html#gac1bedf7a65eb8c3f3c4b52bdb24b139d',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5ftc_162',['UART_IT_TC',['../group___u_a_r_t___interrupt__definition.html#gab9a4dc4e8cea354fd60f4117513b2004',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5ftxe_163',['UART_IT_TXE',['../group___u_a_r_t___interrupt__definition.html#ga552636e2af516d578856f5ee2ba71ed7',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fit_5fwuf_164',['UART_IT_WUF',['../group___u_a_r_t___interrupt__definition.html#gab8899f6307781779f65a7c18aabb3204',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5flin_5fdisable_165',['UART_LIN_DISABLE',['../group___u_a_r_t___l_i_n.html#ga7bc4a2de3d6b29235188020628c4b30c',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5flin_5fenable_166',['UART_LIN_ENABLE',['../group___u_a_r_t___l_i_n.html#gaf3f2741d3af2737c51c3040e79fdc664',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5flinbreakdetectlength_5f10b_167',['UART_LINBREAKDETECTLENGTH_10B',['../group___u_a_r_t___l_i_n___break___detection.html#ga027616b7a36b36e0e51ffee947533624',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5flinbreakdetectlength_5f11b_168',['UART_LINBREAKDETECTLENGTH_11B',['../group___u_a_r_t___l_i_n___break___detection.html#ga2f66fcd37de7a3ca9e1101305f2e23e6',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fmask_5fcomputation_169',['UART_MASK_COMPUTATION',['../group___u_a_r_t_ex___private___macros.html#gad9330184a8bd9399a36bcc93215a50d1',1,'stm32l0xx_hal_uart_ex.h']]],
  ['uart_5fmode_5frx_170',['UART_MODE_RX',['../group___u_a_r_t___mode.html#ga6cdc4e35cd90d15a964994499475e7d7',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fmode_5ftx_171',['UART_MODE_TX',['../group___u_a_r_t___mode.html#gad54f095a1073bcd81787d13fc268bd62',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fmode_5ftx_5frx_172',['UART_MODE_TX_RX',['../group___u_a_r_t___mode.html#gab47c162935901e89322e2ce6700b6744',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fmute_5fmode_5frequest_173',['UART_MUTE_MODE_REQUEST',['../group___u_a_r_t___request___parameters.html#gadd5f511803928fd042f7fc6ef99f9cfb',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fone_5fbit_5fsample_5fdisable_174',['UART_ONE_BIT_SAMPLE_DISABLE',['../group___u_a_r_t___one_bit___sampling.html#gadfcb0e9db2719321048b249b2c5cc15f',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fone_5fbit_5fsample_5fdisabled_175',['UART_ONE_BIT_SAMPLE_DISABLED',['../group___h_a_l___u_a_r_t___aliased___defines.html#gac3fb87f174fb4383fbc5f85e6cf2ff9f',1,'stm32_hal_legacy.h']]],
  ['uart_5fone_5fbit_5fsample_5fenable_176',['UART_ONE_BIT_SAMPLE_ENABLE',['../group___u_a_r_t___one_bit___sampling.html#gadcc0aed6e7a466da3c45363f69dcbfb6',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fone_5fbit_5fsample_5fenabled_177',['UART_ONE_BIT_SAMPLE_ENABLED',['../group___h_a_l___u_a_r_t___aliased___defines.html#ga8ec1cb725dbf11a16e71c489fbe525bc',1,'stm32_hal_legacy.h']]],
  ['uart_5fonebit_5fsampling_5fdisabled_178',['UART_ONEBIT_SAMPLING_DISABLED',['../group___h_a_l___u_a_r_t___aliased___defines.html#gab24a7dd52e7b30408662b4d8abc23201',1,'stm32_hal_legacy.h']]],
  ['uart_5fonebit_5fsampling_5fenabled_179',['UART_ONEBIT_SAMPLING_ENABLED',['../group___h_a_l___u_a_r_t___aliased___defines.html#gaee55ba79523b89ea4e6c18d7d45e310f',1,'stm32_hal_legacy.h']]],
  ['uart_5foversampling_5f16_180',['UART_OVERSAMPLING_16',['../group___u_a_r_t___over___sampling.html#gaa6a320ec65d248d76f21de818db1a2f0',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5foversampling_5f8_181',['UART_OVERSAMPLING_8',['../group___u_a_r_t___over___sampling.html#gaeb13896e8bdc1bb041e01a86a868ee0b',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fparity_5feven_182',['UART_PARITY_EVEN',['../group___u_a_r_t___parity.html#ga063b14ac42ef9e8f4246c17a586b14eb',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fparity_5fnone_183',['UART_PARITY_NONE',['../group___u_a_r_t___parity.html#ga270dea6e1a92dd83fe58802450bdd60c',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fparity_5fodd_184',['UART_PARITY_ODD',['../group___u_a_r_t___parity.html#ga229615e64964f68f7a856ea6ffea359e',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5freceiver_5ftimeout_5fdisable_185',['UART_RECEIVER_TIMEOUT_DISABLE',['../group___u_a_r_t___receiver___timeout.html#ga575c43813df656b21dc39aff6a968046',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5freceiver_5ftimeout_5fenable_186',['UART_RECEIVER_TIMEOUT_ENABLE',['../group___u_a_r_t___receiver___timeout.html#ga6e25985f0dacc3e79ae552746952ac18',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5frxdata_5fflush_5frequest_187',['UART_RXDATA_FLUSH_REQUEST',['../group___u_a_r_t___request___parameters.html#gaf2ee2d4b1bdcbc7772ddc0da89566936',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fsendbreak_5frequest_188',['UART_SENDBREAK_REQUEST',['../group___u_a_r_t___request___parameters.html#ga52ced88a9f4ce90f3725901cf91f38b3',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fsetconfig_189',['UART_SetConfig',['../group___u_a_r_t___private___functions.html#ga5a87d1b1c4284cae14f5a1402efaa11b',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fstart_5freceive_5fdma_190',['UART_Start_Receive_DMA',['../group___u_a_r_t___private___functions.html#ga3821d988f1d6feb39dc86ab5010d0a9c',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fstart_5freceive_5fit_191',['UART_Start_Receive_IT',['../group___u_a_r_t___private___functions.html#ga6629cec6016bd4dc0ea1bbce9e20898f',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fstate_5fdisable_192',['UART_STATE_DISABLE',['../group___u_a_r_t___state.html#gaf32492459be708981ebc5615194cdae9',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fstate_5fenable_193',['UART_STATE_ENABLE',['../group___u_a_r_t___state.html#gab6b470dccef2a518a45554b171acff5b',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fstopbits_5f0_5f5_194',['UART_STOPBITS_0_5',['../group___u_a_r_t___stop___bits.html#ga4c280770879367f7af395b7b41f60d93',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fstopbits_5f1_195',['UART_STOPBITS_1',['../group___u_a_r_t___stop___bits.html#ga7cf97e555292d574de8abc596ba0e2ce',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fstopbits_5f1_5f5_196',['UART_STOPBITS_1_5',['../group___u_a_r_t___stop___bits.html#ga99fcce2358d8ef0b60cf562e4d9fddd8',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fstopbits_5f2_197',['UART_STOPBITS_2',['../group___u_a_r_t___stop___bits.html#ga91616523380f7450aac6cb7e17f0c0f2',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5ftxdata_5fflush_5frequest_198',['UART_TXDATA_FLUSH_REQUEST',['../group___u_a_r_t___request___parameters.html#gafecbd800f456ed666a42ac0842cd2c4b',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fwaitonflaguntiltimeout_199',['UART_WaitOnFlagUntilTimeout',['../group___u_a_r_t___private___functions.html#gad377d340a4703ef434289d54794c281f',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fwakeup_5fon_5faddress_200',['UART_WAKEUP_ON_ADDRESS',['../group___u_a_r_t___wake_up__from___stop___selection.html#ga926f94a665ed3d200e76aeb01f2ae275',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fwakeup_5fon_5freaddata_5fnonempty_201',['UART_WAKEUP_ON_READDATA_NONEMPTY',['../group___u_a_r_t___wake_up__from___stop___selection.html#ga77464f7eaba9f0a34876b1df36b8292e',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fwakeup_5fon_5fstartbit_202',['UART_WAKEUP_ON_STARTBIT',['../group___u_a_r_t___wake_up__from___stop___selection.html#gade5095181db7434078e904af198c1699',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fwakeupmethod_5faddressmark_203',['UART_WAKEUPMETHOD_ADDRESSMARK',['../group___u_a_r_t___wake_up___methods.html#ga4c6935f26f8f2a9fe70fd6306a9882cb',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fwakeupmethod_5fidleline_204',['UART_WAKEUPMETHOD_IDLELINE',['../group___u_a_r_t___wake_up___methods.html#ga2411ed44c5d82db84c5819e1e2b5b8b3',1,'stm32l0xx_hal_uart.h']]],
  ['uart_5fwakeupmethode_5faddressmark_205',['UART_WAKEUPMETHODE_ADDRESSMARK',['../group___h_a_l___u_a_r_t___aliased___defines.html#ga0535d8a60a1563f7216a0f4b62a39c43',1,'stm32_hal_legacy.h']]],
  ['uart_5fwakeupmethode_5fidleline_206',['UART_WAKEUPMETHODE_IDLELINE',['../group___h_a_l___u_a_r_t___aliased___defines.html#gab6e73a11dc29f715c2f3e48df9d9f30f',1,'stm32_hal_legacy.h']]],
  ['uart_5fwakeuptypedef_207',['UART_WakeUpTypeDef',['../struct_u_a_r_t___wake_up_type_def.html',1,'']]],
  ['uart_5fwordlength_5f7b_208',['UART_WORDLENGTH_7B',['../group___u_a_r_t_ex___word___length.html#gadaec9a23646032a333a5327d66aae4fe',1,'stm32l0xx_hal_uart_ex.h']]],
  ['uart_5fwordlength_5f8b_209',['UART_WORDLENGTH_8B',['../group___u_a_r_t_ex___word___length.html#gaf394e9abaf17932ee89591f990fe6407',1,'stm32l0xx_hal_uart_ex.h']]],
  ['uart_5fwordlength_5f9b_210',['UART_WORDLENGTH_9B',['../group___u_a_r_t_ex___word___length.html#gaf867be43de35fd3c32fe0b4dd4058f7e',1,'stm32l0xx_hal_uart_ex.h']]],
  ['uartex_211',['UARTEx',['../group___u_a_r_t_ex.html',1,'']]],
  ['uartex_20exported_20constants_212',['UARTEx Exported Constants',['../group___u_a_r_t_ex___exported___constants.html',1,'']]],
  ['uartex_20exported_20types_213',['UARTEx Exported Types',['../group___u_a_r_t_ex___exported___types.html',1,'']]],
  ['uartex_20private_20macros_214',['UARTEx Private Macros',['../group___u_a_r_t_ex___private___macros.html',1,'']]],
  ['uartex_20wakeup_20address_20length_215',['UARTEx WakeUp Address Length',['../group___u_a_r_t_ex___wake_up___address___length.html',1,'']]],
  ['uartex_20word_20length_216',['UARTEx Word Length',['../group___u_a_r_t_ex___word___length.html',1,'']]],
  ['uartex_5fexported_5ffunctions_217',['UARTEx_Exported_Functions',['../group___u_a_r_t_ex___exported___functions.html',1,'']]],
  ['uartex_5fexported_5ffunctions_5fgroup1_218',['UARTEx_Exported_Functions_Group1',['../group___u_a_r_t_ex___exported___functions___group1.html',1,'']]],
  ['uartex_5fexported_5ffunctions_5fgroup2_219',['UARTEx_Exported_Functions_Group2',['../group___u_a_r_t_ex___exported___functions___group2.html',1,'']]],
  ['uartex_5fexported_5ffunctions_5fgroup3_220',['UARTEx_Exported_Functions_Group3',['../group___u_a_r_t_ex___exported___functions___group3.html',1,'']]],
  ['ufb_5fmode_5fbitnumber_221',['UFB_MODE_BitNumber',['../group___h_a_l___aliased___macros.html#gaa531b9c8535235ee73455c2b88663c03',1,'stm32_hal_legacy.h']]],
  ['uid_5fbase_222',['UID_BASE',['../group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67',1,'stm32l073xx.h']]],
  ['unused_223',['UNUSED',['../stm32l0xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47',1,'stm32l0xx_hal_def.h']]],
  ['uppercontrollimit_224',['upperControlLimit',['../struct_l_d_r.html#a0b58d226540062617a14f76b60735616',1,'LDR']]],
  ['usart_2ec_225',['usart.c',['../usart_8c.html',1,'']]],
  ['usart_2ed_226',['usart.d',['../usart_8d.html',1,'']]],
  ['usart_2eh_227',['usart.h',['../usart_8h.html',1,'']]],
  ['usart1_228',['USART1',['../group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da',1,'stm32l073xx.h']]],
  ['usart1_5fbase_229',['USART1_BASE',['../group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d',1,'stm32l073xx.h']]],
  ['usart1_5firqhandler_230',['USART1_IRQHandler',['../stm32l0xx__it_8h.html#a7139cd4baabbbcbab0c1fe6d7d4ae1cc',1,'USART1_IRQHandler(void):&#160;stm32l0xx_it.c'],['../stm32l0xx__it_8c.html#a7139cd4baabbbcbab0c1fe6d7d4ae1cc',1,'USART1_IRQHandler(void):&#160;stm32l0xx_it.c']]],
  ['usart1_5firqn_231',['USART1_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab',1,'stm32l073xx.h']]],
  ['usart2_232',['USART2',['../group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930',1,'stm32l073xx.h']]],
  ['usart2_5fbase_233',['USART2_BASE',['../group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090',1,'stm32l073xx.h']]],
  ['usart2_5firqhandler_234',['USART2_IRQHandler',['../stm32l0xx__it_8c.html#a0ca6fd0e6f77921dd1123539857ba0a8',1,'USART2_IRQHandler(void):&#160;stm32l0xx_it.c'],['../stm32l0xx__it_8h.html#a0ca6fd0e6f77921dd1123539857ba0a8',1,'USART2_IRQHandler(void):&#160;stm32l0xx_it.c']]],
  ['usart2_5firqn_235',['USART2_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e',1,'stm32l073xx.h']]],
  ['usart2clockselection_236',['Usart2ClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#a4946a635381e80f574ed922223894e4c',1,'RCC_PeriphCLKInitTypeDef']]],
  ['usart4_237',['USART4',['../group___peripheral__declaration.html#ga994759b8667e101cc1346d67833d980c',1,'stm32l073xx.h']]],
  ['usart4_5f5_5firqn_238',['USART4_5_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aeafaf5d84e0368791721c7b671c7223b',1,'stm32l073xx.h']]],
  ['usart4_5fbase_239',['USART4_BASE',['../group___peripheral__memory__map.html#gafa384bb1e7d610a806f7c1f1dbc72ac5',1,'stm32l073xx.h']]],
  ['usart5_240',['USART5',['../group___peripheral__declaration.html#gad50fb4c49d43b2144ee2f8cbdfb9a640',1,'stm32l073xx.h']]],
  ['usart5_5fbase_241',['USART5_BASE',['../group___peripheral__memory__map.html#gab34de0b56d40b6895b53bb60ced2574f',1,'stm32l073xx.h']]],
  ['usart_5fbrr_5fdiv_5ffraction_242',['USART_BRR_DIV_FRACTION',['../group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e',1,'stm32l073xx.h']]],
  ['usart_5fbrr_5fdiv_5ffraction_5fmsk_243',['USART_BRR_DIV_FRACTION_Msk',['../group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406',1,'stm32l073xx.h']]],
  ['usart_5fbrr_5fdiv_5ffraction_5fpos_244',['USART_BRR_DIV_FRACTION_Pos',['../group___peripheral___registers___bits___definition.html#gaa4da3df12337bdcb5b93129db2719a5e',1,'stm32l073xx.h']]],
  ['usart_5fbrr_5fdiv_5fmantissa_245',['USART_BRR_DIV_MANTISSA',['../group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2',1,'stm32l073xx.h']]],
  ['usart_5fbrr_5fdiv_5fmantissa_5fmsk_246',['USART_BRR_DIV_MANTISSA_Msk',['../group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b',1,'stm32l073xx.h']]],
  ['usart_5fbrr_5fdiv_5fmantissa_5fpos_247',['USART_BRR_DIV_MANTISSA_Pos',['../group___peripheral___registers___bits___definition.html#gaf38af4d54f6346fc7998ecd0618c22f3',1,'stm32l073xx.h']]],
  ['usart_5fclock_5fdisabled_248',['USART_CLOCK_DISABLED',['../group___h_a_l___u_s_a_r_t___aliased___defines.html#ga45c49fb3e5ff70db2dea36e909ffa07a',1,'stm32_hal_legacy.h']]],
  ['usart_5fclock_5fenabled_249',['USART_CLOCK_ENABLED',['../group___h_a_l___u_s_a_r_t___aliased___defines.html#ga259282d33c89b8a3ce2db2192124ce61',1,'stm32_hal_legacy.h']]],
  ['usart_5fcr1_5fcmie_250',['USART_CR1_CMIE',['../group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fcmie_5fmsk_251',['USART_CR1_CMIE_Msk',['../group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fcmie_5fpos_252',['USART_CR1_CMIE_Pos',['../group___peripheral___registers___bits___definition.html#gac313f7deb7198a2c0d53446c418e434b',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdeat_253',['USART_CR1_DEAT',['../group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdeat_5f0_254',['USART_CR1_DEAT_0',['../group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdeat_5f1_255',['USART_CR1_DEAT_1',['../group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdeat_5f2_256',['USART_CR1_DEAT_2',['../group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdeat_5f3_257',['USART_CR1_DEAT_3',['../group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdeat_5f4_258',['USART_CR1_DEAT_4',['../group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdeat_5fmsk_259',['USART_CR1_DEAT_Msk',['../group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdeat_5fpos_260',['USART_CR1_DEAT_Pos',['../group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdedt_261',['USART_CR1_DEDT',['../group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdedt_5f0_262',['USART_CR1_DEDT_0',['../group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdedt_5f1_263',['USART_CR1_DEDT_1',['../group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdedt_5f2_264',['USART_CR1_DEDT_2',['../group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdedt_5f3_265',['USART_CR1_DEDT_3',['../group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdedt_5f4_266',['USART_CR1_DEDT_4',['../group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdedt_5fmsk_267',['USART_CR1_DEDT_Msk',['../group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fdedt_5fpos_268',['USART_CR1_DEDT_Pos',['../group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5feobie_269',['USART_CR1_EOBIE',['../group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5feobie_5fmsk_270',['USART_CR1_EOBIE_Msk',['../group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5feobie_5fpos_271',['USART_CR1_EOBIE_Pos',['../group___peripheral___registers___bits___definition.html#gab8d4b4a174a7e19ee43b94891582b703',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fidleie_272',['USART_CR1_IDLEIE',['../group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fidleie_5fmsk_273',['USART_CR1_IDLEIE_Msk',['../group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fidleie_5fpos_274',['USART_CR1_IDLEIE_Pos',['../group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fm_275',['USART_CR1_M',['../group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fm0_276',['USART_CR1_M0',['../group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fm0_5fmsk_277',['USART_CR1_M0_Msk',['../group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fm0_5fpos_278',['USART_CR1_M0_Pos',['../group___peripheral___registers___bits___definition.html#ga45131329617759787a4866ce988d35e3',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fm1_279',['USART_CR1_M1',['../group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fm1_5fmsk_280',['USART_CR1_M1_Msk',['../group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fm1_5fpos_281',['USART_CR1_M1_Pos',['../group___peripheral___registers___bits___definition.html#ga747b341323db9d1a6f4f6524ff93725e',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fm_5fmsk_282',['USART_CR1_M_Msk',['../group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fm_5fpos_283',['USART_CR1_M_Pos',['../group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fmme_284',['USART_CR1_MME',['../group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fmme_5fmsk_285',['USART_CR1_MME_Msk',['../group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fmme_5fpos_286',['USART_CR1_MME_Pos',['../group___peripheral___registers___bits___definition.html#ga68a0428a58ed317ba2baf6362123930f',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fover8_287',['USART_CR1_OVER8',['../group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fover8_5fmsk_288',['USART_CR1_OVER8_Msk',['../group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fover8_5fpos_289',['USART_CR1_OVER8_Pos',['../group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fpce_290',['USART_CR1_PCE',['../group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fpce_5fmsk_291',['USART_CR1_PCE_Msk',['../group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fpce_5fpos_292',['USART_CR1_PCE_Pos',['../group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fpeie_293',['USART_CR1_PEIE',['../group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fpeie_5fmsk_294',['USART_CR1_PEIE_Msk',['../group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fpeie_5fpos_295',['USART_CR1_PEIE_Pos',['../group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fps_296',['USART_CR1_PS',['../group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fps_5fmsk_297',['USART_CR1_PS_Msk',['../group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fps_5fpos_298',['USART_CR1_PS_Pos',['../group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fre_299',['USART_CR1_RE',['../group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fre_5fmsk_300',['USART_CR1_RE_Msk',['../group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fre_5fpos_301',['USART_CR1_RE_Pos',['../group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5frtoie_302',['USART_CR1_RTOIE',['../group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5frtoie_5fmsk_303',['USART_CR1_RTOIE_Msk',['../group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5frtoie_5fpos_304',['USART_CR1_RTOIE_Pos',['../group___peripheral___registers___bits___definition.html#ga91a808309c2809d8b08f0782fb321ae8',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5frxneie_305',['USART_CR1_RXNEIE',['../group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5frxneie_5fmsk_306',['USART_CR1_RXNEIE_Msk',['../group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5frxneie_5fpos_307',['USART_CR1_RXNEIE_Pos',['../group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5ftcie_308',['USART_CR1_TCIE',['../group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5ftcie_5fmsk_309',['USART_CR1_TCIE_Msk',['../group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5ftcie_5fpos_310',['USART_CR1_TCIE_Pos',['../group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fte_311',['USART_CR1_TE',['../group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fte_5fmsk_312',['USART_CR1_TE_Msk',['../group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fte_5fpos_313',['USART_CR1_TE_Pos',['../group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5ftxeie_314',['USART_CR1_TXEIE',['../group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5ftxeie_5fmsk_315',['USART_CR1_TXEIE_Msk',['../group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5ftxeie_5fpos_316',['USART_CR1_TXEIE_Pos',['../group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fue_317',['USART_CR1_UE',['../group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fue_5fmsk_318',['USART_CR1_UE_Msk',['../group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fue_5fpos_319',['USART_CR1_UE_Pos',['../group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fuesm_320',['USART_CR1_UESM',['../group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fuesm_5fmsk_321',['USART_CR1_UESM_Msk',['../group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fuesm_5fpos_322',['USART_CR1_UESM_Pos',['../group___peripheral___registers___bits___definition.html#ga099541a7c10ddc409196eb14e87897a0',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fwake_323',['USART_CR1_WAKE',['../group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fwake_5fmsk_324',['USART_CR1_WAKE_Msk',['../group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6',1,'stm32l073xx.h']]],
  ['usart_5fcr1_5fwake_5fpos_325',['USART_CR1_WAKE_Pos',['../group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fabren_326',['USART_CR2_ABREN',['../group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fabren_5fmsk_327',['USART_CR2_ABREN_Msk',['../group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fabren_5fpos_328',['USART_CR2_ABREN_Pos',['../group___peripheral___registers___bits___definition.html#gabd50e8338e173588e3e228cd36fea49b',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fabrmode_329',['USART_CR2_ABRMODE',['../group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fabrmode_5f0_330',['USART_CR2_ABRMODE_0',['../group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fabrmode_5f1_331',['USART_CR2_ABRMODE_1',['../group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fabrmode_5fmsk_332',['USART_CR2_ABRMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fabrmode_5fpos_333',['USART_CR2_ABRMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fadd_334',['USART_CR2_ADD',['../group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fadd_5fmsk_335',['USART_CR2_ADD_Msk',['../group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fadd_5fpos_336',['USART_CR2_ADD_Pos',['../group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5faddm7_337',['USART_CR2_ADDM7',['../group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5faddm7_5fmsk_338',['USART_CR2_ADDM7_Msk',['../group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5faddm7_5fpos_339',['USART_CR2_ADDM7_Pos',['../group___peripheral___registers___bits___definition.html#gac6c518cae1eaa9ae594ebff5b7a1bf9c',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fclken_340',['USART_CR2_CLKEN',['../group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fclken_5fmsk_341',['USART_CR2_CLKEN_Msk',['../group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fclken_5fpos_342',['USART_CR2_CLKEN_Pos',['../group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fcpha_343',['USART_CR2_CPHA',['../group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fcpha_5fmsk_344',['USART_CR2_CPHA_Msk',['../group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fcpha_5fpos_345',['USART_CR2_CPHA_Pos',['../group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fcpol_346',['USART_CR2_CPOL',['../group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fcpol_5fmsk_347',['USART_CR2_CPOL_Msk',['../group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fcpol_5fpos_348',['USART_CR2_CPOL_Pos',['../group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fdatainv_349',['USART_CR2_DATAINV',['../group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fdatainv_5fmsk_350',['USART_CR2_DATAINV_Msk',['../group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fdatainv_5fpos_351',['USART_CR2_DATAINV_Pos',['../group___peripheral___registers___bits___definition.html#gabedc64f34c6631efb738a4c3146d4717',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5flbcl_352',['USART_CR2_LBCL',['../group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5flbcl_5fmsk_353',['USART_CR2_LBCL_Msk',['../group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5flbcl_5fpos_354',['USART_CR2_LBCL_Pos',['../group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5flbdie_355',['USART_CR2_LBDIE',['../group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5flbdie_5fmsk_356',['USART_CR2_LBDIE_Msk',['../group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5flbdie_5fpos_357',['USART_CR2_LBDIE_Pos',['../group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5flbdl_358',['USART_CR2_LBDL',['../group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5flbdl_5fmsk_359',['USART_CR2_LBDL_Msk',['../group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5flbdl_5fpos_360',['USART_CR2_LBDL_Pos',['../group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5flinen_361',['USART_CR2_LINEN',['../group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5flinen_5fmsk_362',['USART_CR2_LINEN_Msk',['../group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5flinen_5fpos_363',['USART_CR2_LINEN_Pos',['../group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fmsbfirst_364',['USART_CR2_MSBFIRST',['../group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fmsbfirst_5fmsk_365',['USART_CR2_MSBFIRST_Msk',['../group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fmsbfirst_5fpos_366',['USART_CR2_MSBFIRST_Pos',['../group___peripheral___registers___bits___definition.html#gaf9bbd90c0d8c06613b8babdf7a1f2b08',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5frtoen_367',['USART_CR2_RTOEN',['../group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5frtoen_5fmsk_368',['USART_CR2_RTOEN_Msk',['../group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5frtoen_5fpos_369',['USART_CR2_RTOEN_Pos',['../group___peripheral___registers___bits___definition.html#gae6c059ff69b8b03c14958fb24a214192',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5frxinv_370',['USART_CR2_RXINV',['../group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5frxinv_5fmsk_371',['USART_CR2_RXINV_Msk',['../group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5frxinv_5fpos_372',['USART_CR2_RXINV_Pos',['../group___peripheral___registers___bits___definition.html#gae8bba63d44a14e161f561a5a3591dff4',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fstop_373',['USART_CR2_STOP',['../group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fstop_5f0_374',['USART_CR2_STOP_0',['../group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fstop_5f1_375',['USART_CR2_STOP_1',['../group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fstop_5fmsk_376',['USART_CR2_STOP_Msk',['../group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fstop_5fpos_377',['USART_CR2_STOP_Pos',['../group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fswap_378',['USART_CR2_SWAP',['../group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fswap_5fmsk_379',['USART_CR2_SWAP_Msk',['../group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5fswap_5fpos_380',['USART_CR2_SWAP_Pos',['../group___peripheral___registers___bits___definition.html#ga222983c0ec62822a37a0da9d114fb75e',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5ftxinv_381',['USART_CR2_TXINV',['../group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5ftxinv_5fmsk_382',['USART_CR2_TXINV_Msk',['../group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d',1,'stm32l073xx.h']]],
  ['usart_5fcr2_5ftxinv_5fpos_383',['USART_CR2_TXINV_Pos',['../group___peripheral___registers___bits___definition.html#ga1e85095255df25708af3998bfbc0f840',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fctse_384',['USART_CR3_CTSE',['../group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fctse_5fmsk_385',['USART_CR3_CTSE_Msk',['../group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fctse_5fpos_386',['USART_CR3_CTSE_Pos',['../group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fctsie_387',['USART_CR3_CTSIE',['../group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fctsie_5fmsk_388',['USART_CR3_CTSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fctsie_5fpos_389',['USART_CR3_CTSIE_Pos',['../group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fddre_390',['USART_CR3_DDRE',['../group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fddre_5fmsk_391',['USART_CR3_DDRE_Msk',['../group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fddre_5fpos_392',['USART_CR3_DDRE_Pos',['../group___peripheral___registers___bits___definition.html#ga315eff6532631e01c4b46241b8203120',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fdem_393',['USART_CR3_DEM',['../group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fdem_5fmsk_394',['USART_CR3_DEM_Msk',['../group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fdem_5fpos_395',['USART_CR3_DEM_Pos',['../group___peripheral___registers___bits___definition.html#ga502aaea0f34e2ab34624ff66f1c8b101',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fdep_396',['USART_CR3_DEP',['../group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fdep_5fmsk_397',['USART_CR3_DEP_Msk',['../group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fdep_5fpos_398',['USART_CR3_DEP_Pos',['../group___peripheral___registers___bits___definition.html#gab35291bee983f8af47b6ad7193a06cc7',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fdmar_399',['USART_CR3_DMAR',['../group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fdmar_5fmsk_400',['USART_CR3_DMAR_Msk',['../group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fdmar_5fpos_401',['USART_CR3_DMAR_Pos',['../group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fdmat_402',['USART_CR3_DMAT',['../group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fdmat_5fmsk_403',['USART_CR3_DMAT_Msk',['../group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fdmat_5fpos_404',['USART_CR3_DMAT_Pos',['../group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5feie_405',['USART_CR3_EIE',['../group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5feie_5fmsk_406',['USART_CR3_EIE_Msk',['../group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5feie_5fpos_407',['USART_CR3_EIE_Pos',['../group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fhdsel_408',['USART_CR3_HDSEL',['../group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fhdsel_5fmsk_409',['USART_CR3_HDSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fhdsel_5fpos_410',['USART_CR3_HDSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5firen_411',['USART_CR3_IREN',['../group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5firen_5fmsk_412',['USART_CR3_IREN_Msk',['../group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5firen_5fpos_413',['USART_CR3_IREN_Pos',['../group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5firlp_414',['USART_CR3_IRLP',['../group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5firlp_5fmsk_415',['USART_CR3_IRLP_Msk',['../group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5firlp_5fpos_416',['USART_CR3_IRLP_Pos',['../group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fnack_417',['USART_CR3_NACK',['../group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fnack_5fmsk_418',['USART_CR3_NACK_Msk',['../group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fnack_5fpos_419',['USART_CR3_NACK_Pos',['../group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fonebit_420',['USART_CR3_ONEBIT',['../group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fonebit_5fmsk_421',['USART_CR3_ONEBIT_Msk',['../group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fonebit_5fpos_422',['USART_CR3_ONEBIT_Pos',['../group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fovrdis_423',['USART_CR3_OVRDIS',['../group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fovrdis_5fmsk_424',['USART_CR3_OVRDIS_Msk',['../group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fovrdis_5fpos_425',['USART_CR3_OVRDIS_Pos',['../group___peripheral___registers___bits___definition.html#ga102a294cf149c9a0ef423a5c5178f51e',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5frtse_426',['USART_CR3_RTSE',['../group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5frtse_5fmsk_427',['USART_CR3_RTSE_Msk',['../group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5frtse_5fpos_428',['USART_CR3_RTSE_Pos',['../group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fscarcnt_429',['USART_CR3_SCARCNT',['../group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fscarcnt_5f0_430',['USART_CR3_SCARCNT_0',['../group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fscarcnt_5f1_431',['USART_CR3_SCARCNT_1',['../group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fscarcnt_5f2_432',['USART_CR3_SCARCNT_2',['../group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fscarcnt_5fmsk_433',['USART_CR3_SCARCNT_Msk',['../group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fscarcnt_5fpos_434',['USART_CR3_SCARCNT_Pos',['../group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fscen_435',['USART_CR3_SCEN',['../group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fscen_5fmsk_436',['USART_CR3_SCEN_Msk',['../group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fscen_5fpos_437',['USART_CR3_SCEN_Pos',['../group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fucesm_438',['USART_CR3_UCESM',['../group___peripheral___registers___bits___definition.html#ga9ef05c9c30c2040e0e9a74526f12641e',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fucesm_5fmsk_439',['USART_CR3_UCESM_Msk',['../group___peripheral___registers___bits___definition.html#ga991d97d122d02582264e56427abafe25',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fucesm_5fpos_440',['USART_CR3_UCESM_Pos',['../group___peripheral___registers___bits___definition.html#ga72e46a3deb97899a51bce22fd5a3f64d',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fwufie_441',['USART_CR3_WUFIE',['../group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fwufie_5fmsk_442',['USART_CR3_WUFIE_Msk',['../group___peripheral___registers___bits___definition.html#ga690139593d7b232c96b0427fcc088d15',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fwufie_5fpos_443',['USART_CR3_WUFIE_Pos',['../group___peripheral___registers___bits___definition.html#ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fwus_444',['USART_CR3_WUS',['../group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fwus_5f0_445',['USART_CR3_WUS_0',['../group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fwus_5f1_446',['USART_CR3_WUS_1',['../group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fwus_5fmsk_447',['USART_CR3_WUS_Msk',['../group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17',1,'stm32l073xx.h']]],
  ['usart_5fcr3_5fwus_5fpos_448',['USART_CR3_WUS_Pos',['../group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e',1,'stm32l073xx.h']]],
  ['usart_5fgtpr_5fgt_449',['USART_GTPR_GT',['../group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b',1,'stm32l073xx.h']]],
  ['usart_5fgtpr_5fgt_5fmsk_450',['USART_GTPR_GT_Msk',['../group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780',1,'stm32l073xx.h']]],
  ['usart_5fgtpr_5fgt_5fpos_451',['USART_GTPR_GT_Pos',['../group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b',1,'stm32l073xx.h']]],
  ['usart_5fgtpr_5fpsc_452',['USART_GTPR_PSC',['../group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203',1,'stm32l073xx.h']]],
  ['usart_5fgtpr_5fpsc_5fmsk_453',['USART_GTPR_PSC_Msk',['../group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588',1,'stm32l073xx.h']]],
  ['usart_5fgtpr_5fpsc_5fpos_454',['USART_GTPR_PSC_Pos',['../group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fcmcf_455',['USART_ICR_CMCF',['../group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fcmcf_5fmsk_456',['USART_ICR_CMCF_Msk',['../group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fcmcf_5fpos_457',['USART_ICR_CMCF_Pos',['../group___peripheral___registers___bits___definition.html#ga1ca9109c65632fd5615eab3c1364a744',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fctscf_458',['USART_ICR_CTSCF',['../group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fctscf_5fmsk_459',['USART_ICR_CTSCF_Msk',['../group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fctscf_5fpos_460',['USART_ICR_CTSCF_Pos',['../group___peripheral___registers___bits___definition.html#gaecd73e9063595dc3781c6b23a52672ae',1,'stm32l073xx.h']]],
  ['usart_5ficr_5feobcf_461',['USART_ICR_EOBCF',['../group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616',1,'stm32l073xx.h']]],
  ['usart_5ficr_5feobcf_5fmsk_462',['USART_ICR_EOBCF_Msk',['../group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826',1,'stm32l073xx.h']]],
  ['usart_5ficr_5feobcf_5fpos_463',['USART_ICR_EOBCF_Pos',['../group___peripheral___registers___bits___definition.html#ga30e50712646964e9dede476adfa73278',1,'stm32l073xx.h']]],
  ['usart_5ficr_5ffecf_464',['USART_ICR_FECF',['../group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f',1,'stm32l073xx.h']]],
  ['usart_5ficr_5ffecf_5fmsk_465',['USART_ICR_FECF_Msk',['../group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c',1,'stm32l073xx.h']]],
  ['usart_5ficr_5ffecf_5fpos_466',['USART_ICR_FECF_Pos',['../group___peripheral___registers___bits___definition.html#ga565b3f9f5a5afd87a14435aec128a4af',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fidlecf_467',['USART_ICR_IDLECF',['../group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fidlecf_5fmsk_468',['USART_ICR_IDLECF_Msk',['../group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fidlecf_5fpos_469',['USART_ICR_IDLECF_Pos',['../group___peripheral___registers___bits___definition.html#ga1bf8e10f0165224f11b0349044d4aea5',1,'stm32l073xx.h']]],
  ['usart_5ficr_5flbdcf_470',['USART_ICR_LBDCF',['../group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f',1,'stm32l073xx.h']]],
  ['usart_5ficr_5flbdcf_5fmsk_471',['USART_ICR_LBDCF_Msk',['../group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240',1,'stm32l073xx.h']]],
  ['usart_5ficr_5flbdcf_5fpos_472',['USART_ICR_LBDCF_Pos',['../group___peripheral___registers___bits___definition.html#ga2d30a95fd19badc0897ca81f40793283',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fncf_473',['USART_ICR_NCF',['../group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fncf_5fmsk_474',['USART_ICR_NCF_Msk',['../group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fncf_5fpos_475',['USART_ICR_NCF_Pos',['../group___peripheral___registers___bits___definition.html#ga95c095d0ca00e8ec7255a2464c1a6051',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fnecf_476',['USART_ICR_NECF',['../group___peripheral___registers___bits___definition.html#gac93fffe176d75c707e6bef9d15406331',1,'stm32l073xx.h']]],
  ['usart_5ficr_5forecf_477',['USART_ICR_ORECF',['../group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422',1,'stm32l073xx.h']]],
  ['usart_5ficr_5forecf_5fmsk_478',['USART_ICR_ORECF_Msk',['../group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500',1,'stm32l073xx.h']]],
  ['usart_5ficr_5forecf_5fpos_479',['USART_ICR_ORECF_Pos',['../group___peripheral___registers___bits___definition.html#gadcd88555415ddcd62e99f62175c4157f',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fpecf_480',['USART_ICR_PECF',['../group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fpecf_5fmsk_481',['USART_ICR_PECF_Msk',['../group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fpecf_5fpos_482',['USART_ICR_PECF_Pos',['../group___peripheral___registers___bits___definition.html#gafa925c201b665549469a6858d1040638',1,'stm32l073xx.h']]],
  ['usart_5ficr_5frtocf_483',['USART_ICR_RTOCF',['../group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3',1,'stm32l073xx.h']]],
  ['usart_5ficr_5frtocf_5fmsk_484',['USART_ICR_RTOCF_Msk',['../group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820',1,'stm32l073xx.h']]],
  ['usart_5ficr_5frtocf_5fpos_485',['USART_ICR_RTOCF_Pos',['../group___peripheral___registers___bits___definition.html#ga31f7558be732121ccde59529915144e0',1,'stm32l073xx.h']]],
  ['usart_5ficr_5ftccf_486',['USART_ICR_TCCF',['../group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250',1,'stm32l073xx.h']]],
  ['usart_5ficr_5ftccf_5fmsk_487',['USART_ICR_TCCF_Msk',['../group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410',1,'stm32l073xx.h']]],
  ['usart_5ficr_5ftccf_5fpos_488',['USART_ICR_TCCF_Pos',['../group___peripheral___registers___bits___definition.html#ga78258e16838bdce42ad7fedce636127a',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fwucf_489',['USART_ICR_WUCF',['../group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fwucf_5fmsk_490',['USART_ICR_WUCF_Msk',['../group___peripheral___registers___bits___definition.html#gafbcdc69e2f8586917570a36557be4483',1,'stm32l073xx.h']]],
  ['usart_5ficr_5fwucf_5fpos_491',['USART_ICR_WUCF_Pos',['../group___peripheral___registers___bits___definition.html#gae3118346ef1a57410585d7e005f94aa1',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fabre_492',['USART_ISR_ABRE',['../group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fabre_5fmsk_493',['USART_ISR_ABRE_Msk',['../group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fabre_5fpos_494',['USART_ISR_ABRE_Pos',['../group___peripheral___registers___bits___definition.html#gaf6146e8fb3e393dce355eeda7757b8a6',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fabrf_495',['USART_ISR_ABRF',['../group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fabrf_5fmsk_496',['USART_ISR_ABRF_Msk',['../group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fabrf_5fpos_497',['USART_ISR_ABRF_Pos',['../group___peripheral___registers___bits___definition.html#gac1543863e600874b79a1892e0074bd0c',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fbusy_498',['USART_ISR_BUSY',['../group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fbusy_5fmsk_499',['USART_ISR_BUSY_Msk',['../group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fbusy_5fpos_500',['USART_ISR_BUSY_Pos',['../group___peripheral___registers___bits___definition.html#ga008b5798e4bfb597a04f07a614145620',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fcmf_501',['USART_ISR_CMF',['../group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fcmf_5fmsk_502',['USART_ISR_CMF_Msk',['../group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fcmf_5fpos_503',['USART_ISR_CMF_Pos',['../group___peripheral___registers___bits___definition.html#ga3c3a66fe3b38311ff9c23d8b20331b0e',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fcts_504',['USART_ISR_CTS',['../group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fcts_5fmsk_505',['USART_ISR_CTS_Msk',['../group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fcts_5fpos_506',['USART_ISR_CTS_Pos',['../group___peripheral___registers___bits___definition.html#ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fctsif_507',['USART_ISR_CTSIF',['../group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fctsif_5fmsk_508',['USART_ISR_CTSIF_Msk',['../group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fctsif_5fpos_509',['USART_ISR_CTSIF_Pos',['../group___peripheral___registers___bits___definition.html#ga11421aa78a5d3f93b40b96a43170b128',1,'stm32l073xx.h']]],
  ['usart_5fisr_5feobf_510',['USART_ISR_EOBF',['../group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904',1,'stm32l073xx.h']]],
  ['usart_5fisr_5feobf_5fmsk_511',['USART_ISR_EOBF_Msk',['../group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c',1,'stm32l073xx.h']]],
  ['usart_5fisr_5feobf_5fpos_512',['USART_ISR_EOBF_Pos',['../group___peripheral___registers___bits___definition.html#ga99892796221d4d032b270b42e2a1b085',1,'stm32l073xx.h']]],
  ['usart_5fisr_5ffe_513',['USART_ISR_FE',['../group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b',1,'stm32l073xx.h']]],
  ['usart_5fisr_5ffe_5fmsk_514',['USART_ISR_FE_Msk',['../group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4',1,'stm32l073xx.h']]],
  ['usart_5fisr_5ffe_5fpos_515',['USART_ISR_FE_Pos',['../group___peripheral___registers___bits___definition.html#gae4876c9c39ec5710f92c15328d11af9e',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fidle_516',['USART_ISR_IDLE',['../group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fidle_5fmsk_517',['USART_ISR_IDLE_Msk',['../group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fidle_5fpos_518',['USART_ISR_IDLE_Pos',['../group___peripheral___registers___bits___definition.html#ga04b64bc708038630eaf4f5ecf83d468b',1,'stm32l073xx.h']]],
  ['usart_5fisr_5flbdf_519',['USART_ISR_LBDF',['../group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44',1,'stm32l073xx.h']]],
  ['usart_5fisr_5flbdf_5fmsk_520',['USART_ISR_LBDF_Msk',['../group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e',1,'stm32l073xx.h']]],
  ['usart_5fisr_5flbdf_5fpos_521',['USART_ISR_LBDF_Pos',['../group___peripheral___registers___bits___definition.html#gadbcca0fdb67c0c3094eb73142bd4d4fd',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fne_522',['USART_ISR_NE',['../group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fne_5fmsk_523',['USART_ISR_NE_Msk',['../group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fne_5fpos_524',['USART_ISR_NE_Pos',['../group___peripheral___registers___bits___definition.html#ga14f6dcfb6db7c74a338ec1d3eec9dbaa',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fore_525',['USART_ISR_ORE',['../group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fore_5fmsk_526',['USART_ISR_ORE_Msk',['../group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fore_5fpos_527',['USART_ISR_ORE_Pos',['../group___peripheral___registers___bits___definition.html#gade7ac40cfc963f125654ba13d8ac6baf',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fpe_528',['USART_ISR_PE',['../group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fpe_5fmsk_529',['USART_ISR_PE_Msk',['../group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fpe_5fpos_530',['USART_ISR_PE_Pos',['../group___peripheral___registers___bits___definition.html#gac55ce53d1486d4ca5a13183e4d78418d',1,'stm32l073xx.h']]],
  ['usart_5fisr_5freack_531',['USART_ISR_REACK',['../group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5',1,'stm32l073xx.h']]],
  ['usart_5fisr_5freack_5fmsk_532',['USART_ISR_REACK_Msk',['../group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda',1,'stm32l073xx.h']]],
  ['usart_5fisr_5freack_5fpos_533',['USART_ISR_REACK_Pos',['../group___peripheral___registers___bits___definition.html#ga8b4830253f0b83aa34e8945ec1f2b990',1,'stm32l073xx.h']]],
  ['usart_5fisr_5frtof_534',['USART_ISR_RTOF',['../group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8',1,'stm32l073xx.h']]],
  ['usart_5fisr_5frtof_5fmsk_535',['USART_ISR_RTOF_Msk',['../group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981',1,'stm32l073xx.h']]],
  ['usart_5fisr_5frtof_5fpos_536',['USART_ISR_RTOF_Pos',['../group___peripheral___registers___bits___definition.html#gaa74ca11e1c042b629896dfcfb7032a53',1,'stm32l073xx.h']]],
  ['usart_5fisr_5frwu_537',['USART_ISR_RWU',['../group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3',1,'stm32l073xx.h']]],
  ['usart_5fisr_5frwu_5fmsk_538',['USART_ISR_RWU_Msk',['../group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2',1,'stm32l073xx.h']]],
  ['usart_5fisr_5frwu_5fpos_539',['USART_ISR_RWU_Pos',['../group___peripheral___registers___bits___definition.html#gad4755fb0a6f9532f17cfe1346feb80bf',1,'stm32l073xx.h']]],
  ['usart_5fisr_5frxne_540',['USART_ISR_RXNE',['../group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03',1,'stm32l073xx.h']]],
  ['usart_5fisr_5frxne_5fmsk_541',['USART_ISR_RXNE_Msk',['../group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982',1,'stm32l073xx.h']]],
  ['usart_5fisr_5frxne_5fpos_542',['USART_ISR_RXNE_Pos',['../group___peripheral___registers___bits___definition.html#ga324397c50b4fedce2e5762305a10a977',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fsbkf_543',['USART_ISR_SBKF',['../group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fsbkf_5fmsk_544',['USART_ISR_SBKF_Msk',['../group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fsbkf_5fpos_545',['USART_ISR_SBKF_Pos',['../group___peripheral___registers___bits___definition.html#ga8c66fcd9f462060dd82dd252f69b45bf',1,'stm32l073xx.h']]],
  ['usart_5fisr_5ftc_546',['USART_ISR_TC',['../group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb',1,'stm32l073xx.h']]],
  ['usart_5fisr_5ftc_5fmsk_547',['USART_ISR_TC_Msk',['../group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db',1,'stm32l073xx.h']]],
  ['usart_5fisr_5ftc_5fpos_548',['USART_ISR_TC_Pos',['../group___peripheral___registers___bits___definition.html#ga7c0b0f21e1afde54bf44f4188f20bb72',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fteack_549',['USART_ISR_TEACK',['../group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fteack_5fmsk_550',['USART_ISR_TEACK_Msk',['../group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fteack_5fpos_551',['USART_ISR_TEACK_Pos',['../group___peripheral___registers___bits___definition.html#ga39b2fb8a12f5e7e470d7d5d685cb167d',1,'stm32l073xx.h']]],
  ['usart_5fisr_5ftxe_552',['USART_ISR_TXE',['../group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab',1,'stm32l073xx.h']]],
  ['usart_5fisr_5ftxe_5fmsk_553',['USART_ISR_TXE_Msk',['../group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba',1,'stm32l073xx.h']]],
  ['usart_5fisr_5ftxe_5fpos_554',['USART_ISR_TXE_Pos',['../group___peripheral___registers___bits___definition.html#gad56e7c8d903c127689186bd32dc9b20b',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fwuf_555',['USART_ISR_WUF',['../group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fwuf_5fmsk_556',['USART_ISR_WUF_Msk',['../group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4',1,'stm32l073xx.h']]],
  ['usart_5fisr_5fwuf_5fpos_557',['USART_ISR_WUF_Pos',['../group___peripheral___registers___bits___definition.html#gaed75b8d511abd83bb3ff1a0ed150abd5',1,'stm32l073xx.h']]],
  ['usart_5frdr_5frdr_558',['USART_RDR_RDR',['../group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184',1,'stm32l073xx.h']]],
  ['usart_5frdr_5frdr_5fmsk_559',['USART_RDR_RDR_Msk',['../group___peripheral___registers___bits___definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d',1,'stm32l073xx.h']]],
  ['usart_5frdr_5frdr_5fpos_560',['USART_RDR_RDR_Pos',['../group___peripheral___registers___bits___definition.html#ga69a6f5a3b7ec5d7942edb63c33eb31d4',1,'stm32l073xx.h']]],
  ['usart_5frqr_5fabrrq_561',['USART_RQR_ABRRQ',['../group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b',1,'stm32l073xx.h']]],
  ['usart_5frqr_5fabrrq_5fmsk_562',['USART_RQR_ABRRQ_Msk',['../group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088',1,'stm32l073xx.h']]],
  ['usart_5frqr_5fabrrq_5fpos_563',['USART_RQR_ABRRQ_Pos',['../group___peripheral___registers___bits___definition.html#gad2d640bc5319f4f68f3438235bd4cbfd',1,'stm32l073xx.h']]],
  ['usart_5frqr_5fmmrq_564',['USART_RQR_MMRQ',['../group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a',1,'stm32l073xx.h']]],
  ['usart_5frqr_5fmmrq_5fmsk_565',['USART_RQR_MMRQ_Msk',['../group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d',1,'stm32l073xx.h']]],
  ['usart_5frqr_5fmmrq_5fpos_566',['USART_RQR_MMRQ_Pos',['../group___peripheral___registers___bits___definition.html#gaade6b015b7e223054a2b88234cba8910',1,'stm32l073xx.h']]],
  ['usart_5frqr_5frxfrq_567',['USART_RQR_RXFRQ',['../group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a',1,'stm32l073xx.h']]],
  ['usart_5frqr_5frxfrq_5fmsk_568',['USART_RQR_RXFRQ_Msk',['../group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4',1,'stm32l073xx.h']]],
  ['usart_5frqr_5frxfrq_5fpos_569',['USART_RQR_RXFRQ_Pos',['../group___peripheral___registers___bits___definition.html#ga51c7c905709ca36248badab45642727c',1,'stm32l073xx.h']]],
  ['usart_5frqr_5fsbkrq_570',['USART_RQR_SBKRQ',['../group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1',1,'stm32l073xx.h']]],
  ['usart_5frqr_5fsbkrq_5fmsk_571',['USART_RQR_SBKRQ_Msk',['../group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f',1,'stm32l073xx.h']]],
  ['usart_5frqr_5fsbkrq_5fpos_572',['USART_RQR_SBKRQ_Pos',['../group___peripheral___registers___bits___definition.html#ga2de9d4cabae19eeb28765da49a8b0314',1,'stm32l073xx.h']]],
  ['usart_5frqr_5ftxfrq_573',['USART_RQR_TXFRQ',['../group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8',1,'stm32l073xx.h']]],
  ['usart_5frqr_5ftxfrq_5fmsk_574',['USART_RQR_TXFRQ_Msk',['../group___peripheral___registers___bits___definition.html#gae86eecea8a18aa3405e5b165c2ab0d83',1,'stm32l073xx.h']]],
  ['usart_5frqr_5ftxfrq_5fpos_575',['USART_RQR_TXFRQ_Pos',['../group___peripheral___registers___bits___definition.html#gaeb5c280ade2bd8610db7e50d4c3a4161',1,'stm32l073xx.h']]],
  ['usart_5frtor_5fblen_576',['USART_RTOR_BLEN',['../group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d',1,'stm32l073xx.h']]],
  ['usart_5frtor_5fblen_5fmsk_577',['USART_RTOR_BLEN_Msk',['../group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58',1,'stm32l073xx.h']]],
  ['usart_5frtor_5fblen_5fpos_578',['USART_RTOR_BLEN_Pos',['../group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6',1,'stm32l073xx.h']]],
  ['usart_5frtor_5frto_579',['USART_RTOR_RTO',['../group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e',1,'stm32l073xx.h']]],
  ['usart_5frtor_5frto_5fmsk_580',['USART_RTOR_RTO_Msk',['../group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac',1,'stm32l073xx.h']]],
  ['usart_5frtor_5frto_5fpos_581',['USART_RTOR_RTO_Pos',['../group___peripheral___registers___bits___definition.html#ga8121420c036e48c9ec89bba961aef3ec',1,'stm32l073xx.h']]],
  ['usart_5ftdr_5ftdr_582',['USART_TDR_TDR',['../group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081',1,'stm32l073xx.h']]],
  ['usart_5ftdr_5ftdr_5fmsk_583',['USART_TDR_TDR_Msk',['../group___peripheral___registers___bits___definition.html#gada03ee92e9e0d55959dbd64f19c5c43d',1,'stm32l073xx.h']]],
  ['usart_5ftdr_5ftdr_5fpos_584',['USART_TDR_TDR_Pos',['../group___peripheral___registers___bits___definition.html#gaa5b9e3f8c33baf080e823b37be46e396',1,'stm32l073xx.h']]],
  ['usart_5ftypedef_585',['USART_TypeDef',['../struct_u_s_a_r_t___type_def.html',1,'']]],
  ['usartnack_5fdisabled_586',['USARTNACK_DISABLED',['../group___h_a_l___u_s_a_r_t___aliased___defines.html#ga44c940c85051784c23cb5fdef98fe5e3',1,'stm32_hal_legacy.h']]],
  ['usartnack_5fenabled_587',['USARTNACK_ENABLED',['../group___h_a_l___u_s_a_r_t___aliased___defines.html#ga5e2a0ab7e7ccbdc9832d363b95389f7f',1,'stm32_hal_legacy.h']]],
  ['usb_588',['USB',['../group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b',1,'stm32l073xx.h']]],
  ['usb_5fbase_589',['USB_BASE',['../group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04',1,'stm32l073xx.h']]],
  ['usb_5fbcdr_590',['USB_BCDR',['../group___peripheral___registers___bits___definition.html#gace8b73896cbe7fa316562c88e4b91384',1,'stm32l073xx.h']]],
  ['usb_5fbcdr_5fbcden_591',['USB_BCDR_BCDEN',['../group___peripheral___registers___bits___definition.html#gaed8c13f3970a0cdee124029721012ea3',1,'stm32l073xx.h']]],
  ['usb_5fbcdr_5fdcden_592',['USB_BCDR_DCDEN',['../group___peripheral___registers___bits___definition.html#gae0fb11e62c9ee1f4e020a250c2a63469',1,'stm32l073xx.h']]],
  ['usb_5fbcdr_5fdcdet_593',['USB_BCDR_DCDET',['../group___peripheral___registers___bits___definition.html#gabf6b72056e5b9c320de00a089aa3ecce',1,'stm32l073xx.h']]],
  ['usb_5fbcdr_5fdppu_594',['USB_BCDR_DPPU',['../group___peripheral___registers___bits___definition.html#ga9ae5b8e24e1bcdcd1b4a5101c556d170',1,'stm32l073xx.h']]],
  ['usb_5fbcdr_5fpden_595',['USB_BCDR_PDEN',['../group___peripheral___registers___bits___definition.html#gab043599cc0ebabfa9840522f04cf6092',1,'stm32l073xx.h']]],
  ['usb_5fbcdr_5fpdet_596',['USB_BCDR_PDET',['../group___peripheral___registers___bits___definition.html#ga5d3282088559cb25f46e7962ecbdcf2c',1,'stm32l073xx.h']]],
  ['usb_5fbcdr_5fps2det_597',['USB_BCDR_PS2DET',['../group___peripheral___registers___bits___definition.html#ga408587c27d5beadd2793c418768f845e',1,'stm32l073xx.h']]],
  ['usb_5fbcdr_5fsden_598',['USB_BCDR_SDEN',['../group___peripheral___registers___bits___definition.html#ga27c9a544ddb1b0c2aa8a769cdb95cc24',1,'stm32l073xx.h']]],
  ['usb_5fbcdr_5fsdet_599',['USB_BCDR_SDET',['../group___peripheral___registers___bits___definition.html#ga5624b3e0be2076f4141ac78e92c68f1c',1,'stm32l073xx.h']]],
  ['usb_5fbtable_600',['USB_BTABLE',['../group___peripheral___registers___bits___definition.html#ga45443e042bfc52776584a88f504331be',1,'stm32l073xx.h']]],
  ['usb_5fclr_5fctr_601',['USB_CLR_CTR',['../group___peripheral___registers___bits___definition.html#ga483446b1b8554ab6f52952e9675bafd5',1,'stm32l073xx.h']]],
  ['usb_5fclr_5ferr_602',['USB_CLR_ERR',['../group___peripheral___registers___bits___definition.html#ga102c85c08687565b646120709c4aba00',1,'stm32l073xx.h']]],
  ['usb_5fclr_5fesof_603',['USB_CLR_ESOF',['../group___peripheral___registers___bits___definition.html#gad4190548352ae71b0f50cd63545d7b79',1,'stm32l073xx.h']]],
  ['usb_5fclr_5fl1req_604',['USB_CLR_L1REQ',['../group___peripheral___registers___bits___definition.html#gaa64ccd364ae61a6d770366dc7ba4e11a',1,'stm32l073xx.h']]],
  ['usb_5fclr_5fpmaovr_605',['USB_CLR_PMAOVR',['../group___peripheral___registers___bits___definition.html#gaee52820a57ed10514256fffc8ee43a0b',1,'stm32l073xx.h']]],
  ['usb_5fclr_5freset_606',['USB_CLR_RESET',['../group___peripheral___registers___bits___definition.html#ga2770b092707b0ca34af9a7e13f966d90',1,'stm32l073xx.h']]],
  ['usb_5fclr_5fsof_607',['USB_CLR_SOF',['../group___peripheral___registers___bits___definition.html#ga916c28ed7a77bb3916b6f1ae6a7f464d',1,'stm32l073xx.h']]],
  ['usb_5fclr_5fsusp_608',['USB_CLR_SUSP',['../group___peripheral___registers___bits___definition.html#ga3f7985dec6c1f9cca1d033e2e17cafa1',1,'stm32l073xx.h']]],
  ['usb_5fclr_5fwkup_609',['USB_CLR_WKUP',['../group___peripheral___registers___bits___definition.html#ga97df00f9f0b994a4f4c93c2c125c37cd',1,'stm32l073xx.h']]],
  ['usb_5fcntr_610',['USB_CNTR',['../group___peripheral___registers___bits___definition.html#ga7cc349ce7f05e6b3f5b145f6028a94c2',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5fctrm_611',['USB_CNTR_CTRM',['../group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5ferrm_612',['USB_CNTR_ERRM',['../group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5fesofm_613',['USB_CNTR_ESOFM',['../group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5ffres_614',['USB_CNTR_FRES',['../group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5ffsusp_615',['USB_CNTR_FSUSP',['../group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5fl1reqm_616',['USB_CNTR_L1REQM',['../group___peripheral___registers___bits___definition.html#ga32604e5f0d7fbce212bd68b368ac9bbd',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5fl1resume_617',['USB_CNTR_L1RESUME',['../group___peripheral___registers___bits___definition.html#gac3f6dad421c9c8ba00826ae26f8f67c9',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5flpmode_618',['USB_CNTR_LPMODE',['../group___peripheral___registers___bits___definition.html#gaa25da382cac21d0c8e552bf2eb8b6777',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5fpdwn_619',['USB_CNTR_PDWN',['../group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5fpmaovrm_620',['USB_CNTR_PMAOVRM',['../group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5fresetm_621',['USB_CNTR_RESETM',['../group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5fresume_622',['USB_CNTR_RESUME',['../group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5fsofm_623',['USB_CNTR_SOFM',['../group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5fsuspm_624',['USB_CNTR_SUSPM',['../group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea',1,'stm32l073xx.h']]],
  ['usb_5fcntr_5fwkupm_625',['USB_CNTR_WKUPM',['../group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343',1,'stm32l073xx.h']]],
  ['usb_5fdaddr_626',['USB_DADDR',['../group___peripheral___registers___bits___definition.html#ga6448f82d8b7f71fd9b43943cb3795a62',1,'stm32l073xx.h']]],
  ['usb_5fdaddr_5fadd_627',['USB_DADDR_ADD',['../group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052',1,'stm32l073xx.h']]],
  ['usb_5fdaddr_5fef_628',['USB_DADDR_EF',['../group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a',1,'stm32l073xx.h']]],
  ['usb_5fep0r_629',['USB_EP0R',['../group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952',1,'stm32l073xx.h']]],
  ['usb_5fep1r_630',['USB_EP1R',['../group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307',1,'stm32l073xx.h']]],
  ['usb_5fep2r_631',['USB_EP2R',['../group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4',1,'stm32l073xx.h']]],
  ['usb_5fep3r_632',['USB_EP3R',['../group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2',1,'stm32l073xx.h']]],
  ['usb_5fep4r_633',['USB_EP4R',['../group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2',1,'stm32l073xx.h']]],
  ['usb_5fep5r_634',['USB_EP5R',['../group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b',1,'stm32l073xx.h']]],
  ['usb_5fep6r_635',['USB_EP6R',['../group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592',1,'stm32l073xx.h']]],
  ['usb_5fep7r_636',['USB_EP7R',['../group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada',1,'stm32l073xx.h']]],
  ['usb_5fep_5fbulk_637',['USB_EP_BULK',['../group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f',1,'stm32l073xx.h']]],
  ['usb_5fep_5fcontrol_638',['USB_EP_CONTROL',['../group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7',1,'stm32l073xx.h']]],
  ['usb_5fep_5fctr_5frx_639',['USB_EP_CTR_RX',['../group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d',1,'stm32l073xx.h']]],
  ['usb_5fep_5fctr_5ftx_640',['USB_EP_CTR_TX',['../group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e',1,'stm32l073xx.h']]],
  ['usb_5fep_5fdtog_5frx_641',['USB_EP_DTOG_RX',['../group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8',1,'stm32l073xx.h']]],
  ['usb_5fep_5fdtog_5ftx_642',['USB_EP_DTOG_TX',['../group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f',1,'stm32l073xx.h']]],
  ['usb_5fep_5finterrupt_643',['USB_EP_INTERRUPT',['../group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352',1,'stm32l073xx.h']]],
  ['usb_5fep_5fisochronous_644',['USB_EP_ISOCHRONOUS',['../group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b',1,'stm32l073xx.h']]],
  ['usb_5fep_5fkind_645',['USB_EP_KIND',['../group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c',1,'stm32l073xx.h']]],
  ['usb_5fep_5frx_5fdis_646',['USB_EP_RX_DIS',['../group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c',1,'stm32l073xx.h']]],
  ['usb_5fep_5frx_5fnak_647',['USB_EP_RX_NAK',['../group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9',1,'stm32l073xx.h']]],
  ['usb_5fep_5frx_5fstall_648',['USB_EP_RX_STALL',['../group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6',1,'stm32l073xx.h']]],
  ['usb_5fep_5frx_5fvalid_649',['USB_EP_RX_VALID',['../group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf',1,'stm32l073xx.h']]],
  ['usb_5fep_5fsetup_650',['USB_EP_SETUP',['../group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873',1,'stm32l073xx.h']]],
  ['usb_5fep_5ft_5ffield_651',['USB_EP_T_FIELD',['../group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66',1,'stm32l073xx.h']]],
  ['usb_5fep_5ft_5fmask_652',['USB_EP_T_MASK',['../group___peripheral___registers___bits___definition.html#gad9ff2c3f4fa5acd6a659160054dd5cde',1,'stm32l073xx.h']]],
  ['usb_5fep_5ftx_5fdis_653',['USB_EP_TX_DIS',['../group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2',1,'stm32l073xx.h']]],
  ['usb_5fep_5ftx_5fnak_654',['USB_EP_TX_NAK',['../group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950',1,'stm32l073xx.h']]],
  ['usb_5fep_5ftx_5fstall_655',['USB_EP_TX_STALL',['../group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc',1,'stm32l073xx.h']]],
  ['usb_5fep_5ftx_5fvalid_656',['USB_EP_TX_VALID',['../group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70',1,'stm32l073xx.h']]],
  ['usb_5fep_5ftype_5fmask_657',['USB_EP_TYPE_MASK',['../group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f',1,'stm32l073xx.h']]],
  ['usb_5fepaddr_5ffield_658',['USB_EPADDR_FIELD',['../group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1',1,'stm32l073xx.h']]],
  ['usb_5fepkind_5fmask_659',['USB_EPKIND_MASK',['../group___peripheral___registers___bits___definition.html#ga30320016064387ec4bbfb359009d528a',1,'stm32l073xx.h']]],
  ['usb_5fepreg_5fmask_660',['USB_EPREG_MASK',['../group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156',1,'stm32l073xx.h']]],
  ['usb_5feprx_5fdtog1_661',['USB_EPRX_DTOG1',['../group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce',1,'stm32l073xx.h']]],
  ['usb_5feprx_5fdtog2_662',['USB_EPRX_DTOG2',['../group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86',1,'stm32l073xx.h']]],
  ['usb_5feprx_5fdtogmask_663',['USB_EPRX_DTOGMASK',['../group___peripheral___registers___bits___definition.html#gaa939afb1c3ed0eda4001142cc60548f0',1,'stm32l073xx.h']]],
  ['usb_5feprx_5fstat_664',['USB_EPRX_STAT',['../group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2',1,'stm32l073xx.h']]],
  ['usb_5feptx_5fdtog1_665',['USB_EPTX_DTOG1',['../group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464',1,'stm32l073xx.h']]],
  ['usb_5feptx_5fdtog2_666',['USB_EPTX_DTOG2',['../group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037',1,'stm32l073xx.h']]],
  ['usb_5feptx_5fdtogmask_667',['USB_EPTX_DTOGMASK',['../group___peripheral___registers___bits___definition.html#ga8bf9f25a70dca84ec8fd665fc9477d76',1,'stm32l073xx.h']]],
  ['usb_5feptx_5fstat_668',['USB_EPTX_STAT',['../group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e',1,'stm32l073xx.h']]],
  ['usb_5fexti_5fline_5fwakeup_669',['USB_EXTI_LINE_WAKEUP',['../group___h_a_l___u_s_b___aliased___macros.html#ga61757a6baeb1b54c45949122b5cf9ba2',1,'stm32_hal_legacy.h']]],
  ['usb_5ffnr_670',['USB_FNR',['../group___peripheral___registers___bits___definition.html#ga623fdc71ce1b8664ad4aaab3c39da1b1',1,'stm32l073xx.h']]],
  ['usb_5ffnr_5ffn_671',['USB_FNR_FN',['../group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7',1,'stm32l073xx.h']]],
  ['usb_5ffnr_5flck_672',['USB_FNR_LCK',['../group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212',1,'stm32l073xx.h']]],
  ['usb_5ffnr_5flsof_673',['USB_FNR_LSOF',['../group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77',1,'stm32l073xx.h']]],
  ['usb_5ffnr_5frxdm_674',['USB_FNR_RXDM',['../group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2',1,'stm32l073xx.h']]],
  ['usb_5ffnr_5frxdp_675',['USB_FNR_RXDP',['../group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933',1,'stm32l073xx.h']]],
  ['usb_5ffs_5fexti_5fline_5fwakeup_676',['USB_FS_EXTI_LINE_WAKEUP',['../group___h_a_l___u_s_b___aliased___macros.html#ga9990232132734bde77e11c4f8d2e4163',1,'stm32_hal_legacy.h']]],
  ['usb_5ffs_5fexti_5ftrigger_5fboth_5fedge_677',['USB_FS_EXTI_TRIGGER_BOTH_EDGE',['../group___h_a_l___u_s_b___aliased___macros.html#ga10b3c6190659b38d5e6d3155e30e3b5a',1,'stm32_hal_legacy.h']]],
  ['usb_5ffs_5fexti_5ftrigger_5ffalling_5fedge_678',['USB_FS_EXTI_TRIGGER_FALLING_EDGE',['../group___h_a_l___u_s_b___aliased___macros.html#ga61994671a8124f126378447f96f87843',1,'stm32_hal_legacy.h']]],
  ['usb_5ffs_5fexti_5ftrigger_5frising_5fedge_679',['USB_FS_EXTI_TRIGGER_RISING_EDGE',['../group___h_a_l___u_s_b___aliased___macros.html#ga4635bede79c31eb76839b0682657e31e',1,'stm32_hal_legacy.h']]],
  ['usb_5fhs_5fexti_5fline_5fwakeup_680',['USB_HS_EXTI_LINE_WAKEUP',['../group___h_a_l___u_s_b___aliased___macros.html#ga76b8cf072166993b9e3094bb8c983265',1,'stm32_hal_legacy.h']]],
  ['usb_5fhs_5fexti_5ftrigger_5fboth_5fedge_681',['USB_HS_EXTI_TRIGGER_BOTH_EDGE',['../group___h_a_l___u_s_b___aliased___macros.html#ga88242c33988234109ab398a9195f6c11',1,'stm32_hal_legacy.h']]],
  ['usb_5fhs_5fexti_5ftrigger_5ffalling_5fedge_682',['USB_HS_EXTI_TRIGGER_FALLING_EDGE',['../group___h_a_l___u_s_b___aliased___macros.html#gacf7c7cd4c0acdaef836d1381884eafdc',1,'stm32_hal_legacy.h']]],
  ['usb_5fhs_5fexti_5ftrigger_5frising_5fedge_683',['USB_HS_EXTI_TRIGGER_RISING_EDGE',['../group___h_a_l___u_s_b___aliased___macros.html#gabae8c431934cc5189524c41c4a413e5d',1,'stm32_hal_legacy.h']]],
  ['usb_5firqn_684',['USB_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692',1,'stm32l073xx.h']]],
  ['usb_5fistr_685',['USB_ISTR',['../group___peripheral___registers___bits___definition.html#ga769561ae9ae56710f5162bd0b3a9dae2',1,'stm32l073xx.h']]],
  ['usb_5fistr_5fctr_686',['USB_ISTR_CTR',['../group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575',1,'stm32l073xx.h']]],
  ['usb_5fistr_5fdir_687',['USB_ISTR_DIR',['../group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93',1,'stm32l073xx.h']]],
  ['usb_5fistr_5fep_5fid_688',['USB_ISTR_EP_ID',['../group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f',1,'stm32l073xx.h']]],
  ['usb_5fistr_5ferr_689',['USB_ISTR_ERR',['../group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a',1,'stm32l073xx.h']]],
  ['usb_5fistr_5fesof_690',['USB_ISTR_ESOF',['../group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88',1,'stm32l073xx.h']]],
  ['usb_5fistr_5fl1req_691',['USB_ISTR_L1REQ',['../group___peripheral___registers___bits___definition.html#ga1d55976b79b67bfec9a3872a038e3fb8',1,'stm32l073xx.h']]],
  ['usb_5fistr_5fpmaovr_692',['USB_ISTR_PMAOVR',['../group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0',1,'stm32l073xx.h']]],
  ['usb_5fistr_5freset_693',['USB_ISTR_RESET',['../group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b',1,'stm32l073xx.h']]],
  ['usb_5fistr_5fsof_694',['USB_ISTR_SOF',['../group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529',1,'stm32l073xx.h']]],
  ['usb_5fistr_5fsusp_695',['USB_ISTR_SUSP',['../group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1',1,'stm32l073xx.h']]],
  ['usb_5fistr_5fwkup_696',['USB_ISTR_WKUP',['../group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532',1,'stm32l073xx.h']]],
  ['usb_5flpmcsr_697',['USB_LPMCSR',['../group___peripheral___registers___bits___definition.html#ga4610894bb79650baf51b9d6928290966',1,'stm32l073xx.h']]],
  ['usb_5flpmcsr_5fbesl_698',['USB_LPMCSR_BESL',['../group___peripheral___registers___bits___definition.html#ga898ef87a3f72b4a8809754f0d5180022',1,'stm32l073xx.h']]],
  ['usb_5flpmcsr_5flmpen_699',['USB_LPMCSR_LMPEN',['../group___peripheral___registers___bits___definition.html#ga0189ae280500d7781445c619ea8cf80c',1,'stm32l073xx.h']]],
  ['usb_5flpmcsr_5flpmack_700',['USB_LPMCSR_LPMACK',['../group___peripheral___registers___bits___definition.html#ga58202ab6174c4440d47ec3fc9bbfcd32',1,'stm32l073xx.h']]],
  ['usb_5flpmcsr_5fremwake_701',['USB_LPMCSR_REMWAKE',['../group___peripheral___registers___bits___definition.html#gafbc1c8014130ce3b116f0955df4d7839',1,'stm32l073xx.h']]],
  ['usb_5fpmaaddr_702',['USB_PMAADDR',['../group___peripheral___registers___bits___definition.html#gaf992dfdd5707568c5cb5506e2347e808',1,'stm32l073xx.h']]],
  ['usb_5fpmaaddr_5fmsk_703',['USB_PMAADDR_Msk',['../group___peripheral___registers___bits___definition.html#gacc885bcbe933d79f0e31305f46fd504d',1,'stm32l073xx.h']]],
  ['usb_5fpmaaddr_5fpos_704',['USB_PMAADDR_Pos',['../group___peripheral___registers___bits___definition.html#ga585d11c200331336de28671243833198',1,'stm32l073xx.h']]],
  ['usb_5ftypedef_705',['USB_TypeDef',['../struct_u_s_b___type_def.html',1,'']]],
  ['use_5fhal_5fadc_5fregister_5fcallbacks_706',['USE_HAL_ADC_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#acc33abd5393affd16cc4a1397839dfe4',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5fcomp_5fregister_5fcallbacks_707',['USE_HAL_COMP_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a94f0f5f870b8e45eab42cfe77e4210ed',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5fdac_5fregister_5fcallbacks_708',['USE_HAL_DAC_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#af9580ae862dcc02cee7822030c48d6b8',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5fi2c_5fregister_5fcallbacks_709',['USE_HAL_I2C_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a99be773f7f62b6277d1c87658e085725',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5fi2s_5fregister_5fcallbacks_710',['USE_HAL_I2S_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a1bdc791c35b20c7188b3d74fd6c30ebf',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5firda_5fregister_5fcallbacks_711',['USE_HAL_IRDA_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a4a459bcaa046998e6939fc66b0831e96',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5flptim_5fregister_5fcallbacks_712',['USE_HAL_LPTIM_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a5b148dcae2bf8f576fc69a349794df4c',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5fpcd_5fregister_5fcallbacks_713',['USE_HAL_PCD_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#afd18c04aa4a4a54446df8083be875a00',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5frng_5fregister_5fcallbacks_714',['USE_HAL_RNG_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a9b01c64d19f0d4839b7da08bd61c7ff7',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5frtc_5fregister_5fcallbacks_715',['USE_HAL_RTC_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a54badbcdb096ce802d2eed981cbbc31a',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5fsmartcard_5fregister_5fcallbacks_716',['USE_HAL_SMARTCARD_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a43bb2335641440326db0f05526c1bff9',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5fsmbus_5fregister_5fcallbacks_717',['USE_HAL_SMBUS_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a74cae3ff25398b4a06a579a7164a8518',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5fspi_5fregister_5fcallbacks_718',['USE_HAL_SPI_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a8d8be2d7e4ed5bfc7b64f60ba604c749',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5ftim_5fregister_5fcallbacks_719',['USE_HAL_TIM_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a5ef4d67cd7630f6e2e67d17370fbffdb',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5ftsc_5fregister_5fcallbacks_720',['USE_HAL_TSC_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a350c00459720e655e87ca789795fee23',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5fuart_5fregister_5fcallbacks_721',['USE_HAL_UART_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a68c6c7c633e6cb378824020ef00a5701',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5fusart_5fregister_5fcallbacks_722',['USE_HAL_USART_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#ac79983d623c7f760c5077618a453561b',1,'stm32l0xx_hal_conf.h']]],
  ['use_5fhal_5fwwdg_5fregister_5fcallbacks_723',['USE_HAL_WWDG_REGISTER_CALLBACKS',['../stm32l0xx__hal__conf_8h.html#a6879802837c27d8761d8a8fdab626891',1,'stm32l0xx_hal_conf.h']]],
  ['use_5frtos_724',['USE_RTOS',['../stm32l0xx__hal__conf_8h.html#ad048ac737242c2c2cb9f4a72953d10ce',1,'stm32l0xx_hal_conf.h']]],
  ['user_725',['USER',['../struct_o_b___type_def.html#a6b3817d7716314788d54cdca4e6d5d98',1,'OB_TypeDef']]],
  ['userconfig_726',['USERConfig',['../group___s_t_m32_l0xx___h_a_l___driver.html#gac4ab84c90f7a878b0b39ec1f3dda8ded',1,'FLASH_OBProgramInitTypeDef']]],
  ['uwtick_727',['uwTick',['../group___h_a_l___exported___variables.html#ga9d411ea525781e633bf7ea7ef2f90728',1,'stm32l0xx_hal.h']]],
  ['uwtickfreq_728',['uwTickFreq',['../group___h_a_l___exported___variables.html#ga84a0c55c4d0bff06a085b4fcfd6531cd',1,'stm32l0xx_hal.h']]],
  ['uwtickprio_729',['uwTickPrio',['../group___h_a_l___exported___variables.html#ga3000c5e83924ed2debb1849c738d4be2',1,'stm32l0xx_hal.h']]]
];
