Source Block: hdl/library/util_dacfifo/util_dacfifo.v@137:151@HdlStmProcess

  assign dma_wren = dma_valid & dma_xfer_req;

  // sync lastaddr to dac clock domain

  always @(posedge dac_clk) begin
    dac_lastaddr_d <= dma_lastaddr;
    dac_lastaddr_2d <= dac_lastaddr_d;
    dac_xfer_out_m <= {dac_xfer_out_m[1:0], dma_xfer_out};
  end

  assign dac_xfer_out = dac_xfer_out_m[2];

  // generate dac read address


Diff Content:
- 143     dac_lastaddr_d <= dma_lastaddr;
- 144     dac_lastaddr_2d <= dac_lastaddr_d;
- 145     dac_xfer_out_m <= {dac_xfer_out_m[1:0], dma_xfer_out};
+ 145     if (dac_rst == 1'b1) begin
+ 145       dac_addr_diff <= 'b0;
+ 145       dac_waddr_m1 <= 'b0;
+ 145       dac_waddr_m2 <= 'b0;
+ 145       dac_waddr <= 'b0;
+ 145       dac_mem_ready <= 1'b0;
+ 145     end else begin
+ 145       dac_waddr_m1 <= dma_waddr_g;
+ 145       dac_waddr_m2 <= dac_waddr_m1;
+ 145       dac_waddr <= g2b(dac_waddr_m2);
+ 145       dac_addr_diff <= dac_addr_diff_s[ADDRESS_WIDTH-1:0];
+ 145       if (dac_addr_diff > 0) begin
+ 145         dac_mem_ready <= 1'b1;
+ 145       end else begin
+ 145         dac_mem_ready <= 1'b0;
+ 145       end
+ 145     end

Clone Blocks:
Clone Blocks 1:
hdl/library/util_dacfifo/util_dacfifo.v@143:153
    dac_lastaddr_d <= dma_lastaddr;
    dac_lastaddr_2d <= dac_lastaddr_d;
    dac_xfer_out_m <= {dac_xfer_out_m[1:0], dma_xfer_out};
  end

  assign dac_xfer_out = dac_xfer_out_m[2];

  // generate dac read address

  always @(posedge dac_clk) begin
    if(dac_valid == 1'b1) begin

