# ğŸš¦ Router 1x3 â€“ RTL + UVM Verification Project

This repository contains the **1x3 packet router RTL design** along with a complete **UVM-based verification environment**. The project demonstrates end-to-end flow: from RTL design and synthesis to functional verification with UVM testbench, assertions, and coverage.

------

## ğŸ§  Project Overview

- **Single Source â†’ Three Destinations**: Only one packet is sent at a time from the source, but if available, all three destinations can read their respective data **simultaneously**.
- **Packet Format**: Header, Payload, and Parity.
- **Design Goal**: Implement modular Verilog RTL and verify its correctness using SystemVerilog UVM.

ğŸ“Œ Both **QuestaSim** and **Synopsys VCS** are supported for simulation.

------

## ğŸ§± Block-Level RTL Design

The RTL is structured into **6 modules**:

### 1ï¸âƒ£ FSM Controller

- Central controller driving states based on inputs.
- Generates synchronization, register, and FIFO control signals.

### 2ï¸âƒ£ Synchronizer

- Decodes header to determine destination FIFO.
- Generates **write enable** for FIFOs.
- Controls **valid_out** signals to destinations.
- Performs **soft reset** if FIFO data isnâ€™t read in 30 cycles.

### 3ï¸âƒ£ Register Block

- Holds header, parity, and intermediate states.
- Computes internal parity for error checking.

### 4ï¸âƒ£ FIFO Buffers (x3)

- One FIFO per destination.
- Stores payload data and outputs on valid read.

### 5ï¸âƒ£ Router Top

- Integrates FSM, Synchronizer, Register, and FIFOs.

ğŸ“Œ **Diagram:**

![Router Top Block](docs/router_top.png)

![Router Top Block](docs/packet_routing_system.png)

![Router Top Block](docs/router_block.png)

------

## ğŸ“¦ Packet Structure

```
+-------------+-------------------+---------------+
| Header Byte | Payload (n Bytes) | Parity Byte   |
+-------------+-------------------+---------------+
```

- **Header Byte**:
  - Bits [7:2] â†’ Payload length (max 64 bytes)
  - Bits [1:0] â†’ Destination address
- **Payload**: Actual data bytes.
- **Parity**: Single-byte error detection.

------

## ğŸ§ª UVM Testbench Architecture

The UVM testbench verifies functional correctness of the router using **agents, environment, scoreboard, and sequences**.

ğŸ“Œ **Diagram:**

![TB Architecture](docs/tb_architecture.png)

### ğŸ”¹ Write Agent (`wr_agt_top/`)

- **Driver**: Drives input transactions (packet header, payload, parity).
- **Sequencer**: Controls transaction flow.
- **Monitor**: Observes packets sent into the DUT.
- **Config**: Provides configuration (is_active, virtual interface).

### ğŸ”¹ Read Agent (`rd_agt_top/`)

- **Driver**: Simulates destination reads from FIFOs.
- **Sequencer**: Handles read operations.
- **Monitor**: Captures output packets.
- **Config**: Destination-specific setup (is_active, virtual interface).

### ğŸ”¹ Environment (`tb/`)

- **`router_env.sv`**: Instantiates write + read agents.
- **`router_env_config.sv`**: Configures environment.
- **`router_sb.sv`**: Scoreboard compares expected vs. actual outputs.
- **`router_assertions.sv`**: Ensures protocol-level checks.

### ğŸ”¹ Sequences

- **Write Sequences** (`wr_sequence.sv`): Generate stimulus packets.
- **Read Sequences** (`rd_sequence.sv`): Read responses from DUT.
- **Virtual Sequence** (`v_sequence.sv`): Coordinates read & write agents.

### ğŸ”¹ Test Layer (`test/`)

- **`router_test_lib.sv`**: Collection of tests.
- Controls environment instantiation + sequence selection.

------

## ğŸ“ Folder Structure

```
Router-1x3/
â”œâ”€â”€ docs/              # Design & testbench diagrams
â”œâ”€â”€ lint/              # Linting scripts and reports
â”œâ”€â”€ rtl/               # RTL modules
â”œâ”€â”€ sim/               # Simulation makefile
â”œâ”€â”€ synth/             # Synthesis reports and netlist
â”œâ”€â”€ tb/                # UVM environment files
â”œâ”€â”€ rd_agt_top/        # Read agent
â”œâ”€â”€ wr_agt_top/        # Write agent
â”œâ”€â”€ test/              # UVM test library
â””â”€â”€ README.md          # Project documentation
```

------

## â–¶ï¸ Simulation & Running Tests

### ğŸ”¹ Prerequisites

- **QuestaSim 2021.2+** or **Synopsys VCS-MX**
- **SystemVerilog + UVM (IEEE 1800.2-2020)**

### ğŸ”¹ Run Commands

Run from the `sim/` directory:

```bash
# Run individual tests
make sim1   # Example test 1
make sim2   # Example test 2

# Run full regression
make regress
```

- `sim1`, `sim2`, â€¦ correspond to different testcases in `router_test_lib.sv`.
- `make regress` executes all tests.

### ğŸ”¹ Outputs

- Simulation logs (`*.log`)
- Waveform dumps (`.vcd` / `.fsdb`)
- Coverage reports

------

## ğŸ“Œ Tools Used

- **QuestaSim** â€“ Functional simulation
- **Synopsys VCS** â€“ Regression runs
- **SpyGlass Lint** â€“ RTL linting
- **Synopsys Design Compiler** â€“ Synthesis

------

## ğŸ” Learning Outcomes

Through this project, youâ€™ll learn:

- RTL modular design and FSM-based control.
- UVM agent, monitor, driver, sequencer, and env creation.
- Writing sequences and virtual sequences.
- Scoreboard-based checking and assertions.
- Simulation workflow with Makefile automation.

------

## ğŸ™‹â€â™‚ï¸ Author

**Hithaishi S R**  
 ğŸ”— [LinkedIn](https://linkedin.com/in/hithaishisr)