<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p542" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_542{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_542{left:636px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_542{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_542{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_542{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t6_542{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t7_542{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t8_542{left:96px;bottom:974px;letter-spacing:0.1px;word-spacing:-1.03px;}
#t9_542{left:96px;bottom:953px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_542{left:96px;bottom:931px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tb_542{left:96px;bottom:910px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tc_542{left:96px;bottom:889px;letter-spacing:0.13px;word-spacing:-0.39px;}
#td_542{left:96px;bottom:852px;letter-spacing:-0.08px;}
#te_542{left:150px;bottom:851px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tf_542{left:96px;bottom:830px;letter-spacing:0.1px;word-spacing:-0.46px;}
#tg_542{left:96px;bottom:809px;letter-spacing:0.12px;word-spacing:-1.05px;}
#th_542{left:96px;bottom:787px;letter-spacing:0.11px;word-spacing:-0.4px;}
#ti_542{left:96px;bottom:752px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tj_542{left:96px;bottom:731px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_542{left:96px;bottom:696px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tl_542{left:96px;bottom:674px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tm_542{left:96px;bottom:653px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tn_542{left:96px;bottom:616px;letter-spacing:-0.09px;}
#to_542{left:189px;bottom:616px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tp_542{left:96px;bottom:594px;letter-spacing:0.06px;word-spacing:-0.39px;}
#tq_542{left:96px;bottom:554px;letter-spacing:0.11px;}
#tr_542{left:147px;bottom:554px;letter-spacing:0.09px;word-spacing:0.06px;}
#ts_542{left:96px;bottom:519px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tt_542{left:96px;bottom:498px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tu_542{left:96px;bottom:477px;letter-spacing:0.09px;word-spacing:-0.73px;}
#tv_542{left:96px;bottom:455px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_542{left:96px;bottom:434px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tx_542{left:96px;bottom:399px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ty_542{left:96px;bottom:368px;}
#tz_542{left:124px;bottom:368px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t10_542{left:96px;bottom:341px;}
#t11_542{left:124px;bottom:341px;letter-spacing:0.05px;word-spacing:-0.37px;}
#t12_542{left:96px;bottom:313px;}
#t13_542{left:124px;bottom:313px;letter-spacing:-0.02px;word-spacing:-0.31px;}
#t14_542{left:96px;bottom:278px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t15_542{left:96px;bottom:257px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t16_542{left:96px;bottom:235px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t17_542{left:96px;bottom:200px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t18_542{left:96px;bottom:179px;letter-spacing:0.1px;word-spacing:-0.46px;}
#t19_542{left:96px;bottom:157px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_542{left:96px;bottom:127px;}
#t1b_542{left:124px;bottom:127px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1c_542{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_542{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_542{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_542{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_542{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_542{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_542{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_542{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts542" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg542Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg542" style="-webkit-user-select: none;"><object width="935" height="1210" data="542/542.svg" type="image/svg+xml" id="pdf542" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_542" class="t s1_542">87 </span><span id="t2_542" class="t s2_542">Segmented Virtual Memory </span>
<span id="t3_542" class="t s1_542">AMD64 Technology </span><span id="t4_542" class="t s1_542">24593—Rev. 3.41—June 2023 </span>
<span id="t5_542" class="t s3_542">The AMD64 architecture expands the base-address field of the LDTR to 64 bits so that system </span>
<span id="t6_542" class="t s3_542">software running in long mode can locate an LDT anywhere in the 64-bit virtual-address space. The </span>
<span id="t7_542" class="t s3_542">processor ignores the high-order 32 base-address bits when running in legacy mode. Because the </span>
<span id="t8_542" class="t s3_542">LDTR is loaded from the GDT, the system-segment descriptor format (LDTs are system segments) has </span>
<span id="t9_542" class="t s3_542">been expanded by the AMD64 architecture in support of 64-bit mode. See “Long Mode Descriptor </span>
<span id="ta_542" class="t s3_542">Summary” on page 103 for more information on this expanded format. The high-order base-address </span>
<span id="tb_542" class="t s3_542">bits are only loaded from 64-bit mode using the LLDT instruction (see “LLDT and LTR Instructions” </span>
<span id="tc_542" class="t s3_542">on page 180 for more information on this instruction). </span>
<span id="td_542" class="t s4_542">Limit. </span><span id="te_542" class="t s3_542">This field defines the limit, or size, of the LDT in bytes. The LDT limit as stored in the LDTR </span>
<span id="tf_542" class="t s3_542">is 32 bits. When the LDT limit is loaded from the GDT descriptor entry, the 20-bit limit field in the </span>
<span id="tg_542" class="t s3_542">descriptor is expanded to 32 bits and scaled based on the value of the descriptor granularity (G) bit. For </span>
<span id="th_542" class="t s3_542">details on the limit biasing and granularity, see “Granularity (G) Bit” on page 90. </span>
<span id="ti_542" class="t s3_542">If an attempt is made to access a descriptor beyond the LDT limit, a general-protection exception </span>
<span id="tj_542" class="t s3_542">(#GP) occurs. </span>
<span id="tk_542" class="t s3_542">The offsets into the descriptor tables are not extended by the AMD64 architecture in support of long </span>
<span id="tl_542" class="t s3_542">mode. Therefore, the LDTR limit-field size is unchanged from the legacy size. The processor does </span>
<span id="tm_542" class="t s3_542">check the LDT limit in long mode during LDT accesses. </span>
<span id="tn_542" class="t s4_542">Attributes. </span><span id="to_542" class="t s3_542">This field holds the descriptor attributes, such as privilege rights, segment presence and </span>
<span id="tp_542" class="t s3_542">segment granularity. </span>
<span id="tq_542" class="t s5_542">4.6.5 </span><span id="tr_542" class="t s5_542">Interrupt Descriptor Table </span>
<span id="ts_542" class="t s3_542">The final type of descriptor table is the interrupt descriptor table (IDT). Multiple IDTs can be </span>
<span id="tt_542" class="t s3_542">maintained by system software. System software selects a specific IDT by loading the interrupt </span>
<span id="tu_542" class="t s3_542">descriptor table register (IDTR) with a pointer to the IDT. As with the GDT and LDT, system software </span>
<span id="tv_542" class="t s3_542">can store the IDT anywhere in memory and should protect the segment containing the IDT from non- </span>
<span id="tw_542" class="t s3_542">privileged software. </span>
<span id="tx_542" class="t s3_542">The IDT can contain only the following types of gate descriptors: </span>
<span id="ty_542" class="t s6_542">• </span><span id="tz_542" class="t s3_542">Interrupt gates </span>
<span id="t10_542" class="t s6_542">• </span><span id="t11_542" class="t s3_542">Trap gates </span>
<span id="t12_542" class="t s6_542">• </span><span id="t13_542" class="t s3_542">Task gates. </span>
<span id="t14_542" class="t s3_542">The use of gate descriptors by the interrupt mechanism is described in Chapter 8, “Exceptions and </span>
<span id="t15_542" class="t s3_542">Interrupts.” A general-protection exception (#GP) occurs if the IDT descriptor referenced by an </span>
<span id="t16_542" class="t s3_542">interrupt or exception is not one of the types listed above. </span>
<span id="t17_542" class="t s3_542">IDT entries are selected using the interrupt vector number rather than a selector value. The interrupt </span>
<span id="t18_542" class="t s3_542">vector number is scaled by the interrupt-descriptor entry size to form an offset into the IDT. The </span>
<span id="t19_542" class="t s3_542">interrupt-descriptor entry size depends on the processor operating mode as follows: </span>
<span id="t1a_542" class="t s6_542">• </span><span id="t1b_542" class="t s3_542">In long mode, interrupt descriptor-table entries are 16 bytes. </span>
<span id="t1c_542" class="t s7_542">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
