# pipelined-processor
A 5 stage piplined processor that takes MIPS assembly, compiles it, then executes the instructions, measuring simulated clock cycles. Posted on github purely as a demo. If you are a future CPE 315 student and attempting to copy this, good luck as it is deliberately not working 
