<profile>

<section name = "Vitis HLS Report for 'lstm_function_Pipeline_VITIS_LOOP_59_1'" level="0">
<item name = "Date">Fri Mar 28 16:05:01 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">new_hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg676-2L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.414 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12, 12, 0.120 us, 0.120 us, 11, 11, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_59_1">10, 10, 2, 1, 1, 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 16, 3, -</column>
<column name="Multiplexer">-, -, 0, 36, -</column>
<column name="Register">-, -, 11, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="lstm_weights_0_txt_0_U">lstm_function_Pipeline_VITIS_LOOP_59_1_lstm_weights_0_txt_0_ROM_AUTO_1R, 0, 16, 3, 0, 10, 16, 1, 160</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln59_fu_75_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln59_fu_69_p2">icmp, 0, 0, 13, 4, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_3">9, 2, 4, 8</column>
<column name="j_fu_30">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="j_fu_30">4, 0, 4, 0</column>
<column name="zext_ln59_reg_101">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, lstm_function_Pipeline_VITIS_LOOP_59_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lstm_function_Pipeline_VITIS_LOOP_59_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lstm_function_Pipeline_VITIS_LOOP_59_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lstm_function_Pipeline_VITIS_LOOP_59_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lstm_function_Pipeline_VITIS_LOOP_59_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lstm_function_Pipeline_VITIS_LOOP_59_1, return value</column>
<column name="matrix_row_address0">out, 8, ap_memory, matrix_row, array</column>
<column name="matrix_row_ce0">out, 1, ap_memory, matrix_row, array</column>
<column name="matrix_row_we0">out, 1, ap_memory, matrix_row, array</column>
<column name="matrix_row_d0">out, 16, ap_memory, matrix_row, array</column>
</table>
</item>
</section>
</profile>
