<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'clock_counter_V' is power-on initialization." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:07:04.570+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'counter_V' is power-on initialization." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:07:04.445+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'last_clock' is power-on initialization." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:07:04.433+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Port 'leds' has no reset." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:07:04.323+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found reading to uninitialized signal/variable 'clk_second'('tmp', Advios.cpp:13), the signal/variable should be written or reset firstly, or it may introduce RTL simulation mismatch." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:07:04.316+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Signal 'clk_second' has no reset." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:07:04.312+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (Advios.cpp:29:18) in function 'Advios::LedControl' is an infinite loop." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:07:04.308+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (Advios.cpp:11:20) in function 'Advios::modulate_clock' is an infinite loop." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:07:04.169+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2110.383 ; gain = 0.000 ; free physical = 996 ; free virtual = 2722&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2018.2&#xA;Project:             advios_ip&#xA;Solution:            solution1&#xA;Device target:       xc7z010clg400-1&#xA;Report date:         Sun Oct 07 14:37:54 CEST 2018&#xA;&#xA;&#xA;#=== Post-Implementation Resource usage ===&#xA;SLICE:           24&#xA;LUT:             22&#xA;FF:              41&#xA;DSP:              0&#xA;BRAM:             0&#xA;SRL:              0&#xA;#=== Final timing ===&#xA;CP required:    10.000&#xA;CP achieved post-synthesis:    5.142&#xA;CP achieved post-implementation:    NA&#xA;No Sequential Path" projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:37:54.994+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:37:53.199+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ctrl[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ctrl[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 7c36bfa9&#xA;&#xA;&#xA;Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2047.652 ; gain = 0.000 ; free physical = 120 ; free virtual = 1906&#xA;Post Restoration Checksum: NetGraph: 46dc9a39 NumContArr: 355a2570 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 7c36bfa9&#xA;&#xA;&#xA;Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2047.652 ; gain = 0.000 ; free physical = 120 ; free virtual = 1906&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 7c36bfa9&#xA;&#xA;&#xA;Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2055.812 ; gain = 8.160 ; free physical = 126 ; free virtual = 1892&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 7c36bfa9&#xA;&#xA;&#xA;Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2055.812 ; gain = 8.160 ; free physical = 126 ; free virtual = 1892&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 23182ebec&#xA;&#xA;&#xA;Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2058.812 ; gain = 11.160 ; free physical = 124 ; free virtual = 1890" projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:37:48.201+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ctrl[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ctrl[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:37:43.300+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ctrl[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ctrl[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:37:43.295+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ctrl[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ctrl[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:37:43.289+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;switches[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;switches[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:37:43.284+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;switches[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;switches[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:37:43.275+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;switches[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;switches[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:37:43.269+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;switches[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;switches[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:37:43.264+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;reset&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;reset&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:37:43.252+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:37:43.210+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:36:32.414+0200" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:35:45.166+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_Advios_modulate_clock_fu_90/ap_CS_fsm_reg[0]) is unused and will be removed from module Advios.&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1620.078 ; gain = 437.098 ; free physical = 182 ; free virtual = 2972&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1620.078 ; gain = 437.098 ; free physical = 125 ; free virtual = 2842&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1628.086 ; gain = 445.105 ; free physical = 138 ; free virtual = 2840&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1628.086 ; gain = 445.105 ; free physical = 138 ; free virtual = 2840&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1628.086 ; gain = 445.105 ; free physical = 138 ; free virtual = 2840&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1628.086 ; gain = 445.105 ; free physical = 138 ; free virtual = 2840&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1628.086 ; gain = 445.105 ; free physical = 138 ; free virtual = 2840&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1628.086 ; gain = 445.105 ; free physical = 138 ; free virtual = 2840&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1628.086 ; gain = 445.105 ; free physical = 138 ; free virtual = 2840&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1628.086 ; gain = 445.105 ; free physical = 138 ; free virtual = 2840&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+-+--------------+----------+&#xA;| |BlackBox name |Instances |&#xA;+-+--------------+----------+&#xA;+-+--------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-------+------+&#xA;|      |Cell   |Count |&#xA;+------+-------+------+&#xA;|1     |CARRY4 |    14|&#xA;|2     |LUT1   |     4|&#xA;|3     |LUT2   |     2|&#xA;|4     |LUT3   |     4|&#xA;|5     |LUT4   |     6|&#xA;|6     |LUT5   |     7|&#xA;|7     |LUT6   |     3|&#xA;|8     |FDRE   |    39|&#xA;|9     |FDSE   |     2|&#xA;+------+-------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+----------------------------------+----------------------+------+&#xA;|      |Instance                          |Module                |Cells |&#xA;+------+----------------------------------+----------------------+------+&#xA;|1     |top                               |                      |    81|&#xA;|2     |  grp_Advios_LedControl_fu_70     |Advios_LedControl     |    21|&#xA;|3     |  grp_Advios_modulate_clock_fu_90 |Advios_modulate_clock |    54|&#xA;+------+----------------------------------+----------------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1628.086 ; gain = 445.105 ; free physical = 138 ; free virtual = 2840&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1628.086 ; gain = 134.496 ; free physical = 196 ; free virtual = 2898&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1628.094 ; gain = 445.105 ; free physical = 196 ; free virtual = 2898" projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:35:45.152+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_Advios_LedControl_fu_70/ap_CS_fsm_reg[0]) is unused and will be removed from module Advios." projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:35:36.584+0200" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="advios_ip" solutionName="solution1" date="2018-10-07T14:35:36.567+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
