ARM GAS  /tmp/ccFqN9dX.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"mt25tl01g.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.comm	qspi_object,4,4
  17              		.global	qspi_attr
  18              		.section	.data.qspi_attr,"aw"
  19              		.align	2
  22              	qspi_attr:
  23 0000 00500052 		.word	1375752192
  24 0004 03000000 		.word	3
  25 0008 01000000 		.word	1
  26 000c 00000000 		.word	0
  27 0010 01000000 		.word	1
  28 0014 00000000 		.word	0
  29 0018 00000000 		.word	0
  30 001c 40000000 		.word	64
  31 0020 03000000 		.word	3
  32              		.section	.text.mt25tl01g_Init,"ax",%progbits
  33              		.align	1
  34              		.global	mt25tl01g_Init
  35              		.arch armv7e-m
  36              		.syntax unified
  37              		.thumb
  38              		.thumb_func
  39              		.fpu fpv5-d16
  41              	mt25tl01g_Init:
  42              	.LFB338:
  43              		.file 1 "./BSP/Components/Src/mt25tl01g.c"
   1:./BSP/Components/Src/mt25tl01g.c **** #include "../../system.h"
   2:./BSP/Components/Src/mt25tl01g.c **** 
   3:./BSP/Components/Src/mt25tl01g.c **** QSPI_objectTypeDef *qspi_object;
   4:./BSP/Components/Src/mt25tl01g.c **** 
   5:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_DummyCyclesCfg(QSPI_objectTypeDef *object);
   6:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_EnableMemoryMappedMode(QSPI_objectTypeDef *object);
   7:./BSP/Components/Src/mt25tl01g.c **** 
   8:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_Enter4BytesAddressMode(QSPI_objectTypeDef *object, uint8_t Mode);
   9:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_ResetEnable(QSPI_objectTypeDef *object,uint8_t mode);
  10:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_ResetMemory(QSPI_objectTypeDef *object,uint8_t mode);
  11:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_AutoPollingMemReady(QSPI_objectTypeDef *object);
  12:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_WriteEnable(QSPI_objectTypeDef *object,uint8_t mode);
  13:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_EnterQPIMode(QSPI_objectTypeDef *object);
  14:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_ExitQPIMode(QSPI_objectTypeDef *object);
  15:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_EnableMemoryMappedModeSTR(QSPI_objectTypeDef *object,uint8_t mode);
  16:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_EnableMemoryMappedModeDTR(QSPI_objectTypeDef *object,uint8_t mode);
  17:./BSP/Components/Src/mt25tl01g.c **** 
ARM GAS  /tmp/ccFqN9dX.s 			page 2


  18:./BSP/Components/Src/mt25tl01g.c **** QSPI_objectAttr qspi_attr={
  19:./BSP/Components/Src/mt25tl01g.c ****     .Instance               = QUADSPI,
  20:./BSP/Components/Src/mt25tl01g.c ****     //STR:1，DTR：3
  21:./BSP/Components/Src/mt25tl01g.c ****     .ClockPrescaler         = 3,
  22:./BSP/Components/Src/mt25tl01g.c ****     .FifoThreshold          = 1,
  23:./BSP/Components/Src/mt25tl01g.c ****     //若為STR使用:QSPI_SAMPLE_SHIFTING_HALFCYCLE
  24:./BSP/Components/Src/mt25tl01g.c ****     .SampleShifting         = QSPI_SAMPLE_SHIFTING_NONE,
  25:./BSP/Components/Src/mt25tl01g.c ****     .FlashSize              = 1,
  26:./BSP/Components/Src/mt25tl01g.c ****     .ChipSelectHighTime     = QSPI_CS_HIGH_TIME_1_CYCLE, /* Min 50ns for nonRead */
  27:./BSP/Components/Src/mt25tl01g.c ****     .ClockMode              = QSPI_CLOCK_MODE_0,
  28:./BSP/Components/Src/mt25tl01g.c ****     .DualFlash              = QSPI_DUALFLASH_ENABLE,
  29:./BSP/Components/Src/mt25tl01g.c ****     .transferRate           = QSPI_DTR_TRANSFER
  30:./BSP/Components/Src/mt25tl01g.c **** };
  31:./BSP/Components/Src/mt25tl01g.c **** 
  32:./BSP/Components/Src/mt25tl01g.c **** void mt25tl01g_Init(void)
  33:./BSP/Components/Src/mt25tl01g.c **** {
  44              		.loc 1 33 1
  45              		.cfi_startproc
  46              		@ args = 0, pretend = 0, frame = 16
  47              		@ frame_needed = 1, uses_anonymous_args = 0
  48 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  49              	.LCFI0:
  50              		.cfi_def_cfa_offset 20
  51              		.cfi_offset 4, -20
  52              		.cfi_offset 5, -16
  53              		.cfi_offset 6, -12
  54              		.cfi_offset 7, -8
  55              		.cfi_offset 14, -4
  56 0002 8BB0     		sub	sp, sp, #44
  57              	.LCFI1:
  58              		.cfi_def_cfa_offset 64
  59 0004 06AF     		add	r7, sp, #24
  60              	.LCFI2:
  61              		.cfi_def_cfa 7, 40
  62 0006 4FF00063 		mov	r3, #134217728
  63 000a 7B60     		str	r3, [r7, #4]
  64              	.LBB6:
  65              	.LBB7:
  66              		.file 2 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  /tmp/ccFqN9dX.s 			page 3


  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccFqN9dX.s 			page 4


  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccFqN9dX.s 			page 5


 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccFqN9dX.s 			page 6


 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
ARM GAS  /tmp/ccFqN9dX.s 			page 7


 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFqN9dX.s 			page 8


 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccFqN9dX.s 			page 9


 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/ccFqN9dX.s 			page 10


 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccFqN9dX.s 			page 11


 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFqN9dX.s 			page 12


 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFqN9dX.s 			page 13


 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFqN9dX.s 			page 14


 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
ARM GAS  /tmp/ccFqN9dX.s 			page 15


 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFqN9dX.s 			page 16


 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
ARM GAS  /tmp/ccFqN9dX.s 			page 17


 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccFqN9dX.s 			page 18


 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
ARM GAS  /tmp/ccFqN9dX.s 			page 19


 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccFqN9dX.s 			page 20


 988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
ARM GAS  /tmp/ccFqN9dX.s 			page 21


1045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
  67              		.loc 2 1055 4
  68 000c 7B68     		ldr	r3, [r7, #4]
  69              		.syntax unified
  70              	@ 1055 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
  71 000e 93FAA3F3 		rbit r3, r3
  72              	@ 0 "" 2
  73              		.thumb
  74              		.syntax unified
  75 0012 3B60     		str	r3, [r7]
1056:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
  76              		.loc 2 1068 10
  77 0014 3B68     		ldr	r3, [r7]
  78 0016 BB60     		str	r3, [r7, #8]
  79              	.LBE7:
  80              	.LBE6:
  81              	.LBB8:
  82              	.LBB9:
1069:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
ARM GAS  /tmp/ccFqN9dX.s 			page 22


1086:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
  83              		.loc 2 1089 6
  84 0018 BB68     		ldr	r3, [r7, #8]
  85 001a 002B     		cmp	r3, #0
  86 001c 01D1     		bne	.L3
1090:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
  87              		.loc 2 1091 12
  88 001e 2023     		movs	r3, #32
  89 0020 03E0     		b	.L4
  90              	.L3:
1092:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
  91              		.loc 2 1093 10
  92 0022 BB68     		ldr	r3, [r7, #8]
  93 0024 B3FA83F3 		clz	r3, r3
  94 0028 DBB2     		uxtb	r3, r3
  95              	.L4:
  96              	.LBE9:
  97              	.LBE8:
  34:./BSP/Components/Src/mt25tl01g.c ****     const uint32_t size=(uint32_t)POSITION_VAL((uint32_t)MT25TL01G_FLASH_SIZE) - 1U;
  98              		.loc 1 34 20
  99 002a 013B     		subs	r3, r3, #1
 100 002c FB60     		str	r3, [r7, #12]
  35:./BSP/Components/Src/mt25tl01g.c ****     qspi_attr.FlashSize=size;
 101              		.loc 1 35 24
 102 002e 294A     		ldr	r2, .L5
 103 0030 FB68     		ldr	r3, [r7, #12]
 104 0032 1361     		str	r3, [r2, #16]
  36:./BSP/Components/Src/mt25tl01g.c **** 
  37:./BSP/Components/Src/mt25tl01g.c ****     qspi_object=QSPI_object_Init(qspi_attr);
 105              		.loc 1 37 17
 106 0034 274E     		ldr	r6, .L5
 107 0036 6D46     		mov	r5, sp
 108 0038 06F11004 		add	r4, r6, #16
 109 003c 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 110 003e 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 111 0040 2368     		ldr	r3, [r4]
 112 0042 2B60     		str	r3, [r5]
 113 0044 96E80F00 		ldm	r6, {r0, r1, r2, r3}
 114 0048 FFF7FEFF 		bl	QSPI_object_Init
 115 004c 0346     		mov	r3, r0
 116              		.loc 1 37 16
 117 004e 224A     		ldr	r2, .L5+4
 118 0050 1360     		str	r3, [r2]
  38:./BSP/Components/Src/mt25tl01g.c **** 
  39:./BSP/Components/Src/mt25tl01g.c ****     //reset memory
  40:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_ResetEnable(qspi_object,0);
 119              		.loc 1 40 5
 120 0052 214B     		ldr	r3, .L5+4
 121 0054 1B68     		ldr	r3, [r3]
 122 0056 0021     		movs	r1, #0
 123 0058 1846     		mov	r0, r3
 124 005a FFF7FEFF 		bl	MT25TL01G_ResetEnable
ARM GAS  /tmp/ccFqN9dX.s 			page 23


  41:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_ResetMemory(qspi_object,0);
 125              		.loc 1 41 5
 126 005e 1E4B     		ldr	r3, .L5+4
 127 0060 1B68     		ldr	r3, [r3]
 128 0062 0021     		movs	r1, #0
 129 0064 1846     		mov	r0, r3
 130 0066 FFF7FEFF 		bl	MT25TL01G_ResetMemory
  42:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_AutoPollingMemReady(qspi_object);
 131              		.loc 1 42 5
 132 006a 1B4B     		ldr	r3, .L5+4
 133 006c 1B68     		ldr	r3, [r3]
 134 006e 1846     		mov	r0, r3
 135 0070 FFF7FEFF 		bl	MT25TL01G_AutoPollingMemReady
  43:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_ResetEnable(qspi_object,1);
 136              		.loc 1 43 5
 137 0074 184B     		ldr	r3, .L5+4
 138 0076 1B68     		ldr	r3, [r3]
 139 0078 0121     		movs	r1, #1
 140 007a 1846     		mov	r0, r3
 141 007c FFF7FEFF 		bl	MT25TL01G_ResetEnable
  44:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_ResetMemory(qspi_object,1);
 142              		.loc 1 44 5
 143 0080 154B     		ldr	r3, .L5+4
 144 0082 1B68     		ldr	r3, [r3]
 145 0084 0121     		movs	r1, #1
 146 0086 1846     		mov	r0, r3
 147 0088 FFF7FEFF 		bl	MT25TL01G_ResetMemory
  45:./BSP/Components/Src/mt25tl01g.c **** 
  46:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_AutoPollingMemReady(qspi_object);
 148              		.loc 1 46 5
 149 008c 124B     		ldr	r3, .L5+4
 150 008e 1B68     		ldr	r3, [r3]
 151 0090 1846     		mov	r0, r3
 152 0092 FFF7FEFF 		bl	MT25TL01G_AutoPollingMemReady
  47:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_Enter4BytesAddressMode(qspi_object,1);
 153              		.loc 1 47 5
 154 0096 104B     		ldr	r3, .L5+4
 155 0098 1B68     		ldr	r3, [r3]
 156 009a 0121     		movs	r1, #1
 157 009c 1846     		mov	r0, r3
 158 009e FFF7FEFF 		bl	MT25TL01G_Enter4BytesAddressMode
  48:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_DummyCyclesCfg(qspi_object);
 159              		.loc 1 48 5
 160 00a2 0D4B     		ldr	r3, .L5+4
 161 00a4 1B68     		ldr	r3, [r3]
 162 00a6 1846     		mov	r0, r3
 163 00a8 FFF7FEFF 		bl	MT25TL01G_DummyCyclesCfg
  49:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_ExitQPIMode(qspi_object);
 164              		.loc 1 49 5
 165 00ac 0A4B     		ldr	r3, .L5+4
 166 00ae 1B68     		ldr	r3, [r3]
 167 00b0 1846     		mov	r0, r3
 168 00b2 FFF7FEFF 		bl	MT25TL01G_ExitQPIMode
  50:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_EnterQPIMode(qspi_object);
 169              		.loc 1 50 5
 170 00b6 084B     		ldr	r3, .L5+4
 171 00b8 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccFqN9dX.s 			page 24


 172 00ba 1846     		mov	r0, r3
 173 00bc FFF7FEFF 		bl	MT25TL01G_EnterQPIMode
  51:./BSP/Components/Src/mt25tl01g.c **** 
  52:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_EnableMemoryMappedMode(qspi_object);
 174              		.loc 1 52 5
 175 00c0 054B     		ldr	r3, .L5+4
 176 00c2 1B68     		ldr	r3, [r3]
 177 00c4 1846     		mov	r0, r3
 178 00c6 FFF7FEFF 		bl	MT25TL01G_EnableMemoryMappedMode
  53:./BSP/Components/Src/mt25tl01g.c **** }
 179              		.loc 1 53 1
 180 00ca 00BF     		nop
 181 00cc 1437     		adds	r7, r7, #20
 182              	.LCFI3:
 183              		.cfi_def_cfa_offset 20
 184 00ce BD46     		mov	sp, r7
 185              	.LCFI4:
 186              		.cfi_def_cfa_register 13
 187              		@ sp needed
 188 00d0 F0BD     		pop	{r4, r5, r6, r7, pc}
 189              	.L6:
 190 00d2 00BF     		.align	2
 191              	.L5:
 192 00d4 00000000 		.word	qspi_attr
 193 00d8 00000000 		.word	qspi_object
 194              		.cfi_endproc
 195              	.LFE338:
 197              		.section	.text.MT25TL01G_WriteBuffer,"ax",%progbits
 198              		.align	1
 199              		.global	MT25TL01G_WriteBuffer
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu fpv5-d16
 205              	MT25TL01G_WriteBuffer:
 206              	.LFB339:
  54:./BSP/Components/Src/mt25tl01g.c **** 
  55:./BSP/Components/Src/mt25tl01g.c **** /*
  56:./BSP/Components/Src/mt25tl01g.c **** *********************************************************************************************
  57:./BSP/Components/Src/mt25tl01g.c **** *                       operation functions
  58:./BSP/Components/Src/mt25tl01g.c **** *********************************************************************************************
  59:./BSP/Components/Src/mt25tl01g.c **** */
  60:./BSP/Components/Src/mt25tl01g.c **** 
  61:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_WriteBuffer(uint8_t *buf, uint32_t writeAddr, uint16_t writeSize)
  62:./BSP/Components/Src/mt25tl01g.c **** {
 207              		.loc 1 62 1
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 72
 210              		@ frame_needed = 1, uses_anonymous_args = 0
 211 0000 80B5     		push	{r7, lr}
 212              	.LCFI5:
 213              		.cfi_def_cfa_offset 8
 214              		.cfi_offset 7, -8
 215              		.cfi_offset 14, -4
 216 0002 92B0     		sub	sp, sp, #72
 217              	.LCFI6:
 218              		.cfi_def_cfa_offset 80
ARM GAS  /tmp/ccFqN9dX.s 			page 25


 219 0004 00AF     		add	r7, sp, #0
 220              	.LCFI7:
 221              		.cfi_def_cfa_register 7
 222 0006 F860     		str	r0, [r7, #12]
 223 0008 B960     		str	r1, [r7, #8]
 224 000a 1346     		mov	r3, r2
 225 000c FB80     		strh	r3, [r7, #6]	@ movhi
  63:./BSP/Components/Src/mt25tl01g.c **** 	QSPI_CommandTypeDef Command={0};
 226              		.loc 1 63 22
 227 000e 07F11003 		add	r3, r7, #16
 228 0012 3822     		movs	r2, #56
 229 0014 0021     		movs	r1, #0
 230 0016 1846     		mov	r0, r3
 231 0018 FFF7FEFF 		bl	memset
  64:./BSP/Components/Src/mt25tl01g.c **** 	
  65:./BSP/Components/Src/mt25tl01g.c **** 	qspi_object->txCplt = 0;
 232              		.loc 1 65 13
 233 001c 304B     		ldr	r3, .L10
 234 001e 1B68     		ldr	r3, [r3]
 235              		.loc 1 65 22
 236 0020 0022     		movs	r2, #0
 237 0022 83F87020 		strb	r2, [r3, #112]
  66:./BSP/Components/Src/mt25tl01g.c **** 
  67:./BSP/Components/Src/mt25tl01g.c **** 	MT25TL01G_WriteEnable(qspi_object,1);
 238              		.loc 1 67 2
 239 0026 2E4B     		ldr	r3, .L10
 240 0028 1B68     		ldr	r3, [r3]
 241 002a 0121     		movs	r1, #1
 242 002c 1846     		mov	r0, r3
 243 002e FFF7FEFF 		bl	MT25TL01G_WriteEnable
  68:./BSP/Components/Src/mt25tl01g.c **** 	
  69:./BSP/Components/Src/mt25tl01g.c **** 	/* 基本配置 */
  70:./BSP/Components/Src/mt25tl01g.c **** 	Command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;    /* 1线方式发送指令 */
 244              		.loc 1 70 28
 245 0032 4FF48073 		mov	r3, #256
 246 0036 BB62     		str	r3, [r7, #40]
  71:./BSP/Components/Src/mt25tl01g.c **** 	Command.AddressSize       = QSPI_ADDRESS_32_BITS;       /* 32位地址 */
 247              		.loc 1 71 28
 248 0038 4FF44053 		mov	r3, #12288
 249 003c FB61     		str	r3, [r7, #28]
  72:./BSP/Components/Src/mt25tl01g.c **** 	Command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;  /* 无交替字节 */
 250              		.loc 1 72 28
 251 003e 0023     		movs	r3, #0
 252 0040 3B63     		str	r3, [r7, #48]
  73:./BSP/Components/Src/mt25tl01g.c **** 	Command.DdrMode           = QSPI_DDR_MODE_DISABLE;      /* W25Q256JV不支持DDR */
 253              		.loc 1 73 28
 254 0042 0023     		movs	r3, #0
 255 0044 FB63     		str	r3, [r7, #60]
  74:./BSP/Components/Src/mt25tl01g.c **** 	Command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;  /* DDR模式，数据输出延迟 */
 256              		.loc 1 74 28
 257 0046 0023     		movs	r3, #0
 258 0048 3B64     		str	r3, [r7, #64]
  75:./BSP/Components/Src/mt25tl01g.c **** 	Command.SIOOMode          = QSPI_SIOO_INST_ONLY_FIRST_CMD;	 /* 仅发送一次命令 */	
 259              		.loc 1 75 28
 260 004a 4FF08053 		mov	r3, #268435456
 261 004e 7B64     		str	r3, [r7, #68]
  76:./BSP/Components/Src/mt25tl01g.c **** 	
ARM GAS  /tmp/ccFqN9dX.s 			page 26


  77:./BSP/Components/Src/mt25tl01g.c **** 	/* 写序列配置 */
  78:./BSP/Components/Src/mt25tl01g.c **** 	Command.Instruction = MT25TL01G_QUAD_IN_FAST_PROG_4_BYTE_ADDR_CMD; /* 32bit地址的4线快速写
 262              		.loc 1 78 22
 263 0050 3423     		movs	r3, #52
 264 0052 3B61     		str	r3, [r7, #16]
  79:./BSP/Components/Src/mt25tl01g.c **** 	Command.DummyCycles = 0;                    /* 不需要空周期 */
 265              		.loc 1 79 22
 266 0054 0023     		movs	r3, #0
 267 0056 7B62     		str	r3, [r7, #36]
  80:./BSP/Components/Src/mt25tl01g.c **** 	Command.AddressMode = QSPI_ADDRESS_1_LINE; /* 4线地址方式 */
 268              		.loc 1 80 22
 269 0058 4FF48063 		mov	r3, #1024
 270 005c FB62     		str	r3, [r7, #44]
  81:./BSP/Components/Src/mt25tl01g.c **** 	Command.DataMode    = QSPI_DATA_4_LINES;    /* 4线数据方式 */
 271              		.loc 1 81 22
 272 005e 4FF04073 		mov	r3, #50331648
 273 0062 7B63     		str	r3, [r7, #52]
  82:./BSP/Components/Src/mt25tl01g.c **** 	Command.NbData      = writeSize;         /* 写数据大小 */   
 274              		.loc 1 82 22
 275 0064 FB88     		ldrh	r3, [r7, #6]
 276 0066 BB63     		str	r3, [r7, #56]
  83:./BSP/Components/Src/mt25tl01g.c **** 	Command.Address     = writeAddr;         /* 写入地址 */
 277              		.loc 1 83 22
 278 0068 BB68     		ldr	r3, [r7, #8]
 279 006a 7B61     		str	r3, [r7, #20]
  84:./BSP/Components/Src/mt25tl01g.c **** 	
  85:./BSP/Components/Src/mt25tl01g.c ****     qspi_object->qspi_writeCmd(qspi_object,&Command);
 280              		.loc 1 85 16
 281 006c 1C4B     		ldr	r3, .L10
 282 006e 1B68     		ldr	r3, [r3]
 283 0070 9B6F     		ldr	r3, [r3, #120]
 284              		.loc 1 85 5
 285 0072 1B4A     		ldr	r2, .L10
 286 0074 1268     		ldr	r2, [r2]
 287 0076 07F11001 		add	r1, r7, #16
 288 007a 1046     		mov	r0, r2
 289 007c 9847     		blx	r3
 290              	.LVL0:
  86:./BSP/Components/Src/mt25tl01g.c **** 	
  87:./BSP/Components/Src/mt25tl01g.c ****     qspi_object->qspi_writeData_dma(qspi_object,buf);
 291              		.loc 1 87 16
 292 007e 184B     		ldr	r3, .L10
 293 0080 1B68     		ldr	r3, [r3]
 294 0082 DB6F     		ldr	r3, [r3, #124]
 295              		.loc 1 87 5
 296 0084 164A     		ldr	r2, .L10
 297 0086 1268     		ldr	r2, [r2]
 298 0088 F968     		ldr	r1, [r7, #12]
 299 008a 1046     		mov	r0, r2
 300 008c 9847     		blx	r3
 301              	.LVL1:
  88:./BSP/Components/Src/mt25tl01g.c **** 	
  89:./BSP/Components/Src/mt25tl01g.c **** 	/* 等待数据发送完毕 */
  90:./BSP/Components/Src/mt25tl01g.c **** 	while(qspi_object->txCplt == 0);
 302              		.loc 1 90 7
 303 008e 00BF     		nop
 304              	.L8:
ARM GAS  /tmp/ccFqN9dX.s 			page 27


 305              		.loc 1 90 19 discriminator 1
 306 0090 134B     		ldr	r3, .L10
 307 0092 1B68     		ldr	r3, [r3]
 308 0094 93F87030 		ldrb	r3, [r3, #112]
 309 0098 DBB2     		uxtb	r3, r3
 310              		.loc 1 90 7 discriminator 1
 311 009a 002B     		cmp	r3, #0
 312 009c F8D0     		beq	.L8
  91:./BSP/Components/Src/mt25tl01g.c **** 	qspi_object->txCplt = 0;
 313              		.loc 1 91 13
 314 009e 104B     		ldr	r3, .L10
 315 00a0 1B68     		ldr	r3, [r3]
 316              		.loc 1 91 22
 317 00a2 0022     		movs	r2, #0
 318 00a4 83F87020 		strb	r2, [r3, #112]
  92:./BSP/Components/Src/mt25tl01g.c **** 	
  93:./BSP/Components/Src/mt25tl01g.c **** 	/* 等待Flash页编程完毕 */
  94:./BSP/Components/Src/mt25tl01g.c **** 	qspi_object->statusMatch = 0;
 319              		.loc 1 94 13
 320 00a8 0D4B     		ldr	r3, .L10
 321 00aa 1B68     		ldr	r3, [r3]
 322              		.loc 1 94 27
 323 00ac 0022     		movs	r2, #0
 324 00ae 83F87320 		strb	r2, [r3, #115]
  95:./BSP/Components/Src/mt25tl01g.c **** 	MT25TL01G_AutoPollingMemReady(qspi_object);
 325              		.loc 1 95 2
 326 00b2 0B4B     		ldr	r3, .L10
 327 00b4 1B68     		ldr	r3, [r3]
 328 00b6 1846     		mov	r0, r3
 329 00b8 FFF7FEFF 		bl	MT25TL01G_AutoPollingMemReady
  96:./BSP/Components/Src/mt25tl01g.c **** 	while(qspi_object->statusMatch == 0);
 330              		.loc 1 96 7
 331 00bc 00BF     		nop
 332              	.L9:
 333              		.loc 1 96 19 discriminator 1
 334 00be 084B     		ldr	r3, .L10
 335 00c0 1B68     		ldr	r3, [r3]
 336 00c2 93F87330 		ldrb	r3, [r3, #115]
 337 00c6 DBB2     		uxtb	r3, r3
 338              		.loc 1 96 7 discriminator 1
 339 00c8 002B     		cmp	r3, #0
 340 00ca F8D0     		beq	.L9
  97:./BSP/Components/Src/mt25tl01g.c **** 	qspi_object->statusMatch = 0;	
 341              		.loc 1 97 13
 342 00cc 044B     		ldr	r3, .L10
 343 00ce 1B68     		ldr	r3, [r3]
 344              		.loc 1 97 27
 345 00d0 0022     		movs	r2, #0
 346 00d2 83F87320 		strb	r2, [r3, #115]
  98:./BSP/Components/Src/mt25tl01g.c **** }
 347              		.loc 1 98 1
 348 00d6 00BF     		nop
 349 00d8 4837     		adds	r7, r7, #72
 350              	.LCFI8:
 351              		.cfi_def_cfa_offset 8
 352 00da BD46     		mov	sp, r7
 353              	.LCFI9:
ARM GAS  /tmp/ccFqN9dX.s 			page 28


 354              		.cfi_def_cfa_register 13
 355              		@ sp needed
 356 00dc 80BD     		pop	{r7, pc}
 357              	.L11:
 358 00de 00BF     		.align	2
 359              	.L10:
 360 00e0 00000000 		.word	qspi_object
 361              		.cfi_endproc
 362              	.LFE339:
 364              		.section	.text.MT25TL01G_DummyCyclesCfg,"ax",%progbits
 365              		.align	1
 366              		.global	MT25TL01G_DummyCyclesCfg
 367              		.syntax unified
 368              		.thumb
 369              		.thumb_func
 370              		.fpu fpv5-d16
 372              	MT25TL01G_DummyCyclesCfg:
 373              	.LFB340:
  99:./BSP/Components/Src/mt25tl01g.c **** 
 100:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_DummyCyclesCfg(QSPI_objectTypeDef *object)
 101:./BSP/Components/Src/mt25tl01g.c **** {
 374              		.loc 1 101 1
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 72
 377              		@ frame_needed = 1, uses_anonymous_args = 0
 378 0000 80B5     		push	{r7, lr}
 379              	.LCFI10:
 380              		.cfi_def_cfa_offset 8
 381              		.cfi_offset 7, -8
 382              		.cfi_offset 14, -4
 383 0002 92B0     		sub	sp, sp, #72
 384              	.LCFI11:
 385              		.cfi_def_cfa_offset 80
 386 0004 00AF     		add	r7, sp, #0
 387              	.LCFI12:
 388              		.cfi_def_cfa_register 7
 389 0006 7860     		str	r0, [r7, #4]
 102:./BSP/Components/Src/mt25tl01g.c ****     QSPI_CommandTypeDef command;
 103:./BSP/Components/Src/mt25tl01g.c ****     uint16_t reg=0;
 390              		.loc 1 103 14
 391 0008 0023     		movs	r3, #0
 392 000a FB81     		strh	r3, [r7, #14]	@ movhi
 104:./BSP/Components/Src/mt25tl01g.c **** 
 105:./BSP/Components/Src/mt25tl01g.c ****     /* Initialize the read volatile configuration register command */
 106:./BSP/Components/Src/mt25tl01g.c ****     command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 393              		.loc 1 106 31
 394 000c 4FF44073 		mov	r3, #768
 395 0010 BB62     		str	r3, [r7, #40]
 107:./BSP/Components/Src/mt25tl01g.c ****     command.Instruction       = MT25TL01G_READ_VOL_CFG_REG_CMD;
 396              		.loc 1 107 31
 397 0012 8523     		movs	r3, #133
 398 0014 3B61     		str	r3, [r7, #16]
 108:./BSP/Components/Src/mt25tl01g.c ****     command.AddressMode       = QSPI_ADDRESS_NONE;
 399              		.loc 1 108 31
 400 0016 0023     		movs	r3, #0
 401 0018 FB62     		str	r3, [r7, #44]
 109:./BSP/Components/Src/mt25tl01g.c ****     command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
ARM GAS  /tmp/ccFqN9dX.s 			page 29


 402              		.loc 1 109 31
 403 001a 0023     		movs	r3, #0
 404 001c 3B63     		str	r3, [r7, #48]
 110:./BSP/Components/Src/mt25tl01g.c ****     command.DataMode          = QSPI_DATA_4_LINES;
 405              		.loc 1 110 31
 406 001e 4FF04073 		mov	r3, #50331648
 407 0022 7B63     		str	r3, [r7, #52]
 111:./BSP/Components/Src/mt25tl01g.c ****     command.DummyCycles       = 0;
 408              		.loc 1 111 31
 409 0024 0023     		movs	r3, #0
 410 0026 7B62     		str	r3, [r7, #36]
 112:./BSP/Components/Src/mt25tl01g.c ****     command.NbData            = 2;
 411              		.loc 1 112 31
 412 0028 0223     		movs	r3, #2
 413 002a BB63     		str	r3, [r7, #56]
 113:./BSP/Components/Src/mt25tl01g.c ****     command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 414              		.loc 1 113 31
 415 002c 0023     		movs	r3, #0
 416 002e FB63     		str	r3, [r7, #60]
 114:./BSP/Components/Src/mt25tl01g.c ****     command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 417              		.loc 1 114 31
 418 0030 0023     		movs	r3, #0
 419 0032 3B64     		str	r3, [r7, #64]
 115:./BSP/Components/Src/mt25tl01g.c ****     command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 420              		.loc 1 115 31
 421 0034 0023     		movs	r3, #0
 422 0036 7B64     		str	r3, [r7, #68]
 116:./BSP/Components/Src/mt25tl01g.c **** 
 117:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_writeCmd(object,&command);
 423              		.loc 1 117 11
 424 0038 7B68     		ldr	r3, [r7, #4]
 425 003a 9B6F     		ldr	r3, [r3, #120]
 426              		.loc 1 117 5
 427 003c 07F11002 		add	r2, r7, #16
 428 0040 1146     		mov	r1, r2
 429 0042 7868     		ldr	r0, [r7, #4]
 430 0044 9847     		blx	r3
 431              	.LVL2:
 118:./BSP/Components/Src/mt25tl01g.c ****     
 119:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_readData_dma(object,(uint8_t*)(&reg));
 432              		.loc 1 119 11
 433 0046 7B68     		ldr	r3, [r7, #4]
 434 0048 D3F88030 		ldr	r3, [r3, #128]
 435              		.loc 1 119 5
 436 004c 07F10E02 		add	r2, r7, #14
 437 0050 1146     		mov	r1, r2
 438 0052 7868     		ldr	r0, [r7, #4]
 439 0054 9847     		blx	r3
 440              	.LVL3:
 120:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_WriteEnable(object,1);
 441              		.loc 1 120 5
 442 0056 0121     		movs	r1, #1
 443 0058 7868     		ldr	r0, [r7, #4]
 444 005a FFF7FEFF 		bl	MT25TL01G_WriteEnable
 121:./BSP/Components/Src/mt25tl01g.c ****     command.Instruction = MT25TL01G_WRITE_VOL_CFG_REG_CMD;
 445              		.loc 1 121 25
 446 005e 8123     		movs	r3, #129
ARM GAS  /tmp/ccFqN9dX.s 			page 30


 447 0060 3B61     		str	r3, [r7, #16]
 122:./BSP/Components/Src/mt25tl01g.c ****     MODIFY_REG(reg, 0xF0F0, ((MT25TL01G_DUMMY_CYCLES_READ_QUAD << 4) |
 448              		.loc 1 122 5
 449 0062 FA89     		ldrh	r2, [r7, #14]
 450 0064 40F60F73 		movw	r3, #3855
 451 0068 1340     		ands	r3, r3, r2
 452 006a 9AB2     		uxth	r2, r3
 453 006c 0A4B     		ldr	r3, .L13
 454 006e 1343     		orrs	r3, r3, r2
 455 0070 9BB2     		uxth	r3, r3
 456 0072 FB81     		strh	r3, [r7, #14]	@ movhi
 123:./BSP/Components/Src/mt25tl01g.c ****                                (MT25TL01G_DUMMY_CYCLES_READ_QUAD << 12)));
 124:./BSP/Components/Src/mt25tl01g.c **** 
 125:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_writeCmd(object,&command);
 457              		.loc 1 125 11
 458 0074 7B68     		ldr	r3, [r7, #4]
 459 0076 9B6F     		ldr	r3, [r3, #120]
 460              		.loc 1 125 5
 461 0078 07F11002 		add	r2, r7, #16
 462 007c 1146     		mov	r1, r2
 463 007e 7868     		ldr	r0, [r7, #4]
 464 0080 9847     		blx	r3
 465              	.LVL4:
 126:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_writeData_dma(object,(uint8_t*)(&reg));
 466              		.loc 1 126 11
 467 0082 7B68     		ldr	r3, [r7, #4]
 468 0084 DB6F     		ldr	r3, [r3, #124]
 469              		.loc 1 126 5
 470 0086 07F10E02 		add	r2, r7, #14
 471 008a 1146     		mov	r1, r2
 472 008c 7868     		ldr	r0, [r7, #4]
 473 008e 9847     		blx	r3
 474              	.LVL5:
 127:./BSP/Components/Src/mt25tl01g.c **** }
 475              		.loc 1 127 1
 476 0090 00BF     		nop
 477 0092 4837     		adds	r7, r7, #72
 478              	.LCFI13:
 479              		.cfi_def_cfa_offset 8
 480 0094 BD46     		mov	sp, r7
 481              	.LCFI14:
 482              		.cfi_def_cfa_register 13
 483              		@ sp needed
 484 0096 80BD     		pop	{r7, pc}
 485              	.L14:
 486              		.align	2
 487              	.L13:
 488 0098 8080FFFF 		.word	-32640
 489              		.cfi_endproc
 490              	.LFE340:
 492              		.section	.text.MT25TL01G_EnableMemoryMappedMode,"ax",%progbits
 493              		.align	1
 494              		.global	MT25TL01G_EnableMemoryMappedMode
 495              		.syntax unified
 496              		.thumb
 497              		.thumb_func
 498              		.fpu fpv5-d16
ARM GAS  /tmp/ccFqN9dX.s 			page 31


 500              	MT25TL01G_EnableMemoryMappedMode:
 501              	.LFB341:
 128:./BSP/Components/Src/mt25tl01g.c **** 
 129:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_EnableMemoryMappedMode(QSPI_objectTypeDef *object)
 130:./BSP/Components/Src/mt25tl01g.c **** {
 502              		.loc 1 130 1
 503              		.cfi_startproc
 504              		@ args = 0, pretend = 0, frame = 8
 505              		@ frame_needed = 1, uses_anonymous_args = 0
 506 0000 80B5     		push	{r7, lr}
 507              	.LCFI15:
 508              		.cfi_def_cfa_offset 8
 509              		.cfi_offset 7, -8
 510              		.cfi_offset 14, -4
 511 0002 82B0     		sub	sp, sp, #8
 512              	.LCFI16:
 513              		.cfi_def_cfa_offset 16
 514 0004 00AF     		add	r7, sp, #0
 515              	.LCFI17:
 516              		.cfi_def_cfa_register 7
 517 0006 7860     		str	r0, [r7, #4]
 131:./BSP/Components/Src/mt25tl01g.c ****     if(object->object_attr.transferRate==QSPI_STR_TRANSFER)
 518              		.loc 1 131 27
 519 0008 7B68     		ldr	r3, [r7, #4]
 520 000a DB6E     		ldr	r3, [r3, #108]
 521              		.loc 1 131 7
 522 000c 012B     		cmp	r3, #1
 523 000e 04D1     		bne	.L16
 132:./BSP/Components/Src/mt25tl01g.c ****     {
 133:./BSP/Components/Src/mt25tl01g.c ****         MT25TL01G_EnableMemoryMappedModeSTR(object,3);
 524              		.loc 1 133 9
 525 0010 0321     		movs	r1, #3
 526 0012 7868     		ldr	r0, [r7, #4]
 527 0014 FFF7FEFF 		bl	MT25TL01G_EnableMemoryMappedModeSTR
 134:./BSP/Components/Src/mt25tl01g.c ****     }
 135:./BSP/Components/Src/mt25tl01g.c ****     else if(object->object_attr.transferRate==QSPI_DTR_TRANSFER)
 136:./BSP/Components/Src/mt25tl01g.c ****     {
 137:./BSP/Components/Src/mt25tl01g.c ****         MT25TL01G_EnableMemoryMappedModeDTR(object,3);
 138:./BSP/Components/Src/mt25tl01g.c ****     }
 139:./BSP/Components/Src/mt25tl01g.c **** }
 528              		.loc 1 139 1
 529 0018 07E0     		b	.L18
 530              	.L16:
 135:./BSP/Components/Src/mt25tl01g.c ****     {
 531              		.loc 1 135 32
 532 001a 7B68     		ldr	r3, [r7, #4]
 533 001c DB6E     		ldr	r3, [r3, #108]
 135:./BSP/Components/Src/mt25tl01g.c ****     {
 534              		.loc 1 135 12
 535 001e 032B     		cmp	r3, #3
 536 0020 03D1     		bne	.L18
 137:./BSP/Components/Src/mt25tl01g.c ****     }
 537              		.loc 1 137 9
 538 0022 0321     		movs	r1, #3
 539 0024 7868     		ldr	r0, [r7, #4]
 540 0026 FFF7FEFF 		bl	MT25TL01G_EnableMemoryMappedModeDTR
 541              	.L18:
ARM GAS  /tmp/ccFqN9dX.s 			page 32


 542              		.loc 1 139 1
 543 002a 00BF     		nop
 544 002c 0837     		adds	r7, r7, #8
 545              	.LCFI18:
 546              		.cfi_def_cfa_offset 8
 547 002e BD46     		mov	sp, r7
 548              	.LCFI19:
 549              		.cfi_def_cfa_register 13
 550              		@ sp needed
 551 0030 80BD     		pop	{r7, pc}
 552              		.cfi_endproc
 553              	.LFE341:
 555              		.section	.text.MT25TL01G_Enter4BytesAddressMode,"ax",%progbits
 556              		.align	1
 557              		.global	MT25TL01G_Enter4BytesAddressMode
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 561              		.fpu fpv5-d16
 563              	MT25TL01G_Enter4BytesAddressMode:
 564              	.LFB342:
 140:./BSP/Components/Src/mt25tl01g.c **** 
 141:./BSP/Components/Src/mt25tl01g.c **** /*
 142:./BSP/Components/Src/mt25tl01g.c **** *********************************************************************************************
 143:./BSP/Components/Src/mt25tl01g.c **** *                       hardware command setting
 144:./BSP/Components/Src/mt25tl01g.c **** *           mode=0:QSPI_INSTRUCTION_4_LINES，mode=1:QSPI_INSTRUCTION_1_LINE
 145:./BSP/Components/Src/mt25tl01g.c **** *********************************************************************************************
 146:./BSP/Components/Src/mt25tl01g.c **** */
 147:./BSP/Components/Src/mt25tl01g.c **** 
 148:./BSP/Components/Src/mt25tl01g.c **** //mode=0:QSPI_INSTRUCTION_4_LINES，mode=1:QSPI_INSTRUCTION_1_LINE
 149:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_Enter4BytesAddressMode(QSPI_objectTypeDef *object, uint8_t mode)
 150:./BSP/Components/Src/mt25tl01g.c **** {
 565              		.loc 1 150 1
 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 64
 568              		@ frame_needed = 1, uses_anonymous_args = 0
 569 0000 80B5     		push	{r7, lr}
 570              	.LCFI20:
 571              		.cfi_def_cfa_offset 8
 572              		.cfi_offset 7, -8
 573              		.cfi_offset 14, -4
 574 0002 90B0     		sub	sp, sp, #64
 575              	.LCFI21:
 576              		.cfi_def_cfa_offset 72
 577 0004 00AF     		add	r7, sp, #0
 578              	.LCFI22:
 579              		.cfi_def_cfa_register 7
 580 0006 7860     		str	r0, [r7, #4]
 581 0008 0B46     		mov	r3, r1
 582 000a FB70     		strb	r3, [r7, #3]
 151:./BSP/Components/Src/mt25tl01g.c ****     QSPI_CommandTypeDef command;
 152:./BSP/Components/Src/mt25tl01g.c **** 
 153:./BSP/Components/Src/mt25tl01g.c ****     /* Initialize the command */
 154:./BSP/Components/Src/mt25tl01g.c ****     command.InstructionMode   = (mode==0)?QSPI_INSTRUCTION_4_LINES:QSPI_INSTRUCTION_1_LINE;
 583              		.loc 1 154 67
 584 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 585 000e 002B     		cmp	r3, #0
ARM GAS  /tmp/ccFqN9dX.s 			page 33


 586 0010 02D1     		bne	.L20
 587              		.loc 1 154 67 is_stmt 0 discriminator 1
 588 0012 4FF44073 		mov	r3, #768
 589 0016 01E0     		b	.L21
 590              	.L20:
 591              		.loc 1 154 67 discriminator 2
 592 0018 4FF48073 		mov	r3, #256
 593              	.L21:
 594              		.loc 1 154 31 is_stmt 1 discriminator 4
 595 001c 3B62     		str	r3, [r7, #32]
 155:./BSP/Components/Src/mt25tl01g.c ****     command.Instruction       = MT25TL01G_ENTER_4_BYTE_ADDR_MODE_CMD;
 596              		.loc 1 155 31 discriminator 4
 597 001e B723     		movs	r3, #183
 598 0020 BB60     		str	r3, [r7, #8]
 156:./BSP/Components/Src/mt25tl01g.c ****     command.AddressMode       = QSPI_ADDRESS_NONE;
 599              		.loc 1 156 31 discriminator 4
 600 0022 0023     		movs	r3, #0
 601 0024 7B62     		str	r3, [r7, #36]
 157:./BSP/Components/Src/mt25tl01g.c ****     command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 602              		.loc 1 157 31 discriminator 4
 603 0026 0023     		movs	r3, #0
 604 0028 BB62     		str	r3, [r7, #40]
 158:./BSP/Components/Src/mt25tl01g.c ****     command.DataMode          = QSPI_DATA_NONE;
 605              		.loc 1 158 31 discriminator 4
 606 002a 0023     		movs	r3, #0
 607 002c FB62     		str	r3, [r7, #44]
 159:./BSP/Components/Src/mt25tl01g.c ****     command.DummyCycles       = 0;
 608              		.loc 1 159 31 discriminator 4
 609 002e 0023     		movs	r3, #0
 610 0030 FB61     		str	r3, [r7, #28]
 160:./BSP/Components/Src/mt25tl01g.c ****     command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 611              		.loc 1 160 31 discriminator 4
 612 0032 0023     		movs	r3, #0
 613 0034 7B63     		str	r3, [r7, #52]
 161:./BSP/Components/Src/mt25tl01g.c ****     command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 614              		.loc 1 161 31 discriminator 4
 615 0036 0023     		movs	r3, #0
 616 0038 BB63     		str	r3, [r7, #56]
 162:./BSP/Components/Src/mt25tl01g.c ****     command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 617              		.loc 1 162 31 discriminator 4
 618 003a 0023     		movs	r3, #0
 619 003c FB63     		str	r3, [r7, #60]
 163:./BSP/Components/Src/mt25tl01g.c **** 
 164:./BSP/Components/Src/mt25tl01g.c ****     /*write enable */
 165:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_WriteEnable(object,mode);
 620              		.loc 1 165 5 discriminator 4
 621 003e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 622 0040 1946     		mov	r1, r3
 623 0042 7868     		ldr	r0, [r7, #4]
 624 0044 FFF7FEFF 		bl	MT25TL01G_WriteEnable
 166:./BSP/Components/Src/mt25tl01g.c **** 
 167:./BSP/Components/Src/mt25tl01g.c ****     /* Send the command */
 168:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_writeCmd(object,&command);
 625              		.loc 1 168 11 discriminator 4
 626 0048 7B68     		ldr	r3, [r7, #4]
 627 004a 9B6F     		ldr	r3, [r3, #120]
 628              		.loc 1 168 5 discriminator 4
ARM GAS  /tmp/ccFqN9dX.s 			page 34


 629 004c 07F10802 		add	r2, r7, #8
 630 0050 1146     		mov	r1, r2
 631 0052 7868     		ldr	r0, [r7, #4]
 632 0054 9847     		blx	r3
 633              	.LVL6:
 169:./BSP/Components/Src/mt25tl01g.c **** 
 170:./BSP/Components/Src/mt25tl01g.c ****     /* Configure automatic polling mode to wait the memory is ready */
 171:./BSP/Components/Src/mt25tl01g.c ****     MT25TL01G_AutoPollingMemReady(object);
 634              		.loc 1 171 5 discriminator 4
 635 0056 7868     		ldr	r0, [r7, #4]
 636 0058 FFF7FEFF 		bl	MT25TL01G_AutoPollingMemReady
 172:./BSP/Components/Src/mt25tl01g.c **** }
 637              		.loc 1 172 1 discriminator 4
 638 005c 00BF     		nop
 639 005e 4037     		adds	r7, r7, #64
 640              	.LCFI23:
 641              		.cfi_def_cfa_offset 8
 642 0060 BD46     		mov	sp, r7
 643              	.LCFI24:
 644              		.cfi_def_cfa_register 13
 645              		@ sp needed
 646 0062 80BD     		pop	{r7, pc}
 647              		.cfi_endproc
 648              	.LFE342:
 650              		.section	.text.MT25TL01G_ResetEnable,"ax",%progbits
 651              		.align	1
 652              		.global	MT25TL01G_ResetEnable
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 656              		.fpu fpv5-d16
 658              	MT25TL01G_ResetEnable:
 659              	.LFB343:
 173:./BSP/Components/Src/mt25tl01g.c **** 
 174:./BSP/Components/Src/mt25tl01g.c **** //mode=0:QSPI_INSTRUCTION_4_LINES，mode=1:QSPI_INSTRUCTION_1_LINE
 175:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_ResetEnable(QSPI_objectTypeDef *object,uint8_t mode)
 176:./BSP/Components/Src/mt25tl01g.c **** {
 660              		.loc 1 176 1
 661              		.cfi_startproc
 662              		@ args = 0, pretend = 0, frame = 64
 663              		@ frame_needed = 1, uses_anonymous_args = 0
 664 0000 80B5     		push	{r7, lr}
 665              	.LCFI25:
 666              		.cfi_def_cfa_offset 8
 667              		.cfi_offset 7, -8
 668              		.cfi_offset 14, -4
 669 0002 90B0     		sub	sp, sp, #64
 670              	.LCFI26:
 671              		.cfi_def_cfa_offset 72
 672 0004 00AF     		add	r7, sp, #0
 673              	.LCFI27:
 674              		.cfi_def_cfa_register 7
 675 0006 7860     		str	r0, [r7, #4]
 676 0008 0B46     		mov	r3, r1
 677 000a FB70     		strb	r3, [r7, #3]
 177:./BSP/Components/Src/mt25tl01g.c ****     QSPI_CommandTypeDef command;
 178:./BSP/Components/Src/mt25tl01g.c **** 
ARM GAS  /tmp/ccFqN9dX.s 			page 35


 179:./BSP/Components/Src/mt25tl01g.c ****     /* Initialize the reset enable command */
 180:./BSP/Components/Src/mt25tl01g.c ****     //mode=0:QSPI_INSTRUCTION_4_LINES，mode=1:QSPI_INSTRUCTION_1_LINE
 181:./BSP/Components/Src/mt25tl01g.c ****     command.InstructionMode   = (mode==0)?QSPI_INSTRUCTION_4_LINES:QSPI_INSTRUCTION_1_LINE;
 678              		.loc 1 181 67
 679 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 680 000e 002B     		cmp	r3, #0
 681 0010 02D1     		bne	.L23
 682              		.loc 1 181 67 is_stmt 0 discriminator 1
 683 0012 4FF44073 		mov	r3, #768
 684 0016 01E0     		b	.L24
 685              	.L23:
 686              		.loc 1 181 67 discriminator 2
 687 0018 4FF48073 		mov	r3, #256
 688              	.L24:
 689              		.loc 1 181 31 is_stmt 1 discriminator 4
 690 001c 3B62     		str	r3, [r7, #32]
 182:./BSP/Components/Src/mt25tl01g.c ****     command.Instruction       = MT25TL01G_RESET_ENABLE_CMD;
 691              		.loc 1 182 31 discriminator 4
 692 001e 6623     		movs	r3, #102
 693 0020 BB60     		str	r3, [r7, #8]
 183:./BSP/Components/Src/mt25tl01g.c ****     command.AddressMode       = QSPI_ADDRESS_NONE;
 694              		.loc 1 183 31 discriminator 4
 695 0022 0023     		movs	r3, #0
 696 0024 7B62     		str	r3, [r7, #36]
 184:./BSP/Components/Src/mt25tl01g.c ****     command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 697              		.loc 1 184 31 discriminator 4
 698 0026 0023     		movs	r3, #0
 699 0028 BB62     		str	r3, [r7, #40]
 185:./BSP/Components/Src/mt25tl01g.c ****     command.DataMode          = QSPI_DATA_NONE;
 700              		.loc 1 185 31 discriminator 4
 701 002a 0023     		movs	r3, #0
 702 002c FB62     		str	r3, [r7, #44]
 186:./BSP/Components/Src/mt25tl01g.c ****     command.DummyCycles       = 0;
 703              		.loc 1 186 31 discriminator 4
 704 002e 0023     		movs	r3, #0
 705 0030 FB61     		str	r3, [r7, #28]
 187:./BSP/Components/Src/mt25tl01g.c ****     command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 706              		.loc 1 187 31 discriminator 4
 707 0032 0023     		movs	r3, #0
 708 0034 7B63     		str	r3, [r7, #52]
 188:./BSP/Components/Src/mt25tl01g.c ****     command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 709              		.loc 1 188 31 discriminator 4
 710 0036 0023     		movs	r3, #0
 711 0038 BB63     		str	r3, [r7, #56]
 189:./BSP/Components/Src/mt25tl01g.c ****     command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 712              		.loc 1 189 31 discriminator 4
 713 003a 0023     		movs	r3, #0
 714 003c FB63     		str	r3, [r7, #60]
 190:./BSP/Components/Src/mt25tl01g.c **** 
 191:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_writeCmd(object,&command);
 715              		.loc 1 191 11 discriminator 4
 716 003e 7B68     		ldr	r3, [r7, #4]
 717 0040 9B6F     		ldr	r3, [r3, #120]
 718              		.loc 1 191 5 discriminator 4
 719 0042 07F10802 		add	r2, r7, #8
 720 0046 1146     		mov	r1, r2
 721 0048 7868     		ldr	r0, [r7, #4]
ARM GAS  /tmp/ccFqN9dX.s 			page 36


 722 004a 9847     		blx	r3
 723              	.LVL7:
 192:./BSP/Components/Src/mt25tl01g.c **** }
 724              		.loc 1 192 1 discriminator 4
 725 004c 00BF     		nop
 726 004e 4037     		adds	r7, r7, #64
 727              	.LCFI28:
 728              		.cfi_def_cfa_offset 8
 729 0050 BD46     		mov	sp, r7
 730              	.LCFI29:
 731              		.cfi_def_cfa_register 13
 732              		@ sp needed
 733 0052 80BD     		pop	{r7, pc}
 734              		.cfi_endproc
 735              	.LFE343:
 737              		.section	.text.MT25TL01G_ResetMemory,"ax",%progbits
 738              		.align	1
 739              		.global	MT25TL01G_ResetMemory
 740              		.syntax unified
 741              		.thumb
 742              		.thumb_func
 743              		.fpu fpv5-d16
 745              	MT25TL01G_ResetMemory:
 746              	.LFB344:
 193:./BSP/Components/Src/mt25tl01g.c **** 
 194:./BSP/Components/Src/mt25tl01g.c **** //mode=0:QSPI_INSTRUCTION_4_LINES，mode=1:QSPI_INSTRUCTION_1_LINE
 195:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_ResetMemory(QSPI_objectTypeDef *object,uint8_t mode)
 196:./BSP/Components/Src/mt25tl01g.c **** {
 747              		.loc 1 196 1
 748              		.cfi_startproc
 749              		@ args = 0, pretend = 0, frame = 64
 750              		@ frame_needed = 1, uses_anonymous_args = 0
 751 0000 80B5     		push	{r7, lr}
 752              	.LCFI30:
 753              		.cfi_def_cfa_offset 8
 754              		.cfi_offset 7, -8
 755              		.cfi_offset 14, -4
 756 0002 90B0     		sub	sp, sp, #64
 757              	.LCFI31:
 758              		.cfi_def_cfa_offset 72
 759 0004 00AF     		add	r7, sp, #0
 760              	.LCFI32:
 761              		.cfi_def_cfa_register 7
 762 0006 7860     		str	r0, [r7, #4]
 763 0008 0B46     		mov	r3, r1
 764 000a FB70     		strb	r3, [r7, #3]
 197:./BSP/Components/Src/mt25tl01g.c ****     QSPI_CommandTypeDef command;
 198:./BSP/Components/Src/mt25tl01g.c **** 
 199:./BSP/Components/Src/mt25tl01g.c ****     /* Initialize the reset enable command */
 200:./BSP/Components/Src/mt25tl01g.c ****     //mode=0:QSPI_INSTRUCTION_4_LINES，mode=1:QSPI_INSTRUCTION_1_LINE
 201:./BSP/Components/Src/mt25tl01g.c ****     command.InstructionMode   = (mode==0)?QSPI_INSTRUCTION_4_LINES:QSPI_INSTRUCTION_1_LINE;
 765              		.loc 1 201 67
 766 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 767 000e 002B     		cmp	r3, #0
 768 0010 02D1     		bne	.L26
 769              		.loc 1 201 67 is_stmt 0 discriminator 1
 770 0012 4FF44073 		mov	r3, #768
ARM GAS  /tmp/ccFqN9dX.s 			page 37


 771 0016 01E0     		b	.L27
 772              	.L26:
 773              		.loc 1 201 67 discriminator 2
 774 0018 4FF48073 		mov	r3, #256
 775              	.L27:
 776              		.loc 1 201 31 is_stmt 1 discriminator 4
 777 001c 3B62     		str	r3, [r7, #32]
 202:./BSP/Components/Src/mt25tl01g.c ****     command.Instruction       = MT25TL01G_RESET_MEMORY_CMD;
 778              		.loc 1 202 31 discriminator 4
 779 001e 9923     		movs	r3, #153
 780 0020 BB60     		str	r3, [r7, #8]
 203:./BSP/Components/Src/mt25tl01g.c ****     command.AddressMode       = QSPI_ADDRESS_NONE;
 781              		.loc 1 203 31 discriminator 4
 782 0022 0023     		movs	r3, #0
 783 0024 7B62     		str	r3, [r7, #36]
 204:./BSP/Components/Src/mt25tl01g.c ****     command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 784              		.loc 1 204 31 discriminator 4
 785 0026 0023     		movs	r3, #0
 786 0028 BB62     		str	r3, [r7, #40]
 205:./BSP/Components/Src/mt25tl01g.c ****     command.DataMode          = QSPI_DATA_NONE;
 787              		.loc 1 205 31 discriminator 4
 788 002a 0023     		movs	r3, #0
 789 002c FB62     		str	r3, [r7, #44]
 206:./BSP/Components/Src/mt25tl01g.c ****     command.DummyCycles       = 0;
 790              		.loc 1 206 31 discriminator 4
 791 002e 0023     		movs	r3, #0
 792 0030 FB61     		str	r3, [r7, #28]
 207:./BSP/Components/Src/mt25tl01g.c ****     command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 793              		.loc 1 207 31 discriminator 4
 794 0032 0023     		movs	r3, #0
 795 0034 7B63     		str	r3, [r7, #52]
 208:./BSP/Components/Src/mt25tl01g.c ****     command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 796              		.loc 1 208 31 discriminator 4
 797 0036 0023     		movs	r3, #0
 798 0038 BB63     		str	r3, [r7, #56]
 209:./BSP/Components/Src/mt25tl01g.c ****     command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 799              		.loc 1 209 31 discriminator 4
 800 003a 0023     		movs	r3, #0
 801 003c FB63     		str	r3, [r7, #60]
 210:./BSP/Components/Src/mt25tl01g.c **** 
 211:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_writeCmd(object,&command);
 802              		.loc 1 211 11 discriminator 4
 803 003e 7B68     		ldr	r3, [r7, #4]
 804 0040 9B6F     		ldr	r3, [r3, #120]
 805              		.loc 1 211 5 discriminator 4
 806 0042 07F10802 		add	r2, r7, #8
 807 0046 1146     		mov	r1, r2
 808 0048 7868     		ldr	r0, [r7, #4]
 809 004a 9847     		blx	r3
 810              	.LVL8:
 212:./BSP/Components/Src/mt25tl01g.c **** }
 811              		.loc 1 212 1 discriminator 4
 812 004c 00BF     		nop
 813 004e 4037     		adds	r7, r7, #64
 814              	.LCFI33:
 815              		.cfi_def_cfa_offset 8
 816 0050 BD46     		mov	sp, r7
ARM GAS  /tmp/ccFqN9dX.s 			page 38


 817              	.LCFI34:
 818              		.cfi_def_cfa_register 13
 819              		@ sp needed
 820 0052 80BD     		pop	{r7, pc}
 821              		.cfi_endproc
 822              	.LFE344:
 824              		.section	.text.MT25TL01G_AutoPollingMemReady,"ax",%progbits
 825              		.align	1
 826              		.global	MT25TL01G_AutoPollingMemReady
 827              		.syntax unified
 828              		.thumb
 829              		.thumb_func
 830              		.fpu fpv5-d16
 832              	MT25TL01G_AutoPollingMemReady:
 833              	.LFB345:
 213:./BSP/Components/Src/mt25tl01g.c **** 
 214:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_AutoPollingMemReady(QSPI_objectTypeDef *object)
 215:./BSP/Components/Src/mt25tl01g.c **** {
 834              		.loc 1 215 1
 835              		.cfi_startproc
 836              		@ args = 0, pretend = 0, frame = 88
 837              		@ frame_needed = 1, uses_anonymous_args = 0
 838 0000 80B5     		push	{r7, lr}
 839              	.LCFI35:
 840              		.cfi_def_cfa_offset 8
 841              		.cfi_offset 7, -8
 842              		.cfi_offset 14, -4
 843 0002 96B0     		sub	sp, sp, #88
 844              	.LCFI36:
 845              		.cfi_def_cfa_offset 96
 846 0004 00AF     		add	r7, sp, #0
 847              	.LCFI37:
 848              		.cfi_def_cfa_register 7
 849 0006 7860     		str	r0, [r7, #4]
 216:./BSP/Components/Src/mt25tl01g.c ****     QSPI_CommandTypeDef     command ={0};
 850              		.loc 1 216 29
 851 0008 07F12003 		add	r3, r7, #32
 852 000c 3822     		movs	r2, #56
 853 000e 0021     		movs	r1, #0
 854 0010 1846     		mov	r0, r3
 855 0012 FFF7FEFF 		bl	memset
 217:./BSP/Components/Src/mt25tl01g.c ****     QSPI_AutoPollingTypeDef config  ={0};
 856              		.loc 1 217 29
 857 0016 07F10803 		add	r3, r7, #8
 858 001a 0022     		movs	r2, #0
 859 001c 1A60     		str	r2, [r3]
 860 001e 5A60     		str	r2, [r3, #4]
 861 0020 9A60     		str	r2, [r3, #8]
 862 0022 DA60     		str	r2, [r3, #12]
 863 0024 1A61     		str	r2, [r3, #16]
 864 0026 5A61     		str	r2, [r3, #20]
 218:./BSP/Components/Src/mt25tl01g.c **** 
 219:./BSP/Components/Src/mt25tl01g.c ****     /* Configure automatic polling mode to wait for memory ready */
 220:./BSP/Components/Src/mt25tl01g.c ****     command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 865              		.loc 1 220 31
 866 0028 4FF44073 		mov	r3, #768
 867 002c BB63     		str	r3, [r7, #56]
ARM GAS  /tmp/ccFqN9dX.s 			page 39


 221:./BSP/Components/Src/mt25tl01g.c ****     command.Instruction       = MT25TL01G_READ_STATUS_REG_CMD;
 868              		.loc 1 221 31
 869 002e 0523     		movs	r3, #5
 870 0030 3B62     		str	r3, [r7, #32]
 222:./BSP/Components/Src/mt25tl01g.c ****     command.AddressMode       = QSPI_ADDRESS_NONE;
 871              		.loc 1 222 31
 872 0032 0023     		movs	r3, #0
 873 0034 FB63     		str	r3, [r7, #60]
 223:./BSP/Components/Src/mt25tl01g.c ****     command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 874              		.loc 1 223 31
 875 0036 0023     		movs	r3, #0
 876 0038 3B64     		str	r3, [r7, #64]
 224:./BSP/Components/Src/mt25tl01g.c ****     command.DataMode          = QSPI_DATA_4_LINES;
 877              		.loc 1 224 31
 878 003a 4FF04073 		mov	r3, #50331648
 879 003e 7B64     		str	r3, [r7, #68]
 225:./BSP/Components/Src/mt25tl01g.c ****     command.DummyCycles       = 2;
 880              		.loc 1 225 31
 881 0040 0223     		movs	r3, #2
 882 0042 7B63     		str	r3, [r7, #52]
 226:./BSP/Components/Src/mt25tl01g.c ****     command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 883              		.loc 1 226 31
 884 0044 0023     		movs	r3, #0
 885 0046 FB64     		str	r3, [r7, #76]
 227:./BSP/Components/Src/mt25tl01g.c ****     command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 886              		.loc 1 227 31
 887 0048 0023     		movs	r3, #0
 888 004a 3B65     		str	r3, [r7, #80]
 228:./BSP/Components/Src/mt25tl01g.c ****     command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 889              		.loc 1 228 31
 890 004c 0023     		movs	r3, #0
 891 004e 7B65     		str	r3, [r7, #84]
 229:./BSP/Components/Src/mt25tl01g.c **** 
 230:./BSP/Components/Src/mt25tl01g.c ****     config.Match           = 0;
 892              		.loc 1 230 28
 893 0050 0023     		movs	r3, #0
 894 0052 BB60     		str	r3, [r7, #8]
 231:./BSP/Components/Src/mt25tl01g.c ****     config.MatchMode       = QSPI_MATCH_MODE_AND;
 895              		.loc 1 231 28
 896 0054 0023     		movs	r3, #0
 897 0056 BB61     		str	r3, [r7, #24]
 232:./BSP/Components/Src/mt25tl01g.c ****     config.Interval        = 0x10;
 898              		.loc 1 232 28
 899 0058 1023     		movs	r3, #16
 900 005a 3B61     		str	r3, [r7, #16]
 233:./BSP/Components/Src/mt25tl01g.c ****     config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 901              		.loc 1 233 28
 902 005c 4FF48003 		mov	r3, #4194304
 903 0060 FB61     		str	r3, [r7, #28]
 234:./BSP/Components/Src/mt25tl01g.c ****     config.Mask            = MT25TL01G_SR_WIP | (MT25TL01G_SR_WIP <<8);
 904              		.loc 1 234 28
 905 0062 40F20113 		movw	r3, #257
 906 0066 FB60     		str	r3, [r7, #12]
 235:./BSP/Components/Src/mt25tl01g.c ****     config.StatusBytesSize = 2;
 907              		.loc 1 235 28
 908 0068 0223     		movs	r3, #2
 909 006a 7B61     		str	r3, [r7, #20]
ARM GAS  /tmp/ccFqN9dX.s 			page 40


 236:./BSP/Components/Src/mt25tl01g.c **** 
 237:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_autoPolling(object,&command,&config);
 910              		.loc 1 237 11
 911 006c 7B68     		ldr	r3, [r7, #4]
 912 006e D3F88430 		ldr	r3, [r3, #132]
 913              		.loc 1 237 5
 914 0072 07F10802 		add	r2, r7, #8
 915 0076 07F12001 		add	r1, r7, #32
 916 007a 7868     		ldr	r0, [r7, #4]
 917 007c 9847     		blx	r3
 918              	.LVL9:
 238:./BSP/Components/Src/mt25tl01g.c **** }
 919              		.loc 1 238 1
 920 007e 00BF     		nop
 921 0080 5837     		adds	r7, r7, #88
 922              	.LCFI38:
 923              		.cfi_def_cfa_offset 8
 924 0082 BD46     		mov	sp, r7
 925              	.LCFI39:
 926              		.cfi_def_cfa_register 13
 927              		@ sp needed
 928 0084 80BD     		pop	{r7, pc}
 929              		.cfi_endproc
 930              	.LFE345:
 932              		.section	.text.MT25TL01G_WriteEnable,"ax",%progbits
 933              		.align	1
 934              		.global	MT25TL01G_WriteEnable
 935              		.syntax unified
 936              		.thumb
 937              		.thumb_func
 938              		.fpu fpv5-d16
 940              	MT25TL01G_WriteEnable:
 941              	.LFB346:
 239:./BSP/Components/Src/mt25tl01g.c **** 
 240:./BSP/Components/Src/mt25tl01g.c **** //mode=0:QSPI_INSTRUCTION_4_LINES，mode=1:QSPI_INSTRUCTION_1_LINE
 241:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_WriteEnable(QSPI_objectTypeDef *object,uint8_t mode)
 242:./BSP/Components/Src/mt25tl01g.c **** {
 942              		.loc 1 242 1
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 88
 945              		@ frame_needed = 1, uses_anonymous_args = 0
 946 0000 80B5     		push	{r7, lr}
 947              	.LCFI40:
 948              		.cfi_def_cfa_offset 8
 949              		.cfi_offset 7, -8
 950              		.cfi_offset 14, -4
 951 0002 96B0     		sub	sp, sp, #88
 952              	.LCFI41:
 953              		.cfi_def_cfa_offset 96
 954 0004 00AF     		add	r7, sp, #0
 955              	.LCFI42:
 956              		.cfi_def_cfa_register 7
 957 0006 7860     		str	r0, [r7, #4]
 958 0008 0B46     		mov	r3, r1
 959 000a FB70     		strb	r3, [r7, #3]
 243:./BSP/Components/Src/mt25tl01g.c ****     QSPI_CommandTypeDef     command;
 244:./BSP/Components/Src/mt25tl01g.c ****     QSPI_AutoPollingTypeDef config;
ARM GAS  /tmp/ccFqN9dX.s 			page 41


 245:./BSP/Components/Src/mt25tl01g.c **** 
 246:./BSP/Components/Src/mt25tl01g.c ****     /* Enable write operations */
 247:./BSP/Components/Src/mt25tl01g.c ****     command.InstructionMode   = (mode==0)?QSPI_INSTRUCTION_4_LINES:QSPI_INSTRUCTION_1_LINE;
 960              		.loc 1 247 67
 961 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 962 000e 002B     		cmp	r3, #0
 963 0010 02D1     		bne	.L30
 964              		.loc 1 247 67 is_stmt 0 discriminator 1
 965 0012 4FF44073 		mov	r3, #768
 966 0016 01E0     		b	.L31
 967              	.L30:
 968              		.loc 1 247 67 discriminator 2
 969 0018 4FF48073 		mov	r3, #256
 970              	.L31:
 971              		.loc 1 247 31 is_stmt 1 discriminator 4
 972 001c BB63     		str	r3, [r7, #56]
 248:./BSP/Components/Src/mt25tl01g.c ****     command.Instruction       = MT25TL01G_WRITE_ENABLE_CMD;
 973              		.loc 1 248 31 discriminator 4
 974 001e 0623     		movs	r3, #6
 975 0020 3B62     		str	r3, [r7, #32]
 249:./BSP/Components/Src/mt25tl01g.c ****     command.AddressMode       = QSPI_ADDRESS_NONE;
 976              		.loc 1 249 31 discriminator 4
 977 0022 0023     		movs	r3, #0
 978 0024 FB63     		str	r3, [r7, #60]
 250:./BSP/Components/Src/mt25tl01g.c ****     command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 979              		.loc 1 250 31 discriminator 4
 980 0026 0023     		movs	r3, #0
 981 0028 3B64     		str	r3, [r7, #64]
 251:./BSP/Components/Src/mt25tl01g.c ****     command.DataMode          = QSPI_DATA_NONE;
 982              		.loc 1 251 31 discriminator 4
 983 002a 0023     		movs	r3, #0
 984 002c 7B64     		str	r3, [r7, #68]
 252:./BSP/Components/Src/mt25tl01g.c ****     command.DummyCycles       = 0;
 985              		.loc 1 252 31 discriminator 4
 986 002e 0023     		movs	r3, #0
 987 0030 7B63     		str	r3, [r7, #52]
 253:./BSP/Components/Src/mt25tl01g.c ****     command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 988              		.loc 1 253 31 discriminator 4
 989 0032 0023     		movs	r3, #0
 990 0034 FB64     		str	r3, [r7, #76]
 254:./BSP/Components/Src/mt25tl01g.c ****     command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 991              		.loc 1 254 31 discriminator 4
 992 0036 0023     		movs	r3, #0
 993 0038 3B65     		str	r3, [r7, #80]
 255:./BSP/Components/Src/mt25tl01g.c ****     command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 994              		.loc 1 255 31 discriminator 4
 995 003a 0023     		movs	r3, #0
 996 003c 7B65     		str	r3, [r7, #84]
 256:./BSP/Components/Src/mt25tl01g.c **** 
 257:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_writeCmd(object,&command);
 997              		.loc 1 257 11 discriminator 4
 998 003e 7B68     		ldr	r3, [r7, #4]
 999 0040 9B6F     		ldr	r3, [r3, #120]
 1000              		.loc 1 257 5 discriminator 4
 1001 0042 07F12002 		add	r2, r7, #32
 1002 0046 1146     		mov	r1, r2
 1003 0048 7868     		ldr	r0, [r7, #4]
ARM GAS  /tmp/ccFqN9dX.s 			page 42


 1004 004a 9847     		blx	r3
 1005              	.LVL10:
 258:./BSP/Components/Src/mt25tl01g.c **** 
 259:./BSP/Components/Src/mt25tl01g.c ****     /* Configure automatic polling mode to wait for write enabling */
 260:./BSP/Components/Src/mt25tl01g.c ****     config.Match           = MT25TL01G_SR_WREN | (MT25TL01G_SR_WREN << 8);
 1006              		.loc 1 260 28 discriminator 4
 1007 004c 40F20223 		movw	r3, #514
 1008 0050 BB60     		str	r3, [r7, #8]
 261:./BSP/Components/Src/mt25tl01g.c ****     config.Mask            = MT25TL01G_SR_WREN | (MT25TL01G_SR_WREN << 8);
 1009              		.loc 1 261 28 discriminator 4
 1010 0052 40F20223 		movw	r3, #514
 1011 0056 FB60     		str	r3, [r7, #12]
 262:./BSP/Components/Src/mt25tl01g.c ****     config.MatchMode       = QSPI_MATCH_MODE_AND;
 1012              		.loc 1 262 28 discriminator 4
 1013 0058 0023     		movs	r3, #0
 1014 005a BB61     		str	r3, [r7, #24]
 263:./BSP/Components/Src/mt25tl01g.c ****     config.StatusBytesSize = 2;
 1015              		.loc 1 263 28 discriminator 4
 1016 005c 0223     		movs	r3, #2
 1017 005e 7B61     		str	r3, [r7, #20]
 264:./BSP/Components/Src/mt25tl01g.c ****     config.Interval        = 0x10;
 1018              		.loc 1 264 28 discriminator 4
 1019 0060 1023     		movs	r3, #16
 1020 0062 3B61     		str	r3, [r7, #16]
 265:./BSP/Components/Src/mt25tl01g.c ****     config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 1021              		.loc 1 265 28 discriminator 4
 1022 0064 4FF48003 		mov	r3, #4194304
 1023 0068 FB61     		str	r3, [r7, #28]
 266:./BSP/Components/Src/mt25tl01g.c **** 
 267:./BSP/Components/Src/mt25tl01g.c ****     command.Instruction    = MT25TL01G_READ_STATUS_REG_CMD;
 1024              		.loc 1 267 28 discriminator 4
 1025 006a 0523     		movs	r3, #5
 1026 006c 3B62     		str	r3, [r7, #32]
 268:./BSP/Components/Src/mt25tl01g.c ****     command.DataMode       = (mode==0)?QSPI_DATA_4_LINES:QSPI_DATA_1_LINE;
 1027              		.loc 1 268 57 discriminator 4
 1028 006e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1029 0070 002B     		cmp	r3, #0
 1030 0072 02D1     		bne	.L32
 1031              		.loc 1 268 57 is_stmt 0 discriminator 1
 1032 0074 4FF04073 		mov	r3, #50331648
 1033 0078 01E0     		b	.L33
 1034              	.L32:
 1035              		.loc 1 268 57 discriminator 2
 1036 007a 4FF08073 		mov	r3, #16777216
 1037              	.L33:
 1038              		.loc 1 268 28 is_stmt 1 discriminator 4
 1039 007e 7B64     		str	r3, [r7, #68]
 269:./BSP/Components/Src/mt25tl01g.c **** 
 270:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_autoPolling(object,&command,&config);
 1040              		.loc 1 270 11 discriminator 4
 1041 0080 7B68     		ldr	r3, [r7, #4]
 1042 0082 D3F88430 		ldr	r3, [r3, #132]
 1043              		.loc 1 270 5 discriminator 4
 1044 0086 07F10802 		add	r2, r7, #8
 1045 008a 07F12001 		add	r1, r7, #32
 1046 008e 7868     		ldr	r0, [r7, #4]
 1047 0090 9847     		blx	r3
ARM GAS  /tmp/ccFqN9dX.s 			page 43


 1048              	.LVL11:
 271:./BSP/Components/Src/mt25tl01g.c **** }
 1049              		.loc 1 271 1 discriminator 4
 1050 0092 00BF     		nop
 1051 0094 5837     		adds	r7, r7, #88
 1052              	.LCFI43:
 1053              		.cfi_def_cfa_offset 8
 1054 0096 BD46     		mov	sp, r7
 1055              	.LCFI44:
 1056              		.cfi_def_cfa_register 13
 1057              		@ sp needed
 1058 0098 80BD     		pop	{r7, pc}
 1059              		.cfi_endproc
 1060              	.LFE346:
 1062              		.section	.text.MT25TL01G_EnterQPIMode,"ax",%progbits
 1063              		.align	1
 1064              		.global	MT25TL01G_EnterQPIMode
 1065              		.syntax unified
 1066              		.thumb
 1067              		.thumb_func
 1068              		.fpu fpv5-d16
 1070              	MT25TL01G_EnterQPIMode:
 1071              	.LFB347:
 272:./BSP/Components/Src/mt25tl01g.c **** 
 273:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_EnterQPIMode(QSPI_objectTypeDef *object)
 274:./BSP/Components/Src/mt25tl01g.c **** {
 1072              		.loc 1 274 1
 1073              		.cfi_startproc
 1074              		@ args = 0, pretend = 0, frame = 64
 1075              		@ frame_needed = 1, uses_anonymous_args = 0
 1076 0000 80B5     		push	{r7, lr}
 1077              	.LCFI45:
 1078              		.cfi_def_cfa_offset 8
 1079              		.cfi_offset 7, -8
 1080              		.cfi_offset 14, -4
 1081 0002 90B0     		sub	sp, sp, #64
 1082              	.LCFI46:
 1083              		.cfi_def_cfa_offset 72
 1084 0004 00AF     		add	r7, sp, #0
 1085              	.LCFI47:
 1086              		.cfi_def_cfa_register 7
 1087 0006 7860     		str	r0, [r7, #4]
 275:./BSP/Components/Src/mt25tl01g.c ****     QSPI_CommandTypeDef command;
 276:./BSP/Components/Src/mt25tl01g.c **** 
 277:./BSP/Components/Src/mt25tl01g.c ****     command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1088              		.loc 1 277 31
 1089 0008 4FF48073 		mov	r3, #256
 1090 000c 3B62     		str	r3, [r7, #32]
 278:./BSP/Components/Src/mt25tl01g.c ****     command.Instruction       = MT25TL01G_ENTER_QUAD_CMD;
 1091              		.loc 1 278 31
 1092 000e 3523     		movs	r3, #53
 1093 0010 BB60     		str	r3, [r7, #8]
 279:./BSP/Components/Src/mt25tl01g.c ****     command.AddressMode       = QSPI_ADDRESS_NONE;
 1094              		.loc 1 279 31
 1095 0012 0023     		movs	r3, #0
 1096 0014 7B62     		str	r3, [r7, #36]
 280:./BSP/Components/Src/mt25tl01g.c ****     command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
ARM GAS  /tmp/ccFqN9dX.s 			page 44


 1097              		.loc 1 280 31
 1098 0016 0023     		movs	r3, #0
 1099 0018 BB62     		str	r3, [r7, #40]
 281:./BSP/Components/Src/mt25tl01g.c ****     command.DataMode          = QSPI_DATA_NONE;
 1100              		.loc 1 281 31
 1101 001a 0023     		movs	r3, #0
 1102 001c FB62     		str	r3, [r7, #44]
 282:./BSP/Components/Src/mt25tl01g.c ****     command.DummyCycles       = 0;
 1103              		.loc 1 282 31
 1104 001e 0023     		movs	r3, #0
 1105 0020 FB61     		str	r3, [r7, #28]
 283:./BSP/Components/Src/mt25tl01g.c ****     command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 1106              		.loc 1 283 31
 1107 0022 0023     		movs	r3, #0
 1108 0024 7B63     		str	r3, [r7, #52]
 284:./BSP/Components/Src/mt25tl01g.c ****     command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 1109              		.loc 1 284 31
 1110 0026 0023     		movs	r3, #0
 1111 0028 BB63     		str	r3, [r7, #56]
 285:./BSP/Components/Src/mt25tl01g.c ****     command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 1112              		.loc 1 285 31
 1113 002a 0023     		movs	r3, #0
 1114 002c FB63     		str	r3, [r7, #60]
 286:./BSP/Components/Src/mt25tl01g.c **** 
 287:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_writeCmd(object,&command);
 1115              		.loc 1 287 11
 1116 002e 7B68     		ldr	r3, [r7, #4]
 1117 0030 9B6F     		ldr	r3, [r3, #120]
 1118              		.loc 1 287 5
 1119 0032 07F10802 		add	r2, r7, #8
 1120 0036 1146     		mov	r1, r2
 1121 0038 7868     		ldr	r0, [r7, #4]
 1122 003a 9847     		blx	r3
 1123              	.LVL12:
 288:./BSP/Components/Src/mt25tl01g.c **** }
 1124              		.loc 1 288 1
 1125 003c 00BF     		nop
 1126 003e 4037     		adds	r7, r7, #64
 1127              	.LCFI48:
 1128              		.cfi_def_cfa_offset 8
 1129 0040 BD46     		mov	sp, r7
 1130              	.LCFI49:
 1131              		.cfi_def_cfa_register 13
 1132              		@ sp needed
 1133 0042 80BD     		pop	{r7, pc}
 1134              		.cfi_endproc
 1135              	.LFE347:
 1137              		.section	.text.MT25TL01G_ExitQPIMode,"ax",%progbits
 1138              		.align	1
 1139              		.global	MT25TL01G_ExitQPIMode
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1143              		.fpu fpv5-d16
 1145              	MT25TL01G_ExitQPIMode:
 1146              	.LFB348:
 289:./BSP/Components/Src/mt25tl01g.c **** 
ARM GAS  /tmp/ccFqN9dX.s 			page 45


 290:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_ExitQPIMode(QSPI_objectTypeDef *object)
 291:./BSP/Components/Src/mt25tl01g.c **** {
 1147              		.loc 1 291 1
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 64
 1150              		@ frame_needed = 1, uses_anonymous_args = 0
 1151 0000 80B5     		push	{r7, lr}
 1152              	.LCFI50:
 1153              		.cfi_def_cfa_offset 8
 1154              		.cfi_offset 7, -8
 1155              		.cfi_offset 14, -4
 1156 0002 90B0     		sub	sp, sp, #64
 1157              	.LCFI51:
 1158              		.cfi_def_cfa_offset 72
 1159 0004 00AF     		add	r7, sp, #0
 1160              	.LCFI52:
 1161              		.cfi_def_cfa_register 7
 1162 0006 7860     		str	r0, [r7, #4]
 292:./BSP/Components/Src/mt25tl01g.c ****     QSPI_CommandTypeDef command;
 293:./BSP/Components/Src/mt25tl01g.c **** 
 294:./BSP/Components/Src/mt25tl01g.c ****     command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1163              		.loc 1 294 31
 1164 0008 4FF48073 		mov	r3, #256
 1165 000c 3B62     		str	r3, [r7, #32]
 295:./BSP/Components/Src/mt25tl01g.c ****     command.Instruction       = MT25TL01G_EXIT_QUAD_CMD;
 1166              		.loc 1 295 31
 1167 000e F523     		movs	r3, #245
 1168 0010 BB60     		str	r3, [r7, #8]
 296:./BSP/Components/Src/mt25tl01g.c ****     command.AddressMode       = QSPI_ADDRESS_NONE;
 1169              		.loc 1 296 31
 1170 0012 0023     		movs	r3, #0
 1171 0014 7B62     		str	r3, [r7, #36]
 297:./BSP/Components/Src/mt25tl01g.c ****     command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 1172              		.loc 1 297 31
 1173 0016 0023     		movs	r3, #0
 1174 0018 BB62     		str	r3, [r7, #40]
 298:./BSP/Components/Src/mt25tl01g.c ****     command.DataMode          = QSPI_DATA_NONE;
 1175              		.loc 1 298 31
 1176 001a 0023     		movs	r3, #0
 1177 001c FB62     		str	r3, [r7, #44]
 299:./BSP/Components/Src/mt25tl01g.c ****     command.DummyCycles       = 0;
 1178              		.loc 1 299 31
 1179 001e 0023     		movs	r3, #0
 1180 0020 FB61     		str	r3, [r7, #28]
 300:./BSP/Components/Src/mt25tl01g.c ****     command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 1181              		.loc 1 300 31
 1182 0022 0023     		movs	r3, #0
 1183 0024 7B63     		str	r3, [r7, #52]
 301:./BSP/Components/Src/mt25tl01g.c ****     command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 1184              		.loc 1 301 31
 1185 0026 0023     		movs	r3, #0
 1186 0028 BB63     		str	r3, [r7, #56]
 302:./BSP/Components/Src/mt25tl01g.c ****     command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 1187              		.loc 1 302 31
 1188 002a 0023     		movs	r3, #0
 1189 002c FB63     		str	r3, [r7, #60]
 303:./BSP/Components/Src/mt25tl01g.c **** 
ARM GAS  /tmp/ccFqN9dX.s 			page 46


 304:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_writeCmd(object,&command);
 1190              		.loc 1 304 11
 1191 002e 7B68     		ldr	r3, [r7, #4]
 1192 0030 9B6F     		ldr	r3, [r3, #120]
 1193              		.loc 1 304 5
 1194 0032 07F10802 		add	r2, r7, #8
 1195 0036 1146     		mov	r1, r2
 1196 0038 7868     		ldr	r0, [r7, #4]
 1197 003a 9847     		blx	r3
 1198              	.LVL13:
 305:./BSP/Components/Src/mt25tl01g.c **** }
 1199              		.loc 1 305 1
 1200 003c 00BF     		nop
 1201 003e 4037     		adds	r7, r7, #64
 1202              	.LCFI53:
 1203              		.cfi_def_cfa_offset 8
 1204 0040 BD46     		mov	sp, r7
 1205              	.LCFI54:
 1206              		.cfi_def_cfa_register 13
 1207              		@ sp needed
 1208 0042 80BD     		pop	{r7, pc}
 1209              		.cfi_endproc
 1210              	.LFE348:
 1212              		.section	.text.MT25TL01G_EnableMemoryMappedModeSTR,"ax",%progbits
 1213              		.align	1
 1214              		.global	MT25TL01G_EnableMemoryMappedModeSTR
 1215              		.syntax unified
 1216              		.thumb
 1217              		.thumb_func
 1218              		.fpu fpv5-d16
 1220              	MT25TL01G_EnableMemoryMappedModeSTR:
 1221              	.LFB349:
 306:./BSP/Components/Src/mt25tl01g.c **** 
 307:./BSP/Components/Src/mt25tl01g.c **** /*
 308:./BSP/Components/Src/mt25tl01g.c **** ********************************************************************************
 309:./BSP/Components/Src/mt25tl01g.c **** *   mode 0  =   SPI_MODE
 310:./BSP/Components/Src/mt25tl01g.c **** *   mode 1  =   SPI_2IO_MODE
 311:./BSP/Components/Src/mt25tl01g.c **** *   mode 2  =   SPI_4IO_MODE
 312:./BSP/Components/Src/mt25tl01g.c **** *   mode 3  =   QPI_MODE
 313:./BSP/Components/Src/mt25tl01g.c **** ********************************************************************************
 314:./BSP/Components/Src/mt25tl01g.c **** */
 315:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_EnableMemoryMappedModeSTR(QSPI_objectTypeDef *object,uint8_t mode)
 316:./BSP/Components/Src/mt25tl01g.c **** {
 1222              		.loc 1 316 1
 1223              		.cfi_startproc
 1224              		@ args = 0, pretend = 0, frame = 72
 1225              		@ frame_needed = 1, uses_anonymous_args = 0
 1226 0000 80B5     		push	{r7, lr}
 1227              	.LCFI55:
 1228              		.cfi_def_cfa_offset 8
 1229              		.cfi_offset 7, -8
 1230              		.cfi_offset 14, -4
 1231 0002 92B0     		sub	sp, sp, #72
 1232              	.LCFI56:
 1233              		.cfi_def_cfa_offset 80
 1234 0004 00AF     		add	r7, sp, #0
 1235              	.LCFI57:
ARM GAS  /tmp/ccFqN9dX.s 			page 47


 1236              		.cfi_def_cfa_register 7
 1237 0006 7860     		str	r0, [r7, #4]
 1238 0008 0B46     		mov	r3, r1
 1239 000a FB70     		strb	r3, [r7, #3]
 317:./BSP/Components/Src/mt25tl01g.c ****     QSPI_CommandTypeDef      command;
 318:./BSP/Components/Src/mt25tl01g.c ****     QSPI_MemoryMappedTypeDef mem_mapped_cfg;
 319:./BSP/Components/Src/mt25tl01g.c ****     switch(mode)
 1240              		.loc 1 319 5
 1241 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1242 000e 032B     		cmp	r3, #3
 1243 0010 3AD8     		bhi	.L37
 1244 0012 01A2     		adr	r2, .L39
 1245 0014 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1246              		.p2align 2
 1247              	.L39:
 1248 0018 29000000 		.word	.L42+1
 1249 001c 41000000 		.word	.L41+1
 1250 0020 59000000 		.word	.L40+1
 1251 0024 71000000 		.word	.L38+1
 1252              		.p2align 1
 1253              	.L42:
 320:./BSP/Components/Src/mt25tl01g.c ****     {
 321:./BSP/Components/Src/mt25tl01g.c ****         case 0:     /* 1-1-1 read commands */
 322:./BSP/Components/Src/mt25tl01g.c ****             command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1254              		.loc 1 322 39
 1255 0028 4FF48073 		mov	r3, #256
 1256 002c BB62     		str	r3, [r7, #40]
 323:./BSP/Components/Src/mt25tl01g.c ****             command.Instruction       = MT25TL01G_FAST_READ_4_BYTE_ADDR_CMD;
 1257              		.loc 1 323 39
 1258 002e 0C23     		movs	r3, #12
 1259 0030 3B61     		str	r3, [r7, #16]
 324:./BSP/Components/Src/mt25tl01g.c ****             command.AddressMode       = QSPI_ADDRESS_1_LINE;
 1260              		.loc 1 324 39
 1261 0032 4FF48063 		mov	r3, #1024
 1262 0036 FB62     		str	r3, [r7, #44]
 325:./BSP/Components/Src/mt25tl01g.c ****             command.DataMode          = QSPI_DATA_1_LINE;
 1263              		.loc 1 325 39
 1264 0038 4FF08073 		mov	r3, #16777216
 1265 003c 7B63     		str	r3, [r7, #52]
 326:./BSP/Components/Src/mt25tl01g.c ****             break;
 1266              		.loc 1 326 13
 1267 003e 23E0     		b	.L37
 1268              	.L41:
 327:./BSP/Components/Src/mt25tl01g.c **** 
 328:./BSP/Components/Src/mt25tl01g.c ****         case 1:     /* 1-2-2 read commands */
 329:./BSP/Components/Src/mt25tl01g.c **** 
 330:./BSP/Components/Src/mt25tl01g.c ****             command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1269              		.loc 1 330 39
 1270 0040 4FF48073 		mov	r3, #256
 1271 0044 BB62     		str	r3, [r7, #40]
 331:./BSP/Components/Src/mt25tl01g.c ****             command.Instruction       = MT25TL01G_DUAL_INOUT_FAST_READ_4_BYTE_ADDR_CMD;
 1272              		.loc 1 331 39
 1273 0046 BC23     		movs	r3, #188
 1274 0048 3B61     		str	r3, [r7, #16]
 332:./BSP/Components/Src/mt25tl01g.c ****             command.AddressMode       = QSPI_ADDRESS_2_LINES;
 1275              		.loc 1 332 39
 1276 004a 4FF40063 		mov	r3, #2048
ARM GAS  /tmp/ccFqN9dX.s 			page 48


 1277 004e FB62     		str	r3, [r7, #44]
 333:./BSP/Components/Src/mt25tl01g.c ****             command.DataMode          = QSPI_DATA_2_LINES;
 1278              		.loc 1 333 39
 1279 0050 4FF00073 		mov	r3, #33554432
 1280 0054 7B63     		str	r3, [r7, #52]
 334:./BSP/Components/Src/mt25tl01g.c ****             break;
 1281              		.loc 1 334 13
 1282 0056 17E0     		b	.L37
 1283              	.L40:
 335:./BSP/Components/Src/mt25tl01g.c **** 
 336:./BSP/Components/Src/mt25tl01g.c ****         case 2:     /* 1-4-4 read commands */
 337:./BSP/Components/Src/mt25tl01g.c **** 
 338:./BSP/Components/Src/mt25tl01g.c ****             command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1284              		.loc 1 338 39
 1285 0058 4FF48073 		mov	r3, #256
 1286 005c BB62     		str	r3, [r7, #40]
 339:./BSP/Components/Src/mt25tl01g.c ****             command.Instruction       = MT25TL01G_QUAD_INOUT_FAST_READ_4_BYTE_ADDR_CMD;
 1287              		.loc 1 339 39
 1288 005e EC23     		movs	r3, #236
 1289 0060 3B61     		str	r3, [r7, #16]
 340:./BSP/Components/Src/mt25tl01g.c ****             command.AddressMode       = QSPI_ADDRESS_4_LINES;
 1290              		.loc 1 340 39
 1291 0062 4FF44063 		mov	r3, #3072
 1292 0066 FB62     		str	r3, [r7, #44]
 341:./BSP/Components/Src/mt25tl01g.c ****             command.DataMode          = QSPI_DATA_4_LINES;
 1293              		.loc 1 341 39
 1294 0068 4FF04073 		mov	r3, #50331648
 1295 006c 7B63     		str	r3, [r7, #52]
 342:./BSP/Components/Src/mt25tl01g.c ****             break;
 1296              		.loc 1 342 13
 1297 006e 0BE0     		b	.L37
 1298              	.L38:
 343:./BSP/Components/Src/mt25tl01g.c **** 
 344:./BSP/Components/Src/mt25tl01g.c ****         case 3:     /* 4-4-4 commands */
 345:./BSP/Components/Src/mt25tl01g.c ****             command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 1299              		.loc 1 345 39
 1300 0070 4FF44073 		mov	r3, #768
 1301 0074 BB62     		str	r3, [r7, #40]
 346:./BSP/Components/Src/mt25tl01g.c ****             command.Instruction       = MT25TL01G_QUAD_INOUT_FAST_READ_CMD;
 1302              		.loc 1 346 39
 1303 0076 EB23     		movs	r3, #235
 1304 0078 3B61     		str	r3, [r7, #16]
 347:./BSP/Components/Src/mt25tl01g.c ****             command.AddressMode       = QSPI_ADDRESS_4_LINES;
 1305              		.loc 1 347 39
 1306 007a 4FF44063 		mov	r3, #3072
 1307 007e FB62     		str	r3, [r7, #44]
 348:./BSP/Components/Src/mt25tl01g.c ****             command.DataMode          = QSPI_DATA_4_LINES;
 1308              		.loc 1 348 39
 1309 0080 4FF04073 		mov	r3, #50331648
 1310 0084 7B63     		str	r3, [r7, #52]
 349:./BSP/Components/Src/mt25tl01g.c ****             break;
 1311              		.loc 1 349 13
 1312 0086 00BF     		nop
 1313              	.L37:
 350:./BSP/Components/Src/mt25tl01g.c ****     }
 351:./BSP/Components/Src/mt25tl01g.c ****     /* Configure the command for the read instruction */
 352:./BSP/Components/Src/mt25tl01g.c ****     command.DummyCycles       = MT25TL01G_DUMMY_CYCLES_READ;
ARM GAS  /tmp/ccFqN9dX.s 			page 49


 1314              		.loc 1 352 31
 1315 0088 0823     		movs	r3, #8
 1316 008a 7B62     		str	r3, [r7, #36]
 353:./BSP/Components/Src/mt25tl01g.c ****     command.AddressSize       = QSPI_ADDRESS_32_BITS;
 1317              		.loc 1 353 31
 1318 008c 4FF44053 		mov	r3, #12288
 1319 0090 FB61     		str	r3, [r7, #28]
 354:./BSP/Components/Src/mt25tl01g.c ****     command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 1320              		.loc 1 354 31
 1321 0092 0023     		movs	r3, #0
 1322 0094 3B63     		str	r3, [r7, #48]
 355:./BSP/Components/Src/mt25tl01g.c ****     command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 1323              		.loc 1 355 31
 1324 0096 0023     		movs	r3, #0
 1325 0098 FB63     		str	r3, [r7, #60]
 356:./BSP/Components/Src/mt25tl01g.c ****     command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 1326              		.loc 1 356 31
 1327 009a 0023     		movs	r3, #0
 1328 009c 3B64     		str	r3, [r7, #64]
 357:./BSP/Components/Src/mt25tl01g.c ****     command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 1329              		.loc 1 357 31
 1330 009e 0023     		movs	r3, #0
 1331 00a0 7B64     		str	r3, [r7, #68]
 358:./BSP/Components/Src/mt25tl01g.c **** 
 359:./BSP/Components/Src/mt25tl01g.c ****     /* Configure the memory mapped mode */
 360:./BSP/Components/Src/mt25tl01g.c ****     mem_mapped_cfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 1332              		.loc 1 360 38
 1333 00a2 0023     		movs	r3, #0
 1334 00a4 FB60     		str	r3, [r7, #12]
 361:./BSP/Components/Src/mt25tl01g.c ****     mem_mapped_cfg.TimeOutPeriod     = 0;
 1335              		.loc 1 361 38
 1336 00a6 0023     		movs	r3, #0
 1337 00a8 BB60     		str	r3, [r7, #8]
 362:./BSP/Components/Src/mt25tl01g.c **** 
 363:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_memoryMapped(object,&command,&mem_mapped_cfg);
 1338              		.loc 1 363 11
 1339 00aa 7B68     		ldr	r3, [r7, #4]
 1340 00ac D3F88830 		ldr	r3, [r3, #136]
 1341              		.loc 1 363 5
 1342 00b0 07F10802 		add	r2, r7, #8
 1343 00b4 07F11001 		add	r1, r7, #16
 1344 00b8 7868     		ldr	r0, [r7, #4]
 1345 00ba 9847     		blx	r3
 1346              	.LVL14:
 364:./BSP/Components/Src/mt25tl01g.c **** }
 1347              		.loc 1 364 1
 1348 00bc 00BF     		nop
 1349 00be 4837     		adds	r7, r7, #72
 1350              	.LCFI58:
 1351              		.cfi_def_cfa_offset 8
 1352 00c0 BD46     		mov	sp, r7
 1353              	.LCFI59:
 1354              		.cfi_def_cfa_register 13
 1355              		@ sp needed
 1356 00c2 80BD     		pop	{r7, pc}
 1357              		.cfi_endproc
 1358              	.LFE349:
ARM GAS  /tmp/ccFqN9dX.s 			page 50


 1360              		.section	.text.MT25TL01G_EnableMemoryMappedModeDTR,"ax",%progbits
 1361              		.align	1
 1362              		.global	MT25TL01G_EnableMemoryMappedModeDTR
 1363              		.syntax unified
 1364              		.thumb
 1365              		.thumb_func
 1366              		.fpu fpv5-d16
 1368              	MT25TL01G_EnableMemoryMappedModeDTR:
 1369              	.LFB350:
 365:./BSP/Components/Src/mt25tl01g.c **** 
 366:./BSP/Components/Src/mt25tl01g.c **** /*
 367:./BSP/Components/Src/mt25tl01g.c **** ********************************************************************************
 368:./BSP/Components/Src/mt25tl01g.c **** *   mode 0  =   SPI_MODE
 369:./BSP/Components/Src/mt25tl01g.c **** *   mode 1  =   SPI_2IO_MODE
 370:./BSP/Components/Src/mt25tl01g.c **** *   mode 2  =   SPI_4IO_MODE
 371:./BSP/Components/Src/mt25tl01g.c **** *   mode 3  =   QPI_MODE
 372:./BSP/Components/Src/mt25tl01g.c **** ********************************************************************************
 373:./BSP/Components/Src/mt25tl01g.c **** */
 374:./BSP/Components/Src/mt25tl01g.c **** void MT25TL01G_EnableMemoryMappedModeDTR(QSPI_objectTypeDef *object,uint8_t mode)
 375:./BSP/Components/Src/mt25tl01g.c **** {
 1370              		.loc 1 375 1
 1371              		.cfi_startproc
 1372              		@ args = 0, pretend = 0, frame = 72
 1373              		@ frame_needed = 1, uses_anonymous_args = 0
 1374 0000 80B5     		push	{r7, lr}
 1375              	.LCFI60:
 1376              		.cfi_def_cfa_offset 8
 1377              		.cfi_offset 7, -8
 1378              		.cfi_offset 14, -4
 1379 0002 92B0     		sub	sp, sp, #72
 1380              	.LCFI61:
 1381              		.cfi_def_cfa_offset 80
 1382 0004 00AF     		add	r7, sp, #0
 1383              	.LCFI62:
 1384              		.cfi_def_cfa_register 7
 1385 0006 7860     		str	r0, [r7, #4]
 1386 0008 0B46     		mov	r3, r1
 1387 000a FB70     		strb	r3, [r7, #3]
 376:./BSP/Components/Src/mt25tl01g.c ****     QSPI_CommandTypeDef      command;
 377:./BSP/Components/Src/mt25tl01g.c ****     QSPI_MemoryMappedTypeDef mem_mapped_cfg;
 378:./BSP/Components/Src/mt25tl01g.c ****     switch(mode)
 1388              		.loc 1 378 5
 1389 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1390 000e 032B     		cmp	r3, #3
 1391 0010 3AD8     		bhi	.L44
 1392 0012 01A2     		adr	r2, .L46
 1393 0014 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1394              		.p2align 2
 1395              	.L46:
 1396 0018 29000000 		.word	.L49+1
 1397 001c 41000000 		.word	.L48+1
 1398 0020 59000000 		.word	.L47+1
 1399 0024 71000000 		.word	.L45+1
 1400              		.p2align 1
 1401              	.L49:
 379:./BSP/Components/Src/mt25tl01g.c ****     {
 380:./BSP/Components/Src/mt25tl01g.c ****         case 0:                /* 1-1-1 commands, Power on H/W default setting */
ARM GAS  /tmp/ccFqN9dX.s 			page 51


 381:./BSP/Components/Src/mt25tl01g.c ****             command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1402              		.loc 1 381 39
 1403 0028 4FF48073 		mov	r3, #256
 1404 002c BB62     		str	r3, [r7, #40]
 382:./BSP/Components/Src/mt25tl01g.c ****             command.Instruction       = MT25TL01G_FAST_READ_4_BYTE_DTR_CMD;
 1405              		.loc 1 382 39
 1406 002e 0E23     		movs	r3, #14
 1407 0030 3B61     		str	r3, [r7, #16]
 383:./BSP/Components/Src/mt25tl01g.c ****             command.AddressMode       = QSPI_ADDRESS_1_LINE;
 1408              		.loc 1 383 39
 1409 0032 4FF48063 		mov	r3, #1024
 1410 0036 FB62     		str	r3, [r7, #44]
 384:./BSP/Components/Src/mt25tl01g.c ****             command.DataMode          = QSPI_DATA_1_LINE;
 1411              		.loc 1 384 39
 1412 0038 4FF08073 		mov	r3, #16777216
 1413 003c 7B63     		str	r3, [r7, #52]
 385:./BSP/Components/Src/mt25tl01g.c ****             break;
 1414              		.loc 1 385 13
 1415 003e 23E0     		b	.L44
 1416              	.L48:
 386:./BSP/Components/Src/mt25tl01g.c **** 
 387:./BSP/Components/Src/mt25tl01g.c ****         case 1:           /* 1-1-2 read commands */
 388:./BSP/Components/Src/mt25tl01g.c ****             command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1417              		.loc 1 388 39
 1418 0040 4FF48073 		mov	r3, #256
 1419 0044 BB62     		str	r3, [r7, #40]
 389:./BSP/Components/Src/mt25tl01g.c ****             command.Instruction       = MT25TL01G_DUAL_OUT_FAST_READ_DTR_CMD;
 1420              		.loc 1 389 39
 1421 0046 3D23     		movs	r3, #61
 1422 0048 3B61     		str	r3, [r7, #16]
 390:./BSP/Components/Src/mt25tl01g.c ****             command.AddressMode       = QSPI_ADDRESS_1_LINE;
 1423              		.loc 1 390 39
 1424 004a 4FF48063 		mov	r3, #1024
 1425 004e FB62     		str	r3, [r7, #44]
 391:./BSP/Components/Src/mt25tl01g.c ****             command.DataMode          = QSPI_DATA_2_LINES;
 1426              		.loc 1 391 39
 1427 0050 4FF00073 		mov	r3, #33554432
 1428 0054 7B63     		str	r3, [r7, #52]
 392:./BSP/Components/Src/mt25tl01g.c ****         break;
 1429              		.loc 1 392 9
 1430 0056 17E0     		b	.L44
 1431              	.L47:
 393:./BSP/Components/Src/mt25tl01g.c **** 
 394:./BSP/Components/Src/mt25tl01g.c ****         case 2:             /* 1-4-4 read commands */
 395:./BSP/Components/Src/mt25tl01g.c ****             command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 1432              		.loc 1 395 39
 1433 0058 4FF48073 		mov	r3, #256
 1434 005c BB62     		str	r3, [r7, #40]
 396:./BSP/Components/Src/mt25tl01g.c ****             command.Instruction       = MT25TL01G_QUAD_INOUT_FAST_READ_4_BYTE_DTR_CMD;
 1435              		.loc 1 396 39
 1436 005e EE23     		movs	r3, #238
 1437 0060 3B61     		str	r3, [r7, #16]
 397:./BSP/Components/Src/mt25tl01g.c ****             command.AddressMode       = QSPI_ADDRESS_4_LINES;
 1438              		.loc 1 397 39
 1439 0062 4FF44063 		mov	r3, #3072
 1440 0066 FB62     		str	r3, [r7, #44]
 398:./BSP/Components/Src/mt25tl01g.c ****             command.DataMode          = QSPI_DATA_4_LINES;
ARM GAS  /tmp/ccFqN9dX.s 			page 52


 1441              		.loc 1 398 39
 1442 0068 4FF04073 		mov	r3, #50331648
 1443 006c 7B63     		str	r3, [r7, #52]
 399:./BSP/Components/Src/mt25tl01g.c ****             break;
 1444              		.loc 1 399 13
 1445 006e 0BE0     		b	.L44
 1446              	.L45:
 400:./BSP/Components/Src/mt25tl01g.c **** 
 401:./BSP/Components/Src/mt25tl01g.c ****         case 3:                 /* 4-4-4 commands */
 402:./BSP/Components/Src/mt25tl01g.c ****             command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 1447              		.loc 1 402 39
 1448 0070 4FF44073 		mov	r3, #768
 1449 0074 BB62     		str	r3, [r7, #40]
 403:./BSP/Components/Src/mt25tl01g.c ****             command.Instruction       = MT25TL01G_QUAD_INOUT_FAST_READ_DTR_CMD;
 1450              		.loc 1 403 39
 1451 0076 ED23     		movs	r3, #237
 1452 0078 3B61     		str	r3, [r7, #16]
 404:./BSP/Components/Src/mt25tl01g.c ****             command.AddressMode       = QSPI_ADDRESS_4_LINES;
 1453              		.loc 1 404 39
 1454 007a 4FF44063 		mov	r3, #3072
 1455 007e FB62     		str	r3, [r7, #44]
 405:./BSP/Components/Src/mt25tl01g.c ****             command.DataMode          = QSPI_DATA_4_LINES;
 1456              		.loc 1 405 39
 1457 0080 4FF04073 		mov	r3, #50331648
 1458 0084 7B63     		str	r3, [r7, #52]
 406:./BSP/Components/Src/mt25tl01g.c ****             break;
 1459              		.loc 1 406 13
 1460 0086 00BF     		nop
 1461              	.L44:
 407:./BSP/Components/Src/mt25tl01g.c ****     }
 408:./BSP/Components/Src/mt25tl01g.c ****     /* Configure the command for the read instruction */
 409:./BSP/Components/Src/mt25tl01g.c ****     command.AddressSize       = QSPI_ADDRESS_32_BITS;
 1462              		.loc 1 409 31
 1463 0088 4FF44053 		mov	r3, #12288
 1464 008c FB61     		str	r3, [r7, #28]
 410:./BSP/Components/Src/mt25tl01g.c ****     command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 1465              		.loc 1 410 31
 1466 008e 0023     		movs	r3, #0
 1467 0090 3B63     		str	r3, [r7, #48]
 411:./BSP/Components/Src/mt25tl01g.c ****     command.DummyCycles       = MT25TL01G_DUMMY_CYCLES_READ_QUAD_DTR;
 1468              		.loc 1 411 31
 1469 0092 0823     		movs	r3, #8
 1470 0094 7B62     		str	r3, [r7, #36]
 412:./BSP/Components/Src/mt25tl01g.c ****     command.DdrMode           = QSPI_DDR_MODE_ENABLE;
 1471              		.loc 1 412 31
 1472 0096 4FF00043 		mov	r3, #-2147483648
 1473 009a FB63     		str	r3, [r7, #60]
 413:./BSP/Components/Src/mt25tl01g.c ****     command.DdrHoldHalfCycle  = QSPI_DDR_HHC_HALF_CLK_DELAY;
 1474              		.loc 1 413 31
 1475 009c 4FF08043 		mov	r3, #1073741824
 1476 00a0 3B64     		str	r3, [r7, #64]
 414:./BSP/Components/Src/mt25tl01g.c ****     command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 1477              		.loc 1 414 31
 1478 00a2 0023     		movs	r3, #0
 1479 00a4 7B64     		str	r3, [r7, #68]
 415:./BSP/Components/Src/mt25tl01g.c **** 
 416:./BSP/Components/Src/mt25tl01g.c ****     /* Configure the memory mapped mode */
ARM GAS  /tmp/ccFqN9dX.s 			page 53


 417:./BSP/Components/Src/mt25tl01g.c ****     mem_mapped_cfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 1480              		.loc 1 417 38
 1481 00a6 0023     		movs	r3, #0
 1482 00a8 FB60     		str	r3, [r7, #12]
 418:./BSP/Components/Src/mt25tl01g.c ****     mem_mapped_cfg.TimeOutPeriod     = 0;
 1483              		.loc 1 418 38
 1484 00aa 0023     		movs	r3, #0
 1485 00ac BB60     		str	r3, [r7, #8]
 419:./BSP/Components/Src/mt25tl01g.c **** 
 420:./BSP/Components/Src/mt25tl01g.c ****     object->qspi_memoryMapped(object,&command,&mem_mapped_cfg);
 1486              		.loc 1 420 11
 1487 00ae 7B68     		ldr	r3, [r7, #4]
 1488 00b0 D3F88830 		ldr	r3, [r3, #136]
 1489              		.loc 1 420 5
 1490 00b4 07F10802 		add	r2, r7, #8
 1491 00b8 07F11001 		add	r1, r7, #16
 1492 00bc 7868     		ldr	r0, [r7, #4]
 1493 00be 9847     		blx	r3
 1494              	.LVL15:
 421:./BSP/Components/Src/mt25tl01g.c **** }...
 1495              		.loc 1 421 1
 1496 00c0 00BF     		nop
 1497 00c2 4837     		adds	r7, r7, #72
 1498              	.LCFI63:
 1499              		.cfi_def_cfa_offset 8
 1500 00c4 BD46     		mov	sp, r7
 1501              	.LCFI64:
 1502              		.cfi_def_cfa_register 13
 1503              		@ sp needed
 1504 00c6 80BD     		pop	{r7, pc}
 1505              		.cfi_endproc
 1506              	.LFE350:
 1508              		.text
 1509              	.Letext0:
 1510              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1511              		.file 4 "./Libraries/CMSIS/Core/Include/core_cm7.h"
 1512              		.file 5 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 1513              		.file 6 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h747xx.h"
 1514              		.file 7 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1515              		.file 8 "/usr/include/newlib/sys/_types.h"
 1516              		.file 9 "/usr/include/newlib/sys/reent.h"
 1517              		.file 10 "/usr/include/newlib/sys/lock.h"
 1518              		.file 11 "/usr/include/newlib/math.h"
 1519              		.file 12 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1520              		.file 13 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 1521              		.file 14 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 1522              		.file 15 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_qspi.h"
 1523              		.file 16 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1524              		.file 17 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1525              		.file 18 "/usr/include/newlib/stdlib.h"
 1526              		.file 19 "./BSP/Components/Src/../../Hardware/Inc/qspi.h"
ARM GAS  /tmp/ccFqN9dX.s 			page 54


DEFINED SYMBOLS
                            *ABS*:0000000000000000 mt25tl01g.c
                            *COM*:0000000000000004 qspi_object
     /tmp/ccFqN9dX.s:22     .data.qspi_attr:0000000000000000 qspi_attr
     /tmp/ccFqN9dX.s:19     .data.qspi_attr:0000000000000000 $d
     /tmp/ccFqN9dX.s:33     .text.mt25tl01g_Init:0000000000000000 $t
     /tmp/ccFqN9dX.s:41     .text.mt25tl01g_Init:0000000000000000 mt25tl01g_Init
     /tmp/ccFqN9dX.s:658    .text.MT25TL01G_ResetEnable:0000000000000000 MT25TL01G_ResetEnable
     /tmp/ccFqN9dX.s:745    .text.MT25TL01G_ResetMemory:0000000000000000 MT25TL01G_ResetMemory
     /tmp/ccFqN9dX.s:832    .text.MT25TL01G_AutoPollingMemReady:0000000000000000 MT25TL01G_AutoPollingMemReady
     /tmp/ccFqN9dX.s:563    .text.MT25TL01G_Enter4BytesAddressMode:0000000000000000 MT25TL01G_Enter4BytesAddressMode
     /tmp/ccFqN9dX.s:372    .text.MT25TL01G_DummyCyclesCfg:0000000000000000 MT25TL01G_DummyCyclesCfg
     /tmp/ccFqN9dX.s:1145   .text.MT25TL01G_ExitQPIMode:0000000000000000 MT25TL01G_ExitQPIMode
     /tmp/ccFqN9dX.s:1070   .text.MT25TL01G_EnterQPIMode:0000000000000000 MT25TL01G_EnterQPIMode
     /tmp/ccFqN9dX.s:500    .text.MT25TL01G_EnableMemoryMappedMode:0000000000000000 MT25TL01G_EnableMemoryMappedMode
     /tmp/ccFqN9dX.s:192    .text.mt25tl01g_Init:00000000000000d4 $d
     /tmp/ccFqN9dX.s:198    .text.MT25TL01G_WriteBuffer:0000000000000000 $t
     /tmp/ccFqN9dX.s:205    .text.MT25TL01G_WriteBuffer:0000000000000000 MT25TL01G_WriteBuffer
     /tmp/ccFqN9dX.s:940    .text.MT25TL01G_WriteEnable:0000000000000000 MT25TL01G_WriteEnable
     /tmp/ccFqN9dX.s:360    .text.MT25TL01G_WriteBuffer:00000000000000e0 $d
     /tmp/ccFqN9dX.s:365    .text.MT25TL01G_DummyCyclesCfg:0000000000000000 $t
     /tmp/ccFqN9dX.s:488    .text.MT25TL01G_DummyCyclesCfg:0000000000000098 $d
     /tmp/ccFqN9dX.s:493    .text.MT25TL01G_EnableMemoryMappedMode:0000000000000000 $t
     /tmp/ccFqN9dX.s:1220   .text.MT25TL01G_EnableMemoryMappedModeSTR:0000000000000000 MT25TL01G_EnableMemoryMappedModeSTR
     /tmp/ccFqN9dX.s:1368   .text.MT25TL01G_EnableMemoryMappedModeDTR:0000000000000000 MT25TL01G_EnableMemoryMappedModeDTR
     /tmp/ccFqN9dX.s:556    .text.MT25TL01G_Enter4BytesAddressMode:0000000000000000 $t
     /tmp/ccFqN9dX.s:651    .text.MT25TL01G_ResetEnable:0000000000000000 $t
     /tmp/ccFqN9dX.s:738    .text.MT25TL01G_ResetMemory:0000000000000000 $t
     /tmp/ccFqN9dX.s:825    .text.MT25TL01G_AutoPollingMemReady:0000000000000000 $t
     /tmp/ccFqN9dX.s:933    .text.MT25TL01G_WriteEnable:0000000000000000 $t
     /tmp/ccFqN9dX.s:1063   .text.MT25TL01G_EnterQPIMode:0000000000000000 $t
     /tmp/ccFqN9dX.s:1138   .text.MT25TL01G_ExitQPIMode:0000000000000000 $t
     /tmp/ccFqN9dX.s:1213   .text.MT25TL01G_EnableMemoryMappedModeSTR:0000000000000000 $t
     /tmp/ccFqN9dX.s:1248   .text.MT25TL01G_EnableMemoryMappedModeSTR:0000000000000018 $d
     /tmp/ccFqN9dX.s:1252   .text.MT25TL01G_EnableMemoryMappedModeSTR:0000000000000028 $t
     /tmp/ccFqN9dX.s:1361   .text.MT25TL01G_EnableMemoryMappedModeDTR:0000000000000000 $t
     /tmp/ccFqN9dX.s:1396   .text.MT25TL01G_EnableMemoryMappedModeDTR:0000000000000018 $d
     /tmp/ccFqN9dX.s:1400   .text.MT25TL01G_EnableMemoryMappedModeDTR:0000000000000028 $t

UNDEFINED SYMBOLS
QSPI_object_Init
memset
