// Seed: 3433825219
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = -1;
  id_6(
      .id_0(1),
      .id_1(-1),
      .id_2(id_5),
      .id_3(-1),
      .id_4((id_7 | id_3)),
      .id_5(id_7),
      .id_6(id_7),
      .id_7(id_2),
      .id_8(1),
      .id_9(-1'b0),
      .id_10(-1),
      .id_11(-1),
      .id_12(1),
      .id_13(id_4),
      .id_14(id_2),
      .id_15(1),
      .id_16(),
      .id_17(id_7),
      .id_18(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial if (1) id_2 <= #1 -1;
  assign id_3 = id_5;
  wire id_7, id_8, id_9;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_8,
      id_9
  );
endmodule
