# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Thu Feb 17 11:47:48 2011
# 
# Allegro PCB Router v16-3-85 made 2009/11/03 at 11:55:32
# Running on: uranus, OS Version: WindowsNT 6.1.7600, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Batch File Name: pasde.do
# Did File Name: F:/TDP4/TRUNK/CIRCUIT/s08/allegro/specctra.did
# Current time = Thu Feb 17 11:47:48 2011
# PCB F:/TDP4/TRUNK/CIRCUIT/s08/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-2090.0000 ylo=-1380.0000 xhi=2090.0000 yhi=1265.0000
# Total 8 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 17, Images Processed 25, Padstacks Processed 8
# Nets Processed 48, Net Terminals 129
# PCB Area=8740000.000  EIC=10  Area/EIC=874000.000  SMDs=11
# Total Pin Count: 152
# Signal Connections Created 81
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 81
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 98681.8400 Horizontal 72554.6410 Vertical 26127.1990
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 98681.8400 Horizontal 71002.5400 Vertical 27679.3000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Adraen/AppData/Local/Temp/#Taaaaaf04364.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Thu Feb 17 11:47:52 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 81
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 98681.8400 Horizontal 72554.6410 Vertical 26127.1990
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 98681.8400 Horizontal 71002.5400 Vertical 27679.3000
# Attempts 2 Successes 2 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 79
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    2.47
# Manhattan Length 98681.8400 Horizontal 72554.6410 Vertical 26127.1990
# Routed Length 510.0000 Horizontal 356.0000 Vertical 154.0000
# Ratio Actual / Manhattan   0.0052
# Unconnected Length 98325.8400 Horizontal 70646.5400 Vertical 27679.3000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Bus successful, 2 of 2 wires routed.
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Thu Feb 17 11:47:52 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 79
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    2.47
# Manhattan Length 98681.8400 Horizontal 72554.6410 Vertical 26127.1990
# Routed Length 510.0000 Horizontal 356.0000 Vertical 154.0000
# Ratio Actual / Manhattan   0.0052
# Unconnected Length 98325.8400 Horizontal 70646.5400 Vertical 27679.3000
# Start Route Pass 1 of 25
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 33 (Cross: 33, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 57 Successes 57 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 22 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 25
# Routing 79 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 17 (Cross: 17, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 75 Successes 75 Failures 0 Vias 10
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.4849
# End Pass 2 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 22 is very high after 2 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 3 of 25
# Routing 89 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 6 (Cross: 6, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 77 Successes 77 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.6471
# End Pass 3 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Start Route Pass 4 of 25
# Routing 24 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 22 Successes 22 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Start Route Pass 5 of 25
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 5 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:03
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 26, at vias 8 Total Vias 21
# Percent Connected   72.84
# Manhattan Length 100018.7500 Horizontal 73484.0180 Vertical 26534.7320
# Routed Length 35077.6700 Horizontal 22281.2500 Vertical 12796.4200
# Ratio Actual / Manhattan   0.3507
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:47:55 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 26, at vias 8 Total Vias 21
# Percent Connected   72.84
# Manhattan Length 100018.7500 Horizontal 73484.0180 Vertical 26534.7320
# Routed Length 35077.6700 Horizontal 22281.2500 Vertical 12796.4200
# Ratio Actual / Manhattan   0.3507
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 94 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 78 Successes 78 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 81 Successes 81 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 7 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99584.7100 Horizontal 73151.2170 Vertical 26433.4930
# Routed Length 34694.2700 Horizontal 21718.7300 Vertical 12975.5400
# Ratio Actual / Manhattan   0.3484
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:47:56 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 7 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99584.7100 Horizontal 73151.2170 Vertical 26433.4930
# Routed Length 34694.2700 Horizontal 21718.7300 Vertical 12975.5400
# Ratio Actual / Manhattan   0.3484
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 7 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99584.7100 Horizontal 73151.2170 Vertical 26433.4930
# Routed Length 34694.2700 Horizontal 21718.7300 Vertical 12975.5400
# Ratio Actual / Manhattan   0.3484
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:47:57 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 7 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99584.7100 Horizontal 73151.2170 Vertical 26433.4930
# Routed Length 34694.2700 Horizontal 21718.7300 Vertical 12975.5400
# Ratio Actual / Manhattan   0.3484
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 18
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 7 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99538.0000 Horizontal 73042.1600 Vertical 26495.8400
# Routed Length 34440.6400 Horizontal 21387.3300 Vertical 13053.3100
# Ratio Actual / Manhattan   0.3460
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:47:58 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 7 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99538.0000 Horizontal 73042.1600 Vertical 26495.8400
# Routed Length 34440.6400 Horizontal 21387.3300 Vertical 13053.3100
# Ratio Actual / Manhattan   0.3460
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 7 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99538.0000 Horizontal 73042.1600 Vertical 26495.8400
# Routed Length 34440.6400 Horizontal 21387.3300 Vertical 13053.3100
# Ratio Actual / Manhattan   0.3460
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:47:59 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 7 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99538.0000 Horizontal 73042.1600 Vertical 26495.8400
# Routed Length 34440.6400 Horizontal 21387.3300 Vertical 13053.3100
# Ratio Actual / Manhattan   0.3460
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 81 Successes 81 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:00 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:01 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:03 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:03 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:05 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:06 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:07 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:08 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:09 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:10 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:11 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:12 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:13 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:14 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:15 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:16 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:17 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:18 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:20 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:21 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:22 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:23 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:24 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:25 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:26 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:27 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:28 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:29 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:30 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:31 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:32 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:33 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:35 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:35 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:37 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:37 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:48:39 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 68|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Thu Feb 17 11:48:40 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 5
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 68|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 69|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# <<ERROR:>> Smart Route: Design has 22 unrouted connections. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:41 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 68|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 69|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 71|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:48:42 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    33|     0|   0|   22|    5|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    17|     0|   0|   22|   10|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0|   22|   17|    0|   0| 64|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   21|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   18|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 32|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 68|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 69|     0|     0|   0|   22|   17|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 71|     0|     0|   0|   22|   17|    0|   0|   |  0:00:01|  0:00:02|
# Clean    | 72|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 73|     0|     0|   0|   22|   17|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 8 Total Vias 17
# Percent Connected   72.84
# Manhattan Length 99483.7300 Horizontal 73008.2840 Vertical 26475.4460
# Routed Length 34386.3700 Horizontal 21374.3300 Vertical 13012.0400
# Ratio Actual / Manhattan   0.3456
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Smart_route finished, completion rate: 72.84.
write routes (changed_only) (reset_changed) C:/Users/Adraen/AppData/Local/Temp/#Taaaaag04364.tmp
# Routing Written to File C:/Users/Adraen/AppData/Local/Temp/#Taaaaag04364.tmp
quit
