
AVRASM ver. 2.1.2  test.asm Sat Jan 17 16:20:32 2015

test.asm(990): Including file 'test.vec'
test.asm(991): Including file 'test.inc'
test.inc(2): warning: Register r4 already defined by the .DEF directive
test.asm(991): 'test.inc' included form here
test.inc(3): warning: Register r6 already defined by the .DEF directive
test.asm(991): 'test.inc' included form here
                 
                 
                 ;CodeVisionAVR C Compiler V1.24.8d Professional
                 ;(C) Copyright 1998-2006 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 3,276800 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External SRAM size     : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : Yes
                 ;char is unsigned       : Yes
                 ;8 bit enums            : Yes
                 ;Word align FLASH struct: Yes
                 ;Enhanced core instructions    : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0
                 
                 	.INCLUDE "test.vec"
                 
                 ;INTERRUPT VECTORS
000000 c013      	RJMP __RESET
000001 c041      	RJMP _ext_int0_isr
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 c079      	RJMP _timer1_compa_isr
000007 c097      	RJMP _timer1_compb_isr
000008 c072      	RJMP _timer1_ovf_isr
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 	.INCLUDE "test.inc"
                 
                 	.DEF _time=R4
                 	.DEF _igt=R6
                 
                 __GLOBAL_INI_TBL:
000013 0000      	.DW  0
                 _0x0B:
                 
                 __RESET:
000014 94f8      	CLI
000015 27ee      	CLR  R30
000016 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000017 e0f1      	LDI  R31,1
000018 bffb      	OUT  GICR,R31
000019 bfeb      	OUT  GICR,R30
00001a bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00001b e1f8      	LDI  R31,0x18
00001c bdf1      	OUT  WDTCR,R31
00001d bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00001e e08d      	LDI  R24,13
00001f e0a2      	LDI  R26,2
000020 27bb      	CLR  R27
                 __CLEAR_REG:
000021 93ed      	ST   X+,R30
000022 958a      	DEC  R24
000023 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000024 e080      	LDI  R24,LOW(0x400)
000025 e094      	LDI  R25,HIGH(0x400)
000026 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000027 93ed      	ST   X+,R30
000028 9701      	SBIW R24,1
000029 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00002a e2e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00002b e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00002c 9185      	LPM  R24,Z+
00002d 9195      	LPM  R25,Z+
00002e 9700      	SBIW R24,0
00002f f061      	BREQ __GLOBAL_INI_END
000030 91a5      	LPM  R26,Z+
000031 91b5      	LPM  R27,Z+
000032 9005      	LPM  R0,Z+
000033 9015      	LPM  R1,Z+
000034 01bf      	MOVW R22,R30
000035 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000036 9005      	LPM  R0,Z+
000037 920d      	ST   X+,R0
000038 9701      	SBIW R24,1
000039 f7e1      	BRNE __GLOBAL_INI_LOOP
00003a 01fb      	MOVW R30,R22
00003b cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
00003c e5ef      	LDI  R30,LOW(0x45F)
00003d bfed      	OUT  SPL,R30
00003e e0e4      	LDI  R30,HIGH(0x45F)
00003f bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000040 e6c0      	LDI  R28,LOW(0x160)
000041 e0d1      	LDI  R29,HIGH(0x160)
                 
000042 c072      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 ;       1 /*****************************************************
                 ;       2 This program was produced by the
                 ;       3 CodeWizardAVR V2.05.0 Professional
                 ;       4 Automatic Program Generator
                 ;       5 © Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;       6 http://www.hpinfotech.com
                 ;       7 
                 ;       8 Project : 
                 ;       9 Version : 
                 ;      10 Date    : 22.09.2014
                 ;      11 Author  : 
                 ;      12 Company : 
                 ;      13 Comments: 
                 ;      14 
                 ;      15 
                 ;      16 Chip type               : ATmega8
                 ;      17 Program type            : Application
                 ;      18 AVR Core Clock frequency: 3,276800 MHz
                 ;      19 Memory model            : Small
                 ;      20 External RAM size       : 0
                 ;      21 Data Stack size         : 256
                 ;      22 *****************************************************/
                 ;      23 
                 ;      24 #include <mega8.h>
                 ;      25 #include <delay.h>
                 ;      26 
                 ;      27 float koof;
                 _koof:
000160           	.BYTE 0x4
                 ;      28 unsigned int time;
                 ;      29 unsigned char igt=0;
                 ;      30 // External Interrupt 0 service routine
                 ;      31 interrupt [EXT_INT0] void ext_int0_isr(void)
                 ;      32 {
                 
                 	.CSEG
                 _ext_int0_isr:
000043 920a      	ST   -Y,R0
000044 921a      	ST   -Y,R1
000045 936a      	ST   -Y,R22
000046 937a      	ST   -Y,R23
000047 938a      	ST   -Y,R24
000048 939a      	ST   -Y,R25
000049 93aa      	ST   -Y,R26
00004a 93ba      	ST   -Y,R27
00004b 93ea      	ST   -Y,R30
00004c 93fa      	ST   -Y,R31
00004d b7ef      	IN   R30,SREG
00004e 93ea      	ST   -Y,R30
                 ;      33 // Place your code here
                 ;      34 TCCR1B=0x05;
00004f e0e5      	LDI  R30,LOW(5)
000050 bdee      	OUT  0x2E,R30
                 ;      35  time=TCNT1;
000051 b44c
000052 b45d      	__INWR 4,5,44
                 ;      36  TCNT1=0;  
000053 e0e0      	LDI  R30,LOW(0)
000054 e0f0      	LDI  R31,HIGH(0)
000055 bdfd      	OUT  0x2C+1,R31
000056 bdec      	OUT  0x2C,R30
                 ;      37  OCR1A=time/koof; 
000057 91e0 0160 	LDS  R30,_koof
000059 91f0 0161 	LDS  R31,_koof+1
00005b 9160 0162 	LDS  R22,_koof+2
00005d 9170 0163 	LDS  R23,_koof+3
00005f 01d2      	MOVW R26,R4
000060 2788      	CLR  R24
000061 2799      	CLR  R25
000062 d0cf      	RCALL __CDF2
000063 d162      	RCALL __DIVF21
000064 d100      	RCALL __CFD1
000065 bdfb      	OUT  0x2A+1,R31
000066 bdea      	OUT  0x2A,R30
                 ;      38  if (time<540) igt=64;
000067 e1ec      	LDI  R30,LOW(540)
000068 e0f2      	LDI  R31,HIGH(540)
000069 164e      	CP   R4,R30
00006a 065f      	CPC  R5,R31
00006b f410      	BRSH _0x3
00006c e4e0      	LDI  R30,LOW(64)
00006d 2e6e      	MOV  R6,R30
                 ;      39 }
                 _0x3:
00006e 91e9      	LD   R30,Y+
00006f bfef      	OUT  SREG,R30
000070 91f9      	LD   R31,Y+
000071 91e9      	LD   R30,Y+
000072 91b9      	LD   R27,Y+
000073 91a9      	LD   R26,Y+
000074 9199      	LD   R25,Y+
000075 9189      	LD   R24,Y+
000076 9179      	LD   R23,Y+
000077 9169      	LD   R22,Y+
000078 9019      	LD   R1,Y+
000079 9009      	LD   R0,Y+
00007a 9518      	RETI
                 ;      40 
                 ;      41 // Standard Input/Output functions
                 ;      42 #include <stdio.h>
                 ;      43 
                 ;      44 // Timer1 overflow interrupt service routine
                 ;      45 interrupt [TIM1_OVF] void timer1_ovf_isr(void)
                 ;      46 {
                 _timer1_ovf_isr:
00007b 93ea      	ST   -Y,R30
                 ;      47 // Place your code here
                 ;      48  TCCR1B=0x05;
00007c e0e5      	LDI  R30,LOW(5)
00007d bdee      	OUT  0x2E,R30
                 ;      49 }
00007e 91e9      	LD   R30,Y+
00007f 9518      	RETI
                 ;      50 
                 ;      51 // Timer1 output compare A interrupt service routine
                 ;      52 interrupt [TIM1_COMPA] void timer1_compa_isr(void)
                 ;      53 {
                 _timer1_compa_isr:
000080 920a      	ST   -Y,R0
000081 93aa      	ST   -Y,R26
000082 93ea      	ST   -Y,R30
000083 93fa      	ST   -Y,R31
000084 b7ef      	IN   R30,SREG
000085 93ea      	ST   -Y,R30
                 ;      54 #asm("cli")
000086 94f8      	cli
                 ;      55 PORTB.3^=1;
000087 e0e0      	LDI  R30,0
000088 99c3      	SBIC 0x18,3
000089 e0e1      	LDI  R30,1
00008a e0a1      	LDI  R26,LOW(1)
00008b 27ea      	EOR  R30,R26
00008c d17a      	RCALL __BSTB1
00008d b3a8      	IN   R26,0x18
00008e f9a3      	BLD  R26,3
00008f bba8      	OUT  0x18,R26
                 ;      56 // Place your code here
                 ;      57    PORTD.4=1;                             
000090 9a94      	SBI  0x12,4
                 ;      58    OCR1B=OCR1A+16;
000091 b5ea      	IN   R30,0x2A
000092 b5fb      	IN   R31,0x2A+1
000093 9670      	ADIW R30,16
000094 bdf9      	OUT  0x28+1,R31
000095 bde8      	OUT  0x28,R30
                 ;      59    igt++;
000096 9463      	INC  R6
                 ;      60     #asm("sei")
000097 9478      	sei
                 ;      61 }
000098 91e9      	LD   R30,Y+
000099 bfef      	OUT  SREG,R30
00009a 91f9      	LD   R31,Y+
00009b 91e9      	LD   R30,Y+
00009c 91a9      	LD   R26,Y+
00009d 9009      	LD   R0,Y+
00009e 9518      	RETI
                 ;      62 
                 ;      63 // Timer1 output compare B interrupt service routine
                 ;      64 interrupt [TIM1_COMPB] void timer1_compb_isr(void)
                 ;      65 {
                 _timer1_compb_isr:
00009f 93ea      	ST   -Y,R30
0000a0 93fa      	ST   -Y,R31
0000a1 b7ef      	IN   R30,SREG
0000a2 93ea      	ST   -Y,R30
                 ;      66 #asm("cli")
0000a3 94f8      	cli
                 ;      67 // Place your code here
                 ;      68 PORTD.4=0;
0000a4 9894      	CBI  0x12,4
                 ;      69 if (igt<=2) {
0000a5 e0e2      	LDI  R30,LOW(2)
0000a6 15e6      	CP   R30,R6
0000a7 f030      	BRLO _0x4
                 ;      70    OCR1A=OCR1B+16;
0000a8 b5e8      	IN   R30,0x28
0000a9 b5f9      	IN   R31,0x28+1
0000aa 9670      	ADIW R30,16
0000ab bdfb      	OUT  0x2A+1,R31
0000ac bdea      	OUT  0x2A,R30
                 ;      71    }
                 ;      72     else igt=0;   
0000ad c001      	RJMP _0x5
                 _0x4:
0000ae 2466      	CLR  R6
                 ;      73 
                 ;      74  #asm("sei")   
                 _0x5:
0000af 9478      	sei
                 ;      75 }
0000b0 91e9      	LD   R30,Y+
0000b1 bfef      	OUT  SREG,R30
0000b2 91f9      	LD   R31,Y+
0000b3 91e9      	LD   R30,Y+
0000b4 9518      	RETI
                 ;      76 
                 ;      77 // Declare your global variables here
                 ;      78 
                 ;      79 void main(void)
                 ;      80 {
                 _main:
                 ;      81 // Declare your local variables here
                 ;      82 
                 ;      83 // Input/Output Ports initialization
                 ;      84 // Port B initialization
                 ;      85 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
                 ;      86 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
                 ;      87 PORTB=0x00;
0000b5 e0e0      	LDI  R30,LOW(0)
0000b6 bbe8      	OUT  0x18,R30
                 ;      88 DDRB=0x08;
0000b7 e0e8      	LDI  R30,LOW(8)
0000b8 bbe7      	OUT  0x17,R30
                 ;      89 
                 ;      90 // Port C initialization
                 ;      91 // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
                 ;      92 // State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
                 ;      93 PORTC=0x00;
0000b9 e0e0      	LDI  R30,LOW(0)
0000ba bbe5      	OUT  0x15,R30
                 ;      94 DDRC=0x00;
0000bb bbe4      	OUT  0x14,R30
                 ;      95 
                 ;      96 // Port D initialization
                 ;      97 // Func7=In Func6=In Func5=In Func4=Out Func3=In Func2=In Func1=In Func0=In 
                 ;      98 // State7=T State6=T State5=T State4=0 State3=T State2=T State1=T State0=T 
                 ;      99 PORTD=0x01;
0000bc e0e1      	LDI  R30,LOW(1)
0000bd bbe2      	OUT  0x12,R30
                 ;     100 DDRD=0x10;
0000be e1e0      	LDI  R30,LOW(16)
0000bf bbe1      	OUT  0x11,R30
                 ;     101 
                 ;     102 // Timer/Counter 0 initialization
                 ;     103 // Clock source: System Clock
                 ;     104 // Clock value: Timer 0 Stopped
                 ;     105 TCCR0=0x00;
0000c0 e0e0      	LDI  R30,LOW(0)
0000c1 bfe3      	OUT  0x33,R30
                 ;     106 TCNT0=0x00;
0000c2 bfe2      	OUT  0x32,R30
                 ;     107 
                 ;     108 // Timer/Counter 1 initialization
                 ;     109 // Clock source: System Clock
                 ;     110 // Clock value: 3,200 kHz
                 ;     111 // Mode: Normal top=0xFFFF
                 ;     112 // OC1A output: Discon.
                 ;     113 // OC1B output: Discon.
                 ;     114 // Noise Canceler: Off
                 ;     115 // Input Capture on Falling Edge
                 ;     116 // Timer1 Overflow Interrupt: On
                 ;     117 // Input Capture Interrupt: Off
                 ;     118 // Compare A Match Interrupt: On
                 ;     119 // Compare B Match Interrupt: Off
                 ;     120 TCCR1A=0x00;
0000c3 bdef      	OUT  0x2F,R30
                 ;     121 TCCR1B=0x00;
0000c4 bdee      	OUT  0x2E,R30
                 ;     122 TCNT1H=0x00;
0000c5 bded      	OUT  0x2D,R30
                 ;     123 TCNT1L=0x00;
0000c6 bdec      	OUT  0x2C,R30
                 ;     124 ICR1H=0x00;
0000c7 bde7      	OUT  0x27,R30
                 ;     125 ICR1L=0x00;
0000c8 bde6      	OUT  0x26,R30
                 ;     126 OCR1AH=0xFF;
0000c9 efef      	LDI  R30,LOW(255)
0000ca bdeb      	OUT  0x2B,R30
                 ;     127 OCR1AL=0xFF;
0000cb bdea      	OUT  0x2A,R30
                 ;     128 OCR1BH=0xFF;
0000cc bde9      	OUT  0x29,R30
                 ;     129 OCR1BL=0xFF;
0000cd bde8      	OUT  0x28,R30
                 ;     130 
                 ;     131 // Timer/Counter 2 initialization
                 ;     132 // Clock source: System Clock
                 ;     133 // Clock value: Timer2 Stopped
                 ;     134 // Mode: Normal top=0xFF
                 ;     135 // OC2 output: Disconnected
                 ;     136 ASSR=0x00;
0000ce e0e0      	LDI  R30,LOW(0)
0000cf bde2      	OUT  0x22,R30
                 ;     137 TCCR2=0x00;
0000d0 bde5      	OUT  0x25,R30
                 ;     138 TCNT2=0x00;
0000d1 bde4      	OUT  0x24,R30
                 ;     139 OCR2=0x00;
0000d2 bde3      	OUT  0x23,R30
                 ;     140 
                 ;     141 // External Interrupt(s) initialization
                 ;     142 // INT0: On
                 ;     143 // INT0 Mode: Rising Edge
                 ;     144 // INT1: Off
                 ;     145 GICR|=0x40;
0000d3 b7eb      	IN   R30,0x3B
0000d4 64e0      	ORI  R30,0x40
0000d5 bfeb      	OUT  0x3B,R30
                 ;     146 MCUCR=0x03;
0000d6 e0e3      	LDI  R30,LOW(3)
0000d7 bfe5      	OUT  0x35,R30
                 ;     147 GIFR=0x40;
0000d8 e4e0      	LDI  R30,LOW(64)
0000d9 bfea      	OUT  0x3A,R30
                 ;     148 
                 ;     149 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ;     150 TIMSK=0x1C;
0000da e1ec      	LDI  R30,LOW(28)
0000db bfe9      	OUT  0x39,R30
                 ;     151 
                 ;     152 
                 ;     153 // USART initialization
                 ;     154 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ;     155 // USART Receiver: On
                 ;     156 // USART Transmitter: On
                 ;     157 // USART Mode: Asynchronous
                 ;     158 // USART Baud Rate: 300
                 ;     159 UCSRA=0x00;
0000dc e0e0      	LDI  R30,LOW(0)
0000dd b9eb      	OUT  0xB,R30
                 ;     160 UCSRB=0x18;
0000de e1e8      	LDI  R30,LOW(24)
0000df b9ea      	OUT  0xA,R30
                 ;     161 UCSRC=0x86;
0000e0 e8e6      	LDI  R30,LOW(134)
0000e1 bde0      	OUT  0x20,R30
                 ;     162 UBRRH=0x02;
0000e2 e0e2      	LDI  R30,LOW(2)
0000e3 bde0      	OUT  0x20,R30
                 ;     163 UBRRL=0xAA;
0000e4 eaea      	LDI  R30,LOW(170)
0000e5 b9e9      	OUT  0x9,R30
                 ;     164 
                 ;     165 // Analog Comparator initialization
                 ;     166 // Analog Comparator: Off
                 ;     167 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ;     168 ACSR=0x80;
0000e6 e8e0      	LDI  R30,LOW(128)
0000e7 b9e8      	OUT  0x8,R30
                 ;     169 SFIOR=0x00;
0000e8 e0e0      	LDI  R30,LOW(0)
0000e9 bfe0      	OUT  0x30,R30
                 ;     170 
                 ;     171 // ADC initialization
                 ;     172 // ADC disabled
                 ;     173 ADCSRA=0x00;
0000ea b9e6      	OUT  0x6,R30
                 ;     174 
                 ;     175 // SPI initialization
                 ;     176 // SPI disabled
                 ;     177 SPCR=0x00;
0000eb b9ed      	OUT  0xD,R30
                 ;     178 
                 ;     179 // TWI initialization
                 ;     180 // TWI disabled
                 ;     181 TWCR=0x00;
0000ec bfe6      	OUT  0x36,R30
                 ;     182 //////
                 ;     183 
                 ;     184 koof=360/100.3;
0000ed efeb
0000ee ebf5
0000ef e665
0000f0 e470      	__GETD1N 0x4065B5FB
0000f1 93e0 0160 	STS  _koof,R30
0000f3 93f0 0161 	STS  _koof+1,R31
0000f5 9360 0162 	STS  _koof+2,R22
0000f7 9370 0163 	STS  _koof+3,R23
                 ;     185 // Global enable interrupts
                 ;     186 #asm("sei")
0000f9 9478      	sei
                 ;     187 
                 ;     188 while (1)
                 _0x6:
                 ;     189       {
                 ;     190       // Place your code here
                 ;     191      // printf("->%d<-",OCR1A);       
                 ;     192      if (PIND.0==0){
0000fa 9980      	SBIC 0x10,0
0000fb c00e      	RJMP _0x9
                 ;     193           PORTD.4=1; 
0000fc 9a94      	SBI  0x12,4
                 ;     194           PORTB.3=1;
0000fd 9ac3      	SBI  0x18,3
                 ;     195           delay_ms(4);
0000fe e0e4      	LDI  R30,LOW(4)
0000ff e0f0      	LDI  R31,HIGH(4)
000100 93fa      	ST   -Y,R31
000101 93ea      	ST   -Y,R30
000102 d013      	RCALL _delay_ms
                 ;     196           PORTD.4=0;
000103 9894      	CBI  0x12,4
                 ;     197           PORTB.3=0;
000104 98c3      	CBI  0x18,3
                 ;     198           delay_ms(10);
000105 e0ea      	LDI  R30,LOW(10)
000106 e0f0      	LDI  R31,HIGH(10)
000107 93fa      	ST   -Y,R31
000108 93ea      	ST   -Y,R30
000109 d00c      	RCALL _delay_ms
                 ;     199      }
                 ;     200       }
                 _0x9:
00010a cfef      	RJMP _0x6
                 ;     201 }
                 _0xA:
00010b cfff      	RJMP _0xA
                 
                 _getchar:
00010c 9b5f           sbis usr,rxc
00010d cffe           rjmp _getchar
00010e b1ec           in   r30,udr
00010f 9508      	RET
                 _putchar:
000110 9b5d           sbis usr,udre
000111 cffe           rjmp _putchar
000112 81e8           ld   r30,y
000113 b9ec           out  udr,r30
000114 9621      	ADIW R28,1
000115 9508      	RET
                 
                 _delay_ms:
000116 91e9      	ld   r30,y+
000117 91f9      	ld   r31,y+
000118 9630      	adiw r30,0
000119 f039      	breq __delay_ms1
                 __delay_ms0:
00011a e383
00011b e093
00011c 9701
00011d f7f1      	__DELAY_USW 0x333
00011e 95a8      	wdr
00011f 9731      	sbiw r30,1
000120 f7c9      	brne __delay_ms0
                 __delay_ms1:
000121 9508      	ret
                 
                 __ANEGD1:
000122 95e0      	COM  R30
000123 95f0      	COM  R31
000124 9560      	COM  R22
000125 9570      	COM  R23
000126 5fef      	SUBI R30,-1
000127 4fff      	SBCI R31,-1
000128 4f6f      	SBCI R22,-1
000129 4f7f      	SBCI R23,-1
00012a 9508      	RET
                 
                 __CWD2:
00012b 2f8b      	MOV  R24,R27
00012c 0f88      	ADD  R24,R24
00012d 0b88      	SBC  R24,R24
00012e 2f98      	MOV  R25,R24
00012f 9508      	RET
                 
                 __CDF2U:
000130 9468      	SET
000131 c001      	RJMP __CDF2U0
                 __CDF2:
000132 94e8      	CLT
                 __CDF2U0:
000133 d001      	RCALL __SWAPD12
000134 d064      	RCALL __CDF1U0
                 
                 __SWAPD12:
000135 2e18      	MOV  R1,R24
000136 2f86      	MOV  R24,R22
000137 2d61      	MOV  R22,R1
000138 2e19      	MOV  R1,R25
000139 2f97      	MOV  R25,R23
00013a 2d71      	MOV  R23,R1
                 
                 __SWAPW12:
00013b 2e1b      	MOV  R1,R27
00013c 2fbf      	MOV  R27,R31
00013d 2df1      	MOV  R31,R1
                 
                 __SWAPB12:
00013e 2e1a      	MOV  R1,R26
00013f 2fae      	MOV  R26,R30
000140 2de1      	MOV  R30,R1
000141 9508      	RET
                 
                 __REPACK:
000142 e850      	LDI  R21,0x80
000143 2757      	EOR  R21,R23
000144 f411      	BRNE __REPACK0
000145 935f      	PUSH R21
000146 c073      	RJMP __ZERORES
                 __REPACK0:
000147 3f5f      	CPI  R21,0xFF
000148 f031      	BREQ __REPACK1
000149 0f66      	LSL  R22
00014a 0c00      	LSL  R0
00014b 9557      	ROR  R21
00014c 9567      	ROR  R22
00014d 2f75      	MOV  R23,R21
00014e 9508      	RET
                 __REPACK1:
00014f 935f      	PUSH R21
000150 2000      	TST  R0
000151 f00a      	BRMI __REPACK2
000152 c06d      	RJMP __MAXRES
                 __REPACK2:
000153 c060      	RJMP __MINRES
                 
                 __UNPACK:
000154 e850      	LDI  R21,0x80
000155 2e19      	MOV  R1,R25
000156 2215      	AND  R1,R21
000157 0f88      	LSL  R24
000158 1f99      	ROL  R25
000159 2795      	EOR  R25,R21
00015a 0f55      	LSL  R21
00015b 9587      	ROR  R24
                 
                 __UNPACK1:
00015c e850      	LDI  R21,0x80
00015d 2e07      	MOV  R0,R23
00015e 2205      	AND  R0,R21
00015f 0f66      	LSL  R22
000160 1f77      	ROL  R23
000161 2775      	EOR  R23,R21
000162 0f55      	LSL  R21
000163 9567      	ROR  R22
000164 9508      	RET
                 
                 __CFD1:
000165 935f      	PUSH R21
000166 dff5      	RCALL __UNPACK1
000167 3870      	CPI  R23,0x80
000168 f018      	BRLO __CFD10
000169 3f7f      	CPI  R23,0xFF
00016a f408      	BRCC __CFD10
00016b c04e      	RJMP __ZERORES
                 __CFD10:
00016c e156      	LDI  R21,22
00016d 1b57      	SUB  R21,R23
00016e f492      	BRPL __CFD11
00016f 9551      	NEG  R21
000170 3058      	CPI  R21,8
000171 f028      	BRLO __CFD17
000172 efef      	SER  R30
000173 efff      	SER  R31
000174 ef6f      	SER  R22
000175 e77f      	LDI  R23,0x7F
000176 c01a      	RJMP __CFD15
                 __CFD17:
000177 2777      	CLR  R23
000178 2355      	TST  R21
000179 f0b9      	BREQ __CFD15
                 __CFD18:
00017a 0fee      	LSL  R30
00017b 1fff      	ROL  R31
00017c 1f66      	ROL  R22
00017d 1f77      	ROL  R23
00017e 955a      	DEC  R21
00017f f7d1      	BRNE __CFD18
000180 c010      	RJMP __CFD15
                 __CFD11:
000181 2777      	CLR  R23
                 __CFD12:
000182 3058      	CPI  R21,8
000183 f028      	BRLO __CFD13
000184 2fef      	MOV  R30,R31
000185 2ff6      	MOV  R31,R22
000186 2f67      	MOV  R22,R23
000187 5058      	SUBI R21,8
000188 cff9      	RJMP __CFD12
                 __CFD13:
000189 2355      	TST  R21
00018a f031      	BREQ __CFD15
                 __CFD14:
00018b 9576      	LSR  R23
00018c 9567      	ROR  R22
00018d 95f7      	ROR  R31
00018e 95e7      	ROR  R30
00018f 955a      	DEC  R21
000190 f7d1      	BRNE __CFD14
                 __CFD15:
000191 2000      	TST  R0
000192 f40a      	BRPL __CFD16
000193 df8e      	RCALL __ANEGD1
                 __CFD16:
000194 915f      	POP  R21
000195 9508      	RET
                 
                 __CDF1U:
000196 9468      	SET
000197 c001      	RJMP __CDF1U0
                 __CDF1:
000198 94e8      	CLT
                 __CDF1U0:
000199 9730      	SBIW R30,0
00019a 4060      	SBCI R22,0
00019b 4070      	SBCI R23,0
00019c f0b1      	BREQ __CDF10
00019d 2400      	CLR  R0
00019e f026      	BRTS __CDF11
00019f 2377      	TST  R23
0001a0 f412      	BRPL __CDF11
0001a1 9400      	COM  R0
0001a2 df7f      	RCALL __ANEGD1
                 __CDF11:
0001a3 2e17      	MOV  R1,R23
0001a4 e17e      	LDI  R23,30
0001a5 2011      	TST  R1
                 __CDF12:
0001a6 f032      	BRMI __CDF13
0001a7 957a      	DEC  R23
0001a8 0fee      	LSL  R30
0001a9 1fff      	ROL  R31
0001aa 1f66      	ROL  R22
0001ab 1c11      	ROL  R1
0001ac cff9      	RJMP __CDF12
                 __CDF13:
0001ad 2fef      	MOV  R30,R31
0001ae 2ff6      	MOV  R31,R22
0001af 2d61      	MOV  R22,R1
0001b0 935f      	PUSH R21
0001b1 df90      	RCALL __REPACK
0001b2 915f      	POP  R21
                 __CDF10:
0001b3 9508      	RET
                 
                 __MINRES:
0001b4 efef      	SER  R30
0001b5 efff      	SER  R31
0001b6 e76f      	LDI  R22,0x7F
0001b7 ef7f      	SER  R23
0001b8 915f      	POP  R21
0001b9 9508      	RET
                 
                 __ZERORES:
0001ba 27ee      	CLR  R30
0001bb 27ff      	CLR  R31
0001bc 2766      	CLR  R22
0001bd 2777      	CLR  R23
0001be 915f      	POP  R21
0001bf 9508      	RET
                 
                 __MAXRES:
0001c0 efef      	SER  R30
0001c1 efff      	SER  R31
0001c2 e76f      	LDI  R22,0x7F
0001c3 e77f      	LDI  R23,0x7F
0001c4 915f      	POP  R21
0001c5 9508      	RET
                 
                 __DIVF21:
0001c6 935f      	PUSH R21
0001c7 df8c      	RCALL __UNPACK
0001c8 3870      	CPI  R23,0x80
0001c9 f419      	BRNE __DIVF210
0001ca 2011      	TST  R1
                 __DIVF211:
0001cb f7a2      	BRPL __MAXRES
0001cc cfe7      	RJMP __MINRES
                 __DIVF210:
0001cd 3890      	CPI  R25,0x80
0001ce f409      	BRNE __DIVF218
                 __DIVF217:
0001cf cfea      	RJMP __ZERORES
                 __DIVF218:
0001d0 2401      	EOR  R0,R1
0001d1 9408      	SEC
0001d2 0b97      	SBC  R25,R23
0001d3 f41b      	BRVC __DIVF216
0001d4 f3d4      	BRLT __DIVF217
0001d5 2000      	TST  R0
0001d6 cff4      	RJMP __DIVF211
                 __DIVF216:
0001d7 2f79      	MOV  R23,R25
0001d8 9566      	LSR  R22
0001d9 95f7      	ROR  R31
0001da 95e7      	ROR  R30
0001db 9586      	LSR  R24
0001dc 95b7      	ROR  R27
0001dd 95a7      	ROR  R26
0001de 934f      	PUSH R20
0001df 2411      	CLR  R1
0001e0 2744      	CLR  R20
0001e1 2755      	CLR  R21
0001e2 e198      	LDI  R25,24
                 __DIVF212:
0001e3 17ae      	CP   R26,R30
0001e4 07bf      	CPC  R27,R31
0001e5 0786      	CPC  R24,R22
0001e6 f028      	BRLO __DIVF213
0001e7 1bae      	SUB  R26,R30
0001e8 0bbf      	SBC  R27,R31
0001e9 0b86      	SBC  R24,R22
0001ea 9408      	SEC
0001eb c001      	RJMP __DIVF214
                 __DIVF213:
0001ec 9488      	CLC
                 __DIVF214:
0001ed 1c11      	ROL  R1
0001ee 1f44      	ROL  R20
0001ef 1f55      	ROL  R21
0001f0 1faa      	ROL  R26
0001f1 1fbb      	ROL  R27
0001f2 1f88      	ROL  R24
0001f3 959a      	DEC  R25
0001f4 f771      	BRNE __DIVF212
0001f5 2de1      	MOV  R30,R1
0001f6 2ff4      	MOV  R31,R20
0001f7 2f65      	MOV  R22,R21
0001f8 95a6      	LSR  R26
0001f9 1fe9      	ADC  R30,R25
0001fa 1ff9      	ADC  R31,R25
0001fb 1f69      	ADC  R22,R25
0001fc 914f      	POP  R20
0001fd 2366      	TST  R22
0001fe f02a      	BRMI __DIVF215
0001ff 0fee      	LSL  R30
000200 1fff      	ROL  R31
000201 1f66      	ROL  R22
000202 957a      	DEC  R23
000203 f25b      	BRVS __DIVF217
                 __DIVF215:
000204 df3d      	RCALL __REPACK
000205 915f      	POP  R21
000206 9508      	RET
                 
                 __BSTB1:
000207 94e8      	CLT
000208 2400      	CLR  R0
000209 11e0      	CPSE R30,R0
00020a 9468      	SET
00020b 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  19 r1 :  22 r2 :   0 r3 :   0 r4 :   3 r5 :   2 r6 :   4 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   5 r21:  37 r22:  34 r23:  35 
r24:  26 r25:  20 r26:  20 r27:  11 r28:   2 r29:   1 r30: 147 r31:  49 
x  :   3 y  :  47 z  :   7 
Registers used: 20 out of 35 (57.1%)

ATmega8 instruction use summary:
adc   :   3 add   :   1 adiw  :   4 and   :   2 andi  :   0 asr   :   0 
bclr  :   0 bld   :   1 brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 
break :   0 breq  :   6 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   5 brlt  :   1 brmi  :   3 brne  :  11 brpl  :   4 
brsh  :   1 brtc  :   0 brts  :   1 brvc  :   1 brvs  :   1 bset  :   0 
bst   :   0 cbi   :   3 cbr   :   0 clc   :   1 clh   :   0 cli   :   3 
cln   :   0 clr   :  16 cls   :   0 clt   :   3 clv   :   0 clz   :   0 
com   :   5 cp    :   3 cpc   :   3 cpi   :   7 cpse  :   1 dec   :   6 
eor   :   5 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :  12 inc   :   1 ld    :  23 ldd   :   0 ldi   :  62 lds   :   4 
lpm   :   7 lsl   :   9 lsr   :   4 mov   :  29 movw  :   4 mul   :   0 
muls  :   0 mulsu :   0 neg   :   1 nop   :   0 or    :   0 ori   :   1 
out   :  59 pop   :   7 push  :   6 rcall :  14 ret   :  15 reti  :   4 
rjmp  :  41 rol   :  16 ror   :  11 sbc   :   4 sbci  :   5 sbi   :   3 
sbic  :   2 sbis  :   2 sbiw  :   6 sbr   :   0 sbrc  :   0 sbrs  :   0 
sec   :   2 seh   :   0 sei   :   3 sen   :   0 ser   :   8 ses   :   0 
set   :   3 sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  27 
std   :   0 sts   :   4 sub   :   2 subi  :   2 swap  :   0 tst   :   9 
wdr   :   1 
Instructions used: 65 out of 109 (59.6%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000418   1046      2   1048    8192  12.8%
[.dseg] 0x000060 0x000164      0      4      4    1024   0.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 2 warnings
