<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file ep16_ep16.ncd.
Design name: ep32_chip
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.7.1.502</big></U></B>
Sun Jun 19 19:47:45 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o eP16_eP16.twr -gui -msgset C:/lscc/eP16VHDL/promote.xml eP16_eP16.ncd eP16_eP16.prf 
Design file:     ep16_ep16.ncd
Preference file: ep16_ep16.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "aclk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   53.118MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKPORT "aclk" (0 errors)</A></LI>            34 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "aclk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.587ns (weighted slack = 1.174ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           ram_memory_0/ram_memory_0_1_2(ASIC)  (from aclk_c -)
   Destination:    FF         Data in        cpu1/t__i8  (to aclk_c +)

   Delay:               9.159ns  (54.2% logic, 45.8% route), 6 logic levels.

 Constraint Details:

      9.159ns physical path delay ram_memory_0/ram_memory_0_1_2 to cpu1/SLICE_192 meets
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.587ns

 Physical Path Details:

      Data path ram_memory_0/ram_memory_0_1_2 to cpu1/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R13C14.CLKA to *R_R13C14.DOA3 ram_memory_0/ram_memory_0_1_2 (from aclk_c)
ROUTE         1     1.680 *R_R13C14.DOA3 to     R19C16A.C0 memory_data_o_7
CTOF_DEL    ---     0.260     R19C16A.C0 to     R19C16A.F0 SLICE_547
ROUTE         1     0.528     R19C16A.F0 to     R18C16B.D1 system_data_o_15__N_28
CTOF_DEL    ---     0.260     R18C16B.D1 to     R18C16B.F1 SLICE_137
ROUTE         6     0.933     R18C16B.F1 to     R12C17A.D1 system_data_o_7
CTOOFX_DEL  ---     0.494     R12C17A.D1 to   R12C17A.OFX0 cpu1/i7108/SLICE_386
ROUTE         1     0.000   R12C17A.OFX0 to    R12C17B.FXB cpu1/n7772
FXTOOFX_DE  ---     0.149    R12C17B.FXB to   R12C17B.OFX1 cpu1/i7107/SLICE_340
ROUTE         1     1.050   R12C17B.OFX1 to     R11C17C.B0 cpu1/n7774
CTOF_DEL    ---     0.260     R11C17C.B0 to     R11C17C.F0 cpu1/SLICE_192
ROUTE         1     0.000     R11C17C.F0 to    R11C17C.DI0 cpu1/t_in_7 (to aclk_c)
                  --------
                    9.159   (54.2% logic, 45.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to ram_memory_0/ram_memory_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.394       21.PADDI to *R_R13C14.CLKA aclk_c
                  --------
                    1.394   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to cpu1/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.233       21.PADDI to    R11C17C.CLK aclk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.591ns (weighted slack = 1.182ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           ram_memory_0/ram_memory_0_0_3(ASIC)  (from aclk_c -)
   Destination:    FF         Data in        cpu1/t__i2  (to aclk_c +)

   Delay:               9.155ns  (54.3% logic, 45.7% route), 6 logic levels.

 Constraint Details:

      9.155ns physical path delay ram_memory_0/ram_memory_0_0_3 to cpu1/SLICE_189 meets
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.591ns

 Physical Path Details:

      Data path ram_memory_0/ram_memory_0_0_3 to cpu1/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R13C20.CLKA to *R_R13C20.DOA1 ram_memory_0/ram_memory_0_0_3 (from aclk_c)
ROUTE         1     1.617 *R_R13C20.DOA1 to     R18C17D.D1 memory_data_o_1
CTOF_DEL    ---     0.260     R18C17D.D1 to     R18C17D.F1 SLICE_533
ROUTE         1     0.470     R18C17D.F1 to     R18C17C.D1 system_data_o_15__N_46
CTOF_DEL    ---     0.260     R18C17C.D1 to     R18C17C.F1 SLICE_134
ROUTE         6     1.221     R18C17C.F1 to     R12C18A.D1 system_data_o_1
CTOOFX_DEL  ---     0.494     R12C18A.D1 to   R12C18A.OFX0 cpu1/i6992/SLICE_361
ROUTE         1     0.000   R12C18A.OFX0 to    R12C18B.FXB cpu1/n7656
FXTOOFX_DE  ---     0.149    R12C18B.FXB to   R12C18B.OFX1 cpu1/i6991/SLICE_357
ROUTE         1     0.879   R12C18B.OFX1 to     R10C18C.D0 cpu1/n7658
CTOF_DEL    ---     0.260     R10C18C.D0 to     R10C18C.F0 cpu1/SLICE_189
ROUTE         1     0.000     R10C18C.F0 to    R10C18C.DI0 cpu1/t_in_1 (to aclk_c)
                  --------
                    9.155   (54.3% logic, 45.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to ram_memory_0/ram_memory_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.394       21.PADDI to *R_R13C20.CLKA aclk_c
                  --------
                    1.394   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to cpu1/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.233       21.PADDI to    R10C18C.CLK aclk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.763ns (weighted slack = 1.526ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           ram_memory_0/ram_memory_0_3_0(ASIC)  (from aclk_c -)
   Destination:    FF         Data in        cpu1/t__i16  (to aclk_c +)

   Delay:               8.983ns  (55.3% logic, 44.7% route), 6 logic levels.

 Constraint Details:

      8.983ns physical path delay ram_memory_0/ram_memory_0_3_0 to cpu1/SLICE_196 meets
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.763ns

 Physical Path Details:

      Data path ram_memory_0/ram_memory_0_3_0 to cpu1/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R13C11.CLKA to *R_R13C11.DOA3 ram_memory_0/ram_memory_0_3_0 (from aclk_c)
ROUTE         1     1.289 *R_R13C11.DOA3 to     R14C14D.D0 memory_data_o_15
CTOF_DEL    ---     0.260     R14C14D.D0 to     R14C14D.F0 SLICE_536
ROUTE         1     0.278     R14C14D.F0 to     R14C14C.D1 system_data_o_15__N_2
CTOF_DEL    ---     0.260     R14C14C.D1 to     R14C14C.F1 SLICE_141
ROUTE         5     1.281     R14C14C.F1 to     R11C14C.D1 system_data_o_15
CTOOFX_DEL  ---     0.494     R11C14C.D1 to   R11C14C.OFX0 cpu1/i6769/SLICE_372
ROUTE         1     0.000   R11C14C.OFX0 to    R11C14D.FXB cpu1/n7433
FXTOOFX_DE  ---     0.149    R11C14D.FXB to   R11C14D.OFX1 cpu1/i5071/SLICE_371
ROUTE         1     1.167   R11C14D.OFX1 to     R11C16B.D0 cpu1/n7492
CTOF_DEL    ---     0.260     R11C16B.D0 to     R11C16B.F0 cpu1/SLICE_196
ROUTE         1     0.000     R11C16B.F0 to    R11C16B.DI0 cpu1/t_in_15 (to aclk_c)
                  --------
                    8.983   (55.3% logic, 44.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to ram_memory_0/ram_memory_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.394       21.PADDI to *R_R13C11.CLKA aclk_c
                  --------
                    1.394   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to cpu1/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.233       21.PADDI to    R11C16B.CLK aclk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.931ns (weighted slack = 1.862ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           ram_memory_0/ram_memory_0_2_1(ASIC)  (from aclk_c -)
   Destination:    FF         Data in        cpu1/t__i10  (to aclk_c +)

   Delay:               8.815ns  (56.4% logic, 43.6% route), 6 logic levels.

 Constraint Details:

      8.815ns physical path delay ram_memory_0/ram_memory_0_2_1 to cpu1/SLICE_193 meets
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.931ns

 Physical Path Details:

      Data path ram_memory_0/ram_memory_0_2_1 to cpu1/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R13C17.CLKA to *R_R13C17.DOA1 ram_memory_0/ram_memory_0_2_1 (from aclk_c)
ROUTE         1     1.304 *R_R13C17.DOA1 to     R16C17A.A0 memory_data_o_9
CTOF_DEL    ---     0.260     R16C17A.A0 to     R16C17A.F0 SLICE_546
ROUTE         1     0.278     R16C17A.F0 to     R16C17B.D1 system_data_o_15__N_22
CTOF_DEL    ---     0.260     R16C17B.D1 to     R16C17B.F1 SLICE_138
ROUTE         5     0.933     R16C17B.F1 to     R10C15A.D1 system_data_o_9
CTOOFX_DEL  ---     0.494     R10C15A.D1 to   R10C15A.OFX0 cpu1/i7094/SLICE_399
ROUTE         1     0.000   R10C15A.OFX0 to    R10C15B.FXB cpu1/n7758
FXTOOFX_DE  ---     0.149    R10C15B.FXB to   R10C15B.OFX1 cpu1/i7093/SLICE_398
ROUTE         1     1.332   R10C15B.OFX1 to     R10C18B.B0 cpu1/n7760
CTOF_DEL    ---     0.260     R10C18B.B0 to     R10C18B.F0 cpu1/SLICE_193
ROUTE         1     0.000     R10C18B.F0 to    R10C18B.DI0 cpu1/t_in_9 (to aclk_c)
                  --------
                    8.815   (56.4% logic, 43.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to ram_memory_0/ram_memory_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.394       21.PADDI to *R_R13C17.CLKA aclk_c
                  --------
                    1.394   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to cpu1/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.233       21.PADDI to    R10C18B.CLK aclk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.944ns (weighted slack = 1.888ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           ram_memory_0/ram_memory_0_0_3(ASIC)  (from aclk_c -)
   Destination:    FF         Data in        cpu1/t__i3  (to aclk_c +)

   Delay:               8.802ns  (56.4% logic, 43.6% route), 6 logic levels.

 Constraint Details:

      8.802ns physical path delay ram_memory_0/ram_memory_0_0_3 to cpu1/SLICE_189 meets
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.944ns

 Physical Path Details:

      Data path ram_memory_0/ram_memory_0_0_3 to cpu1/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R13C20.CLKA to *R_R13C20.DOA2 ram_memory_0/ram_memory_0_0_3 (from aclk_c)
ROUTE         1     1.372 *R_R13C20.DOA2 to     R18C18D.D0 memory_data_o_2
CTOF_DEL    ---     0.260     R18C18D.D0 to     R18C18D.F0 SLICE_556
ROUTE         1     0.470     R18C18D.F0 to     R18C18B.D0 system_data_o_15__N_43
CTOF_DEL    ---     0.260     R18C18B.D0 to     R18C18B.F0 SLICE_135
ROUTE         6     0.942     R18C18B.F0 to     R11C18A.D1 system_data_o_2
CTOOFX_DEL  ---     0.494     R11C18A.D1 to   R11C18A.OFX0 cpu1/i6985/SLICE_356
ROUTE         1     0.000   R11C18A.OFX0 to    R11C18B.FXB cpu1/n7649
FXTOOFX_DE  ---     0.149    R11C18B.FXB to   R11C18B.OFX1 cpu1/i6984/SLICE_355
ROUTE         1     1.050   R11C18B.OFX1 to     R10C18C.B1 cpu1/n7651
CTOF_DEL    ---     0.260     R10C18C.B1 to     R10C18C.F1 cpu1/SLICE_189
ROUTE         1     0.000     R10C18C.F1 to    R10C18C.DI1 cpu1/t_in_2 (to aclk_c)
                  --------
                    8.802   (56.4% logic, 43.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to ram_memory_0/ram_memory_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.394       21.PADDI to *R_R13C20.CLKA aclk_c
                  --------
                    1.394   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to cpu1/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.233       21.PADDI to    R10C18C.CLK aclk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.947ns (weighted slack = 1.894ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           ram_memory_0/ram_memory_0_3_0(ASIC)  (from aclk_c -)
   Destination:    FF         Data in        cpu1/t__i15  (to aclk_c +)

   Delay:               8.799ns  (56.5% logic, 43.5% route), 6 logic levels.

 Constraint Details:

      8.799ns physical path delay ram_memory_0/ram_memory_0_3_0 to cpu1/SLICE_195 meets
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.947ns

 Physical Path Details:

      Data path ram_memory_0/ram_memory_0_3_0 to cpu1/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R13C11.CLKA to *R_R13C11.DOA2 ram_memory_0/ram_memory_0_3_0 (from aclk_c)
ROUTE         1     1.318 *R_R13C11.DOA2 to     R14C14B.D0 memory_data_o_14
CTOF_DEL    ---     0.260     R14C14B.D0 to     R14C14B.F0 SLICE_534
ROUTE         1     0.470     R14C14B.F0 to     R14C14C.D0 system_data_o_15__N_7
CTOF_DEL    ---     0.260     R14C14C.D0 to     R14C14C.F0 SLICE_141
ROUTE         5     1.164     R14C14C.F0 to      R9C14A.D1 system_data_o_14
CTOOFX_DEL  ---     0.494      R9C14A.D1 to    R9C14A.OFX0 cpu1/i6999/SLICE_368
ROUTE         1     0.000    R9C14A.OFX0 to     R9C14B.FXB cpu1/n7663
FXTOOFX_DE  ---     0.149     R9C14B.FXB to    R9C14B.OFX1 cpu1/i6998/SLICE_364
ROUTE         1     0.879    R9C14B.OFX1 to     R10C14C.D1 cpu1/n7665
CTOF_DEL    ---     0.260     R10C14C.D1 to     R10C14C.F1 cpu1/SLICE_195
ROUTE         1     0.000     R10C14C.F1 to    R10C14C.DI1 cpu1/t_in_14 (to aclk_c)
                  --------
                    8.799   (56.5% logic, 43.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to ram_memory_0/ram_memory_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.394       21.PADDI to *R_R13C11.CLKA aclk_c
                  --------
                    1.394   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to cpu1/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.233       21.PADDI to    R10C14C.CLK aclk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.968ns (weighted slack = 1.936ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           ram_memory_0/ram_memory_0_1_2(ASIC)  (from aclk_c -)
   Destination:    FF         Data in        cpu1/t__i6  (to aclk_c +)

   Delay:               8.778ns  (56.6% logic, 43.4% route), 6 logic levels.

 Constraint Details:

      8.778ns physical path delay ram_memory_0/ram_memory_0_1_2 to cpu1/SLICE_191 meets
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 0.968ns

 Physical Path Details:

      Data path ram_memory_0/ram_memory_0_1_2 to cpu1/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R13C14.CLKA to *R_R13C14.DOA1 ram_memory_0/ram_memory_0_1_2 (from aclk_c)
ROUTE         1     1.406 *R_R13C14.DOA1 to     R19C16C.D0 memory_data_o_5
CTOF_DEL    ---     0.260     R19C16C.D0 to     R19C16C.F0 SLICE_552
ROUTE         1     0.528     R19C16C.F0 to     R18C16C.D1 system_data_o_15__N_34
CTOF_DEL    ---     0.260     R18C16C.D1 to     R18C16C.F1 SLICE_136
ROUTE         6     1.247     R18C16C.F1 to     R10C17C.D1 system_data_o_5
CTOOFX_DEL  ---     0.494     R10C17C.D1 to   R10C17C.OFX0 cpu1/i6964/SLICE_344
ROUTE         1     0.000   R10C17C.OFX0 to    R10C17D.FXB cpu1/n7628
FXTOOFX_DE  ---     0.149    R10C17D.FXB to   R10C17D.OFX1 cpu1/i6963/SLICE_343
ROUTE         1     0.629   R10C17D.OFX1 to     R10C17A.D0 cpu1/n7630
CTOF_DEL    ---     0.260     R10C17A.D0 to     R10C17A.F0 cpu1/SLICE_191
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 cpu1/t_in_5 (to aclk_c)
                  --------
                    8.778   (56.6% logic, 43.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to ram_memory_0/ram_memory_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.394       21.PADDI to *R_R13C14.CLKA aclk_c
                  --------
                    1.394   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to cpu1/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.233       21.PADDI to    R10C17A.CLK aclk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.014ns (weighted slack = 2.028ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           ram_memory_0/ram_memory_0_2_1(ASIC)  (from aclk_c -)
   Destination:    FF         Data in        cpu1/t__i9  (to aclk_c +)

   Delay:               8.732ns  (56.9% logic, 43.1% route), 6 logic levels.

 Constraint Details:

      8.732ns physical path delay ram_memory_0/ram_memory_0_2_1 to cpu1/SLICE_192 meets
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 1.014ns

 Physical Path Details:

      Data path ram_memory_0/ram_memory_0_2_1 to cpu1/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R13C17.CLKA to *R_R13C17.DOA0 ram_memory_0/ram_memory_0_2_1 (from aclk_c)
ROUTE         1     1.428 *R_R13C17.DOA0 to     R16C17C.B1 memory_data_o_8
CTOF_DEL    ---     0.260     R16C17C.B1 to     R16C17C.F1 SLICE_424
ROUTE         1     0.470     R16C17C.F1 to     R16C17B.D0 system_data_o_15__N_25
CTOF_DEL    ---     0.260     R16C17B.D0 to     R16C17B.F0 SLICE_138
ROUTE         5     0.933     R16C17B.F0 to     R11C17A.D1 system_data_o_8
CTOOFX_DEL  ---     0.494     R11C17A.D1 to   R11C17A.OFX0 cpu1/i7101/SLICE_385
ROUTE         1     0.000   R11C17A.OFX0 to    R11C17B.FXB cpu1/n7765
FXTOOFX_DE  ---     0.149    R11C17B.FXB to   R11C17B.OFX1 cpu1/i7100/SLICE_400
ROUTE         1     0.933   R11C17B.OFX1 to     R11C17C.C1 cpu1/n7767
CTOF_DEL    ---     0.260     R11C17C.C1 to     R11C17C.F1 cpu1/SLICE_192
ROUTE         1     0.000     R11C17C.F1 to    R11C17C.DI1 cpu1/t_in_8 (to aclk_c)
                  --------
                    8.732   (56.9% logic, 43.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to ram_memory_0/ram_memory_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.394       21.PADDI to *R_R13C17.CLKA aclk_c
                  --------
                    1.394   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to cpu1/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.233       21.PADDI to    R11C17C.CLK aclk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.015ns (weighted slack = 2.030ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           ram_memory_0/ram_memory_0_3_0(ASIC)  (from aclk_c -)
   Destination:    FF         Data in        cpu1/t__i13  (to aclk_c +)

   Delay:               8.731ns  (56.9% logic, 43.1% route), 6 logic levels.

 Constraint Details:

      8.731ns physical path delay ram_memory_0/ram_memory_0_3_0 to cpu1/SLICE_194 meets
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 1.015ns

 Physical Path Details:

      Data path ram_memory_0/ram_memory_0_3_0 to cpu1/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R13C11.CLKA to *R_R13C11.DOA0 ram_memory_0/ram_memory_0_3_0 (from aclk_c)
ROUTE         1     1.063 *R_R13C11.DOA0 to     R15C14B.D0 memory_data_o_12
CTOF_DEL    ---     0.260     R15C14B.D0 to     R15C14B.F0 SLICE_429
ROUTE         1     0.582     R15C14B.F0 to     R15C14C.C0 system_data_o_15__N_13
CTOF_DEL    ---     0.260     R15C14C.C0 to     R15C14C.F0 SLICE_140
ROUTE         5     1.239     R15C14C.F0 to     R11C14A.C1 system_data_o_12
CTOOFX_DEL  ---     0.494     R11C14A.C1 to   R11C14A.OFX0 cpu1/i7073/SLICE_393
ROUTE         1     0.000   R11C14A.OFX0 to    R11C14B.FXB cpu1/n7737
FXTOOFX_DE  ---     0.149    R11C14B.FXB to   R11C14B.OFX1 cpu1/i7072/SLICE_392
ROUTE         1     0.879   R11C14B.OFX1 to     R11C15C.D1 cpu1/n7739
CTOF_DEL    ---     0.260     R11C15C.D1 to     R11C15C.F1 cpu1/SLICE_194
ROUTE         1     0.000     R11C15C.F1 to    R11C15C.DI1 cpu1/t_in_12 (to aclk_c)
                  --------
                    8.731   (56.9% logic, 43.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to ram_memory_0/ram_memory_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.394       21.PADDI to *R_R13C11.CLKA aclk_c
                  --------
                    1.394   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to cpu1/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.233       21.PADDI to    R11C15C.CLK aclk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.025ns (weighted slack = 2.050ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KB     Port           ram_memory_0/ram_memory_0_0_3(ASIC)  (from aclk_c -)
   Destination:    FF         Data in        cpu1/t__i1  (to aclk_c +)

   Delay:               8.721ns  (57.0% logic, 43.0% route), 6 logic levels.

 Constraint Details:

      8.721ns physical path delay ram_memory_0/ram_memory_0_0_3 to cpu1/SLICE_188 meets
     10.000ns delay constraint less
      0.161ns skew and
      0.093ns DIN_SET requirement (totaling 9.746ns) by 1.025ns

 Physical Path Details:

      Data path ram_memory_0/ram_memory_0_0_3 to cpu1/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.545 *R_R13C20.CLKA to *R_R13C20.DOA0 ram_memory_0/ram_memory_0_0_3 (from aclk_c)
ROUTE         1     1.424 *R_R13C20.DOA0 to     R18C17B.D0 memory_data_o_0
CTOF_DEL    ---     0.260     R18C17B.D0 to     R18C17B.F0 SLICE_553
ROUTE         1     0.470     R18C17B.F0 to     R18C17C.D0 system_data_o_15__N_49
CTOF_DEL    ---     0.260     R18C17C.D0 to     R18C17C.F0 SLICE_134
ROUTE         7     1.230     R18C17C.F0 to     R12C19D.D0 system_data_o_0
CTOF_DEL    ---     0.260     R12C19D.D0 to     R12C19D.F0 cpu1/SLICE_589
ROUTE         1     0.629     R12C19D.F0 to     R11C19A.D1 cpu1/n7423
CTOOFX_DEL  ---     0.494     R11C19A.D1 to   R11C19A.OFX0 cpu1/i6801/SLICE_388
ROUTE         1     0.000   R11C19A.OFX0 to    R11C19B.FXB cpu1/n7465
FXTOOFX_DE  ---     0.149    R11C19B.FXB to   R11C19B.OFX1 cpu1/SLICE_188
ROUTE         1     0.000   R11C19B.OFX1 to    R11C19B.DI1 cpu1/t_in_0 (to aclk_c)
                  --------
                    8.721   (57.0% logic, 43.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to ram_memory_0/ram_memory_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.394       21.PADDI to *R_R13C20.CLKA aclk_c
                  --------
                    1.394   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to cpu1/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     1.233       21.PADDI to    R11C19B.CLK aclk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

Report:   53.118MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKPORT "aclk" ;
            34 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 12.775ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_dir_reg_i0_i11  (from aclk_c +)
   Destination:    Port       Pad            ioport[11]

   Data Path Delay:     5.134ns  (42.7% logic, 57.3% route), 2 logic levels.

   Clock Path Delay:    2.091ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:
      2.091ns delay aclk to gpio1/SLICE_175 and
      5.134ns delay gpio1/SLICE_175 to ioport[11] (totaling 7.225ns) meets
     20.000ns offset aclk to ioport[11] by 12.775ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         21.PAD to       21.PADDI aclk
ROUTE       213     1.233       21.PADDI to    R12C17C.CLK aclk_c
                  --------
                    2.091   (41.0% logic, 59.0% route), 1 logic levels.

      Data path gpio1/SLICE_175 to ioport[11]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q1 gpio1/SLICE_175 (from aclk_c)
ROUTE         2     2.940     R12C17C.Q1 to        1.PADDT gpio_dir_11
DTPAD_DEL   ---     1.811        1.PADDT to          1.PAD ioport[11]
                  --------
                    5.134   (42.7% logic, 57.3% route), 2 logic levels.


Passed:  The following path meets requirements by 13.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_dir_reg_i0_i7  (from aclk_c +)
   Destination:    Port       Pad            ioport[7]

   Data Path Delay:     4.638ns  (47.3% logic, 52.7% route), 2 logic levels.

   Clock Path Delay:    2.091ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:
      2.091ns delay aclk to gpio1/SLICE_173 and
      4.638ns delay gpio1/SLICE_173 to ioport[7] (totaling 6.729ns) meets
     20.000ns offset aclk to ioport[7] by 13.271ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         21.PAD to       21.PADDI aclk
ROUTE       213     1.233       21.PADDI to    R19C13C.CLK aclk_c
                  --------
                    2.091   (41.0% logic, 59.0% route), 1 logic levels.

      Data path gpio1/SLICE_173 to ioport[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R19C13C.CLK to     R19C13C.Q1 gpio1/SLICE_173 (from aclk_c)
ROUTE         2     2.444     R19C13C.Q1 to       37.PADDT gpio_dir_7
DTPAD_DEL   ---     1.811       37.PADDT to         37.PAD ioport[7]
                  --------
                    4.638   (47.3% logic, 52.7% route), 2 logic levels.


Passed:  The following path meets requirements by 13.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_dir_reg_i0_i12  (from aclk_c +)
   Destination:    Port       Pad            ioport[12]

   Data Path Delay:     4.562ns  (48.1% logic, 51.9% route), 2 logic levels.

   Clock Path Delay:    2.091ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:
      2.091ns delay aclk to gpio1/SLICE_176 and
      4.562ns delay gpio1/SLICE_176 to ioport[12] (totaling 6.653ns) meets
     20.000ns offset aclk to ioport[12] by 13.347ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         21.PAD to       21.PADDI aclk
ROUTE       213     1.233       21.PADDI to    R12C13C.CLK aclk_c
                  --------
                    2.091   (41.0% logic, 59.0% route), 1 logic levels.

      Data path gpio1/SLICE_176 to ioport[12]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C13C.CLK to     R12C13C.Q0 gpio1/SLICE_176 (from aclk_c)
ROUTE         2     2.368     R12C13C.Q0 to        2.PADDT gpio_dir_12
DTPAD_DEL   ---     1.811        2.PADDT to          2.PAD ioport[12]
                  --------
                    4.562   (48.1% logic, 51.9% route), 2 logic levels.


Passed:  The following path meets requirements by 13.468ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_dir_reg_i0_i14  (from aclk_c +)
   Destination:    Port       Pad            ioport[14]

   Data Path Delay:     4.441ns  (49.4% logic, 50.6% route), 2 logic levels.

   Clock Path Delay:    2.091ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:
      2.091ns delay aclk to gpio1/SLICE_177 and
      4.441ns delay gpio1/SLICE_177 to ioport[14] (totaling 6.532ns) meets
     20.000ns offset aclk to ioport[14] by 13.468ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         21.PAD to       21.PADDI aclk
ROUTE       213     1.233       21.PADDI to    R12C14C.CLK aclk_c
                  --------
                    2.091   (41.0% logic, 59.0% route), 1 logic levels.

      Data path gpio1/SLICE_177 to ioport[14]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C14C.CLK to     R12C14C.Q0 gpio1/SLICE_177 (from aclk_c)
ROUTE         2     2.247     R12C14C.Q0 to        6.PADDT gpio_dir_14
DTPAD_DEL   ---     1.811        6.PADDT to          6.PAD ioport[14]
                  --------
                    4.441   (49.4% logic, 50.6% route), 2 logic levels.


Passed:  The following path meets requirements by 13.576ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_dir_reg_i0_i9  (from aclk_c +)
   Destination:    Port       Pad            ioport[9]

   Data Path Delay:     4.333ns  (50.6% logic, 49.4% route), 2 logic levels.

   Clock Path Delay:    2.091ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:
      2.091ns delay aclk to gpio1/SLICE_174 and
      4.333ns delay gpio1/SLICE_174 to ioport[9] (totaling 6.424ns) meets
     20.000ns offset aclk to ioport[9] by 13.576ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         21.PAD to       21.PADDI aclk
ROUTE       213     1.233       21.PADDI to    R15C17B.CLK aclk_c
                  --------
                    2.091   (41.0% logic, 59.0% route), 1 logic levels.

      Data path gpio1/SLICE_174 to ioport[9]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R15C17B.CLK to     R15C17B.Q1 gpio1/SLICE_174 (from aclk_c)
ROUTE         2     2.139     R15C17B.Q1 to       52.PADDT gpio_dir_9
DTPAD_DEL   ---     1.811       52.PADDT to         52.PAD ioport[9]
                  --------
                    4.333   (50.6% logic, 49.4% route), 2 logic levels.


Passed:  The following path meets requirements by 13.617ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_dir_reg_i0_i5  (from aclk_c +)
   Destination:    Port       Pad            ioport[5]

   Data Path Delay:     4.292ns  (51.1% logic, 48.9% route), 2 logic levels.

   Clock Path Delay:    2.091ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:
      2.091ns delay aclk to gpio1/SLICE_172 and
      4.292ns delay gpio1/SLICE_172 to ioport[5] (totaling 6.383ns) meets
     20.000ns offset aclk to ioport[5] by 13.617ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         21.PAD to       21.PADDI aclk
ROUTE       213     1.233       21.PADDI to    R20C13B.CLK aclk_c
                  --------
                    2.091   (41.0% logic, 59.0% route), 1 logic levels.

      Data path gpio1/SLICE_172 to ioport[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R20C13B.CLK to     R20C13B.Q1 gpio1/SLICE_172 (from aclk_c)
ROUTE         2     2.098     R20C13B.Q1 to       39.PADDT gpio_dir_5
DTPAD_DEL   ---     1.811       39.PADDT to         39.PAD ioport[5]
                  --------
                    4.292   (51.1% logic, 48.9% route), 2 logic levels.


Passed:  The following path meets requirements by 13.663ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_reg_i0_i12  (from aclk_c +)
   Destination:    Port       Pad            ioport[12]

   Data Path Delay:     4.246ns  (37.4% logic, 62.6% route), 2 logic levels.

   Clock Path Delay:    2.091ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:
      2.091ns delay aclk to gpio1/SLICE_184 and
      4.246ns delay gpio1/SLICE_184 to ioport[12] (totaling 6.337ns) meets
     20.000ns offset aclk to ioport[12] by 13.663ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         21.PAD to       21.PADDI aclk
ROUTE       213     1.233       21.PADDI to    R12C13A.CLK aclk_c
                  --------
                    2.091   (41.0% logic, 59.0% route), 1 logic levels.

      Data path gpio1/SLICE_184 to ioport[12]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C13A.CLK to     R12C13A.Q0 gpio1/SLICE_184 (from aclk_c)
ROUTE         2     2.656     R12C13A.Q0 to        2.PADDO gpio_out_12
DOPAD_DEL   ---     1.207        2.PADDO to          2.PAD ioport[12]
                  --------
                    4.246   (37.4% logic, 62.6% route), 2 logic levels.


Passed:  The following path meets requirements by 13.810ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_dir_reg_i0_i10  (from aclk_c +)
   Destination:    Port       Pad            ioport[10]

   Data Path Delay:     4.099ns  (53.5% logic, 46.5% route), 2 logic levels.

   Clock Path Delay:    2.091ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:
      2.091ns delay aclk to gpio1/SLICE_175 and
      4.099ns delay gpio1/SLICE_175 to ioport[10] (totaling 6.190ns) meets
     20.000ns offset aclk to ioport[10] by 13.810ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         21.PAD to       21.PADDI aclk
ROUTE       213     1.233       21.PADDI to    R12C17C.CLK aclk_c
                  --------
                    2.091   (41.0% logic, 59.0% route), 1 logic levels.

      Data path gpio1/SLICE_175 to ioport[10]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 gpio1/SLICE_175 (from aclk_c)
ROUTE         2     1.905     R12C17C.Q0 to       50.PADDT gpio_dir_10
DTPAD_DEL   ---     1.811       50.PADDT to         50.PAD ioport[10]
                  --------
                    4.099   (53.5% logic, 46.5% route), 2 logic levels.


Passed:  The following path meets requirements by 13.875ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_reg_i0_i8  (from aclk_c +)
   Destination:    Port       Pad            ioport[8]

   Data Path Delay:     4.034ns  (39.4% logic, 60.6% route), 2 logic levels.

   Clock Path Delay:    2.091ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:
      2.091ns delay aclk to gpio1/SLICE_182 and
      4.034ns delay gpio1/SLICE_182 to ioport[8] (totaling 6.125ns) meets
     20.000ns offset aclk to ioport[8] by 13.875ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         21.PAD to       21.PADDI aclk
ROUTE       213     1.233       21.PADDI to    R16C16A.CLK aclk_c
                  --------
                    2.091   (41.0% logic, 59.0% route), 1 logic levels.

      Data path gpio1/SLICE_182 to ioport[8]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R16C16A.CLK to     R16C16A.Q0 gpio1/SLICE_182 (from aclk_c)
ROUTE         2     2.444     R16C16A.Q0 to       53.PADDO gpio_out_8
DOPAD_DEL   ---     1.207       53.PADDO to         53.PAD ioport[8]
                  --------
                    4.034   (39.4% logic, 60.6% route), 2 logic levels.


Passed:  The following path meets requirements by 13.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart1/txd_o_142  (from aclk_c +)
   Destination:    Port       Pad            uart_o

   Data Path Delay:     4.015ns  (39.6% logic, 60.4% route), 2 logic levels.

   Clock Path Delay:    2.091ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:
      2.091ns delay aclk to uart1/SLICE_306 and
      4.015ns delay uart1/SLICE_306 to uart_o (totaling 6.106ns) meets
     20.000ns offset aclk to uart_o by 13.894ns

 Physical Path Details:

      Clock path aclk to uart1/SLICE_306:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         21.PAD to       21.PADDI aclk
ROUTE       213     1.233       21.PADDI to    R18C23A.CLK aclk_c
                  --------
                    2.091   (41.0% logic, 59.0% route), 1 logic levels.

      Data path uart1/SLICE_306 to uart_o:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R18C23A.CLK to     R18C23A.Q0 uart1/SLICE_306 (from aclk_c)
ROUTE         1     2.425     R18C23A.Q0 to      109.PADDO uart_o_c
DOPAD_DEL   ---     1.207      109.PADDO to        109.PAD uart_o
                  --------
                    4.015   (39.6% logic, 60.4% route), 2 logic levels.

Report:    7.225ns is the minimum offset for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "aclk" 50.000000 MHz ;   |   50.000 MHz|   53.118 MHz|   6  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKPORT "aclk" ;                        |    20.000 ns|     7.225 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: aclk_c   Source: aclk.PAD   Loads: 213
   Covered under: FREQUENCY PORT "aclk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 373664 paths, 25 nets, and 4941 connections (99.44% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.7.1.502</big></U></B>
Sun Jun 19 19:47:46 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o eP16_eP16.twr -gui -msgset C:/lscc/eP16VHDL/promote.xml eP16_eP16.ncd eP16_eP16.prf 
Design file:     ep16_ep16.ncd
Preference file: ep16_ep16.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "aclk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKPORT "aclk" (0 errors)</A></LI>            34 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "aclk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cpu1/rp1_i0_i3  (from aclk_c +)
   Destination:    FF         Data in        r_stack4/RAM0  (to r_stack4/WCK_INT +)
                   FF                        r_stack4/RAM0

   Delay:               0.261ns  (46.0% logic, 54.0% route), 2 logic levels.

 Constraint Details:

      0.261ns physical path delay cpu1/SLICE_241 to r_stack4/SLICE_103 meets
      0.114ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.114ns) by 0.147ns

 Physical Path Details:

      Data path cpu1/SLICE_241 to r_stack4/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C9B.CLK to      R12C9B.Q0 cpu1/SLICE_241 (from aclk_c)
ROUTE        27     0.141      R12C9B.Q0 to      R14C9B.D0 rp1_3
ZERO_DEL    ---     0.000      R14C9B.D0 to   R14C9B.WADO3 r_stack4/SLICE_102
ROUTE         2     0.000   R14C9B.WADO3 to    R14C9A.WAD3 r_stack4/WAD3_INT (to r_stack4/WCK_INT)
                  --------
                    0.261   (46.0% logic, 54.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to cpu1/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to     R12C9B.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to r_stack4/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to     R14C9B.CLK aclk_c
ZERO_DEL    ---     0.000     R14C9B.CLK to    R14C9B.WCKO r_stack4/SLICE_102
ROUTE         2     0.000    R14C9B.WCKO to     R14C9A.WCK r_stack4/WCK_INT
                  --------
                    0.300   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cpu1/rp1_i0_i3  (from aclk_c +)
   Destination:    FF         Data in        r_stack4/RAM2  (to r_stack4/WCK_INT +)
                   FF                        r_stack4/RAM2

   Delay:               0.261ns  (46.0% logic, 54.0% route), 2 logic levels.

 Constraint Details:

      0.261ns physical path delay cpu1/SLICE_241 to r_stack4/SLICE_104 meets
      0.114ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.114ns) by 0.147ns

 Physical Path Details:

      Data path cpu1/SLICE_241 to r_stack4/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C9B.CLK to      R12C9B.Q0 cpu1/SLICE_241 (from aclk_c)
ROUTE        27     0.141      R12C9B.Q0 to      R14C9B.D0 rp1_3
ZERO_DEL    ---     0.000      R14C9B.D0 to   R14C9B.WADO3 r_stack4/SLICE_102
ROUTE         2     0.000   R14C9B.WADO3 to    R14C9C.WAD3 r_stack4/WAD3_INT (to r_stack4/WCK_INT)
                  --------
                    0.261   (46.0% logic, 54.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to cpu1/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to     R12C9B.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to r_stack4/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to     R14C9B.CLK aclk_c
ZERO_DEL    ---     0.000     R14C9B.CLK to    R14C9B.WCKO r_stack4/SLICE_102
ROUTE         2     0.000    R14C9B.WCKO to     R14C9C.WCK r_stack4/WCK_INT
                  --------
                    0.300   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart1/rx_shift_reg_i0_i4  (from aclk_c +)
   Destination:    FF         Data in        uart1/rx_buffer_reg_i0_i4  (to aclk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uart1/SLICE_287 to uart1/SLICE_249 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uart1/SLICE_287 to uart1/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C16B.CLK to     R20C16B.Q0 uart1/SLICE_287 (from aclk_c)
ROUTE         2     0.041     R20C16B.Q0 to     R20C16A.M0 uart1/rx_shift_reg_4 (to aclk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to uart1/SLICE_287:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to    R20C16B.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to uart1/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to    R20C16A.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart1/rx_shift_reg_i0_i2  (from aclk_c +)
   Destination:    FF         Data in        uart1/rx_shift_reg_i0_i1  (to aclk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uart1/SLICE_286 to uart1/SLICE_285 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uart1/SLICE_286 to uart1/SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C16A.CLK to     R21C16A.Q0 uart1/SLICE_286 (from aclk_c)
ROUTE         2     0.041     R21C16A.Q0 to     R21C16C.M1 uart1/rx_shift_reg_2 (to aclk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to uart1/SLICE_286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to    R21C16A.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to uart1/SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to    R21C16C.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart1/rx_shift_reg_i0_i6  (from aclk_c +)
   Destination:    FF         Data in        uart1/rx_buffer_reg_i0_i6  (to aclk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uart1/SLICE_288 to uart1/SLICE_250 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uart1/SLICE_288 to uart1/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C19B.CLK to     R19C19B.Q0 uart1/SLICE_288 (from aclk_c)
ROUTE         2     0.041     R19C19B.Q0 to     R19C19A.M0 uart1/rx_shift_reg_6 (to aclk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to uart1/SLICE_288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to    R19C19B.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to uart1/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to    R19C19A.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cpu1/rp1_i0_i3  (from aclk_c +)
   Destination:    FF         Data in        r_stack6/RAM2  (to r_stack6/WCK_INT +)
                   FF                        r_stack6/RAM2

   Delay:               0.337ns  (35.6% logic, 64.4% route), 2 logic levels.

 Constraint Details:

      0.337ns physical path delay cpu1/SLICE_241 to r_stack6/SLICE_109 meets
      0.114ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.114ns) by 0.223ns

 Physical Path Details:

      Data path cpu1/SLICE_241 to r_stack6/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C9B.CLK to      R12C9B.Q0 cpu1/SLICE_241 (from aclk_c)
ROUTE        27     0.217      R12C9B.Q0 to      R14C8B.D0 rp1_3
ZERO_DEL    ---     0.000      R14C8B.D0 to   R14C8B.WADO3 r_stack6/SLICE_107
ROUTE         2     0.000   R14C8B.WADO3 to    R14C8C.WAD3 r_stack6/WAD3_INT (to r_stack6/WCK_INT)
                  --------
                    0.337   (35.6% logic, 64.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to cpu1/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to     R12C9B.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to r_stack6/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to     R14C8B.CLK aclk_c
ZERO_DEL    ---     0.000     R14C8B.CLK to    R14C8B.WCKO r_stack6/SLICE_107
ROUTE         2     0.000    R14C8B.WCKO to     R14C8C.WCK r_stack6/WCK_INT
                  --------
                    0.300   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cpu1/rp1_i0_i3  (from aclk_c +)
   Destination:    FF         Data in        r_stack6/RAM0  (to r_stack6/WCK_INT +)
                   FF                        r_stack6/RAM0

   Delay:               0.337ns  (35.6% logic, 64.4% route), 2 logic levels.

 Constraint Details:

      0.337ns physical path delay cpu1/SLICE_241 to r_stack6/SLICE_108 meets
      0.114ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.114ns) by 0.223ns

 Physical Path Details:

      Data path cpu1/SLICE_241 to r_stack6/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C9B.CLK to      R12C9B.Q0 cpu1/SLICE_241 (from aclk_c)
ROUTE        27     0.217      R12C9B.Q0 to      R14C8B.D0 rp1_3
ZERO_DEL    ---     0.000      R14C8B.D0 to   R14C8B.WADO3 r_stack6/SLICE_107
ROUTE         2     0.000   R14C8B.WADO3 to    R14C8A.WAD3 r_stack6/WAD3_INT (to r_stack6/WCK_INT)
                  --------
                    0.337   (35.6% logic, 64.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to cpu1/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to     R12C9B.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to r_stack6/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to     R14C8B.CLK aclk_c
ZERO_DEL    ---     0.000     R14C8B.CLK to    R14C8B.WCKO r_stack6/SLICE_107
ROUTE         2     0.000    R14C8B.WCKO to     R14C8A.WCK r_stack6/WCK_INT
                  --------
                    0.300   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              creset_636  (from aclk_c +)
   Destination:    FF         Data in        creset_636  (to aclk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_197 to SLICE_197 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_197 to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C20B.CLK to     R10C20B.Q0 SLICE_197 (from aclk_c)
ROUTE         3     0.057     R10C20B.Q0 to     R10C20B.D0 n1226
CTOF_DEL    ---     0.059     R10C20B.D0 to     R10C20B.F0 SLICE_197
ROUTE         1     0.000     R10C20B.F0 to    R10C20B.DI0 n7557 (to aclk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to    R10C20B.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to    R10C20B.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              creset_656  (from aclk_c +)
   Destination:    FF         Data in        creset_656  (to aclk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_200 to SLICE_200 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_200 to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C22A.CLK to     R11C22A.Q0 SLICE_200 (from aclk_c)
ROUTE         3     0.057     R11C22A.Q0 to     R11C22A.D0 n1251
CTOF_DEL    ---     0.059     R11C22A.D0 to     R11C22A.F0 SLICE_200
ROUTE         1     0.000     R11C22A.F0 to    R11C22A.DI0 n7551 (to aclk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to    R11C22A.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to    R11C22A.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              creset_660  (from aclk_c +)
   Destination:    FF         Data in        creset_660  (to aclk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_201 to SLICE_201 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_201 to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C21A.CLK to     R12C21A.Q0 SLICE_201 (from aclk_c)
ROUTE         3     0.057     R12C21A.Q0 to     R12C21A.D0 n1256
CTOF_DEL    ---     0.059     R12C21A.D0 to     R12C21A.F0 SLICE_201
ROUTE         1     0.000     R12C21A.F0 to    R12C21A.DI0 n7559 (to aclk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path aclk to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to    R12C21A.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path aclk to SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       213     0.300       21.PADDI to    R12C21A.CLK aclk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKPORT "aclk" ;
            34 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.598ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_reg_i0_i1  (from aclk_c +)
   Destination:    Port       Pad            ioport[1]

   Data Path Delay:     0.971ns  (77.2% logic, 22.8% route), 2 logic levels.

   Clock Path Delay:    0.627ns  (56.9% logic, 43.1% route), 1 logic levels.

 Constraint Details:
      0.627ns delay aclk to gpio1/SLICE_178 and
      0.971ns delay gpio1/SLICE_178 to ioport[1] (totaling 1.598ns) meets
      0.000ns hold offset aclk to ioport[1] by 1.598ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.357         21.PAD to       21.PADDI aclk
ROUTE       213     0.270       21.PADDI to    R20C15B.CLK aclk_c
                  --------
                    0.627   (56.9% logic, 43.1% route), 1 logic levels.

      Data path gpio1/SLICE_178 to ioport[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C15B.CLK to     R20C15B.Q1 gpio1/SLICE_178 (from aclk_c)
ROUTE         2     0.221     R20C15B.Q1 to       45.PADDO gpio_out_1
DOPAD_DEL   ---     0.630       45.PADDO to         45.PAD ioport[1]
                  --------
                    0.971   (77.2% logic, 22.8% route), 2 logic levels.


Passed:  The following path meets requirements by 1.598ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_reg_i0_i0  (from aclk_c +)
   Destination:    Port       Pad            ioport[0]

   Data Path Delay:     0.971ns  (77.2% logic, 22.8% route), 2 logic levels.

   Clock Path Delay:    0.627ns  (56.9% logic, 43.1% route), 1 logic levels.

 Constraint Details:
      0.627ns delay aclk to gpio1/SLICE_178 and
      0.971ns delay gpio1/SLICE_178 to ioport[0] (totaling 1.598ns) meets
      0.000ns hold offset aclk to ioport[0] by 1.598ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.357         21.PAD to       21.PADDI aclk
ROUTE       213     0.270       21.PADDI to    R20C15B.CLK aclk_c
                  --------
                    0.627   (56.9% logic, 43.1% route), 1 logic levels.

      Data path gpio1/SLICE_178 to ioport[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C15B.CLK to     R20C15B.Q0 gpio1/SLICE_178 (from aclk_c)
ROUTE         2     0.221     R20C15B.Q0 to       46.PADDO gpio_out_0
DOPAD_DEL   ---     0.630       46.PADDO to         46.PAD ioport[0]
                  --------
                    0.971   (77.2% logic, 22.8% route), 2 logic levels.


Passed:  The following path meets requirements by 1.598ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_reg_i0_i3  (from aclk_c +)
   Destination:    Port       Pad            ioport[3]

   Data Path Delay:     0.971ns  (77.2% logic, 22.8% route), 2 logic levels.

   Clock Path Delay:    0.627ns  (56.9% logic, 43.1% route), 1 logic levels.

 Constraint Details:
      0.627ns delay aclk to gpio1/SLICE_179 and
      0.971ns delay gpio1/SLICE_179 to ioport[3] (totaling 1.598ns) meets
      0.000ns hold offset aclk to ioport[3] by 1.598ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.357         21.PAD to       21.PADDI aclk
ROUTE       213     0.270       21.PADDI to    R21C14C.CLK aclk_c
                  --------
                    0.627   (56.9% logic, 43.1% route), 1 logic levels.

      Data path gpio1/SLICE_179 to ioport[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C14C.CLK to     R21C14C.Q1 gpio1/SLICE_179 (from aclk_c)
ROUTE         2     0.221     R21C14C.Q1 to       43.PADDO gpio_out_3
DOPAD_DEL   ---     0.630       43.PADDO to         43.PAD ioport[3]
                  --------
                    0.971   (77.2% logic, 22.8% route), 2 logic levels.


Passed:  The following path meets requirements by 1.679ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_reg_i0_i2  (from aclk_c +)
   Destination:    Port       Pad            ioport[2]

   Data Path Delay:     1.052ns  (71.3% logic, 28.7% route), 2 logic levels.

   Clock Path Delay:    0.627ns  (56.9% logic, 43.1% route), 1 logic levels.

 Constraint Details:
      0.627ns delay aclk to gpio1/SLICE_179 and
      1.052ns delay gpio1/SLICE_179 to ioport[2] (totaling 1.679ns) meets
      0.000ns hold offset aclk to ioport[2] by 1.679ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.357         21.PAD to       21.PADDI aclk
ROUTE       213     0.270       21.PADDI to    R21C14C.CLK aclk_c
                  --------
                    0.627   (56.9% logic, 43.1% route), 1 logic levels.

      Data path gpio1/SLICE_179 to ioport[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C14C.CLK to     R21C14C.Q0 gpio1/SLICE_179 (from aclk_c)
ROUTE         2     0.302     R21C14C.Q0 to       44.PADDO gpio_out_2
DOPAD_DEL   ---     0.630       44.PADDO to         44.PAD ioport[2]
                  --------
                    1.052   (71.3% logic, 28.7% route), 2 logic levels.


Passed:  The following path meets requirements by 1.704ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_reg_i0_i10  (from aclk_c +)
   Destination:    Port       Pad            ioport[10]

   Data Path Delay:     1.077ns  (69.6% logic, 30.4% route), 2 logic levels.

   Clock Path Delay:    0.627ns  (56.9% logic, 43.1% route), 1 logic levels.

 Constraint Details:
      0.627ns delay aclk to gpio1/SLICE_183 and
      1.077ns delay gpio1/SLICE_183 to ioport[10] (totaling 1.704ns) meets
      0.000ns hold offset aclk to ioport[10] by 1.704ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.357         21.PAD to       21.PADDI aclk
ROUTE       213     0.270       21.PADDI to    R14C16C.CLK aclk_c
                  --------
                    0.627   (56.9% logic, 43.1% route), 1 logic levels.

      Data path gpio1/SLICE_183 to ioport[10]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C16C.CLK to     R14C16C.Q0 gpio1/SLICE_183 (from aclk_c)
ROUTE         2     0.327     R14C16C.Q0 to       50.PADDO gpio_out_10
DOPAD_DEL   ---     0.630       50.PADDO to         50.PAD ioport[10]
                  --------
                    1.077   (69.6% logic, 30.4% route), 2 logic levels.


Passed:  The following path meets requirements by 1.704ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_reg_i0_i4  (from aclk_c +)
   Destination:    Port       Pad            ioport[4]

   Data Path Delay:     1.077ns  (69.6% logic, 30.4% route), 2 logic levels.

   Clock Path Delay:    0.627ns  (56.9% logic, 43.1% route), 1 logic levels.

 Constraint Details:
      0.627ns delay aclk to gpio1/SLICE_180 and
      1.077ns delay gpio1/SLICE_180 to ioport[4] (totaling 1.704ns) meets
      0.000ns hold offset aclk to ioport[4] by 1.704ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.357         21.PAD to       21.PADDI aclk
ROUTE       213     0.270       21.PADDI to    R20C13C.CLK aclk_c
                  --------
                    0.627   (56.9% logic, 43.1% route), 1 logic levels.

      Data path gpio1/SLICE_180 to ioport[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C13C.CLK to     R20C13C.Q0 gpio1/SLICE_180 (from aclk_c)
ROUTE         2     0.327     R20C13C.Q0 to       40.PADDO gpio_out_4
DOPAD_DEL   ---     0.630       40.PADDO to         40.PAD ioport[4]
                  --------
                    1.077   (69.6% logic, 30.4% route), 2 logic levels.


Passed:  The following path meets requirements by 1.751ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_reg_i0_i15  (from aclk_c +)
   Destination:    Port       Pad            ioport[15]

   Data Path Delay:     1.124ns  (66.7% logic, 33.3% route), 2 logic levels.

   Clock Path Delay:    0.627ns  (56.9% logic, 43.1% route), 1 logic levels.

 Constraint Details:
      0.627ns delay aclk to gpio1/SLICE_185 and
      1.124ns delay gpio1/SLICE_185 to ioport[15] (totaling 1.751ns) meets
      0.000ns hold offset aclk to ioport[15] by 1.751ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.357         21.PAD to       21.PADDI aclk
ROUTE       213     0.270       21.PADDI to    R12C14A.CLK aclk_c
                  --------
                    0.627   (56.9% logic, 43.1% route), 1 logic levels.

      Data path gpio1/SLICE_185 to ioport[15]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C14A.CLK to     R12C14A.Q1 gpio1/SLICE_185 (from aclk_c)
ROUTE         2     0.374     R12C14A.Q1 to        7.PADDO gpio_out_15
DOPAD_DEL   ---     0.630        7.PADDO to          7.PAD ioport[15]
                  --------
                    1.124   (66.7% logic, 33.3% route), 2 logic levels.


Passed:  The following path meets requirements by 1.770ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_reg_i0_i9  (from aclk_c +)
   Destination:    Port       Pad            ioport[9]

   Data Path Delay:     1.143ns  (65.6% logic, 34.4% route), 2 logic levels.

   Clock Path Delay:    0.627ns  (56.9% logic, 43.1% route), 1 logic levels.

 Constraint Details:
      0.627ns delay aclk to gpio1/SLICE_182 and
      1.143ns delay gpio1/SLICE_182 to ioport[9] (totaling 1.770ns) meets
      0.000ns hold offset aclk to ioport[9] by 1.770ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.357         21.PAD to       21.PADDI aclk
ROUTE       213     0.270       21.PADDI to    R16C16A.CLK aclk_c
                  --------
                    0.627   (56.9% logic, 43.1% route), 1 logic levels.

      Data path gpio1/SLICE_182 to ioport[9]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C16A.CLK to     R16C16A.Q1 gpio1/SLICE_182 (from aclk_c)
ROUTE         2     0.393     R16C16A.Q1 to       52.PADDO gpio_out_9
DOPAD_DEL   ---     0.630       52.PADDO to         52.PAD ioport[9]
                  --------
                    1.143   (65.6% logic, 34.4% route), 2 logic levels.


Passed:  The following path meets requirements by 1.781ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_reg_i0_i5  (from aclk_c +)
   Destination:    Port       Pad            ioport[5]

   Data Path Delay:     1.154ns  (65.0% logic, 35.0% route), 2 logic levels.

   Clock Path Delay:    0.627ns  (56.9% logic, 43.1% route), 1 logic levels.

 Constraint Details:
      0.627ns delay aclk to gpio1/SLICE_180 and
      1.154ns delay gpio1/SLICE_180 to ioport[5] (totaling 1.781ns) meets
      0.000ns hold offset aclk to ioport[5] by 1.781ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.357         21.PAD to       21.PADDI aclk
ROUTE       213     0.270       21.PADDI to    R20C13C.CLK aclk_c
                  --------
                    0.627   (56.9% logic, 43.1% route), 1 logic levels.

      Data path gpio1/SLICE_180 to ioport[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C13C.CLK to     R20C13C.Q1 gpio1/SLICE_180 (from aclk_c)
ROUTE         2     0.404     R20C13C.Q1 to       39.PADDO gpio_out_5
DOPAD_DEL   ---     0.630       39.PADDO to         39.PAD ioport[5]
                  --------
                    1.154   (65.0% logic, 35.0% route), 2 logic levels.


Passed:  The following path meets requirements by 1.783ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gpio1/gpio_reg_i0_i6  (from aclk_c +)
   Destination:    Port       Pad            ioport[6]

   Data Path Delay:     1.156ns  (64.9% logic, 35.1% route), 2 logic levels.

   Clock Path Delay:    0.627ns  (56.9% logic, 43.1% route), 1 logic levels.

 Constraint Details:
      0.627ns delay aclk to gpio1/SLICE_181 and
      1.156ns delay gpio1/SLICE_181 to ioport[6] (totaling 1.783ns) meets
      0.000ns hold offset aclk to ioport[6] by 1.783ns

 Physical Path Details:

      Clock path aclk to gpio1/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.357         21.PAD to       21.PADDI aclk
ROUTE       213     0.270       21.PADDI to    R19C13B.CLK aclk_c
                  --------
                    0.627   (56.9% logic, 43.1% route), 1 logic levels.

      Data path gpio1/SLICE_181 to ioport[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C13B.CLK to     R19C13B.Q0 gpio1/SLICE_181 (from aclk_c)
ROUTE         2     0.406     R19C13B.Q0 to       38.PADDO gpio_out_6
DOPAD_DEL   ---     0.630       38.PADDO to         38.PAD ioport[6]
                  --------
                    1.156   (64.9% logic, 35.1% route), 2 logic levels.

Report:    1.598ns is the maximum offset for this preference.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "aclk" 50.000000 MHz ;   |            -|            -|   2  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKPORT "aclk" ;                        |     0.000 ns|     1.598 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: aclk_c   Source: aclk.PAD   Loads: 213
   Covered under: FREQUENCY PORT "aclk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 373616 paths, 25 nets, and 4941 connections (99.44% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
