[["CD-ECC: content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors.", ["Wujie Wen", "Mengjie Mao", "Xiaochun Zhu", "Seung H. Kang", "Danghui Wang", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691090", 8], ["ADAMS: asymmetric differential STT-RAM cell structure for reliable and high-performance applications.", ["Yaojun Zhang", "Ismail Bayram", "Yu Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2013.6691091", 8], ["Design of cross-point metal-oxide ReRAM emphasizing reliability and cost.", ["Dimin Niu", "Cong Xu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2013.6691092", 7], ["Efficient aerial image simulation on multi-core SIMD CPU.", ["Pei-Ci Wu", "Tan Yan", "Hongbo Zhang", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691093", 8], ["Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time.", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691094", 8], ["Efficient analog layout prototyping by layout reuse with routing preservation.", ["Ching-Yu Chin", "Po-Cheng Pan", "Hung-Ming Chen", "Tung-Chieh Chen", "Jou-Chun Lin"], "https://doi.org/10.1109/ICCAD.2013.6691095", 8], ["On reconfiguration-oriented approximate adder design and its application.", ["Rong Ye", "Ting Wang", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2013.6691096", 7], ["ForTER: a forward error correction scheme for timing error resilience.", ["Jie Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2013.6691097", 6], ["Aging-aware logic synthesis.", ["Mojtaba Ebrahimi", "Fabian Oboril", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2013.6691098", 8], ["Model-based hardware design.", ["Girish Venkataramani", "Kiran Kintali", "Sudeepa Prakash", "Stephan van Beek"], "https://doi.org/10.1109/ICCAD.2013.6691099", 5], ["BAG: a designer-oriented integrated framework for the development of AMS circuit generators.", ["John Crossley", "Alberto Puggelli", "H.-P. Le", "B. Yang", "R. Nancollas", "Kwangmo Jung", "Lingkai Kong", "Nathan Narevsky", "Yue Lu", "Nicholas Sutardja", "E. J. An", "Alberto L. Sangiovanni-Vincentelli", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2013.6691100", 8], ["Performance evaluation of multicore systems: from traffic analysis to latency predictions (embedded tutorial).", ["Zhiliang Qian", "Paul Bogdan", "Chi-Ying Tsui", "Radu Marculescu"], "https://doi.org/10.1109/ICCAD.2013.6691101", 3], ["Improved SAT-based ATPG: more constraints, better compaction.", ["Stephan Eggersgluss", "Robert Wille", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2013.6691102", 6], ["Automatic test pattern generation for delay defects using timed characteristic functions.", ["Shin-Yann Ho", "Shuo-Ren Lin", "Ko-Lung Yuan", "Chien-Yen Kuo", "Kuan-Yu Liao", "Jie-Hong R. Jiang", "Chien-Mo James Li"], "https://doi.org/10.1109/ICCAD.2013.6691103", 8], ["DREAMS: DFM rule EvAluation using manufactured silicon.", ["Ronald D. Blanton", "F. Wang", "C. Xue", "Pk Nag", "Y. Xue", "Xin Li"], "https://doi.org/10.1109/ICCAD.2013.6691104", 8], ["Stochastic error rate estimation for adaptive speed control with field delay testing.", ["Shoichi Iizuka", "Masafumi Mizuno", "Dan Kuroda", "Masanori Hashimoto", "Takao Onoye"], "https://doi.org/10.1109/ICCAD.2013.6691105", 8], ["Security-aware mapping for CAN-based real-time distributed automotive systems.", ["Chung-Wei Lin", "Qi Zhu", "Calvin Phung", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2013.6691106", 7], ["Dynamic server power capping for enabling data center participation in power markets.", ["Hao Chen", "Can Hankendi", "Michael C. Caramanis", "Ayse Kivilcim Coskun"], "https://doi.org/10.1109/ICCAD.2013.6691107", 8], ["An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems.", ["Yongtae Kim", "Yong Zhang", "Peng Li"], "https://doi.org/10.1109/ICCAD.2013.6691108", 8], ["PROTON: an automatic place-and-route tool for optical networks-on-chip.", ["Anja Boos", "Luca Ramini", "Ulf Schlichtmann", "Davide Bertozzi"], "https://doi.org/10.1109/ICCAD.2013.6691109", 8], ["Analog behavior in custom IC variation-aware design.", ["Trent McConaghy"], "https://doi.org/10.1109/ICCAD.2013.6691110", 3], ["A new methodology to address the growing productivity gap in analog design.", ["David White"], "https://doi.org/10.1109/ICCAD.2013.6691111", 4], ["Agent-based distributed power management for kilo-core processors.", ["Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691112", 8], ["Managing mobile platform power.", ["Umit Y. Ogras", "Raid Zuhair Ayoub", "Michael Kishinevsky", "David Kadjo"], "https://doi.org/10.1109/ICCAD.2013.6691113", 2], ["A high-performance triple patterning layout decomposer with balanced density.", ["Bei Yu", "Yen-Hung Lin", "Gerard Luk-Pat", "Duo Ding", "Kevin Lucas", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691114", 7], ["Layout decomposition with pairwise coloring for multiple patterning lithography.", ["Ye Zhang", "Wai-Shing Luk", "Hai Zhou", "Changhao Yan", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2013.6691115", 8], ["Constrained pattern assignment for standard cell based triple patterning lithography.", ["Haitong Tian", "Yuelin Du", "Hongbo Zhang", "Zigang Xiao", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2013.6691116", 8], ["Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library.", ["Yuelin Du", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang", "Qiang Ma"], "https://doi.org/10.1109/ICCAD.2013.6691117", 8], ["Computer-aided design of electrical energy systems.", ["Younghyun Kim", "Donghwa Shin", "Massimo Petricca", "Sangyoung Park", "Massimo Poncino", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2013.6691118", 8], ["A neuromorphic architecture for anomaly detection in autonomous large-area traffic monitoring.", ["Qiuwen Chen", "Qinru Qiu", "Hai Li", "Qing Wu"], "https://doi.org/10.1109/ICCAD.2013.6691119", 4], ["Considering fabrication in sustainable computing.", ["Alex K. Jones", "Yiran Chen", "William O. Collinge", "Haifeng Xu", "Laura A. Schaefer", "Amy E. Landis", "Melissa M. Bilec"], "https://doi.org/10.1109/ICCAD.2013.6691120", 5], ["SDC-based modulo scheduling for pipeline synthesis.", ["Zhiru Zhang", "Bin Liu"], "https://doi.org/10.1109/ICCAD.2013.6691121", 8], ["Slack matching mode-based asynchronous circuits for average-case performance.", ["Mehrdad Najibi", "Peter A. Beerel"], "https://doi.org/10.1109/ICCAD.2013.6691122", 7], ["Sensitization criterion for threshold logic circuits and its application.", ["Chen-Kuan Tsai", "Chun-Yao Wang", "Ching-Yi Huang", "Yung-Chih Chen"], "https://doi.org/10.1109/ICCAD.2013.6691123", 8], ["FPGA acceleration of enhanced boolean constraint propagation for SAT solvers.", ["Jason Thong", "Nicola Nicolici"], "https://doi.org/10.1109/ICCAD.2013.6691124", 8], ["Dynamic thermal management in mobile devices considering the thermal coupling between battery and application processor.", ["Qing Xie", "Jaemin Kim", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2013.6691125", 6], ["Formal verification of distributed dynamic thermal management.", ["Muhammad Ismail", "Osman Hasan", "Thomas Ebi", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691126", 8], ["STEAM: a fast compact thermal model for two-phase cooling of integrated circuits.", ["Arvind Sridhar", "Yassir Madhour", "David Atienza", "Thomas Brunschwiler", "John Richard Thome"], "https://doi.org/10.1109/ICCAD.2013.6691127", 8], ["The overview of 2013 CAD contest at ICCAD.", ["Iris Hui-Ru Jiang", "Zhuo Li", "Hwei-Tseng Wang", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2013.6691128", 0], ["ICCAD-2013 CAD contest in technology mapping for macro blocks and benchmark suite.", ["Chih-Jen Hsu", "Wei-Hsun Lin", "Hwei-Tseng Wang", "Feng Lu", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.2013.6691129", 3], ["ICCAD-2013 CAD contest in placement finishing and benchmark suite.", ["Myung-Chul Kim", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2013.6691130", 3], ["ICCAD-2013 CAD contest in mask optimization and benchmark suite.", ["Shayak Banerjee", "Zhuo Li", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2013.6691131", 4], ["Compact lateral thermal resistance modeling and characterization for TSV and TSV array.", ["Zao Liu", "Sahana Swarup", "Sheldon X.-D. Tan"], "https://doi.org/10.1109/ICCAD.2013.6691132", 6], ["On accurate full-chip extraction and optimization of TSV-to-TSV coupling elements in 3D ICs.", ["Yarui Peng", "Taigon Song", "Dusan Petranovic", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2013.6691133", 8], ["The impact of shallow trench isolation effects on circuit performance.", ["Sravan K. Marella", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2013.6691134", 6], ["Diagnosing root causes of system level performance violations.", ["Lingyi Liu", "Xuanyu Zhong", "Xiaotao Chen", "Shobha Vasudevan"], "https://doi.org/10.1109/ICCAD.2013.6691135", 8], ["Automatic concolic test generation with virtual prototypes for post-silicon validation.", ["Kai Cong", "Fei Xie", "Li Lei"], "https://doi.org/10.1109/ICCAD.2013.6691136", 8], ["Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms.", ["Debapriya Chatterjee", "Biruk Mammo", "Doowon Lee", "Raviv Gal", "Ronny Morad", "Amir Nahir", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2013.6691137", 7], ["Improving platform energy: chip area trade-off in near-threshold computing environment.", ["Hao Wang", "Abhishek A. Sinkar", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2013.6691138", 8], ["Leveraging rule-based designs for automatic power domain partitioning.", ["Abhinav Agarwal", "Arvind"], "https://doi.org/10.1109/ICCAD.2013.6691139", 8], ["Performance boosting under reliability and power constraints.", ["Youngtaek Kim", "Lizy Kurian John", "Indrani Paul", "Srilatha Manne", "Michael J. Schulte"], "https://doi.org/10.1109/ICCAD.2013.6691140", 8], ["LatchPlanner: latch placement algorithm for datapath-oriented high-performance VLSI designs.", ["Minsik Cho", "Hua Xiang", "Haoxing Ren", "Matthew M. Ziegler", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2013.6691141", 7], ["Methodology for standard cell compliance and detailed placement for triple patterning lithography.", ["Bei Yu", "Xiaoqing Xu", "Jhih-Rong Gao", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691142", 8], ["POLAR: placement based on novel rough legalization and refinement.", ["Tao Lin", "Chris Chu", "Joseph R. Shinnerl", "Ismail Bustany", "Ivailo Nedelchev"], "https://doi.org/10.1109/ICCAD.2013.6691143", 6], ["Transient modeling of TSV-wire electromigration and lifetime analysis of power distribution network for 3D ICs.", ["Xin Zhao", "Yang Wan", "Michael Scheuermann", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2013.6691144", 8], ["Novel crack sensor for TSV-based 3D integrated circuits: design and deployment perspectives.", ["Chun Zhang", "Moongon Jung", "Sung Kyu Lim", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2013.6691145", 8], ["Electromigration study for multi-scale power/ground vias in TSV-based 3D ICs.", ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691146", 8], ["Scalable and efficient analog parametric fault identification.", ["Mustafa Berke Yelten", "Suriyaprakash Natarajan", "Bin Xue", "Prashant Goteti"], "https://doi.org/10.1109/ICCAD.2013.6691147", 6], ["An IDDQ-based source driver IC design-for-test technique.", ["S.-S. Lin", "C.-L. Kao", "J.-L. Huang", "C.-C. Lee", "X.-L. Huang"], "https://doi.org/10.1109/ICCAD.2013.6691148", 6], ["Hardware Trojans in wireless cryptographic ICs: silicon demonstration & detection method evaluation.", ["Yu Liu", "Yier Jin", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2013.6691149", 6], ["AMBER: adaptive energy management for on-chip hybrid video memories.", ["Muhammad Usman Karim Khan", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691150", 8], ["Thread-criticality aware dynamic cache reconfiguration in multi-core system.", ["Po-Yang Hsu", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.2013.6691151", 8], ["A disturb-alleviation scheme for 3D flash memory.", ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Hsiang-Pang Li", "Yung-Chun Li"], "https://doi.org/10.1109/ICCAD.2013.6691152", 8], ["Unleashing the potential of MLC STT-RAM caches.", ["Xiuyuan Bi", "Mengjie Mao", "Danghui Wang", "Hai Li"], "https://doi.org/10.1109/ICCAD.2013.6691153", 8], ["Eagle-eye: a near-optimal statistical framework for noise sensor placement.", ["Tao Wang", "Chun Zhang", "Jinjun Xiong", "Yiyu Shi"], "https://doi.org/10.1109/ICCAD.2013.6691154", 7], ["Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method.", ["Xue Lin", "Yanzhi Wang", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2013.6691155", 6], ["High-performance gate sizing with a signoff timer.", ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee", "Igor L. Markov", "Pankit Thapar"], "https://doi.org/10.1109/ICCAD.2013.6691156", 8], ["Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis.", ["Nagu R. Dhanwada", "David J. Hathaway", "Victor V. Zyuban", "Peng Peng", "Karl Moody", "William W. Dungan", "Arun Joseph", "Rahul M. Rao", "Christopher J. Gonzalez"], "https://doi.org/10.1109/ICCAD.2013.6691157", 8], ["Place and route for massively parallel hardware-accelerated functional verification.", ["Michael D. Moffitt", "Gernot E. Gunther", "Kevin A. Pasnik"], "https://doi.org/10.1109/ICCAD.2013.6691158", 7], ["Techniques and challenges of implementing large scale logic design models in massively parallel fine-grained multiprocessor systems.", ["Platon Beletsky", "Michael Bershteyn", "Alexandre Birguer", "Chunkuen Ho", "Viktor Salitrennik"], "https://doi.org/10.1109/ICCAD.2013.6691159", 5], ["Fast statistical analysis of rare circuit failure events via scaled-sigma sampling for high-dimensional variation space.", ["Shupeng Sun", "Xin Li", "Hongzhou Liu", "Kangsheng Luo", "Ben Gu"], "https://doi.org/10.1109/ICCAD.2013.6691160", 8], ["Verifying start-up failures in coupled ring oscillators in presence of variability using predictive global optimization.", ["Taehwan Kim", "Do-Gyoon Song", "Sangho Youn", "Jaejin Park", "Hojin Park", "Jaeha Kim"], "https://doi.org/10.1109/ICCAD.2013.6691161", 8], ["An efficient graph sparsification approach to scalable harmonic balance (HB) analysis of strongly nonlinear RF circuits.", ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1109/ICCAD.2013.6691162", 6], ["Modeling and analysis of (nonstationary) low frequency noise in nano devices: a synergistic approach based on stochastic chemical kinetics.", ["A. Gokcen Mahmutoglu", "Alper Demir", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2013.6691163", 8], ["MOMA: mapping of memory-intensive software-pipelined applications for systems with multiple memory controllers.", ["Janmartin Jahn", "Santiago Pagani", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691164", 8], ["An efficient compiler framework for cache bypassing on GPUs.", ["Xiaolong Xie", "Yun Liang", "Guangyu Sun", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2013.6691165", 8], ["A just-in-time customizable processor.", ["Liang Chen", "Joseph Tarango", "Tulika Mitra", "Philip Brisk"], "https://doi.org/10.1109/ICCAD.2013.6691166", 8], ["Temperature tracking: an innovative run-time approach for hardware Trojan detection.", ["Domenic Forte", "Chongxi Bao", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2013.6691167", 8], ["Redundancy-aware electromigration checking for mesh power grids.", ["Sandeep Chatterjee", "Mohammad Fawaz", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2013.6691168", 8], ["Scalable power grid transient analysis via MOR-assisted time-domain simulations.", ["Jia Wang", "Xuanxing Xiong"], "https://doi.org/10.1109/ICCAD.2013.6691169", 5], ["A vectorless framework for power grid electromigration checking.", ["Mohammad Fawaz", "Sandeep Chatterjee", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2013.6691170", 8], ["Parallel power grid analysis using preconditioned GMRES solver on CPU-GPU platforms.", ["Xuexin Liu", "Hai Wang", "Sheldon X.-D. Tan"], "https://doi.org/10.1109/ICCAD.2013.6691171", 8], ["Design with FinFETs: design rules, patterns, and variability.", ["Rasit Onur Topaloglu"], "https://doi.org/10.1109/ICCAD.2013.6691172", 3], ["Spin torque devices in embedded memory: model studies and design space exploration.", ["Arijit Raychowdhury"], "https://doi.org/10.1109/ICCAD.2013.6691173", 4], ["Exploring Boolean and non-Boolean computing with spin torque devices.", ["Kaushik Roy", "Mrigank Sharad", "Deliang Fan", "Karthik Yogendra"], "https://doi.org/10.1109/ICCAD.2013.6691174", 5], ["Why the design productivity gap never happened.", ["Harry Foster"], "https://doi.org/10.1109/ICCAD.2013.6691175", 4], ["Depth controlled symmetric function fanin tree restructure.", ["Hua Xiang", "Lakshmi N. Reddy", "Louise Trevillyan", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2013.6691176", 7], ["In-placement clock-tree aware multi-bit flip-flop generation for power optimization.", ["Chih-Cheng Hsu", "Yu-Chuan Chen", "Mark Po-Hung Lin"], "https://doi.org/10.1109/ICCAD.2013.6691177", 7], ["Clock power minimization using structured latch templates and decision tree induction.", ["Samuel I. Ward", "Natarajan Viswanathan", "Nancy Y. Zhou", "Cliff C. N. Sze", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2013.6691178", 8], ["FPGA simulation engine for customized construction of neural microcircuits.", ["Hugh T. Blair", "Jason Cong", "Di Wu"], "https://doi.org/10.1109/ICCAD.2013.6691179", 8], ["Sample preparation for many-reactant bioassay on DMFBs using common dilution operation sharing.", ["Chia-Hung Liu", "Hao-Han Chang", "Tung-Che Liang", "Juinn-Dar Huang"], "https://doi.org/10.1109/ICCAD.2013.6691180", 7], ["Optimization of polymerase chain reaction on a cyberphysical digital microfluidic biochip.", ["Yan Luo", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2013.6691181", 8], ["Optimization of interconnects between accelerators and shared memories in dark silicon.", ["Jason Cong", "Bingjun Xiao"], "https://doi.org/10.1109/ICCAD.2013.6691182", 8], ["A polynomial time algorithm for solving the word-length optimization problem.", ["Karthick Parashar", "Daniel Menard", "Olivier Sentieys"], "https://doi.org/10.1109/ICCAD.2013.6691183", 8], ["DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems.", ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Jude Angelo Ambrose", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2013.6691184", 8], ["Trace alignment algorithms for offline workload analysis of heterogeneous architectures.", ["Muhammet Mustafa Ozdal", "Aamer Jaleel", "Paolo Narvaez", "Steven M. Burns", "Ganapati Srinivasa"], "https://doi.org/10.1109/ICCAD.2013.6691185", 8], ["From statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits.", ["Yan Zhang", "Sriram Sankaranarayanan", "Fabio Somenzi", "Xin Chen", "Erika Abraham"], "https://doi.org/10.1109/ICCAD.2013.6691186", 8], ["Hardware implementation of BLTL property checkers for acceleration of statistical model checking.", ["Kosuke Oshima", "Takeshi Matsumoto", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.2013.6691187", 7], ["Proof logging for computer algebra based SMT solving.", ["Oliver Marx", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz", "Alexander Dreyer"], "https://doi.org/10.1109/ICCAD.2013.6691188", 8], ["Conquering the scheduling alternative explosion problem of SystemC symbolic simulation.", ["Chun-Nan Chou", "Chen-Kai Chu", "Chung-Yang Ric Huang"], "https://doi.org/10.1109/ICCAD.2013.6691189", 6], ["Comprehensive technique for designing and synthesizing TSV fault-tolerant 3D clock trees.", ["Heechun Park", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2013.6691190", 6], ["Low-power timing closure methodology for ultra-low voltage designs.", ["Wen-Pin Tu", "Chung-Han Chou", "Shih-Hsu Huang", "Shih-Chieh Chang", "Yow-Tyng Nieh", "Chien-Yung Chou"], "https://doi.org/10.1109/ICCAD.2013.6691191", 8], ["Incremental multiple-scan chain ordering for ECO flip-flop insertion.", ["Andrew B. Kahng", "Ilgweon Kang", "Siddhartha Nath"], "https://doi.org/10.1109/ICCAD.2013.6691192", 8], ["Post-route alleviation of dense meander segments in high-performance printed circuit boards.", ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2013.6691193", 8], ["Digital logic with molecular reactions.", ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.2013.6691194", 7], ["Noise in genetic circuits: hindrance or chance?", ["Cheng-Ju Pan", "Hsiao-Chun Huang"], "https://doi.org/10.1109/ICCAD.2013.6691195", 4], ["Sequential logic to transform probabilities.", ["Naman Saraf", "Kia Bazargan"], "https://doi.org/10.1109/ICCAD.2013.6691196", 7], ["Automated generation of efficient instruction decoders for instruction set simulators.", ["Nicolas Fournel", "Luc Michel", "Frederic Petrot"], "https://doi.org/10.1109/ICCAD.2013.6691197", 8], ["Dynamic bandwidth scaling for embedded DSPs with 3D-stacked DRAM and wide I/Os.", ["Daniel W. Chang", "Young Hoon Son", "Jung Ho Ahn", "Hoyoung Kim", "Minwook Ahn", "Michael J. Schulte", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2013.6691198", 8], ["ISOMER: integrated selection, partitioning, and placement methodology for reconfigurable architectures.", ["Rana Muhammad Bilal", "Rehan Hafiz", "Muhammad Shafique", "Saad Shoaib", "Asim Munawar", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2013.6691199", 8], ["Generalized Boolean symmetries through nested partition refinement.", ["Hadi Katebi", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2013.6691200", 8], ["Encoding multi-valued functions for symmetry.", ["Ko-Lung Yuan", "Chien-Yen Kuo", "Jie-Hong R. Jiang", "Meng-Yen Li"], "https://doi.org/10.1109/ICCAD.2013.6691201", 8], ["Approximate logic synthesis under general error magnitude and frequency constraints.", ["Jin Miao", "Andreas Gerstlauer", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2013.6691202", 8], ["Partial synthesis through sampling with and without specification.", ["Masahiro Fujita", "Satoshi Jo", "Shohei Ono", "Takeshi Matsumoto"], "https://doi.org/10.1109/ICCAD.2013.6691203", 8], ["Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits.", ["Xin Li", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "https://doi.org/10.1109/ICCAD.2013.6691204", 8], ["Uncertainty quantification for integrated circuits: stochastic spectral methods.", ["Zheng Zhang", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2013.6691205", 8], ["Simulation of temporal stochastic phenomena in electronic and biological systems: a comparative review, examples and synergies.", ["Alper Demir", "Burak Erman"], "https://doi.org/10.1109/ICCAD.2013.6691206", 8], ["Hardware security: threat models and metrics.", ["Masoud Rostami", "Farinaz Koushanfar", "Jeyavijayan Rajendran", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.2013.6691207", 5], ["A proof-carrying based framework for trusted microprocessor IP.", ["Yier Jin", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2013.6691208", 6], ["A write-time based memristive PUF for hardware security applications.", ["Garrett S. Rose", "Nathan R. McDonald", "Lok-Kwong Yan", "Bryant T. Wysocki"], "https://doi.org/10.1109/ICCAD.2013.6691209", 4]]