/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dvp_hr_dvp_otp.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/19/12 2:08p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_dvp_hr_dvp_otp.h $
 * 
 * Hydra_Software_Devel/1   1/19/12 2:08p vanessah
 * SW7425-2202: add B2 left out files
 *
 ***************************************************************************/

#ifndef BCHP_DVP_HR_DVP_OTP_H__
#define BCHP_DVP_HR_DVP_OTP_H__

/***************************************************************************
 *DVP_HR_DVP_OTP - Top Level DVP Registers
 ***************************************************************************/
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0           0x006a6200 /* CPU Interface control for the OTP wrapper */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1           0x006a6204 /* CPU Interface control for the OTP wrapper */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2           0x006a6208 /* CPU Interface control for the OTP wrapper */
#define BCHP_DVP_HR_DVP_OTP_CPU_DATA_0           0x006a620c /* OTP programmable data through CPU interface */
#define BCHP_DVP_HR_DVP_OTP_CPU_DATA_1           0x006a6210 /* OTP programmable data through CPU interface */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0         0x006a6214 /* Status of the OTP programming through CPU I/F */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_1         0x006a6218 /* LSB Output data read from the OTP through CPU I/F */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_2         0x006a621c /* MSB Output data read from the OTP through CPU I/F */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0               0x006a6220 /* Control for DVP OTP wrapper */
#define BCHP_DVP_HR_DVP_OTP_CTRL_1               0x006a6224 /* Control for DVP OTP wrapper */
#define BCHP_DVP_HR_DVP_OTP_STATUS_0             0x006a6228 /* BKSV Stored in DVP OTP wrapper */
#define BCHP_DVP_HR_DVP_OTP_STATUS_1             0x006a622c /* BKSV Stored in DVP OTP wrapper */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2             0x006a6230 /* Status for DVP OTP wrapper */
#define BCHP_DVP_HR_DVP_OTP_STATUS_3             0x006a6234 /* Lock bit status for DVP OTP wrapper */
#define BCHP_DVP_HR_DVP_OTP_STATUS_4             0x006a6238 /* CRC Stored in DVP OTP */
#define BCHP_DVP_HR_DVP_OTP_STATUS_5             0x006a623c /* Computed CRC for DVP OTP wrapper */
#define BCHP_DVP_HR_DVP_OTP_STATUS_6             0x006a6240 /* BAD Address Status for DVP OTP wrapper */

/***************************************************************************
 *CPU_CTRL_0 - CPU Interface control for the OTP wrapper
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_BYPASS_OTP_CLK [31:31] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_BYPASS_OTP_CLK_MASK     0x80000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_BYPASS_OTP_CLK_SHIFT    31
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_BYPASS_OTP_CLK_DEFAULT  0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_READ_FOUT [30:30] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_READ_FOUT_MASK      0x40000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_READ_FOUT_SHIFT     30
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_READ_FOUT_DEFAULT   0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_TESTCOL [29:29] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_TESTCOL_MASK        0x20000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_TESTCOL_SHIFT       29
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_TESTCOL_DEFAULT     0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_DEBUG_SEL [28:25] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_DEBUG_SEL_MASK      0x1e000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_DEBUG_SEL_SHIFT     25
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_DEBUG_SEL_DEFAULT   0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_BURST_STAT_SEL [24:24] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_BURST_STAT_SEL_MASK 0x01000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_BURST_STAT_SEL_SHIFT 24
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_BURST_STAT_SEL_DEFAULT 0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_ACCESS_MODE [23:22] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_ACCESS_MODE_MASK    0x00c00000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_ACCESS_MODE_SHIFT   22
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_ACCESS_MODE_DEFAULT 0x00000002

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_PROG_EN [21:21] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_PROG_EN_MASK        0x00200000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_PROG_EN_SHIFT       21
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_PROG_EN_DEFAULT     0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_DEBUG_MODE [20:20] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_DEBUG_MODE_MASK     0x00100000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_DEBUG_MODE_SHIFT    20
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_DEBUG_MODE_DEFAULT  0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_WRP_CONTINUE_ON_FAIL [19:19] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_CONTINUE_ON_FAIL_MASK 0x00080000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_CONTINUE_ON_FAIL_SHIFT 19
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_CONTINUE_ON_FAIL_DEFAULT 0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_PROGRAM_VERIFY_FLAG [18:18] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_PROGRAM_VERIFY_FLAG_MASK 0x00040000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_PROGRAM_VERIFY_FLAG_SHIFT 18
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_PROGRAM_VERIFY_FLAG_DEFAULT 0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_WRP_DOUBLE_WORD [17:17] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_DOUBLE_WORD_MASK 0x00020000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_DOUBLE_WORD_SHIFT 17
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_DOUBLE_WORD_DEFAULT 0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_WRP_REGC_SEL [16:14] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_REGC_SEL_MASK   0x0001c000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_REGC_SEL_SHIFT  14
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_REGC_SEL_DEFAULT 0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_WRP_QUADFUSE [13:13] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_QUADFUSE_MASK   0x00002000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_QUADFUSE_SHIFT  13
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_QUADFUSE_DEFAULT 0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_WRP_DOUBLEFUSE [12:12] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_DOUBLEFUSE_MASK 0x00001000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_DOUBLEFUSE_SHIFT 12
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_DOUBLEFUSE_DEFAULT 0x00000001

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_WRP_READ4X [11:11] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_READ4X_MASK     0x00000800
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_READ4X_SHIFT    11
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_READ4X_DEFAULT  0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_WRP_READ2X [10:10] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_READ2X_MASK     0x00000400
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_READ2X_SHIFT    10
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_READ2X_DEFAULT  0x00000001

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_WRP_PROG_IN_DEBUG [09:09] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_PROG_IN_DEBUG_MASK 0x00000200
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_PROG_IN_DEBUG_SHIFT 9
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_WRP_PROG_IN_DEBUG_DEFAULT 0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_UNUSED [08:06] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_UNUSED_MASK         0x000001c0
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_UNUSED_SHIFT        6
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_UNUSED_DEFAULT      0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_CTRL_COMMAND [05:01] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_CTRL_COMMAND_MASK   0x0000003e
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_CTRL_COMMAND_SHIFT  1
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_CTRL_COMMAND_DEFAULT 0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_0 :: DVP_CPU_START [00:00] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_START_MASK          0x00000001
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_START_SHIFT         0
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_0_DVP_CPU_START_DEFAULT       0x00000000

/***************************************************************************
 *CPU_CTRL_1 - CPU Interface control for the OTP wrapper
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: CPU_CTRL_1 :: SPARE_CPU_CTRL [31:28] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_SPARE_CPU_CTRL_MASK         0xf0000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_SPARE_CPU_CTRL_SHIFT        28
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_SPARE_CPU_CTRL_DEFAULT      0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_1 :: DVP_CPU_WRP_FUSESEL0 [27:27] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_FUSESEL0_MASK   0x08000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_FUSESEL0_SHIFT  27
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_FUSESEL0_DEFAULT 0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_1 :: DVP_CPU_WRP_PBYP [26:26] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_PBYP_MASK       0x04000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_PBYP_SHIFT      26
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_PBYP_DEFAULT    0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_1 :: DVP_CPU_WRP_SADBYP [25:25] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_SADBYP_MASK     0x02000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_SADBYP_SHIFT    25
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_SADBYP_DEFAULT  0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_1 :: DVP_CPU_WRP_PCOUNT [24:21] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_PCOUNT_MASK     0x01e00000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_PCOUNT_SHIFT    21
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_PCOUNT_DEFAULT  0x00000005

/* DVP_HR_DVP_OTP :: CPU_CTRL_1 :: DVP_CPU_WRP_CPC_SEL [20:17] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_CPC_SEL_MASK    0x001e0000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_CPC_SEL_SHIFT   17
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_CPC_SEL_DEFAULT 0x00000004

/* DVP_HR_DVP_OTP :: CPU_CTRL_1 :: DVP_CPU_WRP_VSEL [16:09] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_VSEL_MASK       0x0001fe00
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_VSEL_SHIFT      9
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_VSEL_DEFAULT    0x0000000c

/* DVP_HR_DVP_OTP :: CPU_CTRL_1 :: DVP_CPU_WRP_TIME_MARGIN [08:00] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_TIME_MARGIN_MASK 0x000001ff
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_TIME_MARGIN_SHIFT 0
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_1_DVP_CPU_WRP_TIME_MARGIN_DEFAULT 0x00000049

/***************************************************************************
 *CPU_CTRL_2 - CPU Interface control for the OTP wrapper
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_31 [31:31] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_31_MASK       0x80000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_31_SHIFT      31
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_31_DEFAULT    0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_30 [30:30] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_30_MASK       0x40000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_30_SHIFT      30
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_30_DEFAULT    0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_29 [29:29] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_29_MASK       0x20000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_29_SHIFT      29
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_29_DEFAULT    0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_28 [28:28] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_28_MASK       0x10000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_28_SHIFT      28
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_28_DEFAULT    0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_27 [27:27] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_27_MASK       0x08000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_27_SHIFT      27
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_27_DEFAULT    0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_26 [26:26] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_26_MASK       0x04000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_26_SHIFT      26
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_26_DEFAULT    0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_25 [25:25] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_25_MASK       0x02000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_25_SHIFT      25
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_25_DEFAULT    0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_24 [24:24] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_24_MASK       0x01000000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_24_SHIFT      24
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_24_DEFAULT    0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_23 [23:23] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_23_MASK       0x00800000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_23_SHIFT      23
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_23_DEFAULT    0x00000001

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_22 [22:22] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_22_MASK       0x00400000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_22_SHIFT      22
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_22_DEFAULT    0x00000001

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_21 [21:21] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_21_MASK       0x00200000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_21_SHIFT      21
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_21_DEFAULT    0x00000001

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_20 [20:20] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_20_MASK       0x00100000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_20_SHIFT      20
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_20_DEFAULT    0x00000001

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_19 [19:19] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_19_MASK       0x00080000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_19_SHIFT      19
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_19_DEFAULT    0x00000001

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_18 [18:18] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_18_MASK       0x00040000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_18_SHIFT      18
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_18_DEFAULT    0x00000001

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_SPARE_17 [17:17] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_17_MASK       0x00020000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_17_SHIFT      17
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_SPARE_17_DEFAULT    0x00000001

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_ACCESS_DISABLE [16:16] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_ACCESS_DISABLE_MASK 0x00010000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_ACCESS_DISABLE_SHIFT 16
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_ACCESS_DISABLE_DEFAULT 0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: reserved0 [15:14] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_reserved0_MASK              0x0000c000
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_reserved0_SHIFT             14

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_BITSEL [13:08] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_BITSEL_MASK         0x00003f00
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_BITSEL_SHIFT        8
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_BITSEL_DEFAULT      0x00000000

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: reserved1 [07:06] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_reserved1_MASK              0x000000c0
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_reserved1_SHIFT             6

/* DVP_HR_DVP_OTP :: CPU_CTRL_2 :: DVP_CPU_ADDR [05:00] */
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_ADDR_MASK           0x0000003f
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_ADDR_SHIFT          0
#define BCHP_DVP_HR_DVP_OTP_CPU_CTRL_2_DVP_CPU_ADDR_DEFAULT        0x00000011

/***************************************************************************
 *CPU_DATA_0 - OTP programmable data through CPU interface
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: CPU_DATA_0 :: DVP_CPU_DATA_IN [31:00] */
#define BCHP_DVP_HR_DVP_OTP_CPU_DATA_0_DVP_CPU_DATA_IN_MASK        0xffffffff
#define BCHP_DVP_HR_DVP_OTP_CPU_DATA_0_DVP_CPU_DATA_IN_SHIFT       0
#define BCHP_DVP_HR_DVP_OTP_CPU_DATA_0_DVP_CPU_DATA_IN_DEFAULT     0x00000000

/***************************************************************************
 *CPU_DATA_1 - OTP programmable data through CPU interface
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: CPU_DATA_1 :: DVP_CPU_DATA_IN_MSB [31:00] */
#define BCHP_DVP_HR_DVP_OTP_CPU_DATA_1_DVP_CPU_DATA_IN_MSB_MASK    0xffffffff
#define BCHP_DVP_HR_DVP_OTP_CPU_DATA_1_DVP_CPU_DATA_IN_MSB_SHIFT   0
#define BCHP_DVP_HR_DVP_OTP_CPU_DATA_1_DVP_CPU_DATA_IN_MSB_DEFAULT 0x00000000

/***************************************************************************
 *CPU_STATUS_0 - Status of the OTP programming through CPU I/F
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: reserved0 [31:16] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_reserved0_MASK            0xffff0000
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_reserved0_SHIFT           16

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: INVALID_SECURE_ACCESS [15:15] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_INVALID_SECURE_ACCESS_MASK 0x00008000
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_INVALID_SECURE_ACCESS_SHIFT 15

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: INVALID_ACCESS_MODE [14:14] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_INVALID_ACCESS_MODE_MASK  0x00004000
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_INVALID_ACCESS_MODE_SHIFT 14

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: INVALID_ADDRESS [13:13] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_INVALID_ADDRESS_MASK      0x00002000
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_INVALID_ADDRESS_SHIFT     13

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: PROGOK [12:12] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_PROGOK_MASK               0x00001000
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_PROGOK_SHIFT              12

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: REFOK [11:11] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_REFOK_MASK                0x00000800
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_REFOK_SHIFT               11

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: WRP_ERROR [10:10] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_WRP_ERROR_MASK            0x00000400
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_WRP_ERROR_SHIFT           10

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: INVALID_COMMAND [09:09] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_INVALID_COMMAND_MASK      0x00000200
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_INVALID_COMMAND_SHIFT     9

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: OTP_STBY_REG [08:08] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_OTP_STBY_REG_MASK         0x00000100
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_OTP_STBY_REG_SHIFT        8

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: INIT_WAIT_DONE [07:07] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_INIT_WAIT_DONE_MASK       0x00000080
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_INIT_WAIT_DONE_SHIFT      7

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: PROG_BLOCKED [06:06] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_PROG_BLOCKED_MASK         0x00000040
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_PROG_BLOCKED_SHIFT        6

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: INVALID_PROG_REQ [05:05] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_INVALID_PROG_REQ_MASK     0x00000020
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_INVALID_PROG_REQ_SHIFT    5

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: WRP_FAIL [04:04] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_WRP_FAIL_MASK             0x00000010
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_WRP_FAIL_SHIFT            4

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: WRP_BUSY [03:03] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_WRP_BUSY_MASK             0x00000008
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_WRP_BUSY_SHIFT            3

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: WRP_DOUT [02:02] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_WRP_DOUT_MASK             0x00000004
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_WRP_DOUT_SHIFT            2

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: WRP_DATA_READY [01:01] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_WRP_DATA_READY_MASK       0x00000002
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_WRP_DATA_READY_SHIFT      1

/* DVP_HR_DVP_OTP :: CPU_STATUS_0 :: COMMAND_DONE [00:00] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_COMMAND_DONE_MASK         0x00000001
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_0_COMMAND_DONE_SHIFT        0

/***************************************************************************
 *CPU_STATUS_1 - LSB Output data read from the OTP through CPU I/F
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: CPU_STATUS_1 :: DVP_CPU_DATA_OUT [31:00] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_1_DVP_CPU_DATA_OUT_MASK     0xffffffff
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_1_DVP_CPU_DATA_OUT_SHIFT    0

/***************************************************************************
 *CPU_STATUS_2 - MSB Output data read from the OTP through CPU I/F
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: CPU_STATUS_2 :: DVP_CPU_DATA_OUT_MSB [31:00] */
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_2_DVP_CPU_DATA_OUT_MSB_MASK 0xffffffff
#define BCHP_DVP_HR_DVP_OTP_CPU_STATUS_2_DVP_CPU_DATA_OUT_MSB_SHIFT 0

/***************************************************************************
 *CTRL_0 - Control for DVP OTP wrapper
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: CTRL_0 :: reserved0 [31:16] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_reserved0_MASK                  0xffff0000
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_reserved0_SHIFT                 16

/* DVP_HR_DVP_OTP :: CTRL_0 :: PARITY_CHECK_DISABLE [15:15] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_PARITY_CHECK_DISABLE_MASK       0x00008000
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_PARITY_CHECK_DISABLE_SHIFT      15
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_PARITY_CHECK_DISABLE_DEFAULT    0x00000000

/* DVP_HR_DVP_OTP :: CTRL_0 :: ABORT_ADDR_REMAP [14:14] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ABORT_ADDR_REMAP_MASK           0x00004000
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ABORT_ADDR_REMAP_SHIFT          14
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ABORT_ADDR_REMAP_DEFAULT        0x00000000

/* DVP_HR_DVP_OTP :: CTRL_0 :: OTP_ABORT_CRC [13:13] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_OTP_ABORT_CRC_MASK              0x00002000
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_OTP_ABORT_CRC_SHIFT             13
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_OTP_ABORT_CRC_DEFAULT           0x00000000

/* DVP_HR_DVP_OTP :: CTRL_0 :: OTP_COMPUTE_CRC [12:12] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_OTP_COMPUTE_CRC_MASK            0x00001000
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_OTP_COMPUTE_CRC_SHIFT           12
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_OTP_COMPUTE_CRC_DEFAULT         0x00000000

/* DVP_HR_DVP_OTP :: CTRL_0 :: ENABLE_AUTO_LOAD_3 [11:11] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ENABLE_AUTO_LOAD_3_MASK         0x00000800
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ENABLE_AUTO_LOAD_3_SHIFT        11
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ENABLE_AUTO_LOAD_3_DEFAULT      0x00000001

/* DVP_HR_DVP_OTP :: CTRL_0 :: ENABLE_AUTO_LOAD_2 [10:10] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ENABLE_AUTO_LOAD_2_MASK         0x00000400
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ENABLE_AUTO_LOAD_2_SHIFT        10
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ENABLE_AUTO_LOAD_2_DEFAULT      0x00000001

/* DVP_HR_DVP_OTP :: CTRL_0 :: ENABLE_AUTO_LOAD_1 [09:09] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ENABLE_AUTO_LOAD_1_MASK         0x00000200
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ENABLE_AUTO_LOAD_1_SHIFT        9
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ENABLE_AUTO_LOAD_1_DEFAULT      0x00000001

/* DVP_HR_DVP_OTP :: CTRL_0 :: ENABLE_AUTO_LOAD_0 [08:08] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ENABLE_AUTO_LOAD_0_MASK         0x00000100
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ENABLE_AUTO_LOAD_0_SHIFT        8
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_ENABLE_AUTO_LOAD_0_DEFAULT      0x00000001

/* DVP_HR_DVP_OTP :: CTRL_0 :: REQUEST_DATA_3 [07:07] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_REQUEST_DATA_3_MASK             0x00000080
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_REQUEST_DATA_3_SHIFT            7
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_REQUEST_DATA_3_DEFAULT          0x00000000

/* DVP_HR_DVP_OTP :: CTRL_0 :: REQUEST_DATA_2 [06:06] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_REQUEST_DATA_2_MASK             0x00000040
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_REQUEST_DATA_2_SHIFT            6
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_REQUEST_DATA_2_DEFAULT          0x00000000

/* DVP_HR_DVP_OTP :: CTRL_0 :: REQUEST_DATA_1 [05:05] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_REQUEST_DATA_1_MASK             0x00000020
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_REQUEST_DATA_1_SHIFT            5
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_REQUEST_DATA_1_DEFAULT          0x00000000

/* DVP_HR_DVP_OTP :: CTRL_0 :: REQUEST_DATA_0 [04:04] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_REQUEST_DATA_0_MASK             0x00000010
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_REQUEST_DATA_0_SHIFT            4
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_REQUEST_DATA_0_DEFAULT          0x00000000

/* DVP_HR_DVP_OTP :: CTRL_0 :: reserved1 [03:01] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_reserved1_MASK                  0x0000000e
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_reserved1_SHIFT                 1

/* DVP_HR_DVP_OTP :: CTRL_0 :: OTP_SERIAL_DISABLE [00:00] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_OTP_SERIAL_DISABLE_MASK         0x00000001
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_OTP_SERIAL_DISABLE_SHIFT        0
#define BCHP_DVP_HR_DVP_OTP_CTRL_0_OTP_SERIAL_DISABLE_DEFAULT      0x00000000

/***************************************************************************
 *CTRL_1 - Control for DVP OTP wrapper
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: CTRL_1 :: BASE_ADDRESS_3 [31:24] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_1_BASE_ADDRESS_3_MASK             0xff000000
#define BCHP_DVP_HR_DVP_OTP_CTRL_1_BASE_ADDRESS_3_SHIFT            24
#define BCHP_DVP_HR_DVP_OTP_CTRL_1_BASE_ADDRESS_3_DEFAULT          0x00000078

/* DVP_HR_DVP_OTP :: CTRL_1 :: BASE_ADDRESS_2 [23:16] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_1_BASE_ADDRESS_2_MASK             0x00ff0000
#define BCHP_DVP_HR_DVP_OTP_CTRL_1_BASE_ADDRESS_2_SHIFT            16
#define BCHP_DVP_HR_DVP_OTP_CTRL_1_BASE_ADDRESS_2_DEFAULT          0x00000050

/* DVP_HR_DVP_OTP :: CTRL_1 :: BASE_ADDRESS_1 [15:08] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_1_BASE_ADDRESS_1_MASK             0x0000ff00
#define BCHP_DVP_HR_DVP_OTP_CTRL_1_BASE_ADDRESS_1_SHIFT            8
#define BCHP_DVP_HR_DVP_OTP_CTRL_1_BASE_ADDRESS_1_DEFAULT          0x00000028

/* DVP_HR_DVP_OTP :: CTRL_1 :: BASE_ADDRESS_0 [07:00] */
#define BCHP_DVP_HR_DVP_OTP_CTRL_1_BASE_ADDRESS_0_MASK             0x000000ff
#define BCHP_DVP_HR_DVP_OTP_CTRL_1_BASE_ADDRESS_0_SHIFT            0
#define BCHP_DVP_HR_DVP_OTP_CTRL_1_BASE_ADDRESS_0_DEFAULT          0x00000000

/***************************************************************************
 *STATUS_0 - BKSV Stored in DVP OTP wrapper
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: STATUS_0 :: OTP_BKSV_0 [31:00] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_0_OTP_BKSV_0_MASK               0xffffffff
#define BCHP_DVP_HR_DVP_OTP_STATUS_0_OTP_BKSV_0_SHIFT              0

/***************************************************************************
 *STATUS_1 - BKSV Stored in DVP OTP wrapper
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: STATUS_1 :: reserved0 [31:08] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_1_reserved0_MASK                0xffffff00
#define BCHP_DVP_HR_DVP_OTP_STATUS_1_reserved0_SHIFT               8

/* DVP_HR_DVP_OTP :: STATUS_1 :: OTP_BKSV_1 [07:00] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_1_OTP_BKSV_1_MASK               0x000000ff
#define BCHP_DVP_HR_DVP_OTP_STATUS_1_OTP_BKSV_1_SHIFT              0

/***************************************************************************
 *STATUS_2 - Status for DVP OTP wrapper
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: STATUS_2 :: reserved0 [31:26] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_reserved0_MASK                0xfc000000
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_reserved0_SHIFT               26

/* DVP_HR_DVP_OTP :: STATUS_2 :: OTP_CPU_MODE [25:25] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_CPU_MODE_MASK             0x02000000
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_CPU_MODE_SHIFT            25

/* DVP_HR_DVP_OTP :: STATUS_2 :: INVALID_REMAP_EN [24:24] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_INVALID_REMAP_EN_MASK         0x01000000
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_INVALID_REMAP_EN_SHIFT        24

/* DVP_HR_DVP_OTP :: STATUS_2 :: reserved1 [23:21] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_reserved1_MASK                0x00e00000
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_reserved1_SHIFT               21

/* DVP_HR_DVP_OTP :: STATUS_2 :: REMAP_ENABLE [20:12] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_REMAP_ENABLE_MASK             0x001ff000
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_REMAP_ENABLE_SHIFT            12

/* DVP_HR_DVP_OTP :: STATUS_2 :: reserved2 [11:11] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_reserved2_MASK                0x00000800
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_reserved2_SHIFT               11

/* DVP_HR_DVP_OTP :: STATUS_2 :: OTP_REPEATER_3 [10:10] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_REPEATER_3_MASK           0x00000400
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_REPEATER_3_SHIFT          10

/* DVP_HR_DVP_OTP :: STATUS_2 :: OTP_REPEATER_2 [09:09] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_REPEATER_2_MASK           0x00000200
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_REPEATER_2_SHIFT          9

/* DVP_HR_DVP_OTP :: STATUS_2 :: OTP_REPEATER_1 [08:08] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_REPEATER_1_MASK           0x00000100
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_REPEATER_1_SHIFT          8

/* DVP_HR_DVP_OTP :: STATUS_2 :: OTP_REPEATER_0 [07:07] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_REPEATER_0_MASK           0x00000080
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_REPEATER_0_SHIFT          7

/* DVP_HR_DVP_OTP :: STATUS_2 :: REQ_COMPLETE_3 [06:06] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_REQ_COMPLETE_3_MASK           0x00000040
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_REQ_COMPLETE_3_SHIFT          6

/* DVP_HR_DVP_OTP :: STATUS_2 :: REQ_COMPLETE_2 [05:05] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_REQ_COMPLETE_2_MASK           0x00000020
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_REQ_COMPLETE_2_SHIFT          5

/* DVP_HR_DVP_OTP :: STATUS_2 :: REQ_COMPLETE_1 [04:04] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_REQ_COMPLETE_1_MASK           0x00000010
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_REQ_COMPLETE_1_SHIFT          4

/* DVP_HR_DVP_OTP :: STATUS_2 :: REQ_COMPLETE_0 [03:03] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_REQ_COMPLETE_0_MASK           0x00000008
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_REQ_COMPLETE_0_SHIFT          3

/* DVP_HR_DVP_OTP :: STATUS_2 :: OTP_KSV_VALID [02:02] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_KSV_VALID_MASK            0x00000004
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_KSV_VALID_SHIFT           2

/* DVP_HR_DVP_OTP :: STATUS_2 :: OTP_CRC_READY [01:01] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_CRC_READY_MASK            0x00000002
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_CRC_READY_SHIFT           1

/* DVP_HR_DVP_OTP :: STATUS_2 :: OTP_CRC_CORRECT [00:00] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_CRC_CORRECT_MASK          0x00000001
#define BCHP_DVP_HR_DVP_OTP_STATUS_2_OTP_CRC_CORRECT_SHIFT         0

/***************************************************************************
 *STATUS_3 - Lock bit status for DVP OTP wrapper
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: STATUS_3 :: reserved0 [31:05] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_3_reserved0_MASK                0xffffffe0
#define BCHP_DVP_HR_DVP_OTP_STATUS_3_reserved0_SHIFT               5

/* DVP_HR_DVP_OTP :: STATUS_3 :: OTP_READY [04:04] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_3_OTP_READY_MASK                0x00000010
#define BCHP_DVP_HR_DVP_OTP_STATUS_3_OTP_READY_SHIFT               4

/* DVP_HR_DVP_OTP :: STATUS_3 :: reserved1 [03:03] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_3_reserved1_MASK                0x00000008
#define BCHP_DVP_HR_DVP_OTP_STATUS_3_reserved1_SHIFT               3

/* DVP_HR_DVP_OTP :: STATUS_3 :: OTP_USER_LOCK [02:02] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_3_OTP_USER_LOCK_MASK            0x00000004
#define BCHP_DVP_HR_DVP_OTP_STATUS_3_OTP_USER_LOCK_SHIFT           2

/* DVP_HR_DVP_OTP :: STATUS_3 :: OTP_READ_LOCK [01:01] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_3_OTP_READ_LOCK_MASK            0x00000002
#define BCHP_DVP_HR_DVP_OTP_STATUS_3_OTP_READ_LOCK_SHIFT           1

/* DVP_HR_DVP_OTP :: STATUS_3 :: OTP_JTAG_DISABLE [00:00] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_3_OTP_JTAG_DISABLE_MASK         0x00000001
#define BCHP_DVP_HR_DVP_OTP_STATUS_3_OTP_JTAG_DISABLE_SHIFT        0

/***************************************************************************
 *STATUS_4 - CRC Stored in DVP OTP
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: STATUS_4 :: OTP_CRC [31:00] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_4_OTP_CRC_MASK                  0xffffffff
#define BCHP_DVP_HR_DVP_OTP_STATUS_4_OTP_CRC_SHIFT                 0

/***************************************************************************
 *STATUS_5 - Computed CRC for DVP OTP wrapper
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: STATUS_5 :: COMPUTED_CRC [31:00] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_5_COMPUTED_CRC_MASK             0xffffffff
#define BCHP_DVP_HR_DVP_OTP_STATUS_5_COMPUTED_CRC_SHIFT            0

/***************************************************************************
 *STATUS_6 - BAD Address Status for DVP OTP wrapper
 ***************************************************************************/
/* DVP_HR_DVP_OTP :: STATUS_6 :: reserved0 [31:30] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_6_reserved0_MASK                0xc0000000
#define BCHP_DVP_HR_DVP_OTP_STATUS_6_reserved0_SHIFT               30

/* DVP_HR_DVP_OTP :: STATUS_6 :: BAD_ADDR_4 [29:24] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_6_BAD_ADDR_4_MASK               0x3f000000
#define BCHP_DVP_HR_DVP_OTP_STATUS_6_BAD_ADDR_4_SHIFT              24

/* DVP_HR_DVP_OTP :: STATUS_6 :: BAD_ADDR_3 [23:18] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_6_BAD_ADDR_3_MASK               0x00fc0000
#define BCHP_DVP_HR_DVP_OTP_STATUS_6_BAD_ADDR_3_SHIFT              18

/* DVP_HR_DVP_OTP :: STATUS_6 :: BAD_ADDR_2 [17:12] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_6_BAD_ADDR_2_MASK               0x0003f000
#define BCHP_DVP_HR_DVP_OTP_STATUS_6_BAD_ADDR_2_SHIFT              12

/* DVP_HR_DVP_OTP :: STATUS_6 :: BAD_ADDR_1 [11:06] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_6_BAD_ADDR_1_MASK               0x00000fc0
#define BCHP_DVP_HR_DVP_OTP_STATUS_6_BAD_ADDR_1_SHIFT              6

/* DVP_HR_DVP_OTP :: STATUS_6 :: BAD_ADDR_0 [05:00] */
#define BCHP_DVP_HR_DVP_OTP_STATUS_6_BAD_ADDR_0_MASK               0x0000003f
#define BCHP_DVP_HR_DVP_OTP_STATUS_6_BAD_ADDR_0_SHIFT              0

#endif /* #ifndef BCHP_DVP_HR_DVP_OTP_H__ */

/* End of File */
