
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_wce_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul8u_pwr_0_391_wce_00_0000.v) [C](mul8u_pwr_0_391_wce_00_0000.c) |
| mul8u_pwr_0_386_wce_00_0046 | 1.0 | 3 | 64.0625 | 0.051855476 |  [Verilog](mul8u_pwr_0_386_wce_00_0046.v) [C](mul8u_pwr_0_386_wce_00_0046.c) |
| mul8u_pwr_0_369_wce_00_0153 | 4.7 | 10 | 92.96875 | 0.250565876 |  [Verilog](mul8u_pwr_0_369_wce_00_0153.v) [C](mul8u_pwr_0_369_wce_00_0153.c) |
| mul8u_pwr_0_345_wce_00_0610 | 11.37048 | 40 | 87.5366210938 | 0.5857104349 |  [Verilog](mul8u_pwr_0_345_wce_00_0610.v) [C](mul8u_pwr_0_345_wce_00_0610.c) |
| mul8u_pwr_0_299_wce_00_2106 | 40.15457 | 138 | 99.6337890625 | 2.3154909146 |  [Verilog](mul8u_pwr_0_299_wce_00_2106.v) [C](mul8u_pwr_0_299_wce_00_2106.c) |
| mul8u_pwr_0_204_wce_00_6577 | 119.75171 | 431 | 99.8260498047 | 9.5639210703 |  [Verilog](mul8u_pwr_0_204_wce_00_6577.v) [C](mul8u_pwr_0_204_wce_00_6577.c) |
| mul8u_pwr_0_104_wce_02_4170 | 359.75653 | 1584 | 99.6994018555 | 13.4578863259 |  [Verilog](mul8u_pwr_0_104_wce_02_4170.v) [C](mul8u_pwr_0_104_wce_02_4170.c) |
| mul8u_pwr_0_034_wce_08_2092 | 1409.41644 | 5380 | 99.1638183594 | 39.7773282667 |  [Verilog](mul8u_pwr_0_034_wce_08_2092.v) [C](mul8u_pwr_0_034_wce_08_2092.c) |
| mul8u_pwr_0_000_wce_26_6281 | 5788.33554 | 17451 | 99.9206542969 | 138.839504968 |  [Verilog](mul8u_pwr_0_000_wce_26_6281.v) [C](mul8u_pwr_0_000_wce_26_6281.c) |
| mul8u_pwr_0_000_wce_50_9811 | 10765.26596 | 33411 | 99.9206542969 | 273.171936268 |  [Verilog](mul8u_pwr_0_000_wce_50_9811.v) [C](mul8u_pwr_0_000_wce_50_9811.c) |

Parameters
--------------
![Parameters figure](fig.png)
         