#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov  4 23:10:34 2025
# Process ID: 24216
# Current directory: D:/source/Vivado/USTB-Vivado/alarm/alarm.runs/synth_1
# Command line: vivado.exe -log alarm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alarm.tcl
# Log file: D:/source/Vivado/USTB-Vivado/alarm/alarm.runs/synth_1/alarm.vds
# Journal file: D:/source/Vivado/USTB-Vivado/alarm/alarm.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source alarm.tcl -notrace
Command: synth_design -top alarm -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21468 
WARNING: [Synth 8-992] alarm_time is already implicitly declared earlier [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:31]
WARNING: [Synth 8-992] key_active is already implicitly declared earlier [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:33]
WARNING: [Synth 8-992] clk_bps is already implicitly declared earlier [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:37]
WARNING: [Synth 8-992] speed_abs is already implicitly declared earlier [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 374.855 ; gain = 114.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alarm' [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:3]
INFO: [Synth 8-6157] synthesizing module 'key_Filter' [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/key_Filter.v:2]
	Parameter CNT_MAX bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'key_Filter' (1#1) [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/key_Filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'segMsg' [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/segMsg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'segMsg' (2#1) [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/segMsg.v:2]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/counter.v:2]
WARNING: [Synth 8-6090] variable 'max_count' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/counter.v:25]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/counter.v:2]
WARNING: [Synth 8-5788] Register alarm_time_reg in module alarm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:20]
WARNING: [Synth 8-5788] Register start_state_reg in module alarm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:79]
WARNING: [Synth 8-5788] Register sw_prev_reg in module alarm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:88]
WARNING: [Synth 8-5788] Register led_reg in module alarm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:90]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v-3.7 with 1st driver pin 'alarm:/seg/pos' [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v-3.7 with 2nd driver pin 'VCC' [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:3]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v-3.7 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alarm' (4#1) [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/sources_1/new/alarm.v:3]
WARNING: [Synth 8-3917] design alarm has port ena driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 408.227 ; gain = 147.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 408.227 ; gain = 147.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 408.227 ; gain = 147.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/constrs_1/new/1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/source/Vivado/USTB-Vivado/alarm/alarm.srcs/constrs_1/new/1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alarm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alarm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 730.355 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 730.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 730.355 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 730.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 730.355 ; gain = 469.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 730.355 ; gain = 469.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 730.355 ; gain = 469.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 730.355 ; gain = 469.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     27 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alarm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module key_Filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     27 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design alarm has port display[7] driven by constant 0
WARNING: [Synth 8-3917] design alarm has port ena driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 730.355 ; gain = 469.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 737.598 ; gain = 477.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 737.820 ; gain = 477.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 749.227 ; gain = 488.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.227 ; gain = 488.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.227 ; gain = 488.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.227 ; gain = 488.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.227 ; gain = 488.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.227 ; gain = 488.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.227 ; gain = 488.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT2   |    34|
|4     |LUT3   |    40|
|5     |LUT4   |    23|
|6     |LUT5   |    29|
|7     |LUT6   |    60|
|8     |FDCE   |    64|
|9     |FDPE   |     1|
|10    |FDRE   |     8|
|11    |LDC    |     1|
|12    |IBUF   |     7|
|13    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   300|
|2     |  cter   |counter    |   167|
|3     |  kf     |key_Filter |    81|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.227 ; gain = 488.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 749.227 ; gain = 166.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.227 ; gain = 488.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 762.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 12 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 762.465 ; gain = 508.379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 762.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/source/Vivado/USTB-Vivado/alarm/alarm.runs/synth_1/alarm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alarm_utilization_synth.rpt -pb alarm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 23:10:50 2025...
