vhdl xil_defaultlib  \
"../../../../FEB_fabric.gen/sources_1/ip/AFEemu_ila/sim/AFEemu_ila.vhd" \

# Do not sort compile order
nosort
