#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x60883335d0b0 .scope module, "test" "test" 2 4;
 .timescale 0 0;
P_0x60883335d240 .param/l "clk_frequency" 0 2 9, +C4<00000000000000000000000111110100>;
v0x6088333718c0_0 .net "clk", 0 0, v0x608833322010_0;  1 drivers
v0x6088333719b0_0 .var "clk50", 0 0;
v0x608833371aa0_0 .var/i "i", 31 0;
E_0x608833322590 .event anyedge, v0x608833322010_0;
S_0x60883335d2e0 .scope module, "TOP" "top" 2 11, 3 3 0, S_0x60883335d0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_50";
    .port_info 1 /OUTPUT 1 "clk";
P_0x60883335d4c0 .param/l "clk_frequency_divisor" 0 3 3, +C4<00000000000000000000000111110100>;
v0x608833371310_0 .net "CLK_50", 0 0, v0x6088333719b0_0;  1 drivers
v0x6088333713e0_0 .net "clk", 0 0, v0x608833322010_0;  alias, 1 drivers
S_0x608833321d40 .scope module, "FD" "frequency_divisor" 3 7, 4 1 0, S_0x60883335d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_50";
    .port_info 1 /OUTPUT 1 "clk";
P_0x608833321f20 .param/l "clk_frequency" 0 4 1, +C4<00000000000000000000000111110100>;
v0x608833322010_0 .var "clk", 0 0;
v0x608833371100_0 .net "clk_50", 0 0, v0x6088333719b0_0;  alias, 1 drivers
v0x6088333711c0_0 .var "counter", 25 0;
E_0x60883335aa90 .event posedge, v0x608833371100_0;
S_0x6088333714d0 .scope task, "change_clock" "change_clock" 2 29, 2 29 0, S_0x60883335d0b0;
 .timescale 0 0;
TD_test.change_clock ;
    %delay 1, 0;
    %load/vec4 v0x6088333719b0_0;
    %inv;
    %store/vec4 v0x6088333719b0_0, 0, 1;
    %end;
S_0x6088333716b0 .scope task, "display" "display" 2 25, 2 25 0, S_0x60883335d0b0;
 .timescale 0 0;
TD_test.display ;
    %delay 1, 0;
    %vpi_call 2 26 "$display", "clk: %b", v0x6088333718c0_0 {0 0 0};
    %end;
    .scope S_0x608833321d40;
T_2 ;
    %wait E_0x60883335aa90;
    %load/vec4 v0x6088333711c0_0;
    %pad/u 32;
    %cmpi/u 500, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0x6088333711c0_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x6088333711c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x608833322010_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x6088333711c0_0, 0;
    %load/vec4 v0x608833322010_0;
    %inv;
    %assign/vec4 v0x608833322010_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x60883335d0b0;
T_3 ;
    %wait E_0x608833322590;
    %fork TD_test.display, S_0x6088333716b0;
    %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x60883335d0b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6088333719b0_0, 0, 1;
    %vpi_call 2 19 "$display", "Clock frequency test!" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x608833371aa0_0, 0, 32;
T_4.0 ; Top of for-loop
    %load/vec4 v0x608833371aa0_0;
    %cmpi/s 2501, 0, 32;
	  %jmp/0xz T_4.1, 5;
    %fork TD_test.change_clock, S_0x6088333714d0;
    %join;
T_4.2 ; for-loop step statement
    %load/vec4 v0x608833371aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x608833371aa0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "././design.v";
    "./frequency_divisor/design.v";
