
core:  ysyx_210457

#####################
#vcs compile log
#####################
Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "clock" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "reset" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_interrupt" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_awready" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_awvalid" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_awaddr" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_awid" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_awlen" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_awsize" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_awburst" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_wready" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_wvalid" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_wdata" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_wstrb" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_wlast" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_bready" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_bvalid" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_bresp" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_bid" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_arready" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_arvalid" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_araddr" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_arid" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_arlen" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_arsize" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_arburst" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_rready" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_rvalid" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_rresp" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_rdata" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_rlast" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_master_rid" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_awready" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_awvalid" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_awaddr" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_awid" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_awlen" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_awsize" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_awburst" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_wready" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_wvalid" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_wdata" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_wstrb" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_wlast" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_bready" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_bvalid" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_bresp" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_bid" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_arready" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_arvalid" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_araddr" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_arid" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_arlen" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_arsize" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_arburst" is not defined in module 'ysyx_210457_ADD' defined 
  in "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_rready" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_rvalid" is not defined in module 'ysyx_210457_ADD' defined in
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_rresp" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_rdata" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_rlast" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3146
  Port "io_slave_rid" is not defined in module 'ysyx_210457_ADD' defined in 
  "../cpu/ysyx_210457_ADD.v", 7
  Module instance: ysyx_210457_ADD u0_ysyx_210457_ADD( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ADD) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "clock" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "reset" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_interrupt" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_awready" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_awvalid" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_awaddr" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_awid" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_awlen" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_awsize" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_awburst" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_wready" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_wvalid" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_wdata" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_wstrb" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_wlast" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_bready" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_bvalid" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_bresp" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_bid" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_arready" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_arvalid" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_araddr" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_arid" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_arlen" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_arsize" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_arburst" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_rready" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_rvalid" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_rresp" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_rdata" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_rlast" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_master_rid" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_awready" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_awvalid" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_awaddr" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_awid" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_awlen" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_awsize" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_awburst" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_wready" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_wvalid" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_wdata" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_wstrb" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_wlast" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_bready" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_bvalid" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_bresp" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_bid" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_arready" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_arvalid" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_araddr" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_arid" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_arlen" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_arsize" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_arburst" is not defined in module 'ysyx_210457_ALU' defined 
  in "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_rready" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_rvalid" is not defined in module 'ysyx_210457_ALU' defined in
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_rresp" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_rdata" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_rlast" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3214
  Port "io_slave_rid" is not defined in module 'ysyx_210457_ALU' defined in 
  "../cpu/ysyx_210457_ALU.v", 7
  Module instance: ysyx_210457_ALU u0_ysyx_210457_ALU( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ALU) ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_interrupt" is not defined in module 'ysyx_210457_CSR_reg' defined 
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_awready" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_awvalid" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_awaddr" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_awid" is not defined in module 'ysyx_210457_CSR_reg' defined
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_awlen" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_awsize" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_awburst" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_wready" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_wvalid" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_wdata" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_wstrb" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_wlast" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_bready" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_bvalid" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_bresp" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_bid" is not defined in module 'ysyx_210457_CSR_reg' defined 
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_arready" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_arvalid" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_araddr" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_arid" is not defined in module 'ysyx_210457_CSR_reg' defined
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_arlen" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_arsize" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_arburst" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_rready" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_rvalid" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_rresp" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_rdata" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_rlast" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_master_rid" is not defined in module 'ysyx_210457_CSR_reg' defined 
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_awready" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_awvalid" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_awaddr" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_awid" is not defined in module 'ysyx_210457_CSR_reg' defined 
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_awlen" is not defined in module 'ysyx_210457_CSR_reg' defined
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_awsize" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_awburst" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_wready" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_wvalid" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_wdata" is not defined in module 'ysyx_210457_CSR_reg' defined
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_wstrb" is not defined in module 'ysyx_210457_CSR_reg' defined
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_wlast" is not defined in module 'ysyx_210457_CSR_reg' defined
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_bready" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_bvalid" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_bresp" is not defined in module 'ysyx_210457_CSR_reg' defined
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_bid" is not defined in module 'ysyx_210457_CSR_reg' defined 
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_arready" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_arvalid" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_araddr" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_arid" is not defined in module 'ysyx_210457_CSR_reg' defined 
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_arlen" is not defined in module 'ysyx_210457_CSR_reg' defined
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_arsize" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_arburst" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_rready" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_rvalid" is not defined in module 'ysyx_210457_CSR_reg' 
  defined in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_rresp" is not defined in module 'ysyx_210457_CSR_reg' defined
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_rdata" is not defined in module 'ysyx_210457_CSR_reg' defined
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_rlast" is not defined in module 'ysyx_210457_CSR_reg' defined
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3282
  Port "io_slave_rid" is not defined in module 'ysyx_210457_CSR_reg' defined 
  in "../cpu/ysyx_210457_CSR_reg.v", 47
  Module instance: ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_210 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_interrupt" is not defined in module 'ysyx_210457_Clint' defined in 
  "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_awready" is not defined in module 'ysyx_210457_Clint' 
  defined in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_awvalid" is not defined in module 'ysyx_210457_Clint' 
  defined in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_awaddr" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_awid" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_awlen" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_awsize" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_awburst" is not defined in module 'ysyx_210457_Clint' 
  defined in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_wready" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_wvalid" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_wdata" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_wstrb" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_wlast" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_bready" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_bvalid" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_bresp" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_bid" is not defined in module 'ysyx_210457_Clint' defined in
  "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_arready" is not defined in module 'ysyx_210457_Clint' 
  defined in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_arvalid" is not defined in module 'ysyx_210457_Clint' 
  defined in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_araddr" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_arid" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_arlen" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_arsize" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_arburst" is not defined in module 'ysyx_210457_Clint' 
  defined in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_rready" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_rvalid" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_rresp" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_rdata" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_rlast" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_master_rid" is not defined in module 'ysyx_210457_Clint' defined in
  "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_awready" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_awvalid" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_awaddr" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_awid" is not defined in module 'ysyx_210457_Clint' defined in
  "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_awlen" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_awsize" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_awburst" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_wready" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_wvalid" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_wdata" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_wstrb" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_wlast" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_bready" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_bvalid" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_bresp" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_bid" is not defined in module 'ysyx_210457_Clint' defined in 
  "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_arready" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_arvalid" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_araddr" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_arid" is not defined in module 'ysyx_210457_Clint' defined in
  "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_arlen" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_arsize" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_arburst" is not defined in module 'ysyx_210457_Clint' defined
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_rready" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_rvalid" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_rresp" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_rdata" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_rlast" is not defined in module 'ysyx_210457_Clint' defined 
  in "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3350
  Port "io_slave_rid" is not defined in module 'ysyx_210457_Clint' defined in 
  "../cpu/ysyx_210457_Clint.v", 24
  Module instance: ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core), 
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_ ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "clock" is not defined in module 'ysyx_210457_EX_stage' defined in 
  "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_interrupt" is not defined in module 'ysyx_210457_EX_stage' defined 
  in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_awready" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_awvalid" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_awaddr" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_awid" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_awlen" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_awsize" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_awburst" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_wready" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_wvalid" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_wdata" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_wstrb" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_wlast" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_bready" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_bvalid" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_bresp" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_bid" is not defined in module 'ysyx_210457_EX_stage' defined
  in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_arready" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_arvalid" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_araddr" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_arid" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_arlen" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_arsize" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_arburst" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_rready" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_rvalid" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_rresp" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_rdata" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_rlast" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_master_rid" is not defined in module 'ysyx_210457_EX_stage' defined
  in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_awready" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_awvalid" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_awaddr" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_awid" is not defined in module 'ysyx_210457_EX_stage' defined
  in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_awlen" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_awsize" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_awburst" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_wready" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_wvalid" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_wdata" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_wstrb" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_wlast" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_bready" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_bvalid" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_bresp" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_bid" is not defined in module 'ysyx_210457_EX_stage' defined 
  in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_arready" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_arvalid" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_araddr" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_arid" is not defined in module 'ysyx_210457_EX_stage' defined
  in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_arlen" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_arsize" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_arburst" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_rready" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_rvalid" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_rresp" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_rdata" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_rlast" is not defined in module 'ysyx_210457_EX_stage' 
  defined in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3418
  Port "io_slave_rid" is not defined in module 'ysyx_210457_EX_stage' defined 
  in "../cpu/ysyx_210457_EX_stage.v", 34
  Module instance: ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "clock" is not defined in module 'ysyx_210457_ID_stage' defined in 
  "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_interrupt" is not defined in module 'ysyx_210457_ID_stage' defined 
  in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_awready" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_awvalid" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_awaddr" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_awid" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_awlen" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_awsize" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_awburst" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_wready" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_wvalid" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_wdata" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_wstrb" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_wlast" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_bready" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_bvalid" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_bresp" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_bid" is not defined in module 'ysyx_210457_ID_stage' defined
  in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_arready" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_arvalid" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_araddr" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_arid" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_arlen" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_arsize" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_arburst" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_rready" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_rvalid" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_rresp" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_rdata" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_rlast" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_master_rid" is not defined in module 'ysyx_210457_ID_stage' defined
  in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_awready" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_awvalid" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_awaddr" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_awid" is not defined in module 'ysyx_210457_ID_stage' defined
  in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_awlen" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_awsize" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_awburst" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_wready" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_wvalid" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_wdata" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_wstrb" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_wlast" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_bready" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_bvalid" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_bresp" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_bid" is not defined in module 'ysyx_210457_ID_stage' defined 
  in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_arready" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_arvalid" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_araddr" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_arid" is not defined in module 'ysyx_210457_ID_stage' defined
  in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_arlen" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_arsize" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_arburst" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_rready" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_rvalid" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_rresp" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_rdata" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_rlast" is not defined in module 'ysyx_210457_ID_stage' 
  defined in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3486
  Port "io_slave_rid" is not defined in module 'ysyx_210457_ID_stage' defined 
  in "../cpu/ysyx_210457_ID_stage.v", 142
  Module instance: ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_interrupt" is not defined in module 'ysyx_210457_IF_stage' defined 
  in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_awready" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_awvalid" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_awaddr" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_awid" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_awlen" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_awsize" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_awburst" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_wready" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_wvalid" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_wdata" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_wstrb" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_wlast" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_bready" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_bvalid" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_bresp" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_bid" is not defined in module 'ysyx_210457_IF_stage' defined
  in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_arready" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_arvalid" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_araddr" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_arid" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_arlen" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_arsize" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_arburst" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_rready" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_rvalid" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_rresp" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_rdata" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_rlast" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_master_rid" is not defined in module 'ysyx_210457_IF_stage' defined
  in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_awready" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_awvalid" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_awaddr" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_awid" is not defined in module 'ysyx_210457_IF_stage' defined
  in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_awlen" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_awsize" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_awburst" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_wready" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_wvalid" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_wdata" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_wstrb" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_wlast" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_bready" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_bvalid" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_bresp" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_bid" is not defined in module 'ysyx_210457_IF_stage' defined 
  in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_arready" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_arvalid" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_araddr" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_arid" is not defined in module 'ysyx_210457_IF_stage' defined
  in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_arlen" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_arsize" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_arburst" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_rready" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_rvalid" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_rresp" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_rdata" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_rlast" is not defined in module 'ysyx_210457_IF_stage' 
  defined in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3554
  Port "io_slave_rid" is not defined in module 'ysyx_210457_IF_stage' defined 
  in "../cpu/ysyx_210457_IF_stage.v", 27
  Module instance: ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready_2 ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "clock" is not defined in module 'ysyx_210457_IMGN' defined in 
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "reset" is not defined in module 'ysyx_210457_IMGN' defined in 
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_interrupt" is not defined in module 'ysyx_210457_IMGN' defined in 
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_awready" is not defined in module 'ysyx_210457_IMGN' defined
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_awvalid" is not defined in module 'ysyx_210457_IMGN' defined
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_awaddr" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_awid" is not defined in module 'ysyx_210457_IMGN' defined in
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_awlen" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_awsize" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_awburst" is not defined in module 'ysyx_210457_IMGN' defined
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_wready" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_wvalid" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_wdata" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_wstrb" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_wlast" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_bready" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_bvalid" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_bresp" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_bid" is not defined in module 'ysyx_210457_IMGN' defined in 
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_arready" is not defined in module 'ysyx_210457_IMGN' defined
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_arvalid" is not defined in module 'ysyx_210457_IMGN' defined
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_araddr" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_arid" is not defined in module 'ysyx_210457_IMGN' defined in
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_arlen" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_arsize" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_arburst" is not defined in module 'ysyx_210457_IMGN' defined
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_rready" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_rvalid" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_rresp" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_rdata" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_rlast" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_master_rid" is not defined in module 'ysyx_210457_IMGN' defined in 
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_awready" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_awvalid" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_awaddr" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_awid" is not defined in module 'ysyx_210457_IMGN' defined in 
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_awlen" is not defined in module 'ysyx_210457_IMGN' defined in
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_awsize" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_awburst" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_wready" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_wvalid" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_wdata" is not defined in module 'ysyx_210457_IMGN' defined in
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_wstrb" is not defined in module 'ysyx_210457_IMGN' defined in
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_wlast" is not defined in module 'ysyx_210457_IMGN' defined in
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_bready" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_bvalid" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_bresp" is not defined in module 'ysyx_210457_IMGN' defined in
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_bid" is not defined in module 'ysyx_210457_IMGN' defined in 
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_arready" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_arvalid" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_araddr" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_arid" is not defined in module 'ysyx_210457_IMGN' defined in 
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_arlen" is not defined in module 'ysyx_210457_IMGN' defined in
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_arsize" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_arburst" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_rready" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_rvalid" is not defined in module 'ysyx_210457_IMGN' defined 
  in "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_rresp" is not defined in module 'ysyx_210457_IMGN' defined in
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_rdata" is not defined in module 'ysyx_210457_IMGN' defined in
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_rlast" is not defined in module 'ysyx_210457_IMGN' defined in
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3622
  Port "io_slave_rid" is not defined in module 'ysyx_210457_IMGN' defined in 
  "../cpu/ysyx_210457_IMGN.v", 7
  Module instance: ysyx_210457_IMGN u0_ysyx_210457_IMGN( .clock (clk_core),  
  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready 
  (io_master_awready_210457_IM ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "clock" is not defined in module 'ysyx_210457_MEM_stage' defined in 
  "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_interrupt" is not defined in module 'ysyx_210457_MEM_stage' defined
  in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_awready" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_awvalid" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_awaddr" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_awid" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_awlen" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_awsize" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_awburst" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_wready" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_wvalid" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_wdata" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_wstrb" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_wlast" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_bready" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_bvalid" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_bresp" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_bid" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_arready" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Error-[UPIMI-E] Undefined port in module instantiation
../top/soc_top.v, 3690
  Port "io_master_arvalid" is not defined in module 'ysyx_210457_MEM_stage' 
  defined in "../cpu/ysyx_210457_MEM_stage.v", 39
  Module instance: ysyx_210457_MEM_stage u0_ysyx_210457_MEM_stage( .clock 
  (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  
  .io_master_awready (io_master_awready ...


Lint-[TFIPC-L] Too few instance port connections
../top/soc_top.v, 3282
soc_top, "ysyx_210457_CSR_reg u0_ysyx_210457_CSR_reg( .clock (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready (io_master_awready_210457_CSR_reg),  .io_master_awvalid (io_master_awvalid_210457_CSR_reg),  .io_master_awaddr (io_master_awaddr_210457_CSR_reg),  .io_master_awid (io_master_awid_210457_CSR_reg),  .io_master_awlen (io_master_awlen_210457_CSR_reg),  .io_master_awsize (io_master_awsize_210457_CSR_reg),  .io_master_awburst (io_master_awburst_210457_CSR_reg),  .io_master_wready (io_master_wready_210457_CSR_reg),  .io_master_wvalid (io_master_wvalid_210457_CSR_reg),  .io_master_wdata (io_master_wdata_210457_CSR_reg),  .io_master_wstrb (io_master_wstrb_210457_CSR_reg),  .io_master_wlast (io_master_wlast_210457_CSR_reg),  .io_ ... "
  The above instance has fewer port connections than the module definition,
  There are 17 port(s) in module "ysyx_210457_CSR_reg" definition, but only 2 
  port connect(s) in the instance.
  input port 'csr_r_addr' is not connected,
  input port 'csr_w_ena' is not connected,
  input port 'csr_w_addr' is not connected,
  input port 'csr_w_data' is not connected,
  input port 'except_type' is not connected,
  input port 'except_pc' is not connected,
  input port 'time_inter' is not connected,
  input port 'stall' is not connected,
  output port 'csr_reg_data' is not connected,
  output port 'mstatus' is not connected,
  output port 'mtvec' is not connected,
  output port 'mepc' is not connected,
  output port 'mie' is not connected,
  output port 'mip' is not connected,
  output port 'flush' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../top/soc_top.v, 3350
soc_top, "ysyx_210457_Clint u0_ysyx_210457_Clint( .clock (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready (io_master_awready_210457_Clint),  .io_master_awvalid (io_master_awvalid_210457_Clint),  .io_master_awaddr (io_master_awaddr_210457_Clint),  .io_master_awid (io_master_awid_210457_Clint),  .io_master_awlen (io_master_awlen_210457_Clint),  .io_master_awsize (io_master_awsize_210457_Clint),  .io_master_awburst (io_master_awburst_210457_Clint),  .io_master_wready (io_master_wready_210457_Clint),  .io_master_wvalid (io_master_wvalid_210457_Clint),  .io_master_wdata (io_master_wdata_210457_Clint),  .io_master_wstrb (io_master_wstrb_210457_Clint),  .io_master_wlast (io_master_wlast_210457_Clint),  .io_master_bready (io_master_bre ... "
  The above instance has fewer port connections than the module definition,
  There are 9 port(s) in module "ysyx_210457_Clint" definition, but only 2 
  port connect(s) in the instance.
  input port 'ex_mem_waddr' is not connected,
  input port 'ex_mem_raddr' is not connected,
  input port 'ex_stor_data' is not connected,
  input port 'ex_mem_wr' is not connected,
  input port 'ex_mem_ena' is not connected,
  output port 'time_inter' is not connected,
  output port 'clint_data' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../top/soc_top.v, 3418
soc_top, "ysyx_210457_EX_stage u0_ysyx_210457_EX_stage( .clock (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready (io_master_awready_210457_EX_stage),  .io_master_awvalid (io_master_awvalid_210457_EX_stage),  .io_master_awaddr (io_master_awaddr_210457_EX_stage),  .io_master_awid (io_master_awid_210457_EX_stage),  .io_master_awlen (io_master_awlen_210457_EX_stage),  .io_master_awsize (io_master_awsize_210457_EX_stage),  .io_master_awburst (io_master_awburst_210457_EX_stage),  .io_master_wready (io_master_wready_210457_EX_stage),  .io_master_wvalid (io_master_wvalid_210457_EX_stage),  .io_master_wdata (io_master_wdata_210457_EX_stage),  .io_master_wstrb (io_master_wstrb_210457_EX_stage),  .io_master_wlast (io_master_wlast_210457_EX ... "
  The above instance has fewer port connections than the module definition,
  There are 36 port(s) in module "ysyx_210457_EX_stage" definition, but at 
  most 6 port connect(s) in the instance.
  input port 'ID_pc' is not connected,
  input port 'ID_instr' is not connected,
  input port 'id_w_addr' is not connected,
  input port 'id_w_ena' is not connected,
  input port 'id_reg1_data' is not connected,
  input port 'id_reg2_data' is not connected,
  input port 'id_imm' is not connected,
  input port 'id_memop' is not connected,
  input port 'id_mem_wr' is not connected,
  input port 'id_mem_ena' is not connected,
  input port 'id_aluop' is not connected,
  input port 'id_alusel' is not connected,
  input port 'csr_reg_data' is not connected,
  input port 'id_csr_ena' is not connected,
  input port 'mem_csr_addr' is not connected,
  input port 'mem_w_csr_data' is not connected,
  input port 'mem_csr_ena' is not connected,
  input port 'wb_csr_addr' is not connected,
  input port 'wb_w_csr_data' is not connected,
  input port 'wb_csr_ena' is not connected,
  output port 'ex_w_data' is not connected,
  output port 'ex_w_ena' is not connected,
  output port 'ex_w_addr' is not connected,
  output port 'ex_mem_raddr' is not connected,
  output port 'ex_mem_waddr' is not connected,
  output port 'ex_stor_data' is not connected,
  output port 'ex_memop' is not connected,
  output port 'ex_mem_wr' is not connected,
  output port 'ex_mem_ena' is not connected,
  output port 'ex_csr_addr' is not connected,
  ... ...


Lint-[TFIPC-L] Too few instance port connections
../top/soc_top.v, 3486
soc_top, "ysyx_210457_ID_stage u0_ysyx_210457_ID_stage( .clock (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready (io_master_awready_210457_ID_stage),  .io_master_awvalid (io_master_awvalid_210457_ID_stage),  .io_master_awaddr (io_master_awaddr_210457_ID_stage),  .io_master_awid (io_master_awid_210457_ID_stage),  .io_master_awlen (io_master_awlen_210457_ID_stage),  .io_master_awsize (io_master_awsize_210457_ID_stage),  .io_master_awburst (io_master_awburst_210457_ID_stage),  .io_master_wready (io_master_wready_210457_ID_stage),  .io_master_wvalid (io_master_wvalid_210457_ID_stage),  .io_master_wdata (io_master_wdata_210457_ID_stage),  .io_master_wstrb (io_master_wstrb_210457_ID_stage),  .io_master_wlast (io_master_wlast_210457_ID ... "
  The above instance has fewer port connections than the module definition,
  There are 35 port(s) in module "ysyx_210457_ID_stage" definition, but at 
  most 5 port connect(s) in the instance.
  input port 'IF_pc' is not connected,
  input port 'IF_instr' is not connected,
  input port 'reg_data1' is not connected,
  input port 'reg_data2' is not connected,
  input port 'ex_w_data' is not connected,
  input port 'ex_w_ena' is not connected,
  input port 'ex_w_addr' is not connected,
  input port 'mem_w_data' is not connected,
  input port 'mem_w_ena' is not connected,
  input port 'mem_w_addr' is not connected,
  input port 'idex_mem_ena' is not connected,
  input port 'idex_mem_wr' is not connected,
  input port 'if_branch' is not connected,
  output port 'error_branch' is not connected,
  output port 'reg1_r_ena' is not connected,
  output port 'reg2_r_ena' is not connected,
  output port 'reg1_addr' is not connected,
  output port 'reg2_addr' is not connected,
  output port 'aluop' is not connected,
  output port 'alusel' is not connected,
  output port 'reg1_data' is not connected,
  output port 'reg2_data' is not connected,
  output port 'w_addr' is not connected,
  output port 'w_ena' is not connected,
  output port 'ID_pc' is not connected,
  output port 'ID_instr' is not connected,
  output port 'branch' is not connected,
  output port 'mux_pc' is not connected,
  output port 'pc_con' is not connected,
  output port 'imm' is not connected,
  ... ...


Lint-[TFIPC-L] Too few instance port connections
../top/soc_top.v, 3554
soc_top, "ysyx_210457_IF_stage u0_ysyx_210457_IF_stage( .clock (clk_core),  .reset ((~rst_core_n)),  .io_interrupt (interrupt),  .io_master_awready (io_master_awready_210457_IF_stage),  .io_master_awvalid (io_master_awvalid_210457_IF_stage),  .io_master_awaddr (io_master_awaddr_210457_IF_stage),  .io_master_awid (io_master_awid_210457_IF_stage),  .io_master_awlen (io_master_awlen_210457_IF_stage),  .io_master_awsize (io_master_awsize_210457_IF_stage),  .io_master_awburst (io_master_awburst_210457_IF_stage),  .io_master_wready (io_master_wready_210457_IF_stage),  .io_master_wvalid (io_master_wvalid_210457_IF_stage),  .io_master_wdata (io_master_wdata_210457_IF_stage),  .io_master_wstrb (io_master_wstrb_210457_IF_stage),  .io_master_wlast (io_master_wlast_210457_IF ... "
  The above instance has fewer port connections than the module definition,
  There are 20 port(s) in module "ysyx_210457_IF_stage" definition, but only 2
  port connect(s) in the instance.
  input port 'branch' is not connected,
  input port 'mux_pc' is not connected,
  input port 'pc_con' is not connected,
  input port 'pc_id' is not connected,
  input port 'new_pc' is not connected,
  input port 'flush' is not connected,
  input port 'stall' is not connected,
  input port 'id_forecase' is not connected,
  input port 'error_branch' is not connected,
  output port 'if_branch' is not connected,
  output port 'if_forecase' is not connected,
  output port 'wash' is not connected,
  output port 'instr' is not connected,
  output port 'if_valid' is not connected,
  input port 'if_data_read' is not connected,
  output port 'IF_pc' is not connected,
  output port 'if_size' is not connected,
  output port 'if_req' is not connected.


