{"Source Block": ["zipcpu/rtl/core/pipemem.v@254:264@HdlIdDef", "\t\to_err <= 1'b0;\n\telse\n\t\to_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));\n\tassign\to_busy = cyc;\n\n\twire\t[8:0]\tw_wreg;\n\tassign\tw_wreg = fifo_oreg[rdaddr];\n\talways @(posedge i_clk)\n\t\to_wreg <= w_wreg[8:4];\n\talways @(posedge i_clk)\n\t\tif ((OPT_ZERO_ON_IDLE)&&((!cyc)||((!i_wb_ack)&&(!i_wb_err))))\n"], "Clone Blocks": [["zipcpu/rtl/core/pipemem.v@256:267", "\t\to_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));\n\tassign\to_busy = cyc;\n\n\twire\t[8:0]\tw_wreg;\n\tassign\tw_wreg = fifo_oreg[rdaddr];\n\talways @(posedge i_clk)\n\t\to_wreg <= w_wreg[8:4];\n\talways @(posedge i_clk)\n\t\tif ((OPT_ZERO_ON_IDLE)&&((!cyc)||((!i_wb_ack)&&(!i_wb_err))))\n\t\t\to_result <= 0;\n\t\telse begin\n\t\t\tcasez(w_wreg[3:0])\n"], ["zipcpu/rtl/core/pipemem.v@247:261", "\t\to_valid <= 1'b0;\n\telse\n\t\to_valid <= (cyc)&&(i_wb_ack)&&(!o_wb_we);\n\n\tinitial\to_err = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\t\to_err <= 1'b0;\n\telse\n\t\to_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));\n\tassign\to_busy = cyc;\n\n\twire\t[8:0]\tw_wreg;\n\tassign\tw_wreg = fifo_oreg[rdaddr];\n\talways @(posedge i_clk)\n"], ["zipcpu/rtl/core/pipemem.v@252:262", "\talways @(posedge i_clk)\n\tif (i_reset)\n\t\to_err <= 1'b0;\n\telse\n\t\to_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));\n\tassign\to_busy = cyc;\n\n\twire\t[8:0]\tw_wreg;\n\tassign\tw_wreg = fifo_oreg[rdaddr];\n\talways @(posedge i_clk)\n\t\to_wreg <= w_wreg[8:4];\n"], ["zipcpu/rtl/core/pipemem.v@255:265", "\telse\n\t\to_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));\n\tassign\to_busy = cyc;\n\n\twire\t[8:0]\tw_wreg;\n\tassign\tw_wreg = fifo_oreg[rdaddr];\n\talways @(posedge i_clk)\n\t\to_wreg <= w_wreg[8:4];\n\talways @(posedge i_clk)\n\t\tif ((OPT_ZERO_ON_IDLE)&&((!cyc)||((!i_wb_ack)&&(!i_wb_err))))\n\t\t\to_result <= 0;\n"]], "Diff Content": {"Delete": [[259, "\twire\t[8:0]\tw_wreg;\n"]], "Add": [[259, "\twire\t[7:0]\tw_wreg;\n"]]}}