
*** Running vivado
    with args -log cis_sobel_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cis_sobel_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cis_sobel_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.cache/ip 
INFO: [IP_Flow 19-5107] Inferred bus interface 'eth_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'eth_rx_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'eth_tx_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'eth_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "{"11000000","10101000","00000001","01111011"}" into user parameter "BOARD_IP".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "{"11000000","10101000","00000001","01100110"}" into user parameter "DES_IP".
WARNING: [IP_Flow 19-3157] Bus Interface 'eth_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'eth_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'eth_rx_clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'eth_tx_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-4821] For module 'ov5640_rgb565_top', parameter 'BIT_CTRL' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cam_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'cam_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sys_rst_n'.
WARNING: [IP_Flow 19-3157] Bus Interface 'cam_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'cam_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'sys_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'sys_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'sys_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rd_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'rd_clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'wr_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rd_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'rd_clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'wr_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'ui_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'ui_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk_sync_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ui_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ui_clk_sync_rst'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 'ui_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'BASE_REGION_MSB' by 5 for port or parameter 's_icb_addr'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'COL_NUM' by 640 for port or parameter 'line_buf0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'COL_NUM' by 640 for port or parameter 'line_buf1'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'COL_NUM' by 640 for port or parameter 'line_buf2'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'COL_NUM' by 640 for port or parameter 'line_buf0_last'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'COL_NUM' by 640 for port or parameter 'line_buf1_last'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'COL_NUM' by 640 for port or parameter 'line_buf2_last'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'o_result' has a dependency on the module local parameter or undefined parameter 'OWIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'o_result_tmp' has a dependency on the module local parameter or undefined parameter 'OWIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'out_to_fifo' has a dependency on the module local parameter or undefined parameter 'OWIDTH'.
WARNING: [IP_Flow 19-5150] The Range '(DW - 1):0' is present in all ports of the interface 'i_icb_cmd'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(DW - 1):0' is present in all ports of the interface 'i_icb_rsp'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'async_clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'fifo_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 338.074 ; gain = 25.742
Command: synth_design -top cis_sobel_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31832 
WARNING: [Synth 8-2507] parameter declaration becomes local in apb_uart_sv with formal parameter declaration list [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_uart/apb_uart.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in apb_uart_sv with formal parameter declaration list [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_uart/apb_uart.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in apb_uart_sv with formal parameter declaration list [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_uart/apb_uart.v:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 843.594 ; gain = 220.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cis_sobel_wrapper' [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/hdl/cis_sobel_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'cis_sobel' [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/synth/cis_sobel.v:13]
INFO: [Synth 8-6157] synthesizing module 'cis_sobel_DVP_Capture_0_1' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_DVP_Capture_0_1/synth/cis_sobel_DVP_Capture_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'DVP_Capture' [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/DVP_Capture/DVP_Capture.v:18]
INFO: [Synth 8-6155] done synthesizing module 'DVP_Capture' (1#1) [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/DVP_Capture/DVP_Capture.v:18]
INFO: [Synth 8-6155] done synthesizing module 'cis_sobel_DVP_Capture_0_1' (2#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_DVP_Capture_0_1/synth/cis_sobel_DVP_Capture_0_1.v:58]
WARNING: [Synth 8-7023] instance 'DVP_Capture_0' of module 'cis_sobel_DVP_Capture_0_1' has 12 connections declared, but only 7 given [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/synth/cis_sobel.v:397]
INFO: [Synth 8-6157] synthesizing module 'cis_sobel_MUX2IN1_0_1' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_MUX2IN1_0_1/synth/cis_sobel_MUX2IN1_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX2IN1' [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/new/MUX2IN1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX2IN1' (3#1) [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/new/MUX2IN1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cis_sobel_MUX2IN1_0_1' (4#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_MUX2IN1_0_1/synth/cis_sobel_MUX2IN1_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'cis_sobel_MUX2IN1_0_2' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_MUX2IN1_0_2/synth/cis_sobel_MUX2IN1_0_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'cis_sobel_MUX2IN1_0_2' (5#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_MUX2IN1_0_2/synth/cis_sobel_MUX2IN1_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'cis_sobel_MUX2IN1_4bit_0_0' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_MUX2IN1_4bit_0_0/synth/cis_sobel_MUX2IN1_4bit_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX2IN1_4bit' [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/new/MUX2IN1_4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX2IN1_4bit' (6#1) [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/new/MUX2IN1_4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cis_sobel_MUX2IN1_4bit_0_0' (7#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_MUX2IN1_4bit_0_0/synth/cis_sobel_MUX2IN1_4bit_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cis_sobel_Trash_Risc_0_0' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_Trash_Risc_0_0/synth/cis_sobel_Trash_Risc_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Trash_Risc' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/new/TRASH_RISC.v:22]
WARNING: [Synth 8-6090] variable 'timer' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/new/TRASH_RISC.v:206]
INFO: [Synth 8-638] synthesizing module 'reset_sys' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_Trash_Risc_0_0/sources_1/ip/reset_sys/synth/reset_sys.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_Trash_Risc_0_0/sources_1/ip/reset_sys/synth/reset_sys.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (8#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (9#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (10#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (11#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (12#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (13#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'reset_sys' (14#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_Trash_Risc_0_0/sources_1/ip/reset_sys/synth/reset_sys.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:69747]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (15#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:69747]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (16#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'IOBUF__parameterized0' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF__parameterized0' (16#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'e203_soc_top' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/soc/e203_soc_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_top' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_top.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_main' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_main.v:32]
INFO: [Synth 8-6157] synthesizing module 'sirv_ResetCatchAndSync_2' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/sirv_ResetCatchAndSync_2.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_AsyncResetRegVec_129' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/sirv_AsyncResetRegVec_129.v:19]
INFO: [Synth 8-6157] synthesizing module 'sirv_AsyncResetReg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/sirv_AsyncResetReg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_AsyncResetReg' (17#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/sirv_AsyncResetReg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_AsyncResetRegVec_129' (18#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/sirv_AsyncResetRegVec_129.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sirv_ResetCatchAndSync_2' (19#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/sirv_ResetCatchAndSync_2.v:19]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_hclkgen' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_hclkgen.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_pll' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_pll.v:31]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_pll' (20#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_pll.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_hclkgen_rstsync' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_hclkgen_rstsync.v:29]
	Parameter RST_SYNC_LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_hclkgen_rstsync' (21#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_hclkgen_rstsync.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_pllclkdiv' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_pllclkdiv.v:31]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr' (22#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized0' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized0' (22#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'e203_clkgate' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_clkgate.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_clkgate' (23#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_clkgate.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_pllclkdiv' (24#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_pllclkdiv.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_gfcm' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_gfcm.v:31]
	Parameter SYNC_LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_gfcm' (25#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_gfcm.v:31]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_hclkgen' (26#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_hclkgen.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_cpu_top' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_cpu_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_cpu' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_cpu.v:30]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e203_reset_ctrl' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_reset_ctrl.v:29]
	Parameter MASTER bound to: 1 - type: integer 
	Parameter RST_SYNC_LEVEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_reset_ctrl' (27#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_reset_ctrl.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_clk_ctrl' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_clk_ctrl.v:30]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffr' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:209]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffr' (28#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:209]
INFO: [Synth 8-6155] done synthesizing module 'e203_clk_ctrl' (29#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_clk_ctrl.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_irq_sync' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_irq_sync.v:29]
	Parameter MASTER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_sync' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:99]
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_sync' (30#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:99]
INFO: [Synth 8-6155] done synthesizing module 'e203_irq_sync' (31#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_irq_sync.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_subsys_nice_core' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_nice_core.v:28]
	Parameter ROWBUF_DP bound to: 4 - type: integer 
	Parameter ROWBUF_IDX_W bound to: 2 - type: integer 
	Parameter ROW_IDX_W bound to: 2 - type: integer 
	Parameter COL_IDX_W bound to: 4 - type: integer 
	Parameter PIPE_NUM bound to: 3 - type: integer 
	Parameter NICE_FSM_WIDTH bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter LBUF bound to: 2'b01 
	Parameter SBUF bound to: 2'b10 
	Parameter ROWSUM bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized1' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized1' (31#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized2' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized2' (31#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6155] done synthesizing module 'e203_subsys_nice_core' (32#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/subsys/e203_subsys_nice_core.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_core' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_core.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_ifu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_ifetch' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_ifu_ifetch.v:29]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffrs' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:177]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffrs' (33#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:177]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized3' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized3' (33#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized4' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized4' (33#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_minidec' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_ifu_minidec.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_decode' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_decode.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_decode' (34#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_decode.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_minidec' (35#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_ifu_minidec.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_litebpu' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_ifu_litebpu.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_litebpu' (36#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_ifu_litebpu.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_ifetch' (37#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_ifu_ifetch.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_ifu_ift2icb' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_ifu_ift2icb.v:30]
	Parameter ICB_STATE_WIDTH bound to: 2 - type: integer 
	Parameter ICB_STATE_IDLE bound to: 2'b00 
	Parameter ICB_STATE_1ST bound to: 2'b01 
	Parameter ICB_STATE_WAIT2ND bound to: 2'b10 
	Parameter ICB_STATE_2ND bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_bypbuf' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:306]
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl' (38#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflrs' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:40]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflrs' (39#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:40]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo' (40#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf' (41#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:306]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized0' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized0' (41#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized1' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized1' (41#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu_ift2icb' (42#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_ifu_ift2icb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'e203_ifu' (43#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_ifu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_regfile' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_regfile.v:28]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized2' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized2' (43#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_regfile' (44#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_regfile.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_disp' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_disp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_disp' (45#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_disp.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_oitf' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_oitf.v:29]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized3' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized3' (45#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized4' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized4' (45#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_oitf' (46#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_oitf.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_nice' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_nice.v:30]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized0' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized5' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized5' (46#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dfflr__parameterized6' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dfflr__parameterized6' (46#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:87]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized0' (46#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_nice' (47#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_nice.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_csrctrl' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu_csrctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_csrctrl' (48#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu_csrctrl.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_bjp' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu_bjp.v:32]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_bjp' (49#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu_bjp.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_lsuagu' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu_lsuagu.v:32]
	Parameter ICB_STATE_WIDTH bound to: 4 - type: integer 
	Parameter ICB_STATE_IDLE bound to: 4'b0000 
	Parameter ICB_STATE_1ST bound to: 4'b0001 
	Parameter ICB_STATE_WAIT2ND bound to: 4'b0010 
	Parameter ICB_STATE_2ND bound to: 4'b0011 
	Parameter ICB_STATE_AMOALU bound to: 4'b0100 
	Parameter ICB_STATE_AMORDY bound to: 4'b0101 
	Parameter ICB_STATE_WBCK bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_lsuagu' (50#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu_lsuagu.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_rglr' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu_rglr.v:30]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_rglr' (51#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu_rglr.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_muldiv' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu_muldiv.v:32]
	Parameter MULDIV_STATE_WIDTH bound to: 3 - type: integer 
	Parameter MULDIV_STATE_0TH bound to: 3'b000 
	Parameter MULDIV_STATE_EXEC bound to: 3'b001 
	Parameter MULDIV_STATE_REMD_CHCK bound to: 3'b010 
	Parameter MULDIV_STATE_QUOT_CORR bound to: 3'b011 
	Parameter MULDIV_STATE_REMD_CORR bound to: 3'b100 
	Parameter EXEC_CNT_W bound to: 6 - type: integer 
	Parameter EXEC_CNT_1 bound to: 6'b000001 
	Parameter EXEC_CNT_16 bound to: 6'b010000 
	Parameter EXEC_CNT_32 bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_muldiv' (52#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu_muldiv.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_alu_dpath' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu_dpath.v:29]
	Parameter DPATH_MUX_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu_dpath' (53#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu_dpath.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_alu' (54#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_alu.v:32]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_longpwbck' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_longpwbck.v:30]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_longpwbck.v:141]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_longpwbck.v:144]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_longpwbck' (55#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_longpwbck.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_wbck' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_wbck.v:30]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_wbck.v:93]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_wbck' (56#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_wbck.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_commit' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_commit.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_branchslv' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_branchslv.v:30]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_branchslv' (57#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_branchslv.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_excp' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_excp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_excp' (58#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_excp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_commit' (59#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_commit.v:31]
INFO: [Synth 8-6157] synthesizing module 'e203_exu_csr' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_csr.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu_csr' (60#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu_csr.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_exu' (61#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_exu.v:29]
INFO: [Synth 8-6157] synthesizing module 'e203_lsu' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_lsu.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_lsu_ctrl' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_lsu_ctrl.v:28]
	Parameter LSU_ARBT_I_PTR_W bound to: 1 - type: integer 
	Parameter LSU_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter USR_W bound to: 39 - type: integer 
	Parameter USR_PACK_EXCL bound to: 0 - type: integer 
	Parameter SPLT_FIFO_W bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 39 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage' (62#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt' (63#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized0' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized5' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized5' (63#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized0' (63#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_lsu_ctrl' (64#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_lsu_ctrl.v:28]
INFO: [Synth 8-6155] done synthesizing module 'e203_lsu' (65#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_lsu.v:28]
INFO: [Synth 8-6157] synthesizing module 'e203_biu' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_biu.v:29]
	Parameter BIU_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter BIU_ARBT_I_PTR_W bound to: 1 - type: integer 
	Parameter BIU_SPLT_I_NUM_0 bound to: 4 - type: integer 
	Parameter BIU_SPLT_I_NUM_1 bound to: 5 - type: integer 
	Parameter BIU_SPLT_I_NUM_2 bound to: 6 - type: integer 
	Parameter BIU_SPLT_I_NUM bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized0' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized1' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized1' (65#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized0' (65#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_buffer' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:351]
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 1 - type: integer 
	Parameter RSP_DP bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 78 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized1' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized6' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized6' (65#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized1' (65#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_fifo__parameterized2' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized7' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized7' (65#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized2' (65#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_buffer' (66#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:351]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_splt' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:648]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 6 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 6 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 0 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_pipe_stage__parameterized2' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_dffl__parameterized8' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized8' (66#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized2' (66#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_splt' (67#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'e203_biu' (68#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_biu.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_core' (69#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_core.v:30]
INFO: [Synth 8-6157] synthesizing module 'e203_itcm_ctrl' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_itcm_ctrl.v:31]
	Parameter ITCM_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter ITCM_ARBT_I_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_n2w' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:503]
	Parameter AW bound to: 16 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter X_W bound to: 32 - type: integer 
	Parameter Y_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_n2w' (70#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:503]
INFO: [Synth 8-6157] synthesizing module 'sirv_gnrl_icb_arbt__parameterized1' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
	Parameter AW bound to: 16 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized1' (70#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
INFO: [Synth 8-6157] synthesizing module 'sirv_sram_icb_ctrl' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_sram_icb_ctrl.v:29]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 3 - type: integer 
	Parameter USR_W bound to: 2 - type: integer 
	Parameter BUF_CMD_PACK_W bound to: 91 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 91 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 91 - type: integer 
	Parameter DW bound to: 91 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized9' (70#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized3' (70#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf__parameterized0' (70#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:306]
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 3 - type: integer 
	Parameter USR_W bound to: 2 - type: integer 
	Parameter CUT_READY bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_pipe_stage__parameterized3' (70#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sirv_1cyc_sram_ctrl' (71#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_1cyc_sram_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'sirv_sram_icb_ctrl' (72#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_sram_icb_ctrl.v:29]
INFO: [Synth 8-6155] done synthesizing module 'e203_itcm_ctrl' (73#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/core/e203_itcm_ctrl.v:31]
	Parameter DTCM_ARBT_I_NUM bound to: 2 - type: integer 
	Parameter DTCM_ARBT_I_PTR_W bound to: 1 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter ARBT_SCHEME bound to: 0 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter ARBT_NUM bound to: 2 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 0 - type: integer 
	Parameter ARBT_PTR_W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_icb_arbt__parameterized2' (73#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_icbs.v:37]
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter BUF_CMD_PACK_W bound to: 54 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 54 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 54 - type: integer 
	Parameter DW bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_dffl__parameterized10' (73#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_dffs.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_fifo__parameterized4' (73#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:381]
INFO: [Synth 8-6155] done synthesizing module 'sirv_gnrl_bypbuf__parameterized1' (73#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/general/sirv_gnrl_bufs.v:306]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 16 - type: integer 
	Parameter AW_LSB bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter DP bound to: 8192 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter FORCE_X2ZERO bound to: 0 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 13 - type: integer 
	Parameter DP bound to: 8192 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1'b0 
	Parameter DW bound to: 64 - type: integer 
	Parameter MW bound to: 8 - type: integer 
	Parameter AW bound to: 13 - type: integer 
	Parameter DP bound to: 16384 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 14 - type: integer 
	Parameter DP bound to: 16384 - type: integer 
	Parameter FORCE_X2ZERO bound to: 1'b0 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 14 - type: integer 
	Parameter PLIC_IRQ_NUM bound to: 17 - type: integer 
	Parameter PLIC_PRIO_WIDTH bound to: 3 - type: integer 
	Parameter PLIC_IRQ_NUM bound to: 17 - type: integer 
	Parameter PLIC_IRQ_NUM_LOG2 bound to: 6 - type: integer 
	Parameter PLIC_ICB_RSP_FLOP bound to: 1 - type: integer 
	Parameter PLIC_IRQ_I_FLOP bound to: 1 - type: integer 
	Parameter PLIC_IRQ_O_FLOP bound to: 1 - type: integer 
	Parameter PLIC_PEND_ARRAY bound to: 1 - type: integer 
	Parameter DW bound to: 17 - type: integer 
	Parameter DW bound to: 6 - type: integer 
	Parameter DW bound to: 3 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_PACK_W bound to: 65 - type: integer 
	Parameter RSP_PACK_W bound to: 33 - type: integer 
	Parameter ICB_FIFO_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 268435456 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 15 - type: integer 
	Parameter O1_BASE_ADDR bound to: 268468224 - type: integer 
	Parameter O1_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O2_BASE_ADDR bound to: 268509184 - type: integer 
	Parameter O2_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O3_BASE_ADDR bound to: 268513280 - type: integer 
	Parameter O3_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O4_BASE_ADDR bound to: 268517376 - type: integer 
	Parameter O4_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O5_BASE_ADDR bound to: 268521472 - type: integer 
	Parameter O5_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O6_BASE_ADDR bound to: 268578816 - type: integer 
	Parameter O6_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O7_BASE_ADDR bound to: 268582912 - type: integer 
	Parameter O7_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O8_BASE_ADDR bound to: 268587008 - type: integer 
	Parameter O8_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O9_BASE_ADDR bound to: 268644352 - type: integer 
	Parameter O9_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O10_BASE_ADDR bound to: 268648448 - type: integer 
	Parameter O10_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O11_BASE_ADDR bound to: 268652544 - type: integer 
	Parameter O11_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O12_BASE_ADDR bound to: 285212672 - type: integer 
	Parameter O12_BASE_REGION_LSB bound to: 24 - type: integer 
	Parameter O13_BASE_ADDR bound to: 268697600 - type: integer 
	Parameter O13_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O14_BASE_ADDR bound to: 268701696 - type: integer 
	Parameter O14_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O15_BASE_ADDR bound to: 268705792 - type: integer 
	Parameter O15_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter BASE_REGION_MSB bound to: 31 - type: integer 
	Parameter SPLT_I_NUM bound to: 17 - type: integer 
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 2 - type: integer 
	Parameter RSP_DP bound to: 2 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 78 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 78 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 35 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 17 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 17 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 17 - type: integer 
	Parameter DW bound to: 17 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element T_1514_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/sirv_tlwidthwidget_qspi.v:386]
WARNING: [Synth 8-6014] Unused sequential element a_opcode_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/sirv_flash_qspi.v:2220]
WARNING: [Synth 8-6014] Unused sequential element a_param_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/sirv_flash_qspi.v:2221]
WARNING: [Synth 8-6014] Unused sequential element a_mask_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/sirv_flash_qspi.v:2225]
WARNING: [Synth 8-6014] Unused sequential element a_data_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/sirv_flash_qspi.v:2226]
	Parameter DW bound to: 65 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 8 - type: integer 
	Parameter FIFO_CUT_READY bound to: 0 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_gpio/apb_gpio.v:132]
INFO: [Synth 8-226] default block is never used [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_gpio/apb_gpio.v:193]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter RBR bound to: 3'b000 
	Parameter THR bound to: 3'b000 
	Parameter DLL bound to: 3'b000 
	Parameter IER bound to: 3'b001 
	Parameter DLM bound to: 3'b001 
	Parameter IIR bound to: 3'b010 
	Parameter FCR bound to: 3'b010 
	Parameter LCR bound to: 3'b011 
	Parameter MCR bound to: 3'b100 
	Parameter LSR bound to: 3'b101 
	Parameter MSR bound to: 3'b110 
	Parameter SCR bound to: 3'b111 
	Parameter TX_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START_BIT bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter SAVE_DATA bound to: 3'b011 
	Parameter PARITY bound to: 3'b100 
	Parameter STOP_BIT bound to: 3'b101 
	Parameter IDLE bound to: 3'b000 
	Parameter START_BIT bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter PARITY bound to: 3'b011 
	Parameter STOP_BIT_FIRST bound to: 3'b100 
	Parameter STOP_BIT_LAST bound to: 3'b101 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter BUFFER_DEPTH bound to: 16 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 16 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_uart/apb_uart.v:181]
	Parameter BUFFER_DEPTH bound to: 10 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter FILL_BITS bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_spi_master/apb_spi_master.v:124]
	Parameter BUFFER_DEPTH bound to: 10 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_spi_master/spi_master_apb_if.v:109]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 10 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_NULL bound to: 3'b000 
	Parameter DATA_EMPTY bound to: 3'b001 
	Parameter DATA_CMD bound to: 3'b010 
	Parameter DATA_ADDR bound to: 3'b011 
	Parameter DATA_FIFO bound to: 3'b100 
	Parameter IDLE bound to: 5'b00000 
	Parameter CMD bound to: 5'b00001 
	Parameter ADDR bound to: 5'b00010 
	Parameter MODE bound to: 5'b00011 
	Parameter DUMMY bound to: 5'b00100 
	Parameter DATA_TX bound to: 5'b00101 
	Parameter DATA_RX bound to: 5'b00110 
	Parameter WAIT_EDGE bound to: 5'b00111 
	Parameter IDLE bound to: 1'b0 
	Parameter TRANSMIT bound to: 1'b1 
	Parameter IDLE bound to: 2'b00 
	Parameter RECEIVE bound to: 2'b01 
	Parameter WAIT_FIFO bound to: 2'b10 
	Parameter WAIT_FIFO_DONE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_spi_master/spi_master_controller.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_spi_master/spi_master_controller.v:215]
WARNING: [Synth 8-6014] Unused sequential element do_tx_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_spi_master/spi_master_controller.v:468]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_i2c/apb_i2c.v:96]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:374]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:374]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:378]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:378]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:220]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:220]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter EXTSIG_NUM bound to: 32 - type: integer 
	Parameter TIMER_NBITS bound to: 16 - type: integer 
	Parameter N_TIMEREXTSIG bound to: 48 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_adv_timer/adv_timer_apb_if.v:626]
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter N_EXTSIG bound to: 48 - type: integer 
	Parameter EXTSIG_NUM bound to: 48 - type: integer 
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter AXI_FIFO_DP bound to: 2 - type: integer 
	Parameter AXI_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 1 - type: integer 
	Parameter CHNL_FIFO_DP bound to: 2 - type: integer 
	Parameter CHNL_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AR_CHNL_W bound to: 50 - type: integer 
	Parameter AW_CHNL_W bound to: 50 - type: integer 
	Parameter W_CHNL_W bound to: 37 - type: integer 
	Parameter R_CHNL_W bound to: 35 - type: integer 
	Parameter B_CHNL_W bound to: 2 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 50 - type: integer 
	Parameter DW bound to: 50 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 37 - type: integer 
	Parameter DW bound to: 37 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 2 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MROM_AW bound to: 12 - type: integer 
	Parameter MROM_DP bound to: 1024 - type: integer 
	Parameter ICB_FIFO_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 0 - type: integer 
	Parameter O0_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O1_BASE_ADDR bound to: 4096 - type: integer 
	Parameter O1_BASE_REGION_LSB bound to: 12 - type: integer 
	Parameter O2_BASE_ADDR bound to: 131072 - type: integer 
	Parameter O2_BASE_REGION_LSB bound to: 17 - type: integer 
	Parameter O3_BASE_ADDR bound to: 536870912 - type: integer 
	Parameter O3_BASE_REGION_LSB bound to: 29 - type: integer 
	Parameter O4_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter O4_BASE_REGION_LSB bound to: 31 - type: integer 
	Parameter O5_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter O5_BASE_REGION_LSB bound to: 28 - type: integer 
	Parameter O6_BASE_ADDR bound to: 0 - type: integer 
	Parameter O6_BASE_REGION_LSB bound to: 0 - type: integer 
	Parameter O7_BASE_ADDR bound to: 0 - type: integer 
	Parameter O7_BASE_REGION_LSB bound to: 0 - type: integer 
	Parameter BASE_REGION_MSB bound to: 31 - type: integer 
	Parameter SPLT_I_NUM bound to: 9 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 9 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 9 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 9 - type: integer 
	Parameter DW bound to: 9 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 1024 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter DP bound to: 1024 - type: integer 
	Parameter AXI_FIFO_DP bound to: 2 - type: integer 
	Parameter AXI_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 4 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 1 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter DW bound to: 1 - type: integer 
	Parameter SUPPORT_JTAG_DTM bound to: 1 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter HART_NUM bound to: 1 - type: integer 
	Parameter HART_ID_W bound to: 1 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter DEBUG_DATA_BITS bound to: 34 - type: integer 
	Parameter DEBUG_ADDR_BITS bound to: 5 - type: integer 
	Parameter DEBUG_OP_BITS bound to: 2 - type: integer 
	Parameter JTAG_VERSION bound to: 4'b0001 
	Parameter DBUS_IDLE_CYCLES bound to: 3'b101 
	Parameter IR_BITS bound to: 5 - type: integer 
	Parameter DEBUG_VERSION bound to: 0 - type: integer 
	Parameter TEST_LOGIC_RESET bound to: 4'b0000 
	Parameter RUN_TEST_IDLE bound to: 4'b0001 
	Parameter SELECT_DR bound to: 4'b0010 
	Parameter CAPTURE_DR bound to: 4'b0011 
	Parameter SHIFT_DR bound to: 4'b0100 
	Parameter EXIT1_DR bound to: 4'b0101 
	Parameter PAUSE_DR bound to: 4'b0110 
	Parameter EXIT2_DR bound to: 4'b0111 
	Parameter UPDATE_DR bound to: 4'b1000 
	Parameter SELECT_IR bound to: 4'b1001 
	Parameter CAPTURE_IR bound to: 4'b1010 
	Parameter SHIFT_IR bound to: 4'b1011 
	Parameter EXIT1_IR bound to: 4'b1100 
	Parameter PAUSE_IR bound to: 4'b1101 
	Parameter EXIT2_IR bound to: 4'b1110 
	Parameter UPDATE_IR bound to: 4'b1111 
	Parameter REG_BYPASS bound to: 5'b11111 
	Parameter REG_IDCODE bound to: 5'b00001 
	Parameter REG_DEBUG_ACCESS bound to: 5'b10001 
	Parameter REG_DTM_INFO bound to: 5'b10000 
	Parameter DBUS_REG_BITS bound to: 41 - type: integer 
	Parameter DBUS_REQ_BITS bound to: 41 - type: integer 
	Parameter DBUS_RESP_BITS bound to: 36 - type: integer 
	Parameter SHIFT_REG_BITS bound to: 41 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/debug/sirv_jtag_dtm.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/debug/sirv_jtag_dtm.v:295]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/debug/sirv_jtag_dtm.v:308]
	Parameter DW bound to: 41 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 41 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter DW bound to: 36 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 41 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter ASYNC_FF_LEVELS bound to: 2 - type: integer 
	Parameter CMD_PACK_W bound to: 65 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter DW bound to: 65 - type: integer 
	Parameter SYNC_DP bound to: 2 - type: integer 
	Parameter ICB_FIFO_DP bound to: 0 - type: integer 
	Parameter ICB_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter SPLT_FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter SPLT_FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter O0_BASE_ADDR bound to: 15'b000001000000000 
	Parameter O0_BASE_REGION_LSB bound to: 8 - type: integer 
	Parameter BASE_REGION_MSB bound to: 14 - type: integer 
	Parameter SPLT_I_NUM bound to: 2 - type: integer 
	Parameter OUTS_CNT_W bound to: 1 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter CMD_CUT_READY bound to: 1 - type: integer 
	Parameter RSP_CUT_READY bound to: 1 - type: integer 
	Parameter CMD_DP bound to: 0 - type: integer 
	Parameter RSP_DP bound to: 0 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CMD_PACK_W bound to: 61 - type: integer 
	Parameter RSP_PACK_W bound to: 35 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 61 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter MSKO bound to: 0 - type: integer 
	Parameter DP bound to: 0 - type: integer 
	Parameter DW bound to: 35 - type: integer 
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter FIFO_OUTS_NUM bound to: 1 - type: integer 
	Parameter FIFO_CUT_READY bound to: 1 - type: integer 
	Parameter SPLT_NUM bound to: 2 - type: integer 
	Parameter SPLT_PTR_1HOT bound to: 1 - type: integer 
	Parameter SPLT_PTR_W bound to: 2 - type: integer 
	Parameter ALLOW_DIFF bound to: 0 - type: integer 
	Parameter ALLOW_0CYCL_RSP bound to: 1 - type: integer 
	Parameter VLD_MSK_PAYLOAD bound to: 1 - type: integer 
	Parameter USR_W bound to: 1 - type: integer 
	Parameter CUT_READY bound to: 1 - type: integer 
	Parameter DP bound to: 1 - type: integer 
	Parameter DW bound to: 2 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-7023] instance 'Trash_Risc_0' of module 'cis_sobel_Trash_Risc_0_0' has 60 connections declared, but only 38 given [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/synth/cis_sobel.v:420]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_0f99_psr_aclk_0' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_axi_smc_0/bd_0/ip/ip_1/synth/bd_0f99_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_axi_smc_0/bd_0/ip/ip_1/synth/bd_0f99_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (166#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (166#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_0f99_psr_aclk_0' (167#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_axi_smc_0/bd_0/ip/ip_1/synth/bd_0f99_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_0f99_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_axi_smc_0/bd_0/synth/bd_0f99.v:1445]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1J0E8SB does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_axi_smc_0/bd_0/synth/bd_0f99.v:1424]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 152 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 152 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 152 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 152 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 152 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 152 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 152 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 152 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 152 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 152 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 152 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 152 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 152 - type: integer 
	Parameter rstb_loop_iter bound to: 152 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 152 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 6 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 6 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 148 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 148 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 148 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 148 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 148 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 148 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 148 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 148 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 148 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 148 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 148 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 148 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 148 - type: integer 
	Parameter rstb_loop_iter bound to: 148 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 148 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5696 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 178 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 178 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 178 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 180 - type: integer 
	Parameter rstb_loop_iter bound to: 180 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4288 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 134 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 134 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 134 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 134 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 134 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 134 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 134 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 134 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 134 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 134 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 134 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 134 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 136 - type: integer 
	Parameter rstb_loop_iter bound to: 136 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 134 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5312 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 166 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 166 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 166 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 166 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 166 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 166 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 166 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 166 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 166 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 168 - type: integer 
	Parameter rstb_loop_iter bound to: 168 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5120 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 160 - type: integer 
	Parameter rstb_loop_iter bound to: 160 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 42 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 63 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 119 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter WR_DDR_ADDR_BEGIN bound to: 614400 - type: integer 
	Parameter WR_DDR_ADDR_END bound to: 1228800 - type: integer 
	Parameter RD_DDR_ADDR_BEGIN bound to: 614400 - type: integer 
	Parameter RD_DDR_ADDR_END bound to: 1228800 - type: integer 
	Parameter AXI_ID bound to: 4'b0001 
	Parameter AXI_LEN bound to: 8'b00011111 
	Parameter S_IDLE bound to: 7'b0000001 
	Parameter S_ARB bound to: 7'b0000010 
	Parameter S_WR_ADDR bound to: 7'b0000100 
	Parameter S_WR_DATA bound to: 7'b0001000 
	Parameter S_WR_RESP bound to: 7'b0010000 
	Parameter S_RD_ADDR bound to: 7'b0100000 
	Parameter S_RD_RESP bound to: 7'b1000000 
	Parameter WR_DDR_ADDR_BEGIN bound to: 0 - type: integer 
	Parameter WR_DDR_ADDR_END bound to: 614400 - type: integer 
	Parameter RD_DDR_ADDR_BEGIN bound to: 0 - type: integer 
	Parameter RD_DDR_ADDR_END bound to: 614400 - type: integer 
	Parameter AXI_ID bound to: 4'b0000 
	Parameter AXI_LEN bound to: 8'b00011111 
	Parameter S_IDLE bound to: 7'b0000001 
	Parameter S_ARB bound to: 7'b0000010 
	Parameter S_WR_ADDR bound to: 7'b0000100 
	Parameter S_WR_DATA bound to: 7'b0001000 
	Parameter S_WR_RESP bound to: 7'b0010000 
	Parameter S_RD_ADDR bound to: 7'b0100000 
	Parameter S_RD_RESP bound to: 7'b1000000 
INFO: [Synth 8-638] synthesizing module 'cis_sobel_fifo_generator_0_0' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_fifo_generator_0_0/synth/cis_sobel_fifo_generator_0_0.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1020 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_4' declared at 'c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/sync_fifo_1024x32b/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38586' bound to instance 'U0' of component 'fifo_generator_v13_2_4' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_fifo_generator_0_0/synth/cis_sobel_fifo_generator_0_0.vhd:545]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-256] done synthesizing module 'cis_sobel_fifo_generator_0_0' (281#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_fifo_generator_0_0/synth/cis_sobel_fifo_generator_0_0.vhd:75]
WARNING: [Synth 8-7023] instance 'fifo_generator_0' of module 'cis_sobel_fifo_generator_0_0' has 11 connections declared, but only 8 given [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/synth/cis_sobel.v:692]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BASE_REGION_MSB bound to: 5 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter data_depth bound to: 256 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter COL_NUM bound to: 640 - type: integer 
	Parameter ROW_NUM bound to: 480 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter KWIDTH bound to: 4 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
	Parameter data_width_out bound to: 16 - type: integer 
	Parameter data_depth_out bound to: 256 - type: integer 
	Parameter addr_width_out bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/sobel_final/icb_sobel.v:100]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter KWIDTH bound to: 4 - type: integer 
	Parameter OWIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-5788] Register addr_reg in module icb_sobel is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/sobel_final/icb_sobel.v:60]
WARNING: [Synth 8-5788] Register macaddr_reg in module icb_sobel is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/sobel_final/icb_sobel.v:105]
WARNING: [Synth 8-3848] Net i_icb_rsp_err in module/entity icb_sobel does not have driver. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/sobel_final/icb_sobel.v:24]
	Parameter CMOS_H_PIXEL bound to: 11'b01010000000 
	Parameter CMOS_V_PIXEL bound to: 11'b00111100000 
	Parameter IMG_FRAME_HEAD bound to: -262494961 - type: integer 
	Parameter ETH_IFG bound to: 8'b00011001 
	Parameter IMG_IFG bound to: 22'b0011111111111111111111 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_1024x32b' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/sync_fifo_1024x32b/synth/sync_fifo_1024x32b.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_4' declared at 'c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/sync_fifo_1024x32b/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38586' bound to instance 'U0' of component 'fifo_generator_v13_2_4' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/sync_fifo_1024x32b/synth/sync_fifo_1024x32b.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_1024x32b' (288#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/sync_fifo_1024x32b/synth/sync_fifo_1024x32b.vhd:72]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 0 - type: integer 
	Parameter MEM_DENSITY bound to: 2Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 125 - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 40000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010 
	Parameter BANK_MAP bound to: 36'b000000011011000000010111000000010011 
	Parameter CAS_MAP bound to: 12'b000000010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010110 
	Parameter WE_MAP bound to: 12'b000000011000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110010000000111000000000110101000000110001000000110111000000110110000000110011 
	Parameter DATA1_MAP bound to: 96'b000000100011000000100110000000100010000000101000000000100101000000100111000000100001000000100100 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter IODELAY_GRP0 bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MEM_SIZE bound to: 268435456 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: TDM - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:215]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:142]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:83]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 40000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 10000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 10.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 448 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 447 - type: integer 
	Parameter QCNTR_WIDTH bound to: 9 - type: integer 
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 40000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010 
	Parameter BANK_MAP bound to: 36'b000000011011000000010111000000010011 
	Parameter CAS_MAP bound to: 12'b000000010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010110 
	Parameter WE_MAP bound to: 12'b000000011000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110010000000111000000000110101000000110001000000110111000000110110000000110011 
	Parameter DATA1_MAP bound to: 96'b000000100011000000100110000000100010000000101000000000100101000000100111000000100001000000100100 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: TDM - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter INTERFACE bound to: AXI4 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MC_DATA_WIDTH_LCL bound to: 128 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010 
	Parameter BANK_MAP bound to: 36'b000000011011000000010111000000010011 
	Parameter CAS_MAP bound to: 12'b000000010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010110 
	Parameter WE_MAP bound to: 12'b000000011000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110010000000111000000000110101000000110001000000110111000000110110000000110011 
	Parameter DATA1_MAP bound to: 96'b000000100011000000100110000000100010000000101000000000100101000000100111000000100001000000100100 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 40000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 2 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter CWL_T bound to: 5 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 40000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 2 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nFAW bound to: 16 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nWR_CK bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nRRD_CK bound to: 3 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 3 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter nRTP_CK bound to: 3 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter CL_M bound to: 6 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 36 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 8 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 16 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 16 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 8 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 36 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 16 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 8 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 36 - type: integer 
	Parameter nADD_RRD bound to: -4 - type: integer 
	Parameter nRRD_CLKS bound to: -1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 13 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 4 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 36 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 5 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:172]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 8 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 7 - type: integer 
	Parameter BANK_VECT_INDX bound to: 23 - type: integer 
	Parameter ROW_VECT_INDX bound to: 111 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 39 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nWTP bound to: 15 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 16 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 3'b000 
	Parameter BM_CNT_ONE bound to: 3'b001 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 16 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 3'b000 
	Parameter BM_CNT_ONE bound to: 3'b001 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 16 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 3'b000 
	Parameter BM_CNT_ONE bound to: 3'b001 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 16 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 3'b000 
	Parameter BM_CNT_ONE bound to: 3'b001 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 4 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 4 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 16 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 4 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 3'b000 
	Parameter BM_CNT_ONE bound to: 3'b001 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 5 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 5 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 16 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 5 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 3'b000 
	Parameter BM_CNT_ONE bound to: 3'b001 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 6 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 6 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 16 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 6 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 3'b000 
	Parameter BM_CNT_ONE bound to: 3'b001 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 7 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 7 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 16 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 7 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 3'b000 
	Parameter BM_CNT_ONE bound to: 3'b001 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 3'b000 
	Parameter BM_CNT_ONE bound to: 3'b001 
	Parameter nRFC_CLKS bound to: 16 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 23 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 39 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 7 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 111 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ONE bound to: 128 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '16' to '15' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '16' to '14' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 23 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 39 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 7 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 111 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010 
	Parameter BANK_MAP bound to: 36'b000000011011000000010111000000010011 
	Parameter CAS_MAP bound to: 12'b000000010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010110 
	Parameter WE_MAP bound to: 12'b000000011000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110010000000111000000000110101000000110001000000110111000000110110000000110011 
	Parameter DATA1_MAP bound to: 96'b000000100011000000100110000000100010000000101000000000100101000000100111000000100001000000100100 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter CTL_BYTE_LANE bound to: 8'b00000100 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010 
	Parameter BANK_MAP bound to: 36'b000000011011000000010111000000010011 
	Parameter CAS_MAP bound to: 12'b000000010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010110 
	Parameter WE_MAP bound to: 12'b000000011000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110010000000111000000000110101000000110001000000110111000000110110000000110011 
	Parameter DATA1_MAP bound to: 96'b000000100011000000100110000000100010000000101000000000100101000000100111000000100001000000100100 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011000000100110000000100010000000101000000000100101000000100111000000100001000000100100000000110100000000110010000000111000000000110101000000110001000000110111000000110110000000110011 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000001000001 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001000000000000000000000000000000000 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b001000000000001000000000000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: B - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.259600 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: -1.209600 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:596]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' has 9 connections declared, but only 8 given [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' has 9 connections declared, but only 8 given [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:112]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000001000001 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110111111111111101111111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b001000000000001000000000000000000000000000000000 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b1100 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: TRUE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 2500 - type: integer 
	Parameter N_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: FALSE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 2500 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1250.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 769.250000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 511.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 1219.750000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_DELAY bound to: 1866.187500 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 1944 - type: integer 
	Parameter PO_DELAY_INT bound to: 1866 - type: integer 
	Parameter PI_OFFSET bound to: -78 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 1172.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 63 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:371]
INFO: [Synth 8-251] WARNING: : The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.7656252f ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:735]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1100 
	Parameter BITLANES bound to: 48'b001111111110001111111110111111111111101111111111 
	Parameter BITLANES_OUTONLY bound to: 48'b001000000000001000000000000000000000000000000000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: TRUE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1100 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: FALSE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 2 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b1 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b1 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b0 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:750]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b101111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b101111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: CIS_SOBEL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: FALSE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011 
	Parameter CTL_BYTE_LANE bound to: 8'b00000100 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 2 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-5856] 3D RAM wl_corse_cnt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM wl_dqs_tap_count_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:792]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 19 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000001100 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1116]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1146]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal_hr does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_NEXT_DQS bound to: 6'b001000 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001001 
	Parameter PRBS_DONE bound to: 6'b001010 
	Parameter PRBS_CALC_TAPS_PRE bound to: 6'b001011 
	Parameter PRBS_CALC_TAPS_WAIT bound to: 6'b001100 
	Parameter FINE_PI_DEC bound to: 6'b001101 
	Parameter FINE_PI_DEC_WAIT bound to: 6'b001110 
	Parameter FINE_PI_INC bound to: 6'b001111 
	Parameter FINE_PI_INC_WAIT bound to: 6'b010000 
	Parameter FINE_PAT_COMPARE_PER_BIT bound to: 6'b010001 
	Parameter FINE_CALC_TAPS bound to: 6'b010010 
	Parameter FINE_CALC_TAPS_WAIT bound to: 6'b010011 
	Parameter RD_DONE_WAIT_FOR_PI_INC_INC bound to: 6'b010100 
	Parameter RD_DONE_WAIT_FOR_PI_INC_DEC bound to: 6'b010101 
	Parameter NUM_SAMPLES_CNT bound to: 12'b000000001100 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b000000010100 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b000000001010 
	Parameter MIN_WIN bound to: 8 - type: integer 
	Parameter MATCH_ALL_ONE bound to: 8'b11111111 
	Parameter MIN_PASS bound to: 8'b00000000 
	Parameter MIN_LEFT bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise2_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall2_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise3_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall3_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise2_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall2_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise3_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall3_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise2_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall2_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise3_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall3_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise2_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall2_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise3_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall3_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise2_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall2_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise3_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall3_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise2_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall2_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise3_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall3_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall0_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall1_r4_reg was removed.  [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 60 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 2500 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 20 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 70 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 39 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 27 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 6 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5273]
INFO: [Synth 8-4471] merging register 'victim_byte_cnt_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:818]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:616]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_calib_top' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 144 - type: integer 
	Parameter FULL_RAM_CNT bound to: 24 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 24 - type: integer 
	Parameter RAM_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RD_BUF_WIDTH bound to: 128 - type: integer 
	Parameter FULL_RAM_CNT bound to: 21 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 22 - type: integer 
	Parameter RAM_WIDTH bound to: 132 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: TDM - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 4 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 28 - type: integer 
	Parameter C_AWID_RIGHT bound to: 58 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 62 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 16 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 
	Parameter C_WDATA_LEN bound to: 128 - type: integer 
	Parameter C_WID_RIGHT bound to: 145 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 149 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 28 - type: integer 
	Parameter C_ARID_RIGHT bound to: 58 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 62 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 128 - type: integer 
	Parameter C_RID_RIGHT bound to: 131 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 135 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:206]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 149 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 135 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
	Parameter C_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:126]
	Parameter C_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_2_axi_mc_w_channel does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:96]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 4 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter B_RESP_PERF bound to: 1'b1 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter C_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 7 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 129 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:189]
	Parameter C_WIDTH bound to: 129 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:315]
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: TDM - type: string 
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:500]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity cis_sobel_mig_7series_0_0_mig does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/cis_sobel_mig_7series_0_0_mig.v:749]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity cis_sobel_mig_7series_0_0_mig does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/cis_sobel_mig_7series_0_0_mig.v:751]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity cis_sobel_mig_7series_0_0_mig does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/cis_sobel_mig_7series_0_0_mig.v:753]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity cis_sobel_mig_7series_0_0_mig does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/cis_sobel_mig_7series_0_0_mig.v:755]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity cis_sobel_mig_7series_0_0_mig does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/cis_sobel_mig_7series_0_0_mig.v:758]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity cis_sobel_mig_7series_0_0_mig does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/cis_sobel_mig_7series_0_0_mig.v:761]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity cis_sobel_mig_7series_0_0_mig does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/cis_sobel_mig_7series_0_0_mig.v:763]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity cis_sobel_mig_7series_0_0_mig does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/cis_sobel_mig_7series_0_0_mig.v:766]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity cis_sobel_mig_7series_0_0_mig does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/cis_sobel_mig_7series_0_0_mig.v:780]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity cis_sobel_mig_7series_0_0_mig does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/cis_sobel_mig_7series_0_0_mig.v:776]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity cis_sobel_mig_7series_0_0_mig does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/cis_sobel_mig_7series_0_0_mig.v:777]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'cis_sobel_mig_7series_0_0' has 63 connections declared, but only 57 given [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/synth/cis_sobel.v:747]
	Parameter SLAVE_ADDR bound to: 7'b0111100 
	Parameter BIT_CTRL bound to: 1'b1 
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
	Parameter ID_4342 bound to: 0 - type: integer 
	Parameter ID_7084 bound to: 1 - type: integer 
	Parameter ID_7016 bound to: 2 - type: integer 
	Parameter ID_1018 bound to: 5 - type: integer 
WARNING: [Synth 8-689] width (1) of port connection 'sdram_max_addr' does not match port width (24) of module 'picture_size' [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/imports/new/ov5640_rgb565_top.v:67]
	Parameter REG_NUM bound to: 8'b11111010 
	Parameter SLAVE_ADDR bound to: 7'b0111100 
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
	Parameter st_idle bound to: 8'b00000001 
	Parameter st_sladdr bound to: 8'b00000010 
	Parameter st_addr16 bound to: 8'b00000100 
	Parameter st_addr8 bound to: 8'b00001000 
	Parameter st_data_wr bound to: 8'b00010000 
	Parameter st_addr_rd bound to: 8'b00100000 
	Parameter st_data_rd bound to: 8'b01000000 
	Parameter st_stop bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/imports/new/i2c_dri.v:176]
INFO: [Synth 8-638] synthesizing module 'rd_ddr3_fifo' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/rd_ddr3_fifo/synth/rd_ddr3_fifo.vhd:77]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 61 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 60 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_4' declared at 'c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/sync_fifo_1024x32b/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38586' bound to instance 'U0' of component 'fifo_generator_v13_2_4' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/rd_ddr3_fifo/synth/rd_ddr3_fifo.vhd:547]
INFO: [Synth 8-256] done synthesizing module 'rd_ddr3_fifo' (384#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/rd_ddr3_fifo/synth/rd_ddr3_fifo.vhd:77]
WARNING: [Synth 8-7023] instance 'rd_ddr_fifo_0' of module 'cis_sobel_rd_ddr_fifo_0_0' has 13 connections declared, but only 11 given [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/synth/cis_sobel.v:816]
WARNING: [Synth 8-7023] instance 'rd_ddr_fifo_2' of module 'cis_sobel_rd_ddr_fifo_0_2' has 13 connections declared, but only 11 given [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/synth/cis_sobel.v:828]
INFO: [Synth 8-638] synthesizing module 'cis_sobel_rst_mig_7series_0_100M_0' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_rst_mig_7series_0_100M_0/synth/cis_sobel_rst_mig_7series_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_rst_mig_7series_0_100M_0/synth/cis_sobel_rst_mig_7series_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized3' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized1' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized1' (389#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized3' (389#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'cis_sobel_rst_mig_7series_0_100M_0' (390#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_rst_mig_7series_0_100M_0/synth/cis_sobel_rst_mig_7series_0_100M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_100M' of module 'cis_sobel_rst_mig_7series_0_100M_0' has 10 connections declared, but only 6 given [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/synth/cis_sobel.v:844]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731774 - type: integer 
	Parameter DES_MAC bound to: 48'b011100001011010111101000010010011010001111010010 
	Parameter DES_IP bound to: -1062731773 - type: integer 
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731774 - type: integer 
	Parameter st_idle bound to: 7'b0000001 
	Parameter st_preamble bound to: 7'b0000010 
	Parameter st_eth_head bound to: 7'b0000100 
	Parameter st_ip_head bound to: 7'b0001000 
	Parameter st_udp_head bound to: 7'b0010000 
	Parameter st_rx_data bound to: 7'b0100000 
	Parameter st_rx_end bound to: 7'b1000000 
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731774 - type: integer 
	Parameter DES_MAC bound to: 48'b011100001011010111101000010010011010001111010010 
	Parameter DES_IP bound to: -1062731773 - type: integer 
	Parameter st_idle bound to: 7'b0000001 
	Parameter st_check_sum bound to: 7'b0000010 
	Parameter st_preamble bound to: 7'b0000100 
	Parameter st_eth_head bound to: 7'b0001000 
	Parameter st_ip_head bound to: 7'b0010000 
	Parameter st_tx_data bound to: 7'b0100000 
	Parameter st_crc bound to: 7'b1000000 
	Parameter ETH_TYPE bound to: 16'b0000100000000000 
	Parameter MIN_DATA_NUM bound to: 16'b0000000000010010 
WARNING: [Synth 8-5788] Register ip_head_reg[6] in module ip_send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/eth/ip_send.v:190]
WARNING: [Synth 8-5788] Register ip_head_reg[5] in module ip_send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/eth/ip_send.v:190]
WARNING: [Synth 8-5788] Register ip_head_reg[4] in module ip_send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/eth/ip_send.v:190]
WARNING: [Synth 8-5788] Register ip_head_reg[3] in module ip_send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/eth/ip_send.v:190]
WARNING: [Synth 8-5788] Register ip_head_reg[2] in module ip_send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/eth/ip_send.v:190]
WARNING: [Synth 8-5788] Register ip_head_reg[0] in module ip_send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/eth/ip_send.v:190]
WARNING: [Synth 8-5788] Register eth_head_reg[5] in module ip_send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/eth/ip_send.v:210]
WARNING: [Synth 8-5788] Register eth_head_reg[4] in module ip_send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/eth/ip_send.v:210]
WARNING: [Synth 8-5788] Register eth_head_reg[3] in module ip_send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/eth/ip_send.v:210]
WARNING: [Synth 8-5788] Register eth_head_reg[2] in module ip_send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/eth/ip_send.v:210]
WARNING: [Synth 8-5788] Register eth_head_reg[1] in module ip_send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/eth/ip_send.v:210]
WARNING: [Synth 8-5788] Register eth_head_reg[0] in module ip_send is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/imports/imports/eth/ip_send.v:210]
WARNING: [Synth 8-7023] instance 'udp_0' of module 'cis_sobel_udp_0_0' has 18 connections declared, but only 14 given [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/synth/cis_sobel.v:851]
WARNING: [Synth 8-7023] instance 'udp_1' of module 'cis_sobel_udp_0_1' has 18 connections declared, but only 14 given [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/synth/cis_sobel.v:866]
INFO: [Synth 8-638] synthesizing module 'cis_sobel_util_ds_buf_0_0' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/synth/cis_sobel_util_ds_buf_0_0.vhd:63]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/synth/cis_sobel_util_ds_buf_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:131]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'BUFG_U' to cell 'BUFG' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:301]
WARNING: [Synth 8-3848] Net IBUF_OUT in module/entity util_ds_buf does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:81]
WARNING: [Synth 8-3848] Net IBUF_DS_ODIV2 in module/entity util_ds_buf does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:82]
WARNING: [Synth 8-3848] Net OBUF_DS_P in module/entity util_ds_buf does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:87]
WARNING: [Synth 8-3848] Net OBUF_DS_N in module/entity util_ds_buf does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:88]
WARNING: [Synth 8-3848] Net IOBUF_IO_O in module/entity util_ds_buf does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:95]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:107]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:112]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:117]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf does not have driver. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (397#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/util_ds_buf.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'cis_sobel_util_ds_buf_0_0' (398#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/synth/cis_sobel_util_ds_buf_0_0.vhd:63]
	Parameter C_OPERATION bound to: or - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_ddr3_fifo' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/wr_ddr3_fifo/synth/wr_ddr3_fifo.vhd:77]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 511 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 510 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_4' declared at 'c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/sync_fifo_1024x32b/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38586' bound to instance 'U0' of component 'fifo_generator_v13_2_4' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/wr_ddr3_fifo/synth/wr_ddr3_fifo.vhd:547]
INFO: [Synth 8-256] done synthesizing module 'wr_ddr3_fifo' (409#1) [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/wr_ddr3_fifo/synth/wr_ddr3_fifo.vhd:77]
WARNING: [Synth 8-7023] instance 'wr_ddr_fifo_0' of module 'cis_sobel_wr_ddr_fifo_0_0' has 13 connections declared, but only 11 given [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/synth/cis_sobel.v:918]
WARNING: [Synth 8-7023] instance 'wr_ddr_fifo_1' of module 'cis_sobel_wr_ddr_fifo_0_1' has 13 connections declared, but only 11 given [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/synth/cis_sobel.v:930]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3331] design wr_dc_as__parameterized0 has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[8]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[7]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[6]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr__parameterized2 has unconnected port RST
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized2 has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RAM_ALMOST_EMPTY
WARNING: [Synth 8-3331] design rd_dc_as__parameterized0 has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_dc_as__parameterized0 has unconnected port WR_PNTR_RD[2]
WARNING: [Synth 8-3331] design rd_dc_as__parameterized0 has unconnected port WR_PNTR_RD[1]
WARNING: [Synth 8-3331] design rd_dc_as__parameterized0 has unconnected port WR_PNTR_RD[0]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port WR_PNTR_RD[2]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port WR_PNTR_RD[1]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port WR_PNTR_RD[0]
WARNING: [Synth 8-3331] design rd_bin_cntr__parameterized1 has unconnected port RST
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port WR_PNTR_PLUS1_RD[8]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port WR_PNTR_PLUS1_RD[7]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port WR_PNTR_PLUS1_RD[6]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port WR_PNTR_PLUS1_RD[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port WR_PNTR_PLUS1_RD[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized2 has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:13 ; elapsed = 00:03:16 . Memory (MB): peak = 1864.727 ; gain = 1241.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:19 ; elapsed = 00:03:23 . Memory (MB): peak = 1864.727 ; gain = 1241.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:19 ; elapsed = 00:03:23 . Memory (MB): peak = 1864.727 ; gain = 1241.930
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 313 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/sync_fifo_1024x32b/sync_fifo_1024x32b.xdc] for cell 'cis_sobel_i/img_data_pkt_0/inst/u_sync_fifo_1024x32b/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/sync_fifo_1024x32b/sync_fifo_1024x32b.xdc] for cell 'cis_sobel_i/img_data_pkt_0/inst/u_sync_fifo_1024x32b/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/sync_fifo_1024x32b/sync_fifo_1024x32b.xdc] for cell 'cis_sobel_i/img_data_pkt_1/inst/u_sync_fifo_1024x32b/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/sync_fifo_1024x32b/sync_fifo_1024x32b.xdc] for cell 'cis_sobel_i/img_data_pkt_1/inst/u_sync_fifo_1024x32b/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xdc] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xdc] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xdc] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xdc] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xdc] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xdc] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xdc] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xdc] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/constraints/cis_sobel_mig_7series_0_0.xdc] for cell 'cis_sobel_i/mig_7series_0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/constraints/cis_sobel_mig_7series_0_0.xdc:344]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/constraints/cis_sobel_mig_7series_0_0.xdc:351]
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/constraints/cis_sobel_mig_7series_0_0.xdc] for cell 'cis_sobel_i/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/constraints/cis_sobel_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cis_sobel_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cis_sobel_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_clk_wiz_0_0/cis_sobel_clk_wiz_0_0_board.xdc] for cell 'cis_sobel_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_clk_wiz_0_0/cis_sobel_clk_wiz_0_0_board.xdc] for cell 'cis_sobel_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_clk_wiz_0_0/cis_sobel_clk_wiz_0_0.xdc] for cell 'cis_sobel_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_clk_wiz_0_0/cis_sobel_clk_wiz_0_0.xdc] for cell 'cis_sobel_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_clk_wiz_0_0/cis_sobel_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cis_sobel_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cis_sobel_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Designutils 20-1758] instance U0 wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file 'c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_util_ds_buf_0_0/cis_sobel_util_ds_buf_0_0_board.xdc'.
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_axi_smc_0/bd_0/ip/ip_1/bd_0f99_psr_aclk_0_board.xdc] for cell 'cis_sobel_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_axi_smc_0/bd_0/ip/ip_1/bd_0f99_psr_aclk_0_board.xdc] for cell 'cis_sobel_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_axi_smc_0/bd_0/ip/ip_1/bd_0f99_psr_aclk_0.xdc] for cell 'cis_sobel_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_axi_smc_0/bd_0/ip/ip_1/bd_0f99_psr_aclk_0.xdc] for cell 'cis_sobel_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_rst_mig_7series_0_100M_0/cis_sobel_rst_mig_7series_0_100M_0_board.xdc] for cell 'cis_sobel_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_rst_mig_7series_0_100M_0/cis_sobel_rst_mig_7series_0_100M_0_board.xdc] for cell 'cis_sobel_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_rst_mig_7series_0_100M_0/cis_sobel_rst_mig_7series_0_100M_0.xdc] for cell 'cis_sobel_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_rst_mig_7series_0_100M_0/cis_sobel_rst_mig_7series_0_100M_0.xdc] for cell 'cis_sobel_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_Trash_Risc_0_0/sources_1/ip/reset_sys/reset_sys_board.xdc] for cell 'cis_sobel_i/Trash_Risc_0/inst/ip_reset_sys/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_Trash_Risc_0_0/sources_1/ip/reset_sys/reset_sys_board.xdc] for cell 'cis_sobel_i/Trash_Risc_0/inst/ip_reset_sys/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_Trash_Risc_0_0/sources_1/ip/reset_sys/reset_sys.xdc] for cell 'cis_sobel_i/Trash_Risc_0/inst/ip_reset_sys/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_Trash_Risc_0_0/sources_1/ip/reset_sys/reset_sys.xdc] for cell 'cis_sobel_i/Trash_Risc_0/inst/ip_reset_sys/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_fifo_generator_0_0/cis_sobel_fifo_generator_0_0.xdc] for cell 'cis_sobel_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_fifo_generator_0_0/cis_sobel_fifo_generator_0_0.xdc] for cell 'cis_sobel_i/fifo_generator_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2567.820 ; gain = 31.180
Parsing XDC File [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/DDR3.xdc]
Finished Parsing XDC File [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/DDR3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/DDR3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cis_sobel_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cis_sobel_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/camera_ov5640.xdc]
WARNING: [Vivado 12-507] No nets matched 'camera_pclk_IBUF[0]'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/camera_ov5640.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/camera_ov5640.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/camera_ov5640.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/camera_ov5640.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cis_sobel_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cis_sobel_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc]
WARNING: [Vivado 12-584] No ports matched 'eth_rxdv'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxdv'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_data[0]'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_data[0]'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_data[1]'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_data[1]'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_data[2]'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_data[2]'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_data[3]'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_data[3]'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdio'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdio'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/ethernet.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cis_sobel_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cis_sobel_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'udprst'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'udprst'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcu_rst'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcu_rst'. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/imports/new/TrashCtrl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cis_sobel_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cis_sobel_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cis_sobel_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cis_sobel_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2567.820 ; gain = 0.000
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo_clocks.xdc] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo_clocks.xdc] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo_clocks.xdc] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo_clocks.xdc] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo_clocks.xdc] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo_clocks.xdc] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo_clocks.xdc] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo_clocks.xdc] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0'
Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_fifo_generator_0_0/cis_sobel_fifo_generator_0_0_clocks.xdc] for cell 'cis_sobel_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_fifo_generator_0_0/cis_sobel_fifo_generator_0_0_clocks.xdc] for cell 'cis_sobel_i/fifo_generator_0/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cis_sobel_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cis_sobel_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cis_sobel_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cis_sobel_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_0/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/rd_ddr_fifo_2/inst/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_0/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cis_sobel_i/wr_ddr_fifo_1/inst/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cis_sobel_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cis_sobel_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cis_sobel_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2567.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 159 instances were transformed.
  FDR => FDRE: 36 instances
  IOBUF => IOBUF (IBUF, OBUFT): 73 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2567.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:46 ; elapsed = 00:04:41 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:46 ; elapsed = 00:04:41 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'uart_tx'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_uart/io_generic_fifo.v:52]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_uart/io_generic_fifo.v:52]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_spi_master/spi_master_fifo.v:55]
INFO: [Synth 8-802] inferred FSM for state register 'rx_CS_reg' in module 'spi_master_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master_controller'
INFO: [Synth 8-5546] ROM "spi_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-5546] ROM "r_timer0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_event_sel_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'jtagStateReg_reg' in module 'sirv_jtag_dtm'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'fifo2mig_axi'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'fifo2mig_axi__parameterized0'
INFO: [Synth 8-5544] ROM "macaddr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_2_tempmon'
INFO: [Synth 8-5544] ROM "xadc_supplied_temperature.tempmon_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-4471] merging register 'largest_reg[0][5:0]' into 'smallest_reg[0][5:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[1][5:0]' into 'smallest_reg[1][5:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-802] inferred FSM for state register 'wl_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
INFO: [Synth 8-5546] ROM "dqs_count_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dq_cnt_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dual_rnk_dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][5][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][6][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][7][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][8][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][9][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][10][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][11][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][12][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][13][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][14][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][15][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3:3]' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1152]
INFO: [Synth 8-5546] ROM "prbs_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_rdlvl_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_rd_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal2_done_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_2_axi_mc_r_channel'
INFO: [Synth 8-5546] ROM "cmos_h_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmos_v_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "total_h_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "total_v_pixel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sdram_max_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'i2c_dri'
INFO: [Synth 8-5546] ROM "scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_data_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'ip_receive'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'ip_send'
INFO: [Synth 8-6430] The Block RAM "sirv_sim_ram:/mem[1].non_last.mem_r_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (mem[1].non_last.mem_r_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-6430] The Block RAM "sirv_sim_ram__parameterized0:/mem[1].non_last.mem_r_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (mem[1].non_last.mem_r_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_BIT |                              001 |                              001
                    DATA |                              010 |                              010
               SAVE_DATA |                              011 |                              011
                  PARITY |                              100 |                              100
                STOP_BIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_BIT |                              001 |                              001
                    DATA |                              010 |                              010
                  PARITY |                              011 |                              011
          STOP_BIT_FIRST |                              100 |                              100
           STOP_BIT_LAST |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'fifo_tx_data_reg' [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ipshared/d464/sources_1/imports/e203/perips/apb_uart/apb_uart.v:138]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 RECEIVE |                               01 |                               01
          WAIT_FIFO_DONE |                               10 |                               11
               WAIT_FIFO |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_CS_reg' using encoding 'sequential' in module 'spi_master_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                            00000
                     CMD |                              001 |                            00001
                    ADDR |                              010 |                            00010
                   DUMMY |                              011 |                            00100
                 DATA_RX |                              100 |                            00110
               WAIT_EDGE |                              101 |                            00111
                 DATA_TX |                              110 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |               000000000000000000
                 start_a |                            00001 |               000000000000000001
                 start_b |                            00010 |               000000000000000010
                 start_c |                            00011 |               000000000000000100
                 start_d |                            00100 |               000000000000001000
                 start_e |                            00101 |               000000000000010000
                  stop_a |                            00110 |               000000000000100000
                  stop_b |                            00111 |               000000000001000000
                  stop_c |                            01000 |               000000000010000000
                  stop_d |                            01001 |               000000000100000000
                    wr_a |                            01010 |               000010000000000000
                    wr_b |                            01011 |               000100000000000000
                    wr_c |                            01100 |               001000000000000000
                    wr_d |                            01101 |               010000000000000000
                    rd_a |                            01110 |               000000001000000000
                    rd_b |                            01111 |               000000010000000000
                    rd_c |                            10000 |               000000100000000000
                    rd_d |                            10001 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        TEST_LOGIC_RESET |                 0000000000000001 |                             0000
           RUN_TEST_IDLE |                 0000000000000010 |                             0001
               SELECT_DR |                 0000000000000100 |                             0010
               SELECT_IR |                 0000000000001000 |                             1001
              CAPTURE_IR |                 0000000000010000 |                             1010
                SHIFT_IR |                 0000000000100000 |                             1011
                EXIT1_IR |                 0000000001000000 |                             1100
                PAUSE_IR |                 0000000010000000 |                             1101
                EXIT2_IR |                 0000000100000000 |                             1110
               UPDATE_IR |                 0000001000000000 |                             1111
              CAPTURE_DR |                 0000010000000000 |                             0011
                SHIFT_DR |                 0000100000000000 |                             0100
                EXIT1_DR |                 0001000000000000 |                             0101
                PAUSE_DR |                 0010000000000000 |                             0110
                EXIT2_DR |                 0100000000000000 |                             0111
               UPDATE_DR |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jtagStateReg_reg' using encoding 'one-hot' in module 'sirv_jtag_dtm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                          0000001 |                          0000001
                   S_ARB |                          0000010 |                          0000010
               S_WR_ADDR |                          0000100 |                          0000100
               S_WR_DATA |                          0001000 |                          0001000
               S_WR_RESP |                          0010000 |                          0010000
               S_RD_ADDR |                          0100000 |                          0100000
               S_RD_RESP |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'curr_state_reg' in module 'fifo2mig_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                          0000001 |                          0000001
                   S_ARB |                          0000010 |                          0000010
               S_WR_ADDR |                          0000100 |                          0000100
               S_WR_DATA |                          0001000 |                          0001000
               S_WR_RESP |                          0010000 |                          0010000
               S_RD_ADDR |                          0100000 |                          0100000
               S_RD_RESP |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'curr_state_reg' in module 'fifo2mig_axi__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             1000 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WL_IDLE |                            01110 |                            00000
                 WL_INIT |                            10010 |                            00001
        WL_INIT_FINE_INC |                            01100 |                            00010
  WL_INIT_FINE_INC_WAIT1 |                            01000 |                            00011
   WL_INIT_FINE_INC_WAIT |                            01001 |                            00100
        WL_INIT_FINE_DEC |                            11001 |                            00101
  WL_INIT_FINE_DEC_WAIT1 |                            10111 |                            11001
   WL_INIT_FINE_DEC_WAIT |                            11000 |                            00110
                 WL_WAIT |                            00110 |                            01000
           WL_EDGE_CHECK |                            11011 |                            01001
              WL_DQS_CNT |                            10100 |                            01011
             WL_FINE_DEC |                            00000 |                            01110
       WL_FINE_DEC_WAIT1 |                            00001 |                            11010
        WL_FINE_DEC_WAIT |                            10001 |                            01111
            WL_CORSE_DEC |                            10110 |                            10100
       WL_CORSE_DEC_WAIT |                            11010 |                            10101
      WL_CORSE_DEC_WAIT1 |                            10101 |                            10110
        WL_2RANK_DQS_CNT |                            00010 |                            01101
            WL_DQS_CHECK |                            00011 |                            01010
             WL_FINE_INC |                            01101 |                            00111
        WL_FINE_INC_WAIT |                            10011 |                            10111
      WL_2RANK_FINAL_TAP |                            01111 |                            11000
            WL_CORSE_INC |                            01011 |                            10000
   WL_CORSE_INC_WAIT_TMP |                            10000 |                            11011
       WL_CORSE_INC_WAIT |                            01010 |                            10001
      WL_CORSE_INC_WAIT1 |                            00111 |                            10010
      WL_CORSE_INC_WAIT2 |                            00101 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wl_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE | 00000000000000000000000000010000000 |                           000000
       CAL1_NEW_DQS_WAIT | 00000000000000000000010000000000000 |                           000001
   CAL1_STORE_FIRST_WAIT | 00000000000000000010000000000000000 |                           000010
         CAL1_PAT_DETECT | 00000000000000100000000000000000000 |                           000011
    CAL1_DQ_IDEL_TAP_INC | 00000000000000000000000000000000100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT | 00000000000000000000000000000001000 |                           000101
     CAL1_MPR_PAT_DETECT | 00000000000000000000000010000000000 |                           011111
         CAL1_VALID_WAIT | 10000000000000000000000000000000000 |                           011110
        CAL1_DETECT_EDGE | 00000000000001000000000000000000000 |                           001000
          CAL1_CALC_IDEL | 00000100000000000000000000000000000 |                           001011
        CAL1_CENTER_WAIT | 00000000000000000000000000000000001 |                           100010
       CAL1_IDEL_DEC_CPT | 00000000000000000000000000000000010 |                           001100
    CAL1_DQ_IDEL_TAP_DEC | 00000000000000000001000000000000000 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT | 00100000000000000000000000000000000 |                           000111
           CAL1_NEXT_DQS | 00000000000000000000000000000010000 |                           001110
          CAL1_REGL_LOAD | 00000000000000000000000000001000000 |                           011011
               CAL1_DONE | 00000000000000000000000000000100000 |                           001111
    CAL1_NEW_DQS_PREWAIT | 00000000000000000000000000100000000 |                           100000
   CAL1_MPR_NEW_DQS_WAIT | 00000000000000000000000001000000000 |                           011101
  CAL1_IDEL_DEC_CPT_WAIT | 00000000000000000000100000000000000 |                           001101
 CAL1_RD_STOP_FOR_PI_INC | 00000000000000000000000100000000000 |                           100001
       CAL1_IDEL_INC_CPT | 00000000000000000000001000000000000 |                           001001
  CAL1_IDEL_INC_CPT_WAIT | 00010000000000000000000000000000000 |                           001010
          CAL1_RDLVL_ERR | 00000000000010000000000000000000000 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                    INIT |                      00000000010 |                      00000000010
                 NEUTRAL |                      00001000000 |                      00001000000
                 ONE_DEC |                      00010000000 |                      00010000000
                 TWO_DEC |                      00100000000 |                      00100000000
               THREE_DEC |                      01000000000 |                      01000000000
                FOUR_DEC |                      10000000000 |                      10000000000
                 ONE_INC |                      00000100000 |                      00000100000
                 TWO_INC |                      00000010000 |                      00000010000
               THREE_INC |                      00000001000 |                      00000001000
                FOUR_INC |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               11 |                               10
                     ONE |                               01 |                               11
                     TWO |                               00 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_2_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                         00000001 |                         00000001
               st_sladdr |                         00000010 |                         00000010
               st_addr16 |                         00000100 |                         00000100
                st_addr8 |                         00001000 |                         00001000
              st_data_wr |                         00010000 |                         00010000
              st_addr_rd |                         00100000 |                         00100000
              st_data_rd |                         01000000 |                         01000000
                 st_stop |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'i2c_dri'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
             st_preamble |                          0000010 |                          0000010
             st_eth_head |                          0000100 |                          0000100
              st_ip_head |                          0001000 |                          0001000
             st_udp_head |                          0010000 |                          0010000
              st_rx_data |                          0100000 |                          0100000
               st_rx_end |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'ip_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
            st_check_sum |                          0000010 |                          0000010
             st_preamble |                          0000100 |                          0000100
             st_eth_head |                          0001000 |                          0001000
              st_ip_head |                          0010000 |                          0010000
              st_tx_data |                          0100000 |                          0100000
                  st_crc |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'ip_send'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:22 ; elapsed = 00:05:19 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |e203_subsys_perips__GB0                  |           1|     27924|
|2     |e203_subsys_perips__GB1                  |           1|     21293|
|3     |e203_subsys_main__GC0                    |           1|     32231|
|4     |e203_subsys_top__GC0                     |           1|      8720|
|5     |Trash_Risc__GC0                          |           1|      1145|
|6     |sc_util_v1_0_4_axi_reg_stall             |          14|      6610|
|7     |sc_exit_v1_0_8_top__GC0                  |           1|       537|
|8     |sc_mmu_v1_0_7_top__GC0                   |           1|      2379|
|9     |sc_si_converter_v1_0_8_wrap_narrow__GC0  |           1|      6850|
|10    |sc_si_converter_v1_0_8_top__GC0          |           1|       288|
|11    |bd_0f99_s00tr_0                          |           1|       244|
|12    |bd_0f99_s01tr_0                          |           1|       244|
|13    |bd_0f99__GC0                             |           1|     16335|
|14    |cis_sobel_clk_wiz_0_0_clk_wiz__GC0       |           1|        10|
|15    |mig_7series_v4_2_ddr_byte_lane__GC0      |           1|       466|
|16    |mig_7series_v4_2_ddr_phy_4lanes__GC0     |           1|      3611|
|17    |mig_7series_v4_2_ddr_mc_phy__GC0         |           1|        94|
|18    |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0 |           1|     27583|
|19    |mig_7series_v4_2_ddr_phy_top__GC0        |           1|     28947|
|20    |mig_7series_v4_2_mc                      |           1|     11593|
|21    |mig_7series_v4_2_memc_ui_top_axi__GC0    |           1|      3369|
|22    |cis_sobel_mig_7series_0_0_mig__GC0       |           1|       360|
|23    |cis_sobel__GCB0                          |           1|     34626|
|24    |cis_sobel__GCB1                          |           1|      1207|
|25    |cis_sobel__GCB2                          |           1|      9878|
|26    |cis_sobel__GCB3                          |           1|     16091|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 24    
	   3 Input     32 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 6     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	  10 Input     20 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 40    
	   3 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 17    
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 14    
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 36    
	   2 Input      7 Bit       Adders := 14    
	   2 Input      6 Bit       Adders := 235   
	   3 Input      6 Bit       Adders := 30    
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 64    
	   3 Input      5 Bit       Adders := 4     
	   4 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 111   
	   3 Input      4 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 89    
	   8 Input      3 Bit       Adders := 4     
	   4 Input      3 Bit       Adders := 3     
	   5 Input      3 Bit       Adders := 3     
	   6 Input      3 Bit       Adders := 3     
	   7 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 57    
	   8 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 11    
	   3 Input      1 Bit       Adders := 7     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 66    
	   2 Input      9 Bit         XORs := 4     
	   2 Input      6 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 654   
	   4 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
+---Registers : 
	             2178 Bit    Registers := 46    
	              224 Bit    Registers := 2     
	              192 Bit    Registers := 2     
	              178 Bit    Registers := 1     
	              166 Bit    Registers := 2     
	              160 Bit    Registers := 3     
	              152 Bit    Registers := 2     
	              148 Bit    Registers := 3     
	              147 Bit    Registers := 4     
	              144 Bit    Registers := 1     
	              134 Bit    Registers := 6     
	              128 Bit    Registers := 10    
	               91 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 6     
	               78 Bit    Registers := 5     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               50 Bit    Registers := 8     
	               48 Bit    Registers := 3     
	               47 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 9     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 221   
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 10    
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 147   
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 15    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 44    
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 29    
	                9 Bit    Registers := 107   
	                8 Bit    Registers := 2130  
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 241   
	                5 Bit    Registers := 126   
	                4 Bit    Registers := 190   
	                3 Bit    Registers := 210   
	                2 Bit    Registers := 173   
	                1 Bit    Registers := 3587  
+---RAMs : 
	             512K Bit         RAMs := 2     
	               64 Bit         RAMs := 2     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 23    
	  16 Input    192 Bit        Muxes := 2     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    148 Bit        Muxes := 2     
	   2 Input    147 Bit        Muxes := 2     
	   2 Input    134 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 32    
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   4 Input     80 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 15    
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   9 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   3 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input     41 Bit        Muxes := 2     
	   4 Input     41 Bit        Muxes := 2     
	   3 Input     41 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 26    
	  24 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 114   
	   6 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 8     
	  47 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 15    
	   4 Input     30 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 27    
	   2 Input     27 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 3     
	   5 Input     20 Bit        Muxes := 1     
	  18 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 145   
	   7 Input     16 Bit        Muxes := 4     
	  16 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 14    
	   3 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 21    
	   5 Input     12 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   5 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 34    
	   4 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 357   
	   5 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 11    
	   6 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 2     
	  22 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 130   
	   7 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 17    
	   3 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 6     
	  31 Input      7 Bit        Muxes := 1     
	  29 Input      7 Bit        Muxes := 1     
	  33 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 160   
	   4 Input      6 Bit        Muxes := 11    
	  27 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 2     
	  16 Input      6 Bit        Muxes := 1     
	  24 Input      6 Bit        Muxes := 5     
	  23 Input      6 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 127   
	   7 Input      5 Bit        Muxes := 4     
	  24 Input      5 Bit        Muxes := 3     
	  14 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 6     
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 8     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 192   
	   6 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 8     
	   8 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 2     
	  32 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 280   
	   4 Input      3 Bit        Muxes := 28    
	   7 Input      3 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 5     
	  10 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 17    
	  27 Input      3 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 379   
	   3 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 4     
	  27 Input      2 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 2     
	  23 Input      2 Bit        Muxes := 6     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2388  
	   4 Input      1 Bit        Muxes := 445   
	  32 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 130   
	   7 Input      1 Bit        Muxes := 83    
	   6 Input      1 Bit        Muxes := 255   
	  18 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 12    
	  47 Input      1 Bit        Muxes := 42    
	  48 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 63    
	 128 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 86    
	  12 Input      1 Bit        Muxes := 21    
	  27 Input      1 Bit        Muxes := 27    
	  16 Input      1 Bit        Muxes := 21    
	  24 Input      1 Bit        Muxes := 30    
	  23 Input      1 Bit        Muxes := 34    
	   9 Input      1 Bit        Muxes := 13    
	  31 Input      1 Bit        Muxes := 6     
	  29 Input      1 Bit        Muxes := 6     
	  33 Input      1 Bit        Muxes := 5     
	  22 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sirv_gnrl_dfflr__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized6__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module sirv_tl_repeater_5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_tlwidthwidget_qspi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sirv_repeater_6 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_tlfragmenter_qspi_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_queue_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module sirv_qspi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_qspi_physical 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
Module sirv_qspi_media 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
Module sirv_qspi_flashmap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module sirv_qspi_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_flash_qspi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 15    
+---Registers : 
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dffr__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module sirv_gnrl_dffr__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module apb_gpio__1 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input    192 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflrs__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module apb_gpio 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input    192 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflrs__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module spi_master_apb_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 12    
Module spi_master_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module spi_master_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module spi_master_clkgen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module spi_master_tx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master_rx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module spi_master_controller__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 27    
	   7 Input     16 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   7 Input      5 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 20    
	   7 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
Module apb_spi_master__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflrs__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module spi_master_apb_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 12    
Module spi_master_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module spi_master_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module spi_master_clkgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module spi_master_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module spi_master_controller 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 27    
	   7 Input     16 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   7 Input      5 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 20    
	   7 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
Module apb_spi_master 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflrs__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2c_master_bit_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 6     
Module apb_i2c__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dfflrs__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized9__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized9__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized10__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized6__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized11__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_icb2axi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module adv_timer_apb_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 32    
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 28    
+---Muxes : 
	  47 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  47 Input      1 Bit        Muxes := 42    
	   2 Input      1 Bit        Muxes := 42    
	  48 Input      1 Bit        Muxes := 4     
Module timer_cntrl__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module timer_cntrl__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module timer_cntrl__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module timer_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module apb_adv_timer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 6     
Module apb_i2c 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module uart_rx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
Module uart_tx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
Module io_generic_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module io_generic_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module uart_interrupt__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
Module apb_uart_sv__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     80 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_rx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
Module uart_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
Module io_generic_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module io_generic_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module uart_interrupt__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
Module apb_uart_sv__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     80 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
Module io_generic_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module io_generic_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module uart_interrupt 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
Module apb_uart_sv 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     80 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_subsys_perips 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 70    
Module sirv_AsyncResetReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync_2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_subsys_hclkgen_rstsync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_subsys_hclkgen_rstsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_subsys_pllclkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module e203_subsys_gfcm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module e203_subsys_hclkgen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dffr__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_subsys_nice_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dffrs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_exu_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module sirv_gnrl_dfflr__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_ifu_litebpu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module sirv_gnrl_dfflr__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_ifu_ifetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module sirv_gnrl_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_bypbuf 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_ifu_ift2icb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dffl__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_exu_decode__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module e203_exu_disp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sirv_gnrl_dfflr__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_oitf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized5__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module e203_exu_nice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_exu_alu_csrctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module e203_exu_alu_bjp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_alu_lsuagu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module e203_exu_alu_rglr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_alu_muldiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sirv_gnrl_dffl__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module sirv_gnrl_dffl__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module e203_exu_alu_dpath 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     35 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module e203_exu_alu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module e203_exu_longpwbck 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module e203_exu_wbck 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module e203_exu_branchslv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_exu_excp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  14 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module e203_exu_commit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module sirv_gnrl_dfflr__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffr__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module e203_exu_csr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sirv_gnrl_dfflr__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
Module e203_lsu_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_icb_splt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_n2w__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_n2w 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               91 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_bypbuf__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     91 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module e203_itcm_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_bypbuf__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_sim_ram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module sirv_sim_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module sirv_gnrl_dffr__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module sirv_gnrl_dffr__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sirv_gnrl_dffr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_plic_man 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 23    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module sirv_gnrl_dffr__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_clint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sirv_clint_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sirv_gnrl_dfflr__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__7 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized9__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized6__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_dfflr__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflrs__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_fifo__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module sirv_gnrl_icb2axi__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module e203_subsys_main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module sirv_gnrl_dffr__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
Module sirv_gnrl_dffr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_jtag_dtm 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 2     
	   4 Input     41 Bit        Muxes := 2     
	   3 Input     41 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module sirv_AsyncResetReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_AsyncResetReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_debug_csr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module sirv_gnrl_dffr__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module sirv_gnrl_dffr__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_debug_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_gnrl_dffr__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sirv_gnrl_dffr__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffr__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dfflr__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_icb_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflr__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_gnrl_dffl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sirv_gnrl_icb_splt__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sirv_gnrl_dfflrs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_rtc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     42 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
Module sirv_pmu_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module sirv_AsyncResetReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_pmu 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module sirv_AsyncResetReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_wdog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
Module sirv_queue 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_aon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 49    
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	 128 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module sirv_AsyncResetReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_AsyncResetReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_AsyncResetReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_ResetCatchAndSync__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sirv_DeglitchShiftRegister__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sirv_DeglitchShiftRegister__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sirv_DeglitchShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sirv_gnrl_dffr__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sirv_aon_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sirv_aon_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module Trash_Risc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              147 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_8_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              147 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 10    
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 12    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 73    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 84    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_transaction_regulator_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              152 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_pipeline__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              152 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              148 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              178 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              166 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized9__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	              166 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    134 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    134 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	              148 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	              148 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    160 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module mig_7series_v4_2_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module mig_7series_v4_2_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   8 Input      3 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_round_robin_arb__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
Module mig_7series_v4_2_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_2_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_queue__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   4 Input      3 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_queue__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 1     
	   6 Input      3 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_queue__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   6 Input      3 Bit       Adders := 1     
	   7 Input      3 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_queue__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   7 Input      3 Bit       Adders := 1     
	   8 Input      3 Bit       Adders := 1     
	   6 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_2_mc 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_2_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_2_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_poc_pd__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_2_ddr_phy_wrlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 12    
	  27 Input      6 Bit        Muxes := 4     
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	  27 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 15    
	  27 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   3 Input      1 Bit        Muxes := 3     
	  27 Input      1 Bit        Muxes := 27    
Module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
Module mig_7series_v4_2_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               80 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 681   
+---Muxes : 
	  24 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 22    
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 9     
	  24 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  24 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 124   
	   4 Input      1 Bit        Muxes := 67    
	  24 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_2_ddr_phy_prbs_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 14    
	   4 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 45    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 350   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 30    
	  23 Input      6 Bit        Muxes := 6     
	   4 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  23 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 170   
	  23 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 132   
	   3 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_2_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_2_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 132   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 7     
	   4 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 63    
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 22    
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 22    
	   4 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 21    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 303   
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_2_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	                1 Bit    Registers := 23    
+---Muxes : 
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 29    
Module mig_7series_v4_2_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_axi_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_translator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_w_channel 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_b_channel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_memc_ui_top_axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v4_2_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module rgbtogray 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sobel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module icb_sobel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1926  
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   7 Input      1 Bit        Muxes := 21    
Module xpm_cdc_sync_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized3__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized4__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized2__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_dc_as__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
Module compare__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module wr_status_flags_as__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_dc_as__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module fifo2mig_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module xpm_cdc_sync_rst__16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__17 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__17 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module compare__parameterized1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module wr_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo2mig_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module ip_receive__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 11    
Module ip_send__1 
Detailed RTL Component Info : 
+---Adders : 
	  10 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 22    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 16    
Module crc32_d4__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 31    
	   4 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_sync_rst__14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__15 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__15 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized4__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__parameterized0__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_as__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_dc_as__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module compare__parameterized1__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__parameterized1__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module wr_status_flags_as__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_dc_as__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_cdc_sync_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized4__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized2__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_dc_as__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
Module compare__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module wr_status_flags_as__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_dc_as__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module img_data_pkt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module img_data_pkt__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module picture_size 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   5 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 2     
Module i2c_ov5640_rgb565_cfg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module i2c_dri 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 2     
	  31 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	  29 Input      7 Bit        Muxes := 1     
	  33 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	  31 Input      1 Bit        Muxes := 6     
	  29 Input      1 Bit        Muxes := 6     
	  33 Input      1 Bit        Muxes := 5     
	  22 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 11    
Module xpm_cdc_sync_rst__18 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__18 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module xpm_cdc_gray__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 4     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 4     
Module rd_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clkdivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rd_fifoddr_clr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lpf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module ip_receive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 11    
Module ip_send 
Detailed RTL Component Info : 
+---Adders : 
	  10 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 22    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 16    
Module crc32_d4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 31    
	   4 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MUX2IN1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module wr_fifoddr_clr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DVP_Capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[1]' (FDCE) to 'cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_aon_top/\u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_debug_module/\u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[1]' (FDCE) to 'cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[3]' (FDE) to 'cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_extra_reg[1]' (FDE) to 'cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[2]' (FDE) to 'cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[0]' (FDE) to 'cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_aon_top/\u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_debug_module/\u_sirv_debug_csr/dpc_dfflr/qout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/Trash_Risc_0/u_e203_subsys_topi_3/u_sirv_aon_top/\u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/por_reset_r_r_reg )
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/Trash_Risc_0/insti_4/ip_reset_sys/U0/SEQ/pr_dec_reg[1]' (FD) to 'cis_sobel_i/Trash_Risc_0/insti_4/ip_reset_sys/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/Trash_Risc_0/insti_4/ip_reset_sys/U0/SEQ/bsr_dec_reg[1]' (FD) to 'cis_sobel_i/Trash_Risc_0/insti_4/ip_reset_sys/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_7_top:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_8_top:/\converter.wrap_narrow_insti_1 /\w_fill_mask_reg[0] )
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][0]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][1]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][1]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][2]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][2]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][3]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][3]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][4]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][4]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][5]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][5]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][6]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][6]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][7]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][7]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][8]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][8]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][9]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][9]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][10]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][10]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][11]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][11]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][12]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][12]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][13]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][13]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][14]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][14]' (FDRE) to 'sc_si_converter_v1_0_8_top:/converter.wrap_narrow_insti_1/w_accum_reg[user][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_8_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][15] )
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'cis_sobel_i/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_Ai_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r1_reg' (FD) to 'cis_sobel_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r2_reg' (FD) to 'cis_sobel_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'cis_sobel_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r3_reg' (FD) to 'cis_sobel_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_sz_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/check_buffer_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_receive/ip_head_byte_num_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[9][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[12][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[10][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/preamble_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cis_sobel_i/i_2/udp_1/\inst/u_ip_send/eth_head_reg[8][2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "r_timer0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer0_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_in_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch0_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch0_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch1_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch1_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch2_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch2_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch3_th" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_timer1_ch3_lut" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[31] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[30] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[29] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[28] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[27] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[26] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[25] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[24] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[23] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[22] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[21] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[20] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[19] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[18] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[17] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port O8[16] driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port io_pads_i2c0_scl_o_oval driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port io_pads_i2c0_sda_o_oval driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port uart2_apb_icb_rsp_err driven by constant 0
WARNING: [Synth 8-3917] design e203_subsys_perips__GB1 has port uart0_apb_icb_rsp_err driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cal1_state_r_reg[25]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_rdlvl.
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[19] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[15] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[14] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[13] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[12] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[11] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[10] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[9] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[8] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[7] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[6] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[5] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[4] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[3] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_err_addr[0] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_single[7] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_single[6] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_single[5] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_single[4] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_single[3] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_single[2] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_single[1] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_single[0] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_multiple[7] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_multiple[6] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_multiple[5] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_multiple[4] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_multiple[3] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_multiple[2] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_multiple[1] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port ecc_multiple[0] driven by constant 0
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port mc_reset_n driven by constant 1
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port mc_cmd_wren driven by constant 1
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port mc_ctl_wren driven by constant 1
WARNING: [Synth 8-3917] design mig_7series_v4_2_mc has port mc_rank_cnt[1] driven by constant 0
INFO: [Synth 8-5587] ROM size for "inst/u_i2c_dr/scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "inst/u_i2c_dr/sda_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:34 ; elapsed = 00:08:32 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|sirv_mrom                     | mask_rom   | 1024x4        | LUT            | 
|mig_7series_v4_2_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
|i2c_dri                       | scl        | 128x1         | LUT            | 
|i2c_dri                       | sda_out    | 128x1         | LUT            | 
+------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sirv_sim_ram:                 | mem[1].non_last.mem_r_reg | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|sirv_sim_ram__parameterized0: | mem[1].non_last.mem_r_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                    | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|u_sirv_qspi0_top                                                                                                                                                                               | u_sirv_flash_qspi/fifo/rxq/ram_reg                                                    | Implied        | 8 x 8                | RAM32M x 2     | 
|u_sirv_qspi0_top                                                                                                                                                                               | u_sirv_flash_qspi/fifo/txq/ram_reg                                                    | Implied        | 8 x 8                | RAM32M x 2     | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 152             | RAM32M x 26    | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 152             | RAM32M x 26    | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4     | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 6               | RAM32M x 1     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 148             | RAM32M x 25    | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 178             | RAM32M x 30    | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 134             | RAM32M x 23    | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 134             | RAM32M x 23    | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 24              | RAM32M x 4     | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 166             | RAM32M x 28    | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 160             | RAM32M x 27    | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 134             | RAM32M x 23    | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 134             | RAM32M x 23    | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 24              | RAM32M x 4     | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 166             | RAM32M x 28    | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 160             | RAM32M x 27    | 
|cis_sobel_i/mig_7series_0                                                                                                                                                                      | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied        | 16 x 80              | RAM32M x 14    | 
|cis_sobel_i/mig_7series_0                                                                                                                                                                      | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|cis_sobel_i/mig_7series_0                                                                                                                                                                      | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|cis_sobel_i/mig_7series_0                                                                                                                                                                      | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|cis_sobel_i/mig_7series_0                                                                                                                                                                      | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|cis_sobel_i/mig_7series_0                                                                                                                                                                      | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_47/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/u_e203_cpu_top/i_48/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |e203_subsys_perips__GB0                    |           1|     15379|
|2     |e203_subsys_perips__GB1                    |           1|     11588|
|3     |e203_subsys_main__GC0                      |           1|     22287|
|4     |e203_subsys_top__GC0                       |           1|      5033|
|5     |Trash_Risc__GC0                            |           1|       289|
|6     |sc_util_v1_0_4_axi_reg_stall               |           2|       297|
|7     |sc_exit_v1_0_8_top__GC0                    |           1|       273|
|8     |sc_mmu_v1_0_7_top__GC0                     |           2|       558|
|9     |sc_si_converter_v1_0_8_wrap_narrow__GC0    |           1|      4433|
|10    |sc_si_converter_v1_0_8_top__GC0            |           2|       145|
|11    |bd_0f99_s00tr_0                            |           1|       187|
|12    |bd_0f99_s01tr_0                            |           1|       187|
|13    |bd_0f99__GC0                               |           1|     12533|
|14    |cis_sobel_clk_wiz_0_0_clk_wiz__GC0         |           1|        10|
|15    |mig_7series_v4_2_ddr_byte_lane__GC0        |           1|       347|
|16    |mig_7series_v4_2_ddr_phy_4lanes__GC0       |           1|      2006|
|17    |mig_7series_v4_2_ddr_mc_phy__GC0           |           1|        53|
|18    |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0   |           1|       724|
|19    |mig_7series_v4_2_ddr_phy_top__GC0          |           1|     15405|
|20    |mig_7series_v4_2_mc                        |           1|      7798|
|21    |mig_7series_v4_2_memc_ui_top_axi__GC0      |           1|      2738|
|22    |cis_sobel_mig_7series_0_0_mig__GC0         |           1|       348|
|23    |cis_sobel__GCB0                            |           1|     20670|
|24    |cis_sobel__GCB1                            |           1|       815|
|25    |cis_sobel__GCB2                            |           1|      4424|
|26    |cis_sobel__GCB3                            |           1|      4736|
|27    |sc_si_converter_v1_0_8_wrap_narrow__GC0__1 |           1|      4433|
|28    |sc_util_v1_0_4_axi_reg_stall__1            |           1|       772|
|29    |sc_util_v1_0_4_axi_reg_stall__2            |           1|       702|
|30    |sc_util_v1_0_4_axi_reg_stall__3            |           1|        57|
|31    |sc_util_v1_0_4_axi_reg_stall__4            |           4|       344|
|32    |sc_util_v1_0_4_axi_reg_stall__5            |           4|       332|
|33    |sc_util_v1_0_4_axi_reg_stall__6            |           2|       772|
|34    |sc_util_v1_0_4_axi_reg_stall__7            |           2|       722|
|35    |sc_util_v1_0_4_axi_reg_stall__8            |           2|        77|
|36    |sc_util_v1_0_4_axi_reg_stall__9            |           2|       397|
|37    |sc_util_v1_0_4_axi_reg_stall__10           |           2|       397|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 357 of c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/constraints/cis_sobel_mig_7series_0_0.xdc. [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/constraints/cis_sobel_mig_7series_0_0.xdc:357]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:43 ; elapsed = 00:08:43 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:22 ; elapsed = 00:09:22 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sirv_sim_ram:                 | mem[1].non_last.mem_r_reg | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|sirv_sim_ram__parameterized0: | mem[1].non_last.mem_r_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                    | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|u_sirv_qspi0_top                                                                                                                                                                               | u_sirv_flash_qspi/fifo/rxq/ram_reg                                                    | Implied        | 8 x 8                | RAM32M x 2     | 
|u_sirv_qspi0_top                                                                                                                                                                               | u_sirv_flash_qspi/fifo/txq/ram_reg                                                    | Implied        | 8 x 8                | RAM32M x 2     | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 152             | RAM32M x 26    | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 152             | RAM32M x 26    | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4     | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 6               | RAM32M x 1     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 148             | RAM32M x 25    | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 178             | RAM32M x 30    | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 134             | RAM32M x 23    | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 134             | RAM32M x 23    | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 24              | RAM32M x 4     | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 166             | RAM32M x 28    | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 160             | RAM32M x 27    | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 134             | RAM32M x 23    | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 134             | RAM32M x 23    | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 24              | RAM32M x 4     | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 166             | RAM32M x 28    | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 160             | RAM32M x 27    | 
|cis_sobel_i/mig_7series_0                                                                                                                                                                      | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied        | 16 x 80              | RAM32M x 14    | 
|cis_sobel_i/mig_7series_0                                                                                                                                                                      | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|cis_sobel_i/mig_7series_0                                                                                                                                                                      | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|cis_sobel_i/mig_7series_0                                                                                                                                                                      | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|cis_sobel_i/mig_7series_0                                                                                                                                                                      | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|cis_sobel_i/mig_7series_0                                                                                                                                                                      | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |e203_subsys_perips__GB0                    |           1|     14896|
|2     |e203_subsys_perips__GB1                    |           1|     11586|
|3     |e203_subsys_main__GC0                      |           1|     21592|
|4     |e203_subsys_top__GC0                       |           1|      5008|
|5     |Trash_Risc__GC0                            |           1|       288|
|6     |sc_util_v1_0_4_axi_reg_stall               |           2|       297|
|7     |sc_exit_v1_0_8_top__GC0                    |           1|       273|
|8     |sc_mmu_v1_0_7_top__GC0                     |           2|       558|
|9     |sc_si_converter_v1_0_8_wrap_narrow__GC0    |           1|      4431|
|10    |sc_si_converter_v1_0_8_top__GC0            |           2|       145|
|11    |bd_0f99_s00tr_0                            |           1|       187|
|12    |bd_0f99_s01tr_0                            |           1|       187|
|13    |bd_0f99__GC0                               |           1|     12533|
|14    |cis_sobel_clk_wiz_0_0_clk_wiz__GC0         |           1|        10|
|15    |mig_7series_v4_2_ddr_byte_lane__GC0        |           1|       345|
|16    |mig_7series_v4_2_ddr_phy_4lanes__GC0       |           1|      1944|
|17    |mig_7series_v4_2_ddr_mc_phy__GC0           |           1|        16|
|18    |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0   |           1|       305|
|19    |mig_7series_v4_2_ddr_phy_top__GC0          |           1|     12812|
|20    |mig_7series_v4_2_mc                        |           1|      7474|
|21    |mig_7series_v4_2_memc_ui_top_axi__GC0      |           1|      2726|
|22    |cis_sobel_mig_7series_0_0_mig__GC0         |           1|       301|
|23    |cis_sobel__GCB2                            |           1|      4424|
|24    |cis_sobel__GCB3                            |           1|      4736|
|25    |sc_si_converter_v1_0_8_wrap_narrow__GC0__1 |           1|      4431|
|26    |sc_util_v1_0_4_axi_reg_stall__1            |           1|       772|
|27    |sc_util_v1_0_4_axi_reg_stall__2            |           1|       702|
|28    |sc_util_v1_0_4_axi_reg_stall__3            |           1|        57|
|29    |sc_util_v1_0_4_axi_reg_stall__4            |           4|       344|
|30    |sc_util_v1_0_4_axi_reg_stall__5            |           4|       332|
|31    |sc_util_v1_0_4_axi_reg_stall__6            |           2|       772|
|32    |sc_util_v1_0_4_axi_reg_stall__7            |           2|       722|
|33    |sc_util_v1_0_4_axi_reg_stall__8            |           2|        77|
|34    |sc_util_v1_0_4_axi_reg_stall__9            |           2|       382|
|35    |sc_util_v1_0_4_axi_reg_stall__10           |           2|       382|
|36    |cis_sobel_GT0                              |           1|     21518|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/u_e203_subsys_maini_2/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:51 ; elapsed = 00:09:55 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |e203_subsys_perips__GB0                    |           1|      7895|
|2     |e203_subsys_perips__GB1                    |           1|      5646|
|3     |e203_subsys_main__GC0                      |           1|      9441|
|4     |e203_subsys_top__GC0                       |           1|      2858|
|5     |Trash_Risc__GC0                            |           1|       216|
|6     |sc_util_v1_0_4_axi_reg_stall               |           1|       160|
|7     |sc_exit_v1_0_8_top__GC0                    |           1|       145|
|8     |sc_mmu_v1_0_7_top__GC0                     |           1|       280|
|9     |sc_si_converter_v1_0_8_wrap_narrow__GC0    |           1|      2309|
|10    |sc_si_converter_v1_0_8_top__GC0            |           1|        95|
|11    |bd_0f99_s00tr_0                            |           1|        85|
|12    |bd_0f99_s01tr_0                            |           1|        85|
|13    |bd_0f99__GC0                               |           1|      5717|
|14    |cis_sobel_clk_wiz_0_0_clk_wiz__GC0         |           1|        10|
|15    |mig_7series_v4_2_ddr_byte_lane__GC0        |           1|       149|
|16    |mig_7series_v4_2_ddr_phy_4lanes__GC0       |           1|       956|
|17    |mig_7series_v4_2_ddr_mc_phy__GC0           |           1|        16|
|18    |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0   |           1|        44|
|19    |mig_7series_v4_2_ddr_phy_top__GC0          |           1|      6351|
|20    |mig_7series_v4_2_mc                        |           1|      2417|
|21    |mig_7series_v4_2_memc_ui_top_axi__GC0      |           1|      2032|
|22    |cis_sobel_mig_7series_0_0_mig__GC0         |           1|       232|
|23    |cis_sobel__GCB2                            |           1|      2882|
|24    |cis_sobel__GCB3                            |           1|      2596|
|25    |sc_si_converter_v1_0_8_wrap_narrow__GC0__1 |           1|      2309|
|26    |sc_util_v1_0_4_axi_reg_stall__1            |           1|       446|
|27    |sc_util_v1_0_4_axi_reg_stall__2            |           1|       404|
|28    |sc_util_v1_0_4_axi_reg_stall__3            |           1|        17|
|29    |sc_util_v1_0_4_axi_reg_stall__4            |           1|       188|
|30    |sc_util_v1_0_4_axi_reg_stall__5            |           1|       181|
|31    |sc_util_v1_0_4_axi_reg_stall__6            |           1|       446|
|32    |sc_util_v1_0_4_axi_reg_stall__7            |           1|       416|
|33    |sc_util_v1_0_4_axi_reg_stall__8            |           1|        28|
|34    |sc_util_v1_0_4_axi_reg_stall__9            |           1|       211|
|35    |sc_util_v1_0_4_axi_reg_stall__10           |           1|       211|
|36    |cis_sobel_GT0                              |           1|     18796|
|37    |sc_util_v1_0_4_axi_reg_stall__11           |           1|       160|
|38    |sc_util_v1_0_4_axi_reg_stall__12           |           1|       188|
|39    |sc_util_v1_0_4_axi_reg_stall__13           |           1|       188|
|40    |sc_util_v1_0_4_axi_reg_stall__14           |           1|       181|
|41    |sc_util_v1_0_4_axi_reg_stall__15           |           1|       181|
|42    |sc_util_v1_0_4_axi_reg_stall__16           |           1|       446|
|43    |sc_util_v1_0_4_axi_reg_stall__17           |           1|       416|
|44    |sc_util_v1_0_4_axi_reg_stall__18           |           1|        28|
|45    |sc_mmu_v1_0_7_top__GC0__1                  |           1|       280|
|46    |sc_util_v1_0_4_axi_reg_stall__19           |           1|       211|
|47    |sc_si_converter_v1_0_8_top__GC0__1         |           1|        95|
|48    |sc_util_v1_0_4_axi_reg_stall__20           |           1|       188|
|49    |sc_util_v1_0_4_axi_reg_stall__21           |           1|       181|
|50    |sc_util_v1_0_4_axi_reg_stall__22           |           1|       211|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cis_sobel_i/Trash_Risc_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/jtag_DRV_TDO_reg is being inverted and renamed to inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/jtag_DRV_TDO_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [0]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 237 to 40 by creating 5 replicas.
INFO: [Synth 8-5778] max_fanout handling on net ui_clk_sync_rst is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net ui_clk_sync_rst. Fanout reduced from 1215 to 178 by creating 22 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net init_calib_complete. Fanout reduced from 490 to 49 by creating 10 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:239]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:272]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:219]
WARNING: [Synth 8-5396] Clock pin CLKIN1 has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:306]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin DCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:341]
WARNING: [Synth 8-5396] Clock pin REFCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:351]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:279]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/ip/cis_sobel_mig_7series_0_0/cis_sobel_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:226]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:01 ; elapsed = 00:10:06 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:02 ; elapsed = 00:10:07 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:13 ; elapsed = 00:10:18 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:13 ; elapsed = 00:10:18 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:15 ; elapsed = 00:10:20 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:15 ; elapsed = 00:10:20 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cis_sobel_Trash_Risc_0_0  | inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/sync_reg                                                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cis_sobel_mig_7series_0_0 | u_cis_sobel_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fifo_generator_v13_2_4    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|fifo_generator_v13_2_4    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]     | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|cis_sobel_icb_sobel_0_0   | inst/line_bf_in[639].line_buf0_reg[639][7]                                                                                                                                                                 | 640    | 24    | YES          | NO                 | YES               | 0      | 480     | 
+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[7]  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 129    | 129        | 0      | 129     | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[29] | 7      | 7          | 0      | 7       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |BUFG                           |    16|
|2     |BUFH                           |     1|
|3     |BUFIO                          |     1|
|4     |CARRY4                         |   955|
|5     |IDDR                           |     2|
|6     |IDELAYCTRL                     |     1|
|7     |IDELAYE2                       |    16|
|8     |IN_FIFO                        |     2|
|9     |ISERDESE2                      |    16|
|10    |LUT1                           |  1230|
|11    |LUT2                           |  3509|
|12    |LUT3                           |  5480|
|13    |LUT4                           |  4635|
|14    |LUT5                           |  5641|
|15    |LUT6                           | 10501|
|16    |MMCME2_ADV                     |     2|
|17    |MUXCY                          |   100|
|18    |MUXF7                          |   643|
|19    |MUXF8                          |   122|
|20    |ODDR                           |     5|
|21    |OSERDESE2                      |    23|
|22    |OSERDESE2_1                    |     2|
|23    |OSERDESE2_2                    |    18|
|24    |OUT_FIFO                       |     2|
|25    |OUT_FIFO_1                     |     2|
|26    |PHASER_IN_PHY                  |     2|
|27    |PHASER_OUT_PHY                 |     2|
|28    |PHASER_OUT_PHY_1               |     2|
|29    |PHASER_REF                     |     1|
|30    |PHY_CONTROL                    |     1|
|31    |PLLE2_ADV                      |     1|
|32    |PULLUP                         |     7|
|33    |RAM16X1D                       |     2|
|34    |RAM32M                         |   453|
|35    |RAM32X1D                       |     7|
|36    |RAMB18E1                       |     1|
|37    |RAMB36E1                       |    16|
|38    |RAMB36E1_1                     |    16|
|39    |RAMB36E1_2                     |     4|
|40    |RAMB36E1_3                     |     4|
|41    |RAMB36E1_4                     |     2|
|42    |SRL16                          |     3|
|43    |SRL16E                         |   231|
|44    |SRLC32E                        |  1162|
|45    |XADC                           |     1|
|46    |FDCE                           | 10521|
|47    |FDPE                           |   888|
|48    |FDR                            |    20|
|49    |FDRE                           | 17937|
|50    |FDSE                           |   631|
|51    |LD                             |    24|
|52    |LDC                            |    96|
|53    |IBUF                           |    16|
|54    |IOBUF                          |    73|
|55    |IOBUFDS_DIFF_OUT_INTERMDISABLE |     2|
|56    |IOBUF_INTERMDISABLE            |    16|
|57    |OBUF                           |    43|
|58    |OBUFDS                         |     1|
|59    |OBUFT                          |     3|
+------+-------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                     |Cells |
+------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
|1     |top                                                                                                 |                                                           | 65114|
|2     |  cis_sobel_i                                                                                       |cis_sobel                                                  | 65076|
|3     |    Trash_Risc_0                                                                                    |cis_sobel_Trash_Risc_0_0                                   | 26075|
|4     |      inst                                                                                          |Trash_Risc                                                 | 26047|
|5     |        ip_reset_sys                                                                                |reset_sys                                                  |    66|
|6     |          U0                                                                                        |proc_sys_reset                                             |    66|
|7     |            EXT_LPF                                                                                 |lpf                                                        |    23|
|8     |              \ACTIVE_LOW_AUX.ACT_LO_AUX                                                            |cdc_sync_1585                                              |     6|
|9     |              \ACTIVE_LOW_EXT.ACT_LO_EXT                                                            |cdc_sync_1586                                              |     6|
|10    |            SEQ                                                                                     |sequence_psr_1583                                          |    38|
|11    |              SEQ_COUNTER                                                                           |upcnt_n_1584                                               |    13|
|12    |        dut                                                                                         |e203_soc_top                                               | 25827|
|13    |          u_e203_subsys_top                                                                         |e203_subsys_top                                            | 25827|
|14    |            u_e203_subsys_main                                                                      |e203_subsys_main                                           | 23094|
|15    |              u_e203_cpu_top                                                                        |e203_cpu_top                                               |  7787|
|16    |                u_e203_cpu                                                                          |e203_cpu                                                   |  7747|
|17    |                  u_e203_core                                                                       |e203_core                                                  |  6853|
|18    |                    u_e203_biu                                                                      |e203_biu                                                   |   488|
|19    |                      u_biu_icb_arbt                                                                |sirv_gnrl_icb_arbt__parameterized0                         |    10|
|20    |                        \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo                              |sirv_gnrl_pipe_stage__parameterized1                       |    10|
|21    |                          \dp_gt_0.dat_dfflr                                                        |sirv_gnrl_dffl__parameterized4_1581                        |     4|
|22    |                          \dp_gt_0.vld_dfflr                                                        |sirv_gnrl_dfflr__parameterized0_1582                       |     6|
|23    |                      u_biu_icb_splt                                                                |sirv_gnrl_icb_splt                                         |    45|
|24    |                        \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo                         |sirv_gnrl_pipe_stage__parameterized2                       |    45|
|25    |                          \dp_gt_0.dat_dfflr                                                        |sirv_gnrl_dffl__parameterized8                             |    43|
|26    |                          \dp_gt_0.vld_dfflr                                                        |sirv_gnrl_dfflr__parameterized0_1580                       |     2|
|27    |                      u_sirv_gnrl_icb_buffer                                                        |sirv_gnrl_icb_buffer                                       |   433|
|28    |                        u_sirv_gnrl_cmd_fifo                                                        |sirv_gnrl_fifo__parameterized1                             |   393|
|29    |                          \dp_gt0.fifo_rf[0].fifo_rf_dffl                                           |sirv_gnrl_dffl__parameterized6_1577                        |   366|
|30    |                          \dp_gt0.vec_0_dfflrs                                                      |sirv_gnrl_dfflrs_1578                                      |     2|
|31    |                          \dp_gt0.vec_31_dfflr                                                      |sirv_gnrl_dfflr__parameterized0_1579                       |    25|
|32    |                        u_sirv_gnrl_rsp_fifo                                                        |sirv_gnrl_fifo__parameterized2                             |    40|
|33    |                          \dp_gt0.fifo_rf[0].fifo_rf_dffl                                           |sirv_gnrl_dffl__parameterized7_1574                        |    33|
|34    |                          \dp_gt0.vec_0_dfflrs                                                      |sirv_gnrl_dfflrs_1575                                      |     1|
|35    |                          \dp_gt0.vec_31_dfflr                                                      |sirv_gnrl_dfflr__parameterized0_1576                       |     6|
|36    |                    u_e203_exu                                                                      |e203_exu                                                   |  3126|
|37    |                      u_e203_exu_alu                                                                |e203_exu_alu                                               |   732|
|38    |                        u_e203_exu_alu_dpath                                                        |e203_exu_alu_dpath                                         |   116|
|39    |                          sbf_0_dffl                                                                |sirv_gnrl_dffl_1572                                        |    44|
|40    |                          sbf_1_dffl                                                                |sirv_gnrl_dffl_1573                                        |    72|
|41    |                        u_e203_exu_alu_lsuagu                                                       |e203_exu_alu_lsuagu                                        |   178|
|42    |                          icb_leftover_err_dfflr                                                    |sirv_gnrl_dfflr__parameterized0_1569                       |     4|
|43    |                          icb_state_dfflr                                                           |sirv_gnrl_dfflr__parameterized6_1570                       |   172|
|44    |                          unalgn_flg_dffl                                                           |sirv_gnrl_dfflr__parameterized0_1571                       |     2|
|45    |                        u_e203_exu_alu_muldiv                                                       |e203_exu_alu_muldiv                                        |   366|
|46    |                          exec_cnt_dfflr                                                            |sirv_gnrl_dfflr_1564                                       |    16|
|47    |                          flushed_dfflr                                                             |sirv_gnrl_dfflr__parameterized0_1565                       |     1|
|48    |                          muldiv_state_dfflr                                                        |sirv_gnrl_dfflr__parameterized5_1566                       |   347|
|49    |                          part_prdt_sft1_dfflr                                                      |sirv_gnrl_dfflr__parameterized0_1567                       |     1|
|50    |                          part_remd_sft1_dfflr                                                      |sirv_gnrl_dfflr__parameterized0_1568                       |     1|
|51    |                        u_e203_exu_alu_rglr                                                         |e203_exu_alu_rglr                                          |    37|
|52    |                        u_e203_exu_nice                                                             |e203_exu_nice                                              |    35|
|53    |                          u_nice_itag_fifo                                                          |sirv_gnrl_fifo__parameterized0                             |    35|
|54    |                            \dp_gt0.dp_gt1.rptr_vec_31_dfflr                                        |sirv_gnrl_dfflr__parameterized5_1554                       |     6|
|55    |                            \dp_gt0.dp_gt1.wptr_vec_31_dfflr                                        |sirv_gnrl_dfflr__parameterized5_1555                       |     8|
|56    |                            \dp_gt0.fifo_rf[0].fifo_rf_dffl                                         |sirv_gnrl_dffl__parameterized4_1556                        |     2|
|57    |                            \dp_gt0.fifo_rf[1].fifo_rf_dffl                                         |sirv_gnrl_dffl__parameterized4_1557                        |     1|
|58    |                            \dp_gt0.fifo_rf[2].fifo_rf_dffl                                         |sirv_gnrl_dffl__parameterized4_1558                        |     1|
|59    |                            \dp_gt0.fifo_rf[3].fifo_rf_dffl                                         |sirv_gnrl_dffl__parameterized4_1559                        |     1|
|60    |                            \dp_gt0.rptr_vec_0_dfflrs                                               |sirv_gnrl_dfflrs_1560                                      |     2|
|61    |                            \dp_gt0.vec_0_dfflrs                                                    |sirv_gnrl_dfflrs_1561                                      |     2|
|62    |                            \dp_gt0.vec_31_dfflr                                                    |sirv_gnrl_dfflr__parameterized6_1562                       |     9|
|63    |                            \dp_gt0.wptr_vec_0_dfflrs                                               |sirv_gnrl_dfflrs_1563                                      |     3|
|64    |                      u_e203_exu_commit                                                             |e203_exu_commit                                            |    13|
|65    |                        u_e203_exu_branchslv                                                        |e203_exu_branchslv                                         |     8|
|66    |                        u_e203_exu_excp                                                             |e203_exu_excp                                              |     5|
|67    |                          step_req_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1552                       |     4|
|68    |                          wfi_halt_req_dfflr                                                        |sirv_gnrl_dfflr__parameterized0_1553                       |     1|
|69    |                      u_e203_exu_csr                                                                |e203_exu_csr                                               |   302|
|70    |                        badaddr_dfflr                                                               |sirv_gnrl_dfflr__parameterized1_1533                       |    32|
|71    |                        cause_dfflr                                                                 |sirv_gnrl_dfflr__parameterized1_1534                       |     5|
|72    |                        counterstop_dfflr                                                           |sirv_gnrl_dfflr__parameterized1_1535                       |     3|
|73    |                        epc_dfflr                                                                   |sirv_gnrl_dfflr__parameterized1_1536                       |    31|
|74    |                        itcmnohold_dfflr                                                            |sirv_gnrl_dfflr__parameterized1_1537                       |     1|
|75    |                        mcgstop_dfflr                                                               |sirv_gnrl_dfflr__parameterized1_1538                       |     2|
|76    |                        mcycle_dfflr                                                                |sirv_gnrl_dfflr__parameterized1_1539                       |    39|
|77    |                        mcycleh_dfflr                                                               |sirv_gnrl_dfflr__parameterized1_1540                       |    32|
|78    |                        mdvnob2b_dfflr                                                              |sirv_gnrl_dfflr__parameterized1_1541                       |     1|
|79    |                        meip_dffr                                                                   |sirv_gnrl_dffr_1542                                        |     1|
|80    |                        mie_dfflr                                                                   |sirv_gnrl_dfflr__parameterized1_1543                       |     6|
|81    |                        minstret_dfflr                                                              |sirv_gnrl_dfflr__parameterized1_1544                       |    39|
|82    |                        minstreth_dfflr                                                             |sirv_gnrl_dfflr__parameterized1_1545                       |    32|
|83    |                        mscratch_dfflr                                                              |sirv_gnrl_dfflr__parameterized1_1546                       |    32|
|84    |                        msip_dffr                                                                   |sirv_gnrl_dffr_1547                                        |     1|
|85    |                        mtip_dffr                                                                   |sirv_gnrl_dffr_1548                                        |     1|
|86    |                        mtvec_dfflr                                                                 |sirv_gnrl_dfflr__parameterized1_1549                       |    37|
|87    |                        status_mie_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1550                       |     6|
|88    |                        status_mpie_dfflr                                                           |sirv_gnrl_dfflr__parameterized0_1551                       |     1|
|89    |                      u_e203_exu_oitf                                                               |e203_exu_oitf                                              |   221|
|90    |                        \depth_gt1.alc_ptr_dfflrs                                                   |sirv_gnrl_dfflr__parameterized0_1522                       |     8|
|91    |                        \depth_gt1.alc_ptr_flg_dfflrs                                               |sirv_gnrl_dfflr__parameterized0_1523                       |     1|
|92    |                        \depth_gt1.ret_ptr_dfflrs                                                   |sirv_gnrl_dfflr__parameterized0_1524                       |     4|
|93    |                        \depth_gt1.ret_ptr_flg_dfflrs                                               |sirv_gnrl_dfflr__parameterized0_1525                       |    19|
|94    |                        \oitf_entries[0].pc_dfflrs                                                  |sirv_gnrl_dffl__parameterized2_1526                        |    31|
|95    |                        \oitf_entries[0].rdidx_dfflrs                                               |sirv_gnrl_dffl__parameterized3                             |    12|
|96    |                        \oitf_entries[0].rdwen_dfflrs                                               |sirv_gnrl_dffl__parameterized4_1527                        |     1|
|97    |                        \oitf_entries[0].vld_dfflrs                                                 |sirv_gnrl_dfflr__parameterized0_1528                       |     1|
|98    |                        \oitf_entries[1].pc_dfflrs                                                  |sirv_gnrl_dffl__parameterized2_1529                        |    93|
|99    |                        \oitf_entries[1].rdidx_dfflrs                                               |sirv_gnrl_dffl__parameterized3_1530                        |    43|
|100   |                        \oitf_entries[1].rdwen_dfflrs                                               |sirv_gnrl_dffl__parameterized4_1531                        |     7|
|101   |                        \oitf_entries[1].vld_dfflrs                                                 |sirv_gnrl_dfflr__parameterized0_1532                       |     1|
|102   |                      u_e203_exu_regfile                                                            |e203_exu_regfile                                           |  1858|
|103   |                        \regfile[10].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1491                        |    32|
|104   |                        \regfile[11].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1492                        |   160|
|105   |                        \regfile[12].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1493                        |    32|
|106   |                        \regfile[13].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1494                        |    32|
|107   |                        \regfile[14].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1495                        |    32|
|108   |                        \regfile[15].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1496                        |    96|
|109   |                        \regfile[16].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1497                        |    32|
|110   |                        \regfile[17].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1498                        |    32|
|111   |                        \regfile[18].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1499                        |    32|
|112   |                        \regfile[19].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1500                        |   160|
|113   |                        \regfile[1].rfno0.rf_dffl                                                   |sirv_gnrl_dffl__parameterized2_1501                        |    32|
|114   |                        \regfile[20].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1502                        |    32|
|115   |                        \regfile[21].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1503                        |    32|
|116   |                        \regfile[22].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1504                        |    32|
|117   |                        \regfile[23].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1505                        |    96|
|118   |                        \regfile[24].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1506                        |    32|
|119   |                        \regfile[25].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1507                        |    32|
|120   |                        \regfile[26].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1508                        |    32|
|121   |                        \regfile[27].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1509                        |   192|
|122   |                        \regfile[28].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1510                        |    32|
|123   |                        \regfile[29].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1511                        |    32|
|124   |                        \regfile[2].rfno0.rf_dffl                                                   |sirv_gnrl_dffl__parameterized2_1512                        |    32|
|125   |                        \regfile[30].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1513                        |    32|
|126   |                        \regfile[31].rfno0.rf_dffl                                                  |sirv_gnrl_dffl__parameterized2_1514                        |    96|
|127   |                        \regfile[3].rfno0.rf_dffl                                                   |sirv_gnrl_dffl__parameterized2_1515                        |   224|
|128   |                        \regfile[4].rfno0.rf_dffl                                                   |sirv_gnrl_dffl__parameterized2_1516                        |    32|
|129   |                        \regfile[5].rfno0.rf_dffl                                                   |sirv_gnrl_dffl__parameterized2_1517                        |    32|
|130   |                        \regfile[6].rfno0.rf_dffl                                                   |sirv_gnrl_dffl__parameterized2_1518                        |    32|
|131   |                        \regfile[7].rfno0.rf_dffl                                                   |sirv_gnrl_dffl__parameterized2_1519                        |    96|
|132   |                        \regfile[8].rfno0.rf_dffl                                                   |sirv_gnrl_dffl__parameterized2_1520                        |    32|
|133   |                        \regfile[9].rfno0.rf_dffl                                                   |sirv_gnrl_dffl__parameterized2_1521                        |    32|
|134   |                    u_e203_ifu                                                                      |e203_ifu                                                   |  2944|
|135   |                      u_e203_ifu_ifetch                                                             |e203_ifu_ifetch                                            |  2527|
|136   |                        dly_flush_dfflr                                                             |sirv_gnrl_dfflr__parameterized0_1477                       |     3|
|137   |                        ifu_err_dfflr                                                               |sirv_gnrl_dfflr__parameterized0_1478                       |     6|
|138   |                        ifu_hi_ir_dfflr                                                             |sirv_gnrl_dfflr__parameterized3                            |    71|
|139   |                        ifu_lo_ir_dfflr                                                             |sirv_gnrl_dfflr__parameterized3_1479                       |  2266|
|140   |                        ifu_pc_dfflr                                                                |sirv_gnrl_dfflr__parameterized1_1480                       |    89|
|141   |                        ifu_prdt_taken_dfflr                                                        |sirv_gnrl_dfflr__parameterized0_1481                       |     1|
|142   |                        ir_muldiv_b2b_dfflr                                                         |sirv_gnrl_dfflr__parameterized0_1482                       |     1|
|143   |                        ir_pc_vld_dfflr                                                             |sirv_gnrl_dfflr__parameterized0_1483                       |     2|
|144   |                        ir_rs1idx_dfflr                                                             |sirv_gnrl_dfflr__parameterized4                            |    11|
|145   |                        ir_rs2idx_dfflr                                                             |sirv_gnrl_dfflr__parameterized4_1484                       |    11|
|146   |                        ir_valid_dfflr                                                              |sirv_gnrl_dfflr__parameterized0_1485                       |     4|
|147   |                        out_flag_dfflr                                                              |sirv_gnrl_dfflr__parameterized0_1486                       |     2|
|148   |                        pc_dfflr                                                                    |sirv_gnrl_dfflr__parameterized1_1487                       |    43|
|149   |                        pc_newpend_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1488                       |     1|
|150   |                        reset_flag_dffrs                                                            |sirv_gnrl_dffrs                                            |     1|
|151   |                        reset_req_dfflr                                                             |sirv_gnrl_dfflr__parameterized0_1489                       |     4|
|152   |                        u_e203_ifu_litebpu                                                          |e203_ifu_litebpu                                           |     3|
|153   |                          rs1xn_rdrf_dfflrs                                                         |sirv_gnrl_dfflr__parameterized0_1490                       |     3|
|154   |                      u_e203_ifu_ift2icb                                                            |e203_ifu_ift2icb                                           |   417|
|155   |                        icb2itcm_dfflr                                                              |sirv_gnrl_dfflr__parameterized0_1466                       |    11|
|156   |                        icb2mem_dfflr                                                               |sirv_gnrl_dfflr__parameterized0_1467                       |    42|
|157   |                        icb_addr_2_1_dffl                                                           |sirv_gnrl_dffl__parameterized0_1468                        |    35|
|158   |                        icb_state_dfflr                                                             |sirv_gnrl_dfflr__parameterized2_1469                       |    27|
|159   |                        leftover_dffl                                                               |sirv_gnrl_dffl__parameterized1                             |    26|
|160   |                        leftover_err_dfflr                                                          |sirv_gnrl_dfflr__parameterized0_1470                       |     1|
|161   |                        req_lane_cross_dfflr                                                        |sirv_gnrl_dfflr__parameterized0_1471                       |     1|
|162   |                        req_need_0uop_dfflr                                                         |sirv_gnrl_dfflr__parameterized0_1472                       |     1|
|163   |                        req_need_2uop_dfflr                                                         |sirv_gnrl_dfflr__parameterized0_1473                       |     1|
|164   |                        req_same_cross_holdup_dfflr                                                 |sirv_gnrl_dfflr__parameterized0_1474                       |     1|
|165   |                        u_e203_ifetch_rsp_bypbuf                                                    |sirv_gnrl_bypbuf                                           |   265|
|166   |                          u_bypbuf_fifo                                                             |sirv_gnrl_fifo                                             |   265|
|167   |                            \dp_gt0.fifo_rf[0].fifo_rf_dffl                                         |sirv_gnrl_dffl                                             |   261|
|168   |                            \dp_gt0.vec_0_dfflrs                                                    |sirv_gnrl_dfflrs_1475                                      |     2|
|169   |                            \dp_gt0.vec_31_dfflr                                                    |sirv_gnrl_dfflr__parameterized0_1476                       |     2|
|170   |                    u_e203_lsu                                                                      |e203_lsu                                                   |   295|
|171   |                      u_e203_lsu_ctrl                                                               |e203_lsu_ctrl                                              |   295|
|172   |                        excl_addr_dffl                                                              |sirv_gnrl_dfflr__parameterized1_1460                       |    32|
|173   |                        excl_flg_dffl                                                               |sirv_gnrl_dfflr__parameterized0_1461                       |     1|
|174   |                        u_e203_lsu_splt_stage                                                       |sirv_gnrl_pipe_stage__parameterized0                       |   250|
|175   |                          \dp_gt_0.dat_dfflr                                                        |sirv_gnrl_dffl__parameterized5                             |   216|
|176   |                          \dp_gt_0.vld_dfflr                                                        |sirv_gnrl_dfflr__parameterized0_1465                       |    34|
|177   |                        u_lsu_icb_arbt                                                              |sirv_gnrl_icb_arbt                                         |     5|
|178   |                          \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo                            |sirv_gnrl_pipe_stage_1462                                  |     5|
|179   |                            \dp_gt_0.dat_dfflr                                                      |sirv_gnrl_dffl__parameterized4_1463                        |     3|
|180   |                            \dp_gt_0.vld_dfflr                                                      |sirv_gnrl_dfflr__parameterized0_1464                       |     2|
|181   |                  u_e203_dtcm_ctrl                                                                  |e203_dtcm_ctrl                                             |   112|
|182   |                    u_dtcm_icb_arbt                                                                 |sirv_gnrl_icb_arbt__parameterized2                         |     1|
|183   |                      \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo                                |sirv_gnrl_pipe_stage_1458                                  |     1|
|184   |                        \dp_gt_0.vld_dfflr                                                          |sirv_gnrl_dfflr__parameterized0_1459                       |     1|
|185   |                    u_sram_icb_ctrl                                                                 |sirv_sram_icb_ctrl__parameterized0                         |   111|
|186   |                      u_byp_icb_cmd_buf                                                             |sirv_gnrl_bypbuf__parameterized1                           |   107|
|187   |                        u_bypbuf_fifo                                                               |sirv_gnrl_fifo__parameterized4                             |   107|
|188   |                          \dp_gt0.fifo_rf[0].fifo_rf_dffl                                           |sirv_gnrl_dffl__parameterized10                            |    87|
|189   |                          \dp_gt0.vec_0_dfflrs                                                      |sirv_gnrl_dfflrs_1456                                      |     2|
|190   |                          \dp_gt0.vec_31_dfflr                                                      |sirv_gnrl_dfflr__parameterized0_1457                       |    18|
|191   |                      u_sirv_1cyc_sram_ctrl                                                         |sirv_1cyc_sram_ctrl__parameterized0                        |     4|
|192   |                        u_e1_stage                                                                  |sirv_gnrl_pipe_stage_1454                                  |     4|
|193   |                          \dp_gt_0.vld_dfflr                                                        |sirv_gnrl_dfflr__parameterized0_1455                       |     4|
|194   |                  u_e203_irq_sync                                                                   |e203_irq_sync                                              |    11|
|195   |                    \master_gen.u_dbg_irq_sync                                                      |sirv_gnrl_sync_1442                                        |     3|
|196   |                      \sync_gen[0].i_is_0.sync_dffr                                                 |sirv_gnrl_dffr_1452                                        |     1|
|197   |                      \sync_gen[1].i_is_not_0.sync_dffr                                             |sirv_gnrl_dffr_1453                                        |     2|
|198   |                    \master_gen.u_ext_irq_sync                                                      |sirv_gnrl_sync_1443                                        |     3|
|199   |                      \sync_gen[0].i_is_0.sync_dffr                                                 |sirv_gnrl_dffr_1450                                        |     1|
|200   |                      \sync_gen[1].i_is_not_0.sync_dffr                                             |sirv_gnrl_dffr_1451                                        |     2|
|201   |                    \master_gen.u_sft_irq_sync                                                      |sirv_gnrl_sync_1444                                        |     2|
|202   |                      \sync_gen[0].i_is_0.sync_dffr                                                 |sirv_gnrl_dffr_1448                                        |     1|
|203   |                      \sync_gen[1].i_is_not_0.sync_dffr                                             |sirv_gnrl_dffr_1449                                        |     1|
|204   |                    \master_gen.u_tmr_irq_sync                                                      |sirv_gnrl_sync_1445                                        |     3|
|205   |                      \sync_gen[0].i_is_0.sync_dffr                                                 |sirv_gnrl_dffr_1446                                        |     1|
|206   |                      \sync_gen[1].i_is_not_0.sync_dffr                                             |sirv_gnrl_dffr_1447                                        |     2|
|207   |                  u_e203_itcm_ctrl                                                                  |e203_itcm_ctrl                                             |   128|
|208   |                    ifu_holdup_dffl                                                                 |sirv_gnrl_dfflr__parameterized0_1433                       |     1|
|209   |                    u_itcm_icb_arbt                                                                 |sirv_gnrl_icb_arbt__parameterized1                         |     2|
|210   |                      \arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo                                |sirv_gnrl_pipe_stage_1440                                  |     2|
|211   |                        \dp_gt_0.vld_dfflr                                                          |sirv_gnrl_dfflr__parameterized0_1441                       |     2|
|212   |                    u_itcm_icb_lsu2itcm_n2w                                                         |sirv_gnrl_icb_n2w                                          |     2|
|213   |                      \fifo_dp_1.u_sirv_gnrl_n2w_fifo                                               |sirv_gnrl_pipe_stage                                       |     2|
|214   |                        \dp_gt_0.dat_dfflr                                                          |sirv_gnrl_dffl__parameterized4_1438                        |     1|
|215   |                        \dp_gt_0.vld_dfflr                                                          |sirv_gnrl_dfflr__parameterized0_1439                       |     1|
|216   |                    u_sram_icb_ctrl                                                                 |sirv_sram_icb_ctrl                                         |   123|
|217   |                      u_byp_icb_cmd_buf                                                             |sirv_gnrl_bypbuf__parameterized0                           |   113|
|218   |                        u_bypbuf_fifo                                                               |sirv_gnrl_fifo__parameterized3                             |   113|
|219   |                          \dp_gt0.fifo_rf[0].fifo_rf_dffl                                           |sirv_gnrl_dffl__parameterized9                             |   109|
|220   |                          \dp_gt0.vec_0_dfflrs                                                      |sirv_gnrl_dfflrs_1436                                      |     2|
|221   |                          \dp_gt0.vec_31_dfflr                                                      |sirv_gnrl_dfflr__parameterized0_1437                       |     2|
|222   |                      u_sirv_1cyc_sram_ctrl                                                         |sirv_1cyc_sram_ctrl                                        |    10|
|223   |                        u_e1_stage                                                                  |sirv_gnrl_pipe_stage__parameterized3                       |    10|
|224   |                          \dp_gt_0.dat_dfflr                                                        |sirv_gnrl_dffl__parameterized0_1434                        |     7|
|225   |                          \dp_gt_0.vld_dfflr                                                        |sirv_gnrl_dfflr__parameterized0_1435                       |     3|
|226   |                  u_e203_nice_core                                                                  |e203_subsys_nice_core                                      |   640|
|227   |                    \gen_rowbuf[0].rowbuf_dfflr                                                     |sirv_gnrl_dfflr__parameterized1_1419                       |    32|
|228   |                    \gen_rowbuf[1].rowbuf_dfflr                                                     |sirv_gnrl_dfflr__parameterized1_1420                       |    32|
|229   |                    \gen_rowbuf[2].rowbuf_dfflr                                                     |sirv_gnrl_dfflr__parameterized1_1421                       |    32|
|230   |                    \gen_rowbuf[3].rowbuf_dfflr                                                     |sirv_gnrl_dfflr__parameterized1_1422                       |    32|
|231   |                    lbuf_cnt_dfflr                                                                  |sirv_gnrl_dfflr__parameterized2_1423                       |     7|
|232   |                    maddr_acc_dfflr                                                                 |sirv_gnrl_dfflr__parameterized1_1424                       |    32|
|233   |                    rcv_data_buf_dfflr                                                              |sirv_gnrl_dfflr__parameterized1_1425                       |   124|
|234   |                    rcv_data_buf_valid_dfflr                                                        |sirv_gnrl_dfflr__parameterized0_1426                       |     1|
|235   |                    rowbuf_cnt_d_dfflr                                                              |sirv_gnrl_dfflr__parameterized2_1427                       |    76|
|236   |                    rowbuf_cnt_dfflr                                                                |sirv_gnrl_dfflr__parameterized2_1428                       |     2|
|237   |                    rowsum_acc_dfflr                                                                |sirv_gnrl_dfflr__parameterized1_1429                       |    33|
|238   |                    sbuf_cmd_cnt_dfflr                                                              |sirv_gnrl_dfflr__parameterized2_1430                       |    38|
|239   |                    sbuf_cnt_dfflr                                                                  |sirv_gnrl_dfflr__parameterized2_1431                       |     6|
|240   |                    state_dfflr                                                                     |sirv_gnrl_dfflr__parameterized2_1432                       |   177|
|241   |                  u_e203_reset_ctrl                                                                 |e203_reset_ctrl                                            |     3|
|242   |                u_e203_srams                                                                        |e203_srams                                                 |    40|
|243   |                  u_e203_dtcm_ram                                                                   |e203_dtcm_ram                                              |    16|
|244   |                    u_e203_dtcm_gnrl_ram                                                            |sirv_gnrl_ram__parameterized0                              |    16|
|245   |                      u_sirv_sim_ram                                                                |sirv_sim_ram__parameterized0                               |    16|
|246   |                  u_e203_itcm_ram                                                                   |e203_itcm_ram                                              |    24|
|247   |                    u_e203_itcm_gnrl_ram                                                            |sirv_gnrl_ram                                              |    24|
|248   |                      u_sirv_sim_ram                                                                |sirv_sim_ram                                               |    24|
|249   |              u_e203_subsys_clint                                                                   |e203_subsys_clint                                          |   221|
|250   |                u_aon_rtctoggle_sync                                                                |sirv_gnrl_sync_1415                                        |     3|
|251   |                  \sync_gen[0].i_is_0.sync_dffr                                                     |sirv_gnrl_dffr_1417                                        |     1|
|252   |                  \sync_gen[1].i_is_not_0.sync_dffr                                                 |sirv_gnrl_dffr_1418                                        |     2|
|253   |                u_sirv_clint_top                                                                    |sirv_clint_top                                             |   218|
|254   |                  io_rtcToggle_dffr                                                                 |sirv_gnrl_dffr_1416                                        |     1|
|255   |                  u_sirv_clint                                                                      |sirv_clint                                                 |   217|
|256   |              u_e203_subsys_mems                                                                    |e203_subsys_mems                                           |  1100|
|257   |                u_expl_axi_icb2axi                                                                  |sirv_gnrl_icb2axi__parameterized0                          |   504|
|258   |                  u_sirv_gnrl_axi_buffer                                                            |sirv_gnrl_axi_buffer_1362                                  |   472|
|259   |                    o_axi_ar_fifo                                                                   |sirv_gnrl_fifo__parameterized9_1372                        |   108|
|260   |                      \dp_gt0.dp_gt1.rptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1407                       |     2|
|261   |                      \dp_gt0.dp_gt1.wptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1408                       |     3|
|262   |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized12_1409                       |    29|
|263   |                      \dp_gt0.fifo_rf[1].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized12_1410                       |    29|
|264   |                      \dp_gt0.rptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1411                                      |     2|
|265   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1412                                      |     1|
|266   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1413                       |     9|
|267   |                      \dp_gt0.wptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1414                                      |     3|
|268   |                    o_axi_aw_fifo                                                                   |sirv_gnrl_fifo__parameterized9_1373                        |   103|
|269   |                      \dp_gt0.dp_gt1.rptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1400                       |     2|
|270   |                      \dp_gt0.dp_gt1.wptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1401                       |     2|
|271   |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized12                            |    29|
|272   |                      \dp_gt0.fifo_rf[1].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized12_1402                       |    29|
|273   |                      \dp_gt0.rptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1403                                      |     2|
|274   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1404                                      |     1|
|275   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1405                       |     5|
|276   |                      \dp_gt0.wptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1406                                      |     3|
|277   |                    o_axi_bresp_fifo                                                                |sirv_gnrl_fifo__parameterized11_1374                       |    21|
|278   |                      \dp_gt0.dp_gt1.rptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1392                       |     2|
|279   |                      \dp_gt0.dp_gt1.wptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1393                       |     3|
|280   |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized0_1394                        |     1|
|281   |                      \dp_gt0.fifo_rf[1].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized0_1395                        |     2|
|282   |                      \dp_gt0.rptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1396                                      |     2|
|283   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1397                                      |     1|
|284   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1398                       |     7|
|285   |                      \dp_gt0.wptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1399                                      |     3|
|286   |                    o_axi_rdata_fifo                                                                |sirv_gnrl_fifo__parameterized6_1375                        |   116|
|287   |                      \dp_gt0.dp_gt1.rptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1384                       |     2|
|288   |                      \dp_gt0.dp_gt1.wptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1385                       |     3|
|289   |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized7_1386                        |    33|
|290   |                      \dp_gt0.fifo_rf[1].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized7_1387                        |    34|
|291   |                      \dp_gt0.rptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1388                                      |    34|
|292   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1389                                      |     1|
|293   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1390                       |     6|
|294   |                      \dp_gt0.wptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1391                                      |     3|
|295   |                    o_axi_wdata_fifo                                                                |sirv_gnrl_fifo__parameterized10_1376                       |   124|
|296   |                      \dp_gt0.dp_gt1.rptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1377                       |     2|
|297   |                      \dp_gt0.dp_gt1.wptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1378                       |     2|
|298   |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized13                            |    36|
|299   |                      \dp_gt0.fifo_rf[1].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized13_1379                       |    36|
|300   |                      \dp_gt0.rptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1380                                      |     2|
|301   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1381                                      |     1|
|302   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1382                       |     5|
|303   |                      \dp_gt0.wptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1383                                      |     3|
|304   |                  u_sirv_gnrl_rw_fifo                                                               |sirv_gnrl_fifo__parameterized12                            |    32|
|305   |                    \dp_gt0.dp_gt1.rptr_vec_31_dfflr                                                |sirv_gnrl_dfflr__parameterized5_1363                       |     7|
|306   |                    \dp_gt0.dp_gt1.wptr_vec_31_dfflr                                                |sirv_gnrl_dfflr__parameterized5_1364                       |     8|
|307   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized4_1365                        |     1|
|308   |                    \dp_gt0.fifo_rf[1].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized4_1366                        |     1|
|309   |                    \dp_gt0.fifo_rf[2].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized4_1367                        |     1|
|310   |                    \dp_gt0.fifo_rf[3].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized4_1368                        |     1|
|311   |                    \dp_gt0.rptr_vec_0_dfflrs                                                       |sirv_gnrl_dfflrs_1369                                      |     2|
|312   |                    \dp_gt0.vec_0_dfflrs                                                            |sirv_gnrl_dfflrs_1370                                      |     2|
|313   |                    \dp_gt0.vec_31_dfflr                                                            |sirv_gnrl_dfflr__parameterized6                            |     6|
|314   |                    \dp_gt0.wptr_vec_0_dfflrs                                                       |sirv_gnrl_dfflrs_1371                                      |     3|
|315   |                u_sirv_mem_fab                                                                      |sirv_icb1to8_bus                                           |   594|
|316   |                  u_i_icb_splt                                                                      |sirv_gnrl_icb_splt__parameterized1                         |    51|
|317   |                    \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo                             |sirv_gnrl_pipe_stage__parameterized6                       |    51|
|318   |                      \dp_gt_0.dat_dfflr                                                            |sirv_gnrl_dffl__parameterized14                            |    38|
|319   |                      \dp_gt_0.vld_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1361                       |    13|
|320   |                  u_sirv_gnrl_icb_buffer                                                            |sirv_gnrl_icb_buffer__parameterized0_1342                  |   543|
|321   |                    u_sirv_gnrl_cmd_fifo                                                            |sirv_gnrl_fifo__parameterized5_1343                        |   420|
|322   |                      \dp_gt0.dp_gt1.rptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1353                       |    33|
|323   |                      \dp_gt0.dp_gt1.wptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1354                       |     3|
|324   |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized6_1355                        |    92|
|325   |                      \dp_gt0.fifo_rf[1].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized6_1356                        |   117|
|326   |                      \dp_gt0.rptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1357                                      |   163|
|327   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1358                                      |     1|
|328   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1359                       |     8|
|329   |                      \dp_gt0.wptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1360                                      |     3|
|330   |                    u_sirv_gnrl_rsp_fifo                                                            |sirv_gnrl_fifo__parameterized6_1344                        |   123|
|331   |                      \dp_gt0.dp_gt1.rptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1345                       |    34|
|332   |                      \dp_gt0.dp_gt1.wptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1346                       |     1|
|333   |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized7_1347                        |    34|
|334   |                      \dp_gt0.fifo_rf[1].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized7_1348                        |    33|
|335   |                      \dp_gt0.rptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1349                                      |     2|
|336   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1350                                      |     1|
|337   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1351                       |    17|
|338   |                      \dp_gt0.wptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1352                                      |     1|
|339   |                u_sirv_mrom_top                                                                     |sirv_mrom_top                                              |     2|
|340   |                  u_sirv_mrom                                                                       |sirv_mrom                                                  |     2|
|341   |              u_e203_subsys_perips                                                                  |e203_subsys_perips                                         | 13572|
|342   |                u_sirv_hclkgen_regs                                                                 |sirv_hclkgen_regs                                          |    26|
|343   |                  hfxoscen_dfflrs                                                                   |sirv_gnrl_dfflrs_1222                                      |     1|
|344   |                  pll_ASLEEP_dfflrs                                                                 |sirv_gnrl_dfflr__parameterized0_1223                       |     1|
|345   |                  pll_M_0_dfflr                                                                     |sirv_gnrl_dfflr__parameterized0_1224                       |     1|
|346   |                  pll_M_1_dfflr                                                                     |sirv_gnrl_dfflrs_1225                                      |     1|
|347   |                  pll_M_2_dfflr                                                                     |sirv_gnrl_dfflr__parameterized0_1226                       |     1|
|348   |                  pll_M_3_dfflr                                                                     |sirv_gnrl_dfflr__parameterized0_1227                       |     1|
|349   |                  pll_M_4_dfflr                                                                     |sirv_gnrl_dfflrs_1228                                      |     1|
|350   |                  pll_M_5_dfflr                                                                     |sirv_gnrl_dfflrs_1229                                      |     1|
|351   |                  pll_M_6_dfflr                                                                     |sirv_gnrl_dfflr__parameterized0_1230                       |     1|
|352   |                  pll_M_7_dfflr                                                                     |sirv_gnrl_dfflr__parameterized0_1231                       |     1|
|353   |                  pll_N_0_dfflr                                                                     |sirv_gnrl_dfflr__parameterized0_1232                       |     1|
|354   |                  pll_N_1_dfflr                                                                     |sirv_gnrl_dfflrs_1233                                      |     1|
|355   |                  pll_N_42_dfflr                                                                    |sirv_gnrl_dfflr__parameterized5_1234                       |     3|
|356   |                  pll_OD_0_dfflr                                                                    |sirv_gnrl_dfflr__parameterized0_1235                       |     1|
|357   |                  pll_OD_1_dfflrs                                                                   |sirv_gnrl_dfflrs_1236                                      |     1|
|358   |                  pll_RESET_dfflrs                                                                  |sirv_gnrl_dfflr__parameterized0_1237                       |     1|
|359   |                  pllbypass_dfflrs                                                                  |sirv_gnrl_dfflrs_1238                                      |     1|
|360   |                  plloutdiv_dfflr                                                                   |sirv_gnrl_dfflr                                            |     6|
|361   |                  plloutdivby1_dfflrs                                                               |sirv_gnrl_dfflrs_1239                                      |     1|
|362   |                u_aon_icb_cdc_rx                                                                    |sirv_gnrl_cdc_rx                                           |    40|
|363   |                  buf_dat_dfflr                                                                     |sirv_gnrl_dfflr__parameterized8                            |    32|
|364   |                  buf_vld_dfflr                                                                     |sirv_gnrl_dfflr__parameterized0_1336                       |     2|
|365   |                  i_rdy_dfflr                                                                       |sirv_gnrl_dfflr__parameterized0_1337                       |     1|
|366   |                  i_vld_sync_dffr                                                                   |sirv_gnrl_dffr_1338                                        |     1|
|367   |                  u_i_vld_sync                                                                      |sirv_gnrl_sync_1339                                        |     3|
|368   |                    \sync_gen[0].i_is_0.sync_dffr                                                   |sirv_gnrl_dffr_1340                                        |     1|
|369   |                    \sync_gen[1].i_is_not_0.sync_dffr                                               |sirv_gnrl_dffr_1341                                        |     2|
|370   |                u_aon_icb_cdc_tx                                                                    |sirv_gnrl_cdc_tx                                           |    57|
|371   |                  buf_nrdy_dfflr                                                                    |sirv_gnrl_dfflr__parameterized0_1329                       |     4|
|372   |                  dat_dfflr                                                                         |sirv_gnrl_dfflr__parameterized7_1330                       |    48|
|373   |                  o_rdy_sync_dffr                                                                   |sirv_gnrl_dffr_1331                                        |     1|
|374   |                  u_o_rdy_sync                                                                      |sirv_gnrl_sync_1332                                        |     3|
|375   |                    \sync_gen[0].i_is_0.sync_dffr                                                   |sirv_gnrl_dffr_1334                                        |     1|
|376   |                    \sync_gen[1].i_is_not_0.sync_dffr                                               |sirv_gnrl_dffr_1335                                        |     2|
|377   |                  vld_dfflr                                                                         |sirv_gnrl_dfflr__parameterized0_1333                       |     1|
|378   |                u_expl_axi_icb2axi                                                                  |sirv_gnrl_icb2axi                                          |    44|
|379   |                  u_sirv_gnrl_axi_buffer                                                            |sirv_gnrl_axi_buffer                                       |    41|
|380   |                    o_axi_ar_fifo                                                                   |sirv_gnrl_fifo__parameterized9                             |     6|
|381   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1327                                      |     1|
|382   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1328                       |     5|
|383   |                    o_axi_aw_fifo                                                                   |sirv_gnrl_fifo__parameterized9_1317                        |     8|
|384   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1325                                      |     1|
|385   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1326                       |     7|
|386   |                    o_axi_bresp_fifo                                                                |sirv_gnrl_fifo__parameterized11                            |     7|
|387   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1323                                      |     1|
|388   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1324                       |     6|
|389   |                    o_axi_rdata_fifo                                                                |sirv_gnrl_fifo__parameterized6_1318                        |     8|
|390   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1321                                      |     1|
|391   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1322                       |     7|
|392   |                    o_axi_wdata_fifo                                                                |sirv_gnrl_fifo__parameterized10                            |    12|
|393   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1319                                      |     1|
|394   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1320                       |    11|
|395   |                  u_sirv_gnrl_rw_fifo                                                               |sirv_gnrl_fifo__parameterized8                             |     3|
|396   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized4                             |     1|
|397   |                    \dp_gt0.vec_0_dfflrs                                                            |sirv_gnrl_dfflrs_1315                                      |     1|
|398   |                    \dp_gt0.vec_31_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1316                       |     1|
|399   |                u_gpioA_apb_icb2apb                                                                 |sirv_gnrl_icb2apb                                          |    43|
|400   |                  apb_enable_dfflr                                                                  |sirv_gnrl_dfflr__parameterized0_1310                       |     3|
|401   |                  u_rsp_fifo                                                                        |sirv_gnrl_fifo__parameterized7_1311                        |    40|
|402   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized2_1312                        |    36|
|403   |                    \dp_gt0.vec_0_dfflrs                                                            |sirv_gnrl_dfflrs_1313                                      |     2|
|404   |                    \dp_gt0.vec_31_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1314                       |     2|
|405   |                u_gpioB_apb_icb2apb                                                                 |sirv_gnrl_icb2apb_1169                                     |    41|
|406   |                  apb_enable_dfflr                                                                  |sirv_gnrl_dfflr__parameterized0_1305                       |     3|
|407   |                  u_rsp_fifo                                                                        |sirv_gnrl_fifo__parameterized7_1306                        |    38|
|408   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized2_1307                        |    34|
|409   |                    \dp_gt0.vec_0_dfflrs                                                            |sirv_gnrl_dfflrs_1308                                      |     2|
|410   |                    \dp_gt0.vec_31_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1309                       |     2|
|411   |                u_i2c0_apb_icb2apb                                                                  |sirv_gnrl_icb2apb_1170                                     |    22|
|412   |                  apb_enable_dfflr                                                                  |sirv_gnrl_dfflr__parameterized0_1300                       |     2|
|413   |                  u_rsp_fifo                                                                        |sirv_gnrl_fifo__parameterized7_1301                        |    20|
|414   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized2_1302                        |    16|
|415   |                    \dp_gt0.vec_0_dfflrs                                                            |sirv_gnrl_dfflrs_1303                                      |     2|
|416   |                    \dp_gt0.vec_31_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1304                       |     2|
|417   |                u_i2c1_apb_icb2apb                                                                  |sirv_gnrl_icb2apb_1171                                     |    23|
|418   |                  apb_enable_dfflr                                                                  |sirv_gnrl_dfflr__parameterized0_1295                       |     3|
|419   |                  u_rsp_fifo                                                                        |sirv_gnrl_fifo__parameterized7_1296                        |    20|
|420   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized2_1297                        |    16|
|421   |                    \dp_gt0.vec_0_dfflrs                                                            |sirv_gnrl_dfflrs_1298                                      |     2|
|422   |                    \dp_gt0.vec_31_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1299                       |     2|
|423   |                u_perips_apb_gpioA                                                                  |apb_gpio                                                   |   880|
|424   |                u_perips_apb_gpioB                                                                  |apb_gpio_1172                                              |   824|
|425   |                u_perips_apb_i2c0                                                                   |apb_i2c                                                    |   286|
|426   |                  byte_controller                                                                   |i2c_master_byte_ctrl_1293                                  |   238|
|427   |                    bit_controller                                                                  |i2c_master_bit_ctrl_1294                                   |   191|
|428   |                u_perips_apb_i2c1                                                                   |apb_i2c_1173                                               |   283|
|429   |                  byte_controller                                                                   |i2c_master_byte_ctrl                                       |   237|
|430   |                    bit_controller                                                                  |i2c_master_bit_ctrl                                        |   186|
|431   |                u_perips_apb_pwm                                                                    |apb_adv_timer                                              |  2753|
|432   |                  u_apb_if                                                                          |adv_timer_apb_if                                           |  1126|
|433   |                  u_tim0                                                                            |timer_module                                               |   398|
|434   |                    u_comp_ch0                                                                      |comparator_1285                                            |    37|
|435   |                    u_comp_ch1                                                                      |comparator_1286                                            |    37|
|436   |                    u_comp_ch2                                                                      |comparator_1287                                            |    37|
|437   |                    u_comp_ch3                                                                      |comparator_1288                                            |    44|
|438   |                    u_controller                                                                    |timer_cntrl_1289                                           |     5|
|439   |                    u_counter                                                                       |up_down_counter_1290                                       |   178|
|440   |                    u_in_stage                                                                      |input_stage_1291                                           |    28|
|441   |                    u_prescaler                                                                     |prescaler_1292                                             |    32|
|442   |                  u_tim1                                                                            |timer_module_1263                                          |   398|
|443   |                    u_comp_ch0                                                                      |comparator_1277                                            |    37|
|444   |                    u_comp_ch1                                                                      |comparator_1278                                            |    37|
|445   |                    u_comp_ch2                                                                      |comparator_1279                                            |    37|
|446   |                    u_comp_ch3                                                                      |comparator_1280                                            |    44|
|447   |                    u_controller                                                                    |timer_cntrl_1281                                           |     5|
|448   |                    u_counter                                                                       |up_down_counter_1282                                       |   178|
|449   |                    u_in_stage                                                                      |input_stage_1283                                           |    28|
|450   |                    u_prescaler                                                                     |prescaler_1284                                             |    32|
|451   |                  u_tim2                                                                            |timer_module_1264                                          |   398|
|452   |                    u_comp_ch0                                                                      |comparator_1269                                            |    37|
|453   |                    u_comp_ch1                                                                      |comparator_1270                                            |    37|
|454   |                    u_comp_ch2                                                                      |comparator_1271                                            |    37|
|455   |                    u_comp_ch3                                                                      |comparator_1272                                            |    44|
|456   |                    u_controller                                                                    |timer_cntrl_1273                                           |     5|
|457   |                    u_counter                                                                       |up_down_counter_1274                                       |   178|
|458   |                    u_in_stage                                                                      |input_stage_1275                                           |    28|
|459   |                    u_prescaler                                                                     |prescaler_1276                                             |    32|
|460   |                  u_tim3                                                                            |timer_module_1265                                          |   421|
|461   |                    u_comp_ch0                                                                      |comparator                                                 |    37|
|462   |                    u_comp_ch1                                                                      |comparator_1266                                            |    37|
|463   |                    u_comp_ch2                                                                      |comparator_1267                                            |    37|
|464   |                    u_comp_ch3                                                                      |comparator_1268                                            |    44|
|465   |                    u_controller                                                                    |timer_cntrl                                                |     5|
|466   |                    u_counter                                                                       |up_down_counter                                            |   194|
|467   |                    u_in_stage                                                                      |input_stage                                                |    35|
|468   |                    u_prescaler                                                                     |prescaler                                                  |    32|
|469   |                u_perips_apb_spi1                                                                   |apb_spi_master                                             |  1789|
|470   |                  u_axiregs                                                                         |spi_master_apb_if_1256                                     |   347|
|471   |                  u_rxfifo                                                                          |spi_master_fifo_1257                                       |   475|
|472   |                  u_spictrl                                                                         |spi_master_controller_1258                                 |   509|
|473   |                    u_clkgen                                                                        |spi_master_clkgen_1260                                     |   175|
|474   |                    u_rxreg                                                                         |spi_master_rx_1261                                         |   181|
|475   |                    u_txreg                                                                         |spi_master_tx_1262                                         |   133|
|476   |                  u_txfifo                                                                          |spi_master_fifo_1259                                       |   458|
|477   |                u_perips_apb_spi2                                                                   |apb_spi_master_1174                                        |  1789|
|478   |                  u_axiregs                                                                         |spi_master_apb_if                                          |   347|
|479   |                  u_rxfifo                                                                          |spi_master_fifo                                            |   475|
|480   |                  u_spictrl                                                                         |spi_master_controller                                      |   509|
|481   |                    u_clkgen                                                                        |spi_master_clkgen                                          |   175|
|482   |                    u_rxreg                                                                         |spi_master_rx                                              |   181|
|483   |                    u_txreg                                                                         |spi_master_tx                                              |   133|
|484   |                  u_txfifo                                                                          |spi_master_fifo_1255                                       |   458|
|485   |                u_perips_apb_uart0                                                                  |apb_uart_sv                                                |   725|
|486   |                  uart_interrupt_i                                                                  |uart_interrupt_1250                                        |     4|
|487   |                  uart_rx_fifo_i                                                                    |io_generic_fifo_1251                                       |   269|
|488   |                  uart_rx_i                                                                         |uart_rx_1252                                               |    94|
|489   |                  uart_tx_fifo_i                                                                    |io_generic_fifo__parameterized0_1253                       |   224|
|490   |                  uart_tx_i                                                                         |uart_tx_1254                                               |    85|
|491   |                u_perips_apb_uart1                                                                  |apb_uart_sv_1175                                           |   725|
|492   |                  uart_interrupt_i                                                                  |uart_interrupt_1245                                        |     4|
|493   |                  uart_rx_fifo_i                                                                    |io_generic_fifo_1246                                       |   267|
|494   |                  uart_rx_i                                                                         |uart_rx_1247                                               |    94|
|495   |                  uart_tx_fifo_i                                                                    |io_generic_fifo__parameterized0_1248                       |   223|
|496   |                  uart_tx_i                                                                         |uart_tx_1249                                               |    85|
|497   |                u_perips_apb_uart2                                                                  |apb_uart_sv_1176                                           |   725|
|498   |                  uart_interrupt_i                                                                  |uart_interrupt                                             |     4|
|499   |                  uart_rx_fifo_i                                                                    |io_generic_fifo                                            |   269|
|500   |                  uart_rx_i                                                                         |uart_rx                                                    |    94|
|501   |                  uart_tx_fifo_i                                                                    |io_generic_fifo__parameterized0                            |   224|
|502   |                  uart_tx_i                                                                         |uart_tx                                                    |    85|
|503   |                u_pwm_apb_icb2apb                                                                   |sirv_gnrl_icb2apb_1177                                     |    39|
|504   |                  apb_enable_dfflr                                                                  |sirv_gnrl_dfflr__parameterized0_1240                       |     3|
|505   |                  u_rsp_fifo                                                                        |sirv_gnrl_fifo__parameterized7_1241                        |    36|
|506   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized2_1242                        |    32|
|507   |                    \dp_gt0.vec_0_dfflrs                                                            |sirv_gnrl_dfflrs_1243                                      |     2|
|508   |                    \dp_gt0.vec_31_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1244                       |     2|
|509   |                u_sirv_ppi_fab                                                                      |sirv_icb1to16_bus                                          |  1636|
|510   |                  u_buf_icb_splt                                                                    |sirv_gnrl_icb_splt__parameterized0                         |   190|
|511   |                    \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo                             |sirv_gnrl_pipe_stage__parameterized5                       |   190|
|512   |                      \dp_gt_0.dat_dfflr                                                            |sirv_gnrl_dffl__parameterized11                            |   168|
|513   |                      \dp_gt_0.vld_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1221                       |    22|
|514   |                  u_sirv_gnrl_icb_buffer                                                            |sirv_gnrl_icb_buffer__parameterized0                       |  1446|
|515   |                    u_sirv_gnrl_cmd_fifo                                                            |sirv_gnrl_fifo__parameterized5                             |  1329|
|516   |                      \dp_gt0.dp_gt1.rptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1214                       |    11|
|517   |                      \dp_gt0.dp_gt1.wptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1215                       |     3|
|518   |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized6                             |   448|
|519   |                      \dp_gt0.fifo_rf[1].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized6_1216                        |   629|
|520   |                      \dp_gt0.rptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1217                                      |   227|
|521   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1218                                      |     1|
|522   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2_1219                       |     7|
|523   |                      \dp_gt0.wptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1220                                      |     3|
|524   |                    u_sirv_gnrl_rsp_fifo                                                            |sirv_gnrl_fifo__parameterized6                             |   117|
|525   |                      \dp_gt0.dp_gt1.rptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1208                       |     2|
|526   |                      \dp_gt0.dp_gt1.wptr_vec_31_dfflr                                              |sirv_gnrl_dfflr__parameterized0_1209                       |     3|
|527   |                      \dp_gt0.fifo_rf[0].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized7                             |    33|
|528   |                      \dp_gt0.fifo_rf[1].fifo_rf_dffl                                               |sirv_gnrl_dffl__parameterized7_1210                        |    33|
|529   |                      \dp_gt0.rptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1211                                      |     2|
|530   |                      \dp_gt0.vec_0_dfflrs                                                          |sirv_gnrl_dfflrs_1212                                      |     1|
|531   |                      \dp_gt0.vec_31_dfflr                                                          |sirv_gnrl_dfflr__parameterized2                            |     7|
|532   |                      \dp_gt0.wptr_vec_0_dfflrs                                                     |sirv_gnrl_dfflrs_1213                                      |     3|
|533   |                u_sirv_qspi0_top                                                                    |sirv_flash_qspi_top                                        |   696|
|534   |                  qspi_TLFragmenter_1                                                               |sirv_tlfragmenter_qspi_1                                   |    77|
|535   |                    u_repeater                                                                      |sirv_repeater_6                                            |    63|
|536   |                  qspi_TLWidthWidget                                                                |sirv_tlwidthwidget_qspi                                    |    35|
|537   |                  u_sirv_flash_qspi                                                                 |sirv_flash_qspi                                            |   584|
|538   |                    arb                                                                             |sirv_qspi_arbiter                                          |    17|
|539   |                    fifo                                                                            |sirv_qspi_fifo                                             |    53|
|540   |                      rxq                                                                           |sirv_queue_1                                               |    24|
|541   |                      txq                                                                           |sirv_queue_1_1207                                          |    25|
|542   |                    flash                                                                           |sirv_qspi_flashmap                                         |   107|
|543   |                    mac                                                                             |sirv_qspi_media                                            |   261|
|544   |                      phy                                                                           |sirv_qspi_physical                                         |   244|
|545   |                u_spi1_apb_icb2apb                                                                  |sirv_gnrl_icb2apb_1178                                     |    40|
|546   |                  apb_enable_dfflr                                                                  |sirv_gnrl_dfflr__parameterized0_1202                       |     3|
|547   |                  u_rsp_fifo                                                                        |sirv_gnrl_fifo__parameterized7_1203                        |    37|
|548   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized2_1204                        |    33|
|549   |                    \dp_gt0.vec_0_dfflrs                                                            |sirv_gnrl_dfflrs_1205                                      |     2|
|550   |                    \dp_gt0.vec_31_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1206                       |     2|
|551   |                u_spi2_apb_icb2apb                                                                  |sirv_gnrl_icb2apb_1179                                     |    39|
|552   |                  apb_enable_dfflr                                                                  |sirv_gnrl_dfflr__parameterized0_1197                       |     3|
|553   |                  u_rsp_fifo                                                                        |sirv_gnrl_fifo__parameterized7_1198                        |    36|
|554   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized2_1199                        |    32|
|555   |                    \dp_gt0.vec_0_dfflrs                                                            |sirv_gnrl_dfflrs_1200                                      |     2|
|556   |                    \dp_gt0.vec_31_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1201                       |     2|
|557   |                u_uart0_apb_icb2apb                                                                 |sirv_gnrl_icb2apb_1180                                     |    15|
|558   |                  apb_enable_dfflr                                                                  |sirv_gnrl_dfflr__parameterized0_1192                       |     2|
|559   |                  u_rsp_fifo                                                                        |sirv_gnrl_fifo__parameterized7_1193                        |    13|
|560   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized2_1194                        |     8|
|561   |                    \dp_gt0.vec_0_dfflrs                                                            |sirv_gnrl_dfflrs_1195                                      |     2|
|562   |                    \dp_gt0.vec_31_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1196                       |     3|
|563   |                u_uart1_apb_icb2apb                                                                 |sirv_gnrl_icb2apb_1181                                     |    15|
|564   |                  apb_enable_dfflr                                                                  |sirv_gnrl_dfflr__parameterized0_1187                       |     3|
|565   |                  u_rsp_fifo                                                                        |sirv_gnrl_fifo__parameterized7_1188                        |    12|
|566   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized2_1189                        |     8|
|567   |                    \dp_gt0.vec_0_dfflrs                                                            |sirv_gnrl_dfflrs_1190                                      |     2|
|568   |                    \dp_gt0.vec_31_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1191                       |     2|
|569   |                u_uart2_apb_icb2apb                                                                 |sirv_gnrl_icb2apb_1182                                     |    15|
|570   |                  apb_enable_dfflr                                                                  |sirv_gnrl_dfflr__parameterized0_1183                       |     2|
|571   |                  u_rsp_fifo                                                                        |sirv_gnrl_fifo__parameterized7                             |    13|
|572   |                    \dp_gt0.fifo_rf[0].fifo_rf_dffl                                                 |sirv_gnrl_dffl__parameterized2_1184                        |     8|
|573   |                    \dp_gt0.vec_0_dfflrs                                                            |sirv_gnrl_dfflrs_1185                                      |     2|
|574   |                    \dp_gt0.vec_31_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1186                       |     3|
|575   |              u_e203_subsys_plic                                                                    |e203_subsys_plic                                           |   393|
|576   |                u_rtc_irq_sync                                                                      |sirv_gnrl_sync_1112                                        |     2|
|577   |                  \sync_gen[0].i_is_0.sync_dffr                                                     |sirv_gnrl_dffr_1167                                        |     1|
|578   |                  \sync_gen[1].i_is_not_0.sync_dffr                                                 |sirv_gnrl_dffr_1168                                        |     1|
|579   |                u_sirv_plic_top                                                                     |sirv_plic_top                                              |   389|
|580   |                  u_sirv_plic_man                                                                   |sirv_plic_man                                              |   389|
|581   |                    \enab_r_i[0].irq_enab_dfflr                                                     |sirv_gnrl_dfflr__parameterized1_1116                       |   155|
|582   |                    \flop_i_irq.plic_irq_i_dffr                                                     |sirv_gnrl_dffr__parameterized0                             |    16|
|583   |                    \flop_icb_rsp.u_buf_icb_rsp_buf                                                 |sirv_gnrl_pipe_stage__parameterized4                       |    33|
|584   |                      \dp_gt_0.dat_dfflr                                                            |sirv_gnrl_dffl__parameterized2                             |    32|
|585   |                      \dp_gt_0.vld_dfflr                                                            |sirv_gnrl_dfflr__parameterized0_1166                       |     1|
|586   |                    \flop_o_irq.plic_irq_id_dffr                                                    |sirv_gnrl_dffr__parameterized1                             |     5|
|587   |                    \flop_o_irq.plic_irq_o_dffr                                                     |sirv_gnrl_dffr_1117                                        |     1|
|588   |                    irq_thod_dfflr                                                                  |sirv_gnrl_dfflr__parameterized5_1118                       |     5|
|589   |                    \source_gen[10].irq_pend_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_1119                       |     4|
|590   |                    \source_gen[10].irq_prio_dfflr                                                  |sirv_gnrl_dfflr__parameterized5_1120                       |     5|
|591   |                    \source_gen[10].u_LevelGateway_1_1                                              |sirv_LevelGateway                                          |     1|
|592   |                    \source_gen[11].irq_pend_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_1121                       |     4|
|593   |                    \source_gen[11].irq_prio_dfflr                                                  |sirv_gnrl_dfflr__parameterized5_1122                       |     3|
|594   |                    \source_gen[11].u_LevelGateway_1_1                                              |sirv_LevelGateway_1123                                     |     1|
|595   |                    \source_gen[12].irq_pend_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_1124                       |     4|
|596   |                    \source_gen[12].irq_prio_dfflr                                                  |sirv_gnrl_dfflr__parameterized5_1125                       |     6|
|597   |                    \source_gen[12].u_LevelGateway_1_1                                              |sirv_LevelGateway_1126                                     |     1|
|598   |                    \source_gen[13].irq_pend_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_1127                       |     4|
|599   |                    \source_gen[13].irq_prio_dfflr                                                  |sirv_gnrl_dfflr__parameterized5_1128                       |    13|
|600   |                    \source_gen[13].u_LevelGateway_1_1                                              |sirv_LevelGateway_1129                                     |     1|
|601   |                    \source_gen[14].irq_pend_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_1130                       |     3|
|602   |                    \source_gen[14].irq_prio_dfflr                                                  |sirv_gnrl_dfflr__parameterized5_1131                       |     5|
|603   |                    \source_gen[14].u_LevelGateway_1_1                                              |sirv_LevelGateway_1132                                     |     1|
|604   |                    \source_gen[15].irq_pend_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_1133                       |     4|
|605   |                    \source_gen[15].irq_prio_dfflr                                                  |sirv_gnrl_dfflr__parameterized5_1134                       |     3|
|606   |                    \source_gen[15].u_LevelGateway_1_1                                              |sirv_LevelGateway_1135                                     |     1|
|607   |                    \source_gen[16].irq_pend_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_1136                       |     4|
|608   |                    \source_gen[16].irq_prio_dfflr                                                  |sirv_gnrl_dfflr__parameterized5_1137                       |     3|
|609   |                    \source_gen[16].u_LevelGateway_1_1                                              |sirv_LevelGateway_1138                                     |     1|
|610   |                    \source_gen[1].irq_pend_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_1139                       |     4|
|611   |                    \source_gen[1].irq_prio_dfflr                                                   |sirv_gnrl_dfflr__parameterized5_1140                       |     9|
|612   |                    \source_gen[1].u_LevelGateway_1_1                                               |sirv_LevelGateway_1141                                     |     1|
|613   |                    \source_gen[2].irq_pend_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_1142                       |     4|
|614   |                    \source_gen[2].irq_prio_dfflr                                                   |sirv_gnrl_dfflr__parameterized5_1143                       |     5|
|615   |                    \source_gen[2].u_LevelGateway_1_1                                               |sirv_LevelGateway_1144                                     |     1|
|616   |                    \source_gen[3].irq_pend_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_1145                       |    10|
|617   |                    \source_gen[3].irq_prio_dfflr                                                   |sirv_gnrl_dfflr__parameterized5_1146                       |     3|
|618   |                    \source_gen[3].u_LevelGateway_1_1                                               |sirv_LevelGateway_1147                                     |     1|
|619   |                    \source_gen[4].irq_pend_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_1148                       |     4|
|620   |                    \source_gen[4].irq_prio_dfflr                                                   |sirv_gnrl_dfflr__parameterized5_1149                       |     6|
|621   |                    \source_gen[4].u_LevelGateway_1_1                                               |sirv_LevelGateway_1150                                     |     1|
|622   |                    \source_gen[5].irq_pend_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_1151                       |     5|
|623   |                    \source_gen[5].irq_prio_dfflr                                                   |sirv_gnrl_dfflr__parameterized5_1152                       |     7|
|624   |                    \source_gen[5].u_LevelGateway_1_1                                               |sirv_LevelGateway_1153                                     |     1|
|625   |                    \source_gen[6].irq_pend_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_1154                       |     4|
|626   |                    \source_gen[6].irq_prio_dfflr                                                   |sirv_gnrl_dfflr__parameterized5_1155                       |     5|
|627   |                    \source_gen[6].u_LevelGateway_1_1                                               |sirv_LevelGateway_1156                                     |     1|
|628   |                    \source_gen[7].irq_pend_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_1157                       |     4|
|629   |                    \source_gen[7].irq_prio_dfflr                                                   |sirv_gnrl_dfflr__parameterized5_1158                       |     3|
|630   |                    \source_gen[7].u_LevelGateway_1_1                                               |sirv_LevelGateway_1159                                     |     1|
|631   |                    \source_gen[8].irq_pend_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_1160                       |     4|
|632   |                    \source_gen[8].irq_prio_dfflr                                                   |sirv_gnrl_dfflr__parameterized5_1161                       |     6|
|633   |                    \source_gen[8].u_LevelGateway_1_1                                               |sirv_LevelGateway_1162                                     |     1|
|634   |                    \source_gen[9].irq_pend_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_1163                       |     3|
|635   |                    \source_gen[9].irq_prio_dfflr                                                   |sirv_gnrl_dfflr__parameterized5_1164                       |     7|
|636   |                    \source_gen[9].u_LevelGateway_1_1                                               |sirv_LevelGateway_1165                                     |     1|
|637   |                u_wdg_irq_sync                                                                      |sirv_gnrl_sync_1113                                        |     2|
|638   |                  \sync_gen[0].i_is_0.sync_dffr                                                     |sirv_gnrl_dffr_1114                                        |     1|
|639   |                  \sync_gen[1].i_is_not_0.sync_dffr                                                 |sirv_gnrl_dffr_1115                                        |     1|
|640   |              u_main_ResetCatchAndSync_2_1                                                          |sirv_ResetCatchAndSync_2                                   |    21|
|641   |                reset_n_catch_reg                                                                   |sirv_AsyncResetRegVec_129                                  |    21|
|642   |                  reg_0                                                                             |sirv_AsyncResetReg_1092                                    |     2|
|643   |                  reg_1                                                                             |sirv_AsyncResetReg_1093                                    |     1|
|644   |                  reg_10                                                                            |sirv_AsyncResetReg_1094                                    |     1|
|645   |                  reg_11                                                                            |sirv_AsyncResetReg_1095                                    |     1|
|646   |                  reg_12                                                                            |sirv_AsyncResetReg_1096                                    |     1|
|647   |                  reg_13                                                                            |sirv_AsyncResetReg_1097                                    |     1|
|648   |                  reg_14                                                                            |sirv_AsyncResetReg_1098                                    |     1|
|649   |                  reg_15                                                                            |sirv_AsyncResetReg_1099                                    |     1|
|650   |                  reg_16                                                                            |sirv_AsyncResetReg_1100                                    |     1|
|651   |                  reg_17                                                                            |sirv_AsyncResetReg_1101                                    |     1|
|652   |                  reg_18                                                                            |sirv_AsyncResetReg_1102                                    |     1|
|653   |                  reg_19                                                                            |sirv_AsyncResetReg_1103                                    |     1|
|654   |                  reg_2                                                                             |sirv_AsyncResetReg_1104                                    |     1|
|655   |                  reg_3                                                                             |sirv_AsyncResetReg_1105                                    |     1|
|656   |                  reg_4                                                                             |sirv_AsyncResetReg_1106                                    |     1|
|657   |                  reg_5                                                                             |sirv_AsyncResetReg_1107                                    |     1|
|658   |                  reg_6                                                                             |sirv_AsyncResetReg_1108                                    |     1|
|659   |                  reg_7                                                                             |sirv_AsyncResetReg_1109                                    |     1|
|660   |                  reg_8                                                                             |sirv_AsyncResetReg_1110                                    |     1|
|661   |                  reg_9                                                                             |sirv_AsyncResetReg_1111                                    |     1|
|662   |            u_sirv_aon_top                                                                          |sirv_aon_top                                               |  1894|
|663   |              u_aon_1to2_icb                                                                        |sirv_icb1to2_bus                                           |    12|
|664   |                u_i_icb_splt                                                                        |sirv_gnrl_icb_splt__parameterized2                         |    12|
|665   |                  \splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo                               |sirv_gnrl_pipe_stage__parameterized7                       |    12|
|666   |                    \dp_gt_0.dat_dfflr                                                              |sirv_gnrl_dffl__parameterized0                             |     9|
|667   |                    \dp_gt_0.vld_dfflr                                                              |sirv_gnrl_dfflr__parameterized0_1091                       |     3|
|668   |              u_aon_icb_cdc_rx                                                                      |sirv_gnrl_cdc_rx__parameterized2                           |    63|
|669   |                buf_dat_dfflr                                                                       |sirv_gnrl_dfflr__parameterized7                            |    53|
|670   |                buf_vld_dfflr                                                                       |sirv_gnrl_dfflr__parameterized0_1085                       |     5|
|671   |                i_rdy_dfflr                                                                         |sirv_gnrl_dfflr__parameterized0_1086                       |     2|
|672   |                i_vld_sync_dffr                                                                     |sirv_gnrl_dffr_1087                                        |     1|
|673   |                u_i_vld_sync                                                                        |sirv_gnrl_sync_1088                                        |     2|
|674   |                  \sync_gen[0].i_is_0.sync_dffr                                                     |sirv_gnrl_dffr_1089                                        |     1|
|675   |                  \sync_gen[1].i_is_not_0.sync_dffr                                                 |sirv_gnrl_dffr_1090                                        |     1|
|676   |              u_aon_icb_cdc_tx                                                                      |sirv_gnrl_cdc_tx__parameterized2                           |    42|
|677   |                buf_nrdy_dfflr                                                                      |sirv_gnrl_dfflr__parameterized0_1078                       |     3|
|678   |                dat_dfflr                                                                           |sirv_gnrl_dfflr__parameterized1_1079                       |    32|
|679   |                o_rdy_sync_dffr                                                                     |sirv_gnrl_dffr_1080                                        |     3|
|680   |                u_o_rdy_sync                                                                        |sirv_gnrl_sync_1081                                        |     2|
|681   |                  \sync_gen[0].i_is_0.sync_dffr                                                     |sirv_gnrl_dffr_1083                                        |     1|
|682   |                  \sync_gen[1].i_is_not_0.sync_dffr                                                 |sirv_gnrl_dffr_1084                                        |     1|
|683   |                vld_dfflr                                                                           |sirv_gnrl_dfflr__parameterized0_1082                       |     2|
|684   |              u_aon_lclkgen_regs                                                                    |sirv_aon_lclkgen_regs                                      |     2|
|685   |                lfxoscen_dfflrs                                                                     |sirv_gnrl_dfflrs                                           |     2|
|686   |              u_sirv_aon_wrapper                                                                    |sirv_aon_wrapper                                           |  1775|
|687   |                ResetCatchAndSync_1_1                                                               |sirv_ResetCatchAndSync_1053                                |     4|
|688   |                  reset_n_catch_reg                                                                 |sirv_AsyncResetRegVec_36_1074                              |     4|
|689   |                    reg_0                                                                           |sirv_AsyncResetReg_1075                                    |     2|
|690   |                    reg_1                                                                           |sirv_AsyncResetReg_1076                                    |     1|
|691   |                    reg_2                                                                           |sirv_AsyncResetReg_1077                                    |     1|
|692   |                aonrst_catch                                                                        |sirv_ResetCatchAndSync_1054                                |     4|
|693   |                  reset_n_catch_reg                                                                 |sirv_AsyncResetRegVec_36_1070                              |     4|
|694   |                    reg_0                                                                           |sirv_AsyncResetReg_1071                                    |     2|
|695   |                    reg_1                                                                           |sirv_AsyncResetReg_1072                                    |     1|
|696   |                    reg_2                                                                           |sirv_AsyncResetReg_1073                                    |     1|
|697   |                dwakeup_deglitch                                                                    |sirv_DeglitchShiftRegister                                 |     5|
|698   |                io_rtc_dffr                                                                         |sirv_gnrl_dffr_1055                                        |     2|
|699   |                u_sirv_aon                                                                          |sirv_aon                                                   |  1760|
|700   |                  rtc                                                                               |sirv_rtc                                                   |   208|
|701   |                    AsyncResetRegVec_1                                                              |sirv_AsyncResetRegVec_1068                                 |    18|
|702   |                      reg_0                                                                         |sirv_AsyncResetReg_1069                                    |    18|
|703   |                  u_queue_1                                                                         |sirv_queue                                                 |   516|
|704   |                  u_sirv_pmu                                                                        |sirv_pmu                                                   |   388|
|705   |                    AsyncResetRegVec_1_1                                                            |sirv_AsyncResetRegVec_1                                    |    54|
|706   |                      reg_1                                                                         |sirv_AsyncResetReg_1065                                    |     1|
|707   |                      reg_2                                                                         |sirv_AsyncResetReg_1066                                    |     1|
|708   |                      reg_3                                                                         |sirv_AsyncResetReg_1067                                    |    52|
|709   |                    u_pmu_core                                                                      |sirv_pmu_core                                              |   320|
|710   |                  wdog                                                                              |sirv_wdog                                                  |   136|
|711   |                    AsyncResetRegVec_2_1                                                            |sirv_AsyncResetRegVec                                      |     1|
|712   |                      reg_0                                                                         |sirv_AsyncResetReg_1064                                    |     1|
|713   |                    AsyncResetRegVec_3_1                                                            |sirv_AsyncResetRegVec_1056                                 |    15|
|714   |                      reg_0                                                                         |sirv_AsyncResetReg_1063                                    |    15|
|715   |                    AsyncResetRegVec_4_1                                                            |sirv_AsyncResetRegVec_1057                                 |     2|
|716   |                      reg_0                                                                         |sirv_AsyncResetReg_1062                                    |     2|
|717   |                    AsyncResetRegVec_5_1                                                            |sirv_AsyncResetRegVec_1058                                 |     2|
|718   |                      reg_0                                                                         |sirv_AsyncResetReg_1061                                    |     2|
|719   |                    AsyncResetRegVec_6_1                                                            |sirv_AsyncResetRegVec_1059                                 |    53|
|720   |                      reg_0                                                                         |sirv_AsyncResetReg_1060                                    |    53|
|721   |            u_sirv_debug_module                                                                     |sirv_debug_module                                          |   839|
|722   |              cleardebint_dfflr                                                                     |sirv_gnrl_dfflr__parameterized0                            |     1|
|723   |              \dm_halt_int_gen[0].dm_debint_dfflr                                                   |sirv_gnrl_dfflr__parameterized0_1012                       |     2|
|724   |              \dm_halt_int_gen[0].dm_haltnot_dfflr                                                  |sirv_gnrl_dfflr__parameterized0_1013                       |     2|
|725   |              dm_hartid_dfflr                                                                       |sirv_gnrl_dfflr__parameterized0_1014                       |     2|
|726   |              \jtag_dtm_gen.u_sirv_jtag_dtm                                                         |sirv_jtag_dtm                                              |   288|
|727   |                u_jtag2debug_cdc_rx                                                                 |sirv_gnrl_cdc_rx__parameterized0                           |    91|
|728   |                  buf_dat_dfflr                                                                     |sirv_gnrl_dfflr__parameterized10_1046                      |    62|
|729   |                  buf_vld_dfflr                                                                     |sirv_gnrl_dfflr__parameterized0_1047                       |    24|
|730   |                  i_rdy_dfflr                                                                       |sirv_gnrl_dfflr__parameterized0_1048                       |     2|
|731   |                  i_vld_sync_dffr                                                                   |sirv_gnrl_dffr_1049                                        |     1|
|732   |                  u_i_vld_sync                                                                      |sirv_gnrl_sync_1050                                        |     2|
|733   |                    \sync_gen[0].i_is_0.sync_dffr                                                   |sirv_gnrl_dffr_1051                                        |     1|
|734   |                    \sync_gen[1].i_is_not_0.sync_dffr                                               |sirv_gnrl_dffr_1052                                        |     1|
|735   |                u_jtag2debug_cdc_tx                                                                 |sirv_gnrl_cdc_tx__parameterized0                           |    50|
|736   |                  buf_nrdy_dfflr                                                                    |sirv_gnrl_dfflr__parameterized0_1039                       |     3|
|737   |                  dat_dfflr                                                                         |sirv_gnrl_dfflr__parameterized9_1040                       |    41|
|738   |                  o_rdy_sync_dffr                                                                   |sirv_gnrl_dffr_1041                                        |     1|
|739   |                  u_o_rdy_sync                                                                      |sirv_gnrl_sync_1042                                        |     3|
|740   |                    \sync_gen[0].i_is_0.sync_dffr                                                   |sirv_gnrl_dffr_1044                                        |     1|
|741   |                    \sync_gen[1].i_is_not_0.sync_dffr                                               |sirv_gnrl_dffr_1045                                        |     2|
|742   |                  vld_dfflr                                                                         |sirv_gnrl_dfflr__parameterized0_1043                       |     2|
|743   |              sethaltnot_dfflr                                                                      |sirv_gnrl_dfflr__parameterized0_1015                       |     1|
|744   |              u_dm2dtm_cdc_rx                                                                       |sirv_gnrl_cdc_rx__parameterized1                           |   131|
|745   |                buf_dat_dfflr                                                                       |sirv_gnrl_dfflr__parameterized9                            |   123|
|746   |                buf_vld_dfflr                                                                       |sirv_gnrl_dfflr__parameterized0_1033                       |     2|
|747   |                i_rdy_dfflr                                                                         |sirv_gnrl_dfflr__parameterized0_1034                       |     3|
|748   |                i_vld_sync_dffr                                                                     |sirv_gnrl_dffr_1035                                        |     1|
|749   |                u_i_vld_sync                                                                        |sirv_gnrl_sync_1036                                        |     2|
|750   |                  \sync_gen[0].i_is_0.sync_dffr                                                     |sirv_gnrl_dffr_1037                                        |     1|
|751   |                  \sync_gen[1].i_is_not_0.sync_dffr                                                 |sirv_gnrl_dffr_1038                                        |     1|
|752   |              u_dm2dtm_cdc_tx                                                                       |sirv_gnrl_cdc_tx__parameterized1                           |    45|
|753   |                buf_nrdy_dfflr                                                                      |sirv_gnrl_dfflr__parameterized0_1029                       |     4|
|754   |                dat_dfflr                                                                           |sirv_gnrl_dfflr__parameterized10                           |    34|
|755   |                o_rdy_sync_dffr                                                                     |sirv_gnrl_dffr                                             |     1|
|756   |                u_o_rdy_sync                                                                        |sirv_gnrl_sync                                             |     4|
|757   |                  \sync_gen[0].i_is_0.sync_dffr                                                     |sirv_gnrl_dffr_1031                                        |     1|
|758   |                  \sync_gen[1].i_is_not_0.sync_dffr                                                 |sirv_gnrl_dffr_1032                                        |     3|
|759   |                vld_dfflr                                                                           |sirv_gnrl_dfflr__parameterized0_1030                       |     2|
|760   |              u_jtag_ResetCatchAndSync_3_1                                                          |sirv_ResetCatchAndSync                                     |     4|
|761   |                reset_n_catch_reg                                                                   |sirv_AsyncResetRegVec_36                                   |     4|
|762   |                  reg_0                                                                             |sirv_AsyncResetReg                                         |     2|
|763   |                  reg_1                                                                             |sirv_AsyncResetReg_1027                                    |     1|
|764   |                  reg_2                                                                             |sirv_AsyncResetReg_1028                                    |     1|
|765   |              u_sirv_debug_csr                                                                      |sirv_debug_csr                                             |    74|
|766   |                dcause_dfflr                                                                        |sirv_gnrl_dfflr__parameterized5                            |     5|
|767   |                dpc_dfflr                                                                           |sirv_gnrl_dfflr__parameterized1_1022                       |    32|
|768   |                dscratch_dfflr                                                                      |sirv_gnrl_dfflr__parameterized1_1023                       |    32|
|769   |                ebreakm_dfflr                                                                       |sirv_gnrl_dfflr__parameterized0_1024                       |     2|
|770   |                halt_dfflr                                                                          |sirv_gnrl_dfflr__parameterized0_1025                       |     1|
|771   |                step_dfflr                                                                          |sirv_gnrl_dfflr__parameterized0_1026                       |     2|
|772   |              u_sirv_debug_ram                                                                      |sirv_debug_ram                                             |   288|
|773   |                \debug_ram_gen[0].ram_dfflr                                                         |sirv_gnrl_dfflr__parameterized1                            |    32|
|774   |                \debug_ram_gen[1].ram_dfflr                                                         |sirv_gnrl_dfflr__parameterized1_1016                       |    32|
|775   |                \debug_ram_gen[2].ram_dfflr                                                         |sirv_gnrl_dfflr__parameterized1_1017                       |    32|
|776   |                \debug_ram_gen[3].ram_dfflr                                                         |sirv_gnrl_dfflr__parameterized1_1018                       |    96|
|777   |                \debug_ram_gen[4].ram_dfflr                                                         |sirv_gnrl_dfflr__parameterized1_1019                       |    32|
|778   |                \debug_ram_gen[5].ram_dfflr                                                         |sirv_gnrl_dfflr__parameterized1_1020                       |    32|
|779   |                \debug_ram_gen[6].ram_dfflr                                                         |sirv_gnrl_dfflr__parameterized1_1021                       |    32|
|780   |    axi_smc                                                                                         |cis_sobel_axi_smc_0                                        | 16675|
|781   |      inst                                                                                          |bd_0f99                                                    | 16675|
|782   |        clk_map                                                                                     |clk_map_imp_1J0E8SB                                        |    41|
|783   |          psr_aclk                                                                                  |bd_0f99_psr_aclk_0                                         |    41|
|784   |            U0                                                                                      |proc_sys_reset__parameterized1                             |    41|
|785   |              EXT_LPF                                                                               |lpf__parameterized0                                        |     9|
|786   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_1011                                              |     5|
|787   |              SEQ                                                                                   |sequence_psr_1009                                          |    31|
|788   |                SEQ_COUNTER                                                                         |upcnt_n_1010                                               |    13|
|789   |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_HGIYOW                               |  1330|
|790   |          m00_exit                                                                                  |bd_0f99_m00e_0                                             |  1330|
|791   |            inst                                                                                    |sc_exit_v1_0_8_top                                         |  1330|
|792   |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_988                           |   172|
|793   |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_989                           |   171|
|794   |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_990                           |    19|
|795   |              exit_inst                                                                             |sc_exit_v1_0_8_exit                                        |   114|
|796   |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo                           |    84|
|797   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_994                                 |     2|
|798   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_995                                 |     2|
|799   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_996                                 |     2|
|800   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_997                                 |     2|
|801   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_998                                 |     2|
|802   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_999                                 |     3|
|803   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1000                                |     2|
|804   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1001                                |     2|
|805   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1002                                |     2|
|806   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1003                                |     2|
|807   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1004                                |     2|
|808   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1005                                |     2|
|809   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1006                                |     2|
|810   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1007                                |     2|
|811   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1008                                |     2|
|812   |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0           |    29|
|813   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_993                                 |     3|
|814   |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_991                           |   406|
|815   |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_992                           |   445|
|816   |        m00_nodes                                                                                   |m00_nodes_imp_UR88P8                                       |  1668|
|817   |          m00_ar_node                                                                               |bd_0f99_m00arn_0                                           |   337|
|818   |            inst                                                                                    |sc_node_v1_0_10_top                                        |   337|
|819   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                 |   310|
|820   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__1                            |    71|
|821   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                  |    71|
|822   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                          |     4|
|823   |                      xpm_memory_base_inst                                                          |xpm_memory_base                                            |     4|
|824   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_985                 |    14|
|825   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_986                 |    12|
|826   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_987                 |    31|
|827   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__1            |   235|
|828   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1  |   235|
|829   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                          |   179|
|830   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                            |   179|
|831   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_982                 |    14|
|832   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_983                 |    13|
|833   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_984                 |    21|
|834   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress                                    |     2|
|835   |                  inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3_980                |     1|
|836   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_981                                |     1|
|837   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                 |    23|
|838   |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr_977                             |    10|
|839   |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_4_counter_978                                 |     6|
|840   |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_4_counter_979                                 |     6|
|841   |          m00_aw_node                                                                               |bd_0f99_m00awn_0                                           |   373|
|842   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized0                        |   373|
|843   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                 |   310|
|844   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__2                            |    71|
|845   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2                  |    71|
|846   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__12                                      |     4|
|847   |                      xpm_memory_base_inst                                                          |xpm_memory_base__12                                        |     4|
|848   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_974                 |    14|
|849   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_975                 |    12|
|850   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_976                 |    31|
|851   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                       |   235|
|852   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0             |   235|
|853   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__2                       |   179|
|854   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__2                         |   179|
|855   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_971                 |    14|
|856   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_972                 |    13|
|857   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_973                 |    21|
|858   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized0                    |     2|
|859   |                  inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3_969                |     1|
|860   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_970                                |     1|
|861   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                 |    59|
|862   |                \gen_m_axis_arb_fifo.inst_axis_arb_fifo                                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1           |    33|
|863   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_967                                 |     1|
|864   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_968                                 |     2|
|865   |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr                                 |    12|
|866   |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_4_counter                                     |     6|
|867   |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_4_counter_966                                 |     7|
|868   |          m00_b_node                                                                                |bd_0f99_m00bn_0                                            |   188|
|869   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized1                        |   188|
|870   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                 |   181|
|871   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized1__xdcDup__1            |    80|
|872   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1  |    80|
|873   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                          |    24|
|874   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                            |    24|
|875   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_963                 |    14|
|876   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_964                 |    13|
|877   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_965                 |    22|
|878   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                       |    74|
|879   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2             |    74|
|880   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                          |     8|
|881   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                            |     8|
|882   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_960                 |    13|
|883   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_961                 |    13|
|884   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_962                 |    31|
|885   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0_959             |    25|
|886   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_957             |     3|
|887   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_958                                |     3|
|888   |          m00_r_node                                                                                |bd_0f99_m00rn_0                                            |   355|
|889   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized2                        |   355|
|890   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                 |   348|
|891   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized1                       |    81|
|892   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1             |    81|
|893   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__2                       |    24|
|894   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1__2                         |    24|
|895   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_954                 |    14|
|896   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_955                 |    13|
|897   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_956                 |    22|
|898   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized3                       |   240|
|899   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3             |   240|
|900   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3                          |   174|
|901   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3                            |   174|
|902   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_951                 |    13|
|903   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_952                 |    13|
|904   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_953                 |    31|
|905   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0                 |    25|
|906   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_949             |     3|
|907   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_950                                |     3|
|908   |          m00_w_node                                                                                |bd_0f99_m00wn_0                                            |   415|
|909   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized3                        |   415|
|910   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                 |   345|
|911   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__3                            |    75|
|912   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3                  |    75|
|913   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__11                                      |     4|
|914   |                      xpm_memory_base_inst                                                          |xpm_memory_base__11                                        |     4|
|915   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_946                 |    14|
|916   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_947                 |    13|
|917   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_948                 |    32|
|918   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized5                       |   266|
|919   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5             |   266|
|920   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5                          |   209|
|921   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5                            |   209|
|922   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_943                 |    14|
|923   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_944                 |    13|
|924   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_945                 |    21|
|925   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized3                    |     2|
|926   |                  inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3                    |     1|
|927   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_942                                |     1|
|928   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                 |    66|
|929   |                \gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late          |sc_util_v1_0_4_pipeline_937                                |     2|
|930   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized4__xdcDup__1            |    31|
|931   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1  |    31|
|932   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4                          |     2|
|933   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4                            |     2|
|934   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized3_939                 |     6|
|935   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized3_940                 |     6|
|936   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized4_941                 |    11|
|937   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized4                       |    32|
|938   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4             |    32|
|939   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__2                       |     2|
|940   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__2                         |     2|
|941   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized3                     |     6|
|942   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized3_938                 |     6|
|943   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized4                     |    11|
|944   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_1GNKSGZ                             |  4816|
|945   |          s00_mmu                                                                                   |bd_0f99_s00mmu_0                                           |  1906|
|946   |            inst                                                                                    |sc_mmu_v1_0_7_top__1                                       |  1906|
|947   |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_929                           |   194|
|948   |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_930                           |   190|
|949   |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_931                           |   193|
|950   |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_932                           |   188|
|951   |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_933                           |    35|
|952   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave_934                             |    68|
|953   |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_935                           |   547|
|954   |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_936                           |   454|
|955   |          s00_si_converter                                                                          |bd_0f99_s00sic_0                                           |  2825|
|956   |            inst                                                                                    |sc_si_converter_v1_0_8_top__1                              |  2825|
|957   |              \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_8_wrap_narrow_563                     |  2737|
|958   |                ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_580                           |   264|
|959   |                aw_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_581                           |   259|
|960   |                \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_582       |   132|
|961   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_906                                 |     2|
|962   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_907                                 |     2|
|963   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_908                                 |     2|
|964   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_909                                 |     2|
|965   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_910                                 |     2|
|966   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_911                                 |     2|
|967   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_912                                 |     2|
|968   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_913                                 |     2|
|969   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_914                                 |     3|
|970   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_915                                 |     3|
|971   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_916                                 |     4|
|972   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_917                                 |     2|
|973   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_918                                 |     3|
|974   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_919                                 |     3|
|975   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_920                                 |     4|
|976   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_921                                 |     2|
|977   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_922                                 |     2|
|978   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_923                                 |     2|
|979   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_924                                 |     2|
|980   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_925                                 |     2|
|981   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_926                                 |     2|
|982   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_927                                 |     2|
|983   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_928                                 |     2|
|984   |                \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_8_offset_fifo_583                     |   613|
|985   |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_763       |   138|
|986   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_894                                 |     9|
|987   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_895                                 |     3|
|988   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_896                                 |     4|
|989   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_897                                 |     9|
|990   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_898                                 |     8|
|991   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_899                                 |     3|
|992   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_900                                 |     5|
|993   |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_901                                 |     3|
|994   |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_902                                 |     6|
|995   |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_903                                 |    12|
|996   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_904                                 |     3|
|997   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_905                                 |     3|
|998   |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_764                 |     1|
|999   |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_765                 |     1|
|1000  |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_766                 |     1|
|1001  |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_767                 |     1|
|1002  |                  \gen_srls[104].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_768                 |     1|
|1003  |                  \gen_srls[105].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_769                 |     1|
|1004  |                  \gen_srls[106].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_770                 |     1|
|1005  |                  \gen_srls[107].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_771                 |     1|
|1006  |                  \gen_srls[108].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_772                 |     1|
|1007  |                  \gen_srls[109].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_773                 |     1|
|1008  |                  \gen_srls[110].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_774                 |     1|
|1009  |                  \gen_srls[111].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_775                 |     1|
|1010  |                  \gen_srls[112].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_776                 |     1|
|1011  |                  \gen_srls[113].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_777                 |     1|
|1012  |                  \gen_srls[114].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_778                 |     1|
|1013  |                  \gen_srls[115].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_779                 |     1|
|1014  |                  \gen_srls[116].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_780                 |     1|
|1015  |                  \gen_srls[117].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_781                 |     1|
|1016  |                  \gen_srls[118].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_782                 |     1|
|1017  |                  \gen_srls[119].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_783                 |     1|
|1018  |                  \gen_srls[120].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_784                 |     1|
|1019  |                  \gen_srls[121].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_785                 |     1|
|1020  |                  \gen_srls[122].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_786                 |     1|
|1021  |                  \gen_srls[123].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_787                 |     1|
|1022  |                  \gen_srls[124].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_788                 |     1|
|1023  |                  \gen_srls[125].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_789                 |     1|
|1024  |                  \gen_srls[126].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_790                 |     1|
|1025  |                  \gen_srls[127].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_791                 |     1|
|1026  |                  \gen_srls[128].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_792                 |     1|
|1027  |                  \gen_srls[129].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_793                 |     1|
|1028  |                  \gen_srls[130].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_794                 |     1|
|1029  |                  \gen_srls[131].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_795                 |     1|
|1030  |                  \gen_srls[132].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_796                 |     1|
|1031  |                  \gen_srls[133].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_797                 |     1|
|1032  |                  \gen_srls[134].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_798                 |     1|
|1033  |                  \gen_srls[135].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_799                 |     1|
|1034  |                  \gen_srls[136].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_800                 |     1|
|1035  |                  \gen_srls[137].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_801                 |     1|
|1036  |                  \gen_srls[138].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_802                 |     1|
|1037  |                  \gen_srls[139].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_803                 |     1|
|1038  |                  \gen_srls[140].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_804                 |     1|
|1039  |                  \gen_srls[141].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_805                 |     1|
|1040  |                  \gen_srls[142].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_806                 |     1|
|1041  |                  \gen_srls[143].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_807                 |     1|
|1042  |                  \gen_srls[145].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_808                 |     1|
|1043  |                  \gen_srls[146].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_809                 |     7|
|1044  |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_810                 |     2|
|1045  |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_811                 |     1|
|1046  |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_812                 |     1|
|1047  |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_813                 |     1|
|1048  |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_814                 |     1|
|1049  |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_815                 |     1|
|1050  |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_816                 |     1|
|1051  |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_817                 |     1|
|1052  |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_818                 |     1|
|1053  |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_819                 |     1|
|1054  |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_820                 |     1|
|1055  |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_821                 |     1|
|1056  |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_822                 |     1|
|1057  |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_823                 |     1|
|1058  |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_824                 |     1|
|1059  |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_825                 |     1|
|1060  |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_826                 |     1|
|1061  |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_827                 |     1|
|1062  |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_828                 |     1|
|1063  |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_829                 |     1|
|1064  |                  \gen_srls[36].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_830                 |     1|
|1065  |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_831                 |     1|
|1066  |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_832                 |     1|
|1067  |                  \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_833                 |     1|
|1068  |                  \gen_srls[40].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_834                 |     1|
|1069  |                  \gen_srls[41].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_835                 |     1|
|1070  |                  \gen_srls[42].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_836                 |     1|
|1071  |                  \gen_srls[43].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_837                 |     1|
|1072  |                  \gen_srls[44].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_838                 |     1|
|1073  |                  \gen_srls[45].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_839                 |     1|
|1074  |                  \gen_srls[46].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_840                 |     1|
|1075  |                  \gen_srls[47].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_841                 |     1|
|1076  |                  \gen_srls[48].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_842                 |     1|
|1077  |                  \gen_srls[49].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_843                 |     1|
|1078  |                  \gen_srls[50].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_844                 |     1|
|1079  |                  \gen_srls[51].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_845                 |     1|
|1080  |                  \gen_srls[52].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_846                 |     1|
|1081  |                  \gen_srls[53].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_847                 |     1|
|1082  |                  \gen_srls[54].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_848                 |     1|
|1083  |                  \gen_srls[55].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_849                 |     1|
|1084  |                  \gen_srls[56].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_850                 |     1|
|1085  |                  \gen_srls[57].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_851                 |     1|
|1086  |                  \gen_srls[58].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_852                 |     1|
|1087  |                  \gen_srls[59].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_853                 |     1|
|1088  |                  \gen_srls[60].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_854                 |     1|
|1089  |                  \gen_srls[61].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_855                 |     1|
|1090  |                  \gen_srls[62].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_856                 |     1|
|1091  |                  \gen_srls[63].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_857                 |     1|
|1092  |                  \gen_srls[64].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_858                 |     1|
|1093  |                  \gen_srls[65].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_859                 |     1|
|1094  |                  \gen_srls[66].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_860                 |     1|
|1095  |                  \gen_srls[67].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_861                 |     1|
|1096  |                  \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_862                 |     1|
|1097  |                  \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_863                 |     1|
|1098  |                  \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_864                 |     1|
|1099  |                  \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_865                 |     1|
|1100  |                  \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_866                 |     1|
|1101  |                  \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_867                 |     1|
|1102  |                  \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_868                 |     1|
|1103  |                  \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_869                 |     1|
|1104  |                  \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_870                 |     1|
|1105  |                  \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_871                 |     1|
|1106  |                  \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_872                 |     1|
|1107  |                  \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_873                 |     1|
|1108  |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_874                 |     1|
|1109  |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_875                 |     1|
|1110  |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_876                 |     1|
|1111  |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_877                 |     1|
|1112  |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_878                 |     1|
|1113  |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_879                 |     1|
|1114  |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_880                 |     1|
|1115  |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_881                 |     1|
|1116  |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_882                 |     1|
|1117  |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_883                 |     1|
|1118  |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_884                 |     1|
|1119  |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_885                 |     1|
|1120  |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_886                 |     1|
|1121  |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_887                 |     1|
|1122  |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_888                 |     1|
|1123  |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_889                 |     1|
|1124  |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_890                 |     1|
|1125  |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_891                 |     1|
|1126  |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_892                 |     1|
|1127  |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_893                 |     1|
|1128  |                w_cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_584       |   248|
|1129  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_743                                 |     2|
|1130  |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_744                                 |     2|
|1131  |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_745                                 |     2|
|1132  |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_746                                 |     5|
|1133  |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_747                                 |     3|
|1134  |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_748                                 |     5|
|1135  |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_749                                 |     5|
|1136  |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_750                                 |     4|
|1137  |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_751                                 |     3|
|1138  |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_752                                 |     3|
|1139  |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_753                                 |     4|
|1140  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_754                                 |     2|
|1141  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_755                                 |     2|
|1142  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_756                                 |     2|
|1143  |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_757                                 |     2|
|1144  |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_758                                 |     2|
|1145  |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_759                                 |     2|
|1146  |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_760                                 |     2|
|1147  |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_761                                 |     2|
|1148  |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_762                                 |     2|
|1149  |                w_payld_fifo                                                                        |sc_si_converter_v1_0_8_offset_fifo__parameterized0_585     |   546|
|1150  |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_586       |   158|
|1151  |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_731                                 |     7|
|1152  |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_732                                 |    11|
|1153  |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_733                                 |    13|
|1154  |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_734                                 |     8|
|1155  |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_735                                 |     5|
|1156  |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_736                                 |     5|
|1157  |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_737                                 |     3|
|1158  |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_738                                 |     7|
|1159  |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_739                                 |     6|
|1160  |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_740                                 |     5|
|1161  |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_741                                 |     3|
|1162  |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_742                                 |    14|
|1163  |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_587                 |     1|
|1164  |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_588                 |     1|
|1165  |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_589                 |     1|
|1166  |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_590                 |     1|
|1167  |                  \gen_srls[104].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_591                 |     1|
|1168  |                  \gen_srls[105].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_592                 |     1|
|1169  |                  \gen_srls[106].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_593                 |     1|
|1170  |                  \gen_srls[107].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_594                 |     1|
|1171  |                  \gen_srls[108].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_595                 |     1|
|1172  |                  \gen_srls[109].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_596                 |     1|
|1173  |                  \gen_srls[110].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_597                 |     1|
|1174  |                  \gen_srls[111].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_598                 |     1|
|1175  |                  \gen_srls[112].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_599                 |     1|
|1176  |                  \gen_srls[113].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_600                 |     1|
|1177  |                  \gen_srls[114].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_601                 |     1|
|1178  |                  \gen_srls[115].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_602                 |     1|
|1179  |                  \gen_srls[116].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_603                 |     1|
|1180  |                  \gen_srls[117].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_604                 |     1|
|1181  |                  \gen_srls[118].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_605                 |     1|
|1182  |                  \gen_srls[119].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_606                 |     1|
|1183  |                  \gen_srls[120].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_607                 |     1|
|1184  |                  \gen_srls[121].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_608                 |     1|
|1185  |                  \gen_srls[122].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_609                 |     1|
|1186  |                  \gen_srls[123].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_610                 |     1|
|1187  |                  \gen_srls[124].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_611                 |     1|
|1188  |                  \gen_srls[125].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_612                 |     1|
|1189  |                  \gen_srls[126].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_613                 |     1|
|1190  |                  \gen_srls[127].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_614                 |     1|
|1191  |                  \gen_srls[128].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_615                 |     1|
|1192  |                  \gen_srls[129].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_616                 |     1|
|1193  |                  \gen_srls[130].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_617                 |     1|
|1194  |                  \gen_srls[131].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_618                 |     1|
|1195  |                  \gen_srls[132].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_619                 |     1|
|1196  |                  \gen_srls[133].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_620                 |     1|
|1197  |                  \gen_srls[134].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_621                 |     1|
|1198  |                  \gen_srls[135].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_622                 |     1|
|1199  |                  \gen_srls[136].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_623                 |     1|
|1200  |                  \gen_srls[137].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_624                 |     1|
|1201  |                  \gen_srls[138].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_625                 |     1|
|1202  |                  \gen_srls[139].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_626                 |     1|
|1203  |                  \gen_srls[140].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_627                 |     1|
|1204  |                  \gen_srls[141].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_628                 |     1|
|1205  |                  \gen_srls[142].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_629                 |     1|
|1206  |                  \gen_srls[143].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_630                 |     1|
|1207  |                  \gen_srls[144].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_631                 |     1|
|1208  |                  \gen_srls[145].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_632                 |     1|
|1209  |                  \gen_srls[146].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_633                 |     1|
|1210  |                  \gen_srls[147].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_634                 |     1|
|1211  |                  \gen_srls[148].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_635                 |     1|
|1212  |                  \gen_srls[149].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_636                 |     1|
|1213  |                  \gen_srls[150].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_637                 |     1|
|1214  |                  \gen_srls[151].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_638                 |     1|
|1215  |                  \gen_srls[152].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_639                 |     1|
|1216  |                  \gen_srls[153].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_640                 |     1|
|1217  |                  \gen_srls[154].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_641                 |     1|
|1218  |                  \gen_srls[155].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_642                 |     1|
|1219  |                  \gen_srls[156].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_643                 |     1|
|1220  |                  \gen_srls[157].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_644                 |     1|
|1221  |                  \gen_srls[158].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_645                 |     1|
|1222  |                  \gen_srls[159].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_646                 |     1|
|1223  |                  \gen_srls[160].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_647                 |     1|
|1224  |                  \gen_srls[161].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_648                 |     1|
|1225  |                  \gen_srls[162].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_649                 |     1|
|1226  |                  \gen_srls[163].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_650                 |     1|
|1227  |                  \gen_srls[164].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_651                 |     1|
|1228  |                  \gen_srls[165].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_652                 |     1|
|1229  |                  \gen_srls[166].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_653                 |     1|
|1230  |                  \gen_srls[167].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_654                 |     1|
|1231  |                  \gen_srls[168].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_655                 |     1|
|1232  |                  \gen_srls[169].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_656                 |     1|
|1233  |                  \gen_srls[170].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_657                 |     1|
|1234  |                  \gen_srls[171].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_658                 |     1|
|1235  |                  \gen_srls[172].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_659                 |     1|
|1236  |                  \gen_srls[173].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_660                 |     1|
|1237  |                  \gen_srls[174].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_661                 |     1|
|1238  |                  \gen_srls[175].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_662                 |     1|
|1239  |                  \gen_srls[176].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_663                 |     1|
|1240  |                  \gen_srls[177].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_664                 |     1|
|1241  |                  \gen_srls[178].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_665                 |     1|
|1242  |                  \gen_srls[179].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_666                 |     1|
|1243  |                  \gen_srls[180].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_667                 |     1|
|1244  |                  \gen_srls[181].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_668                 |     1|
|1245  |                  \gen_srls[182].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_669                 |     1|
|1246  |                  \gen_srls[183].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_670                 |     1|
|1247  |                  \gen_srls[184].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_671                 |     1|
|1248  |                  \gen_srls[185].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_672                 |     1|
|1249  |                  \gen_srls[186].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_673                 |     1|
|1250  |                  \gen_srls[187].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_674                 |     1|
|1251  |                  \gen_srls[188].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_675                 |     1|
|1252  |                  \gen_srls[189].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_676                 |     1|
|1253  |                  \gen_srls[190].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_677                 |     1|
|1254  |                  \gen_srls[191].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_678                 |     1|
|1255  |                  \gen_srls[192].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_679                 |     1|
|1256  |                  \gen_srls[193].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_680                 |     1|
|1257  |                  \gen_srls[194].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_681                 |     1|
|1258  |                  \gen_srls[195].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_682                 |     1|
|1259  |                  \gen_srls[196].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_683                 |     1|
|1260  |                  \gen_srls[197].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_684                 |     1|
|1261  |                  \gen_srls[198].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_685                 |     1|
|1262  |                  \gen_srls[199].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_686                 |     1|
|1263  |                  \gen_srls[200].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_687                 |     1|
|1264  |                  \gen_srls[201].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_688                 |     1|
|1265  |                  \gen_srls[202].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_689                 |     1|
|1266  |                  \gen_srls[203].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_690                 |     1|
|1267  |                  \gen_srls[204].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_691                 |     1|
|1268  |                  \gen_srls[205].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_692                 |     1|
|1269  |                  \gen_srls[206].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_693                 |     1|
|1270  |                  \gen_srls[207].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_694                 |     1|
|1271  |                  \gen_srls[208].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_695                 |     1|
|1272  |                  \gen_srls[209].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_696                 |     1|
|1273  |                  \gen_srls[210].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_697                 |     1|
|1274  |                  \gen_srls[211].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_698                 |     1|
|1275  |                  \gen_srls[212].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_699                 |     1|
|1276  |                  \gen_srls[213].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_700                 |     1|
|1277  |                  \gen_srls[214].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_701                 |     1|
|1278  |                  \gen_srls[215].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_702                 |     1|
|1279  |                  \gen_srls[216].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_703                 |     1|
|1280  |                  \gen_srls[217].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_704                 |     1|
|1281  |                  \gen_srls[218].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_705                 |     1|
|1282  |                  \gen_srls[219].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_706                 |     1|
|1283  |                  \gen_srls[220].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_707                 |     1|
|1284  |                  \gen_srls[221].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_708                 |     1|
|1285  |                  \gen_srls[222].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_709                 |     1|
|1286  |                  \gen_srls[223].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_710                 |     7|
|1287  |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_711                 |     2|
|1288  |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_712                 |     1|
|1289  |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_713                 |     1|
|1290  |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_714                 |     1|
|1291  |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_715                 |     1|
|1292  |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_716                 |     1|
|1293  |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_717                 |     1|
|1294  |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_718                 |     1|
|1295  |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_719                 |     1|
|1296  |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_720                 |     1|
|1297  |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_721                 |     1|
|1298  |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_722                 |     1|
|1299  |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_723                 |     1|
|1300  |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_724                 |     1|
|1301  |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_725                 |     1|
|1302  |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_726                 |     1|
|1303  |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_727                 |     1|
|1304  |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_728                 |     1|
|1305  |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_729                 |     1|
|1306  |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_730                 |     1|
|1307  |              splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter_564                        |    86|
|1308  |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5_565       |    85|
|1309  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_566                                 |     2|
|1310  |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_567                                 |     2|
|1311  |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_568                                 |     2|
|1312  |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_569                                 |     2|
|1313  |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_570                                 |     3|
|1314  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_571                                 |     2|
|1315  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_572                                 |     2|
|1316  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_573                                 |     2|
|1317  |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_574                                 |     2|
|1318  |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_575                                 |     2|
|1319  |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_576                                 |     2|
|1320  |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_577                                 |     2|
|1321  |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_578                                 |     2|
|1322  |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_579                                 |     2|
|1323  |          s00_transaction_regulator                                                                 |bd_0f99_s00tr_0                                            |    85|
|1324  |            inst                                                                                    |sc_transaction_regulator_v1_0_8_top                        |    85|
|1325  |              \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder_551            |    41|
|1326  |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6_558       |    41|
|1327  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_559                                 |     2|
|1328  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_560                                 |     2|
|1329  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_561                                 |     2|
|1330  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_562                                 |     3|
|1331  |              \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder_552            |    42|
|1332  |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6_553       |    42|
|1333  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_554                                 |     2|
|1334  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_555                                 |     2|
|1335  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_556                                 |     2|
|1336  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_557                                 |     3|
|1337  |        s00_nodes                                                                                   |s00_nodes_imp_1AQZ5MH                                      |  1501|
|1338  |          s00_ar_node                                                                               |bd_0f99_sarn_0                                             |   323|
|1339  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized4__xdcDup__1             |   323|
|1340  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized4__xdcDup__1      |   316|
|1341  |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6__xdcDup__1            |    78|
|1342  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1  |    78|
|1343  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6                          |    22|
|1344  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6                            |    22|
|1345  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_548                 |    14|
|1346  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_549                 |    13|
|1347  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_550                 |    22|
|1348  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7__xdcDup__1            |   227|
|1349  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1  |   227|
|1350  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7                          |   158|
|1351  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7                            |   158|
|1352  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_545                 |    14|
|1353  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_546                 |    13|
|1354  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_547                 |    32|
|1355  |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_544             |     9|
|1356  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4_542             |     3|
|1357  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_543                                |     3|
|1358  |          s00_aw_node                                                                               |bd_0f99_sawn_0                                             |   323|
|1359  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized5__xdcDup__1             |   323|
|1360  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized5__xdcDup__1      |   316|
|1361  |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6__xdcDup__2            |    78|
|1362  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__2  |    78|
|1363  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__10                      |    22|
|1364  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__10                        |    22|
|1365  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_539                 |    14|
|1366  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_540                 |    13|
|1367  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_541                 |    22|
|1368  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7__xdcDup__2            |   227|
|1369  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__2  |   227|
|1370  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__6                       |   158|
|1371  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__6                         |   158|
|1372  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_536                 |    14|
|1373  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_537                 |    13|
|1374  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_538                 |    32|
|1375  |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_535             |     9|
|1376  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5_533             |     3|
|1377  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_534                                |     3|
|1378  |          s00_b_node                                                                                |bd_0f99_sbn_0                                              |   167|
|1379  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized6__xdcDup__1             |   167|
|1380  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized6__xdcDup__1      |   160|
|1381  |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__4                            |    72|
|1382  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4                  |    72|
|1383  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__10                                      |     4|
|1384  |                      xpm_memory_base_inst                                                          |xpm_memory_base__10                                        |     4|
|1385  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_530                 |    14|
|1386  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_531                 |    13|
|1387  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_532                 |    31|
|1388  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized8__xdcDup__1            |    85|
|1389  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8__xdcDup__1  |    85|
|1390  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8                          |    29|
|1391  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8                            |    29|
|1392  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_527                 |    14|
|1393  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_528                 |    13|
|1394  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_529                 |    21|
|1395  |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized6_525                |     1|
|1396  |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_526                                |     1|
|1397  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_523             |     3|
|1398  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_524                                |     3|
|1399  |          s00_r_node                                                                                |bd_0f99_srn_0                                              |   334|
|1400  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized7__xdcDup__1             |   334|
|1401  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized7__xdcDup__1      |   327|
|1402  |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__5                            |    72|
|1403  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__5                  |    72|
|1404  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__9                                       |     4|
|1405  |                      xpm_memory_base_inst                                                          |xpm_memory_base__9                                         |     4|
|1406  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_520                 |    14|
|1407  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_521                 |    13|
|1408  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_522                 |    31|
|1409  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized9__xdcDup__1            |   252|
|1410  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized9__xdcDup__1  |   252|
|1411  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9                          |   195|
|1412  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9                            |   195|
|1413  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_517                 |    14|
|1414  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_518                 |    13|
|1415  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_519                 |    21|
|1416  |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized7_515                |     1|
|1417  |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_516                                |     1|
|1418  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_513             |     3|
|1419  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_514                                |     3|
|1420  |          s00_w_node                                                                                |bd_0f99_swn_0                                              |   354|
|1421  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized8__xdcDup__1             |   354|
|1422  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1      |   347|
|1423  |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6__xdcDup__3            |    79|
|1424  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__3  |    79|
|1425  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__9                       |    22|
|1426  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__9                         |    22|
|1427  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_510                 |    14|
|1428  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_511                 |    13|
|1429  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_512                 |    22|
|1430  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized10__xdcDup__1           |   257|
|1431  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__1 |   257|
|1432  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10                         |   188|
|1433  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10                           |   188|
|1434  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_507                 |    14|
|1435  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_508                 |    13|
|1436  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_509                 |    32|
|1437  |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_506             |     9|
|1438  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized6_504             |     3|
|1439  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_505                                |     3|
|1440  |        s01_entry_pipeline                                                                          |s01_entry_pipeline_imp_AQOWZB                              |  4816|
|1441  |          s01_mmu                                                                                   |bd_0f99_s01mmu_0                                           |  1906|
|1442  |            inst                                                                                    |sc_mmu_v1_0_7_top                                          |  1906|
|1443  |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_497                           |   194|
|1444  |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_498                           |   190|
|1445  |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_499                           |   193|
|1446  |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_500                           |   188|
|1447  |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_501                           |    35|
|1448  |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave                                 |    68|
|1449  |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_502                           |   547|
|1450  |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_503                           |   454|
|1451  |          s01_si_converter                                                                          |bd_0f99_s01sic_0                                           |  2825|
|1452  |            inst                                                                                    |sc_si_converter_v1_0_8_top                                 |  2825|
|1453  |              \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_8_wrap_narrow                         |  2737|
|1454  |                ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall                               |   264|
|1455  |                aw_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_155                           |   259|
|1456  |                \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2           |   132|
|1457  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_474                                 |     2|
|1458  |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_475                                 |     2|
|1459  |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_476                                 |     2|
|1460  |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_477                                 |     2|
|1461  |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_478                                 |     2|
|1462  |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_479                                 |     2|
|1463  |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_480                                 |     2|
|1464  |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_481                                 |     2|
|1465  |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_482                                 |     3|
|1466  |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_483                                 |     3|
|1467  |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_484                                 |     4|
|1468  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_485                                 |     2|
|1469  |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_486                                 |     3|
|1470  |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_487                                 |     3|
|1471  |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_488                                 |     4|
|1472  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_489                                 |     2|
|1473  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_490                                 |     2|
|1474  |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_491                                 |     2|
|1475  |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_492                                 |     2|
|1476  |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_493                                 |     2|
|1477  |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_494                                 |     2|
|1478  |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_495                                 |     2|
|1479  |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_496                                 |     2|
|1480  |                \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_8_offset_fifo                         |   613|
|1481  |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_331       |   138|
|1482  |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_462                                 |     9|
|1483  |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_463                                 |     3|
|1484  |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_464                                 |     4|
|1485  |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_465                                 |     9|
|1486  |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_466                                 |     8|
|1487  |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_467                                 |     3|
|1488  |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_468                                 |     5|
|1489  |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_469                                 |     3|
|1490  |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_470                                 |     6|
|1491  |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_471                                 |    12|
|1492  |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_472                                 |     3|
|1493  |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_473                                 |     3|
|1494  |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_332                 |     1|
|1495  |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_333                 |     1|
|1496  |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_334                 |     1|
|1497  |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_335                 |     1|
|1498  |                  \gen_srls[104].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_336                 |     1|
|1499  |                  \gen_srls[105].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_337                 |     1|
|1500  |                  \gen_srls[106].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_338                 |     1|
|1501  |                  \gen_srls[107].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_339                 |     1|
|1502  |                  \gen_srls[108].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_340                 |     1|
|1503  |                  \gen_srls[109].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_341                 |     1|
|1504  |                  \gen_srls[110].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_342                 |     1|
|1505  |                  \gen_srls[111].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_343                 |     1|
|1506  |                  \gen_srls[112].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_344                 |     1|
|1507  |                  \gen_srls[113].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_345                 |     1|
|1508  |                  \gen_srls[114].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_346                 |     1|
|1509  |                  \gen_srls[115].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_347                 |     1|
|1510  |                  \gen_srls[116].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_348                 |     1|
|1511  |                  \gen_srls[117].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_349                 |     1|
|1512  |                  \gen_srls[118].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_350                 |     1|
|1513  |                  \gen_srls[119].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_351                 |     1|
|1514  |                  \gen_srls[120].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_352                 |     1|
|1515  |                  \gen_srls[121].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_353                 |     1|
|1516  |                  \gen_srls[122].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_354                 |     1|
|1517  |                  \gen_srls[123].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_355                 |     1|
|1518  |                  \gen_srls[124].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_356                 |     1|
|1519  |                  \gen_srls[125].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_357                 |     1|
|1520  |                  \gen_srls[126].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_358                 |     1|
|1521  |                  \gen_srls[127].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_359                 |     1|
|1522  |                  \gen_srls[128].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_360                 |     1|
|1523  |                  \gen_srls[129].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_361                 |     1|
|1524  |                  \gen_srls[130].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_362                 |     1|
|1525  |                  \gen_srls[131].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_363                 |     1|
|1526  |                  \gen_srls[132].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_364                 |     1|
|1527  |                  \gen_srls[133].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_365                 |     1|
|1528  |                  \gen_srls[134].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_366                 |     1|
|1529  |                  \gen_srls[135].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_367                 |     1|
|1530  |                  \gen_srls[136].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_368                 |     1|
|1531  |                  \gen_srls[137].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_369                 |     1|
|1532  |                  \gen_srls[138].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_370                 |     1|
|1533  |                  \gen_srls[139].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_371                 |     1|
|1534  |                  \gen_srls[140].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_372                 |     1|
|1535  |                  \gen_srls[141].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_373                 |     1|
|1536  |                  \gen_srls[142].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_374                 |     1|
|1537  |                  \gen_srls[143].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_375                 |     1|
|1538  |                  \gen_srls[145].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_376                 |     1|
|1539  |                  \gen_srls[146].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_377                 |     7|
|1540  |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_378                 |     2|
|1541  |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_379                 |     1|
|1542  |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_380                 |     1|
|1543  |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_381                 |     1|
|1544  |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_382                 |     1|
|1545  |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_383                 |     1|
|1546  |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_384                 |     1|
|1547  |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_385                 |     1|
|1548  |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_386                 |     1|
|1549  |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_387                 |     1|
|1550  |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_388                 |     1|
|1551  |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_389                 |     1|
|1552  |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_390                 |     1|
|1553  |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_391                 |     1|
|1554  |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_392                 |     1|
|1555  |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_393                 |     1|
|1556  |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_394                 |     1|
|1557  |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_395                 |     1|
|1558  |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_396                 |     1|
|1559  |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_397                 |     1|
|1560  |                  \gen_srls[36].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_398                 |     1|
|1561  |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_399                 |     1|
|1562  |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_400                 |     1|
|1563  |                  \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_401                 |     1|
|1564  |                  \gen_srls[40].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_402                 |     1|
|1565  |                  \gen_srls[41].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_403                 |     1|
|1566  |                  \gen_srls[42].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_404                 |     1|
|1567  |                  \gen_srls[43].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_405                 |     1|
|1568  |                  \gen_srls[44].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_406                 |     1|
|1569  |                  \gen_srls[45].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_407                 |     1|
|1570  |                  \gen_srls[46].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_408                 |     1|
|1571  |                  \gen_srls[47].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_409                 |     1|
|1572  |                  \gen_srls[48].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_410                 |     1|
|1573  |                  \gen_srls[49].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_411                 |     1|
|1574  |                  \gen_srls[50].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_412                 |     1|
|1575  |                  \gen_srls[51].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_413                 |     1|
|1576  |                  \gen_srls[52].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_414                 |     1|
|1577  |                  \gen_srls[53].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_415                 |     1|
|1578  |                  \gen_srls[54].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_416                 |     1|
|1579  |                  \gen_srls[55].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_417                 |     1|
|1580  |                  \gen_srls[56].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_418                 |     1|
|1581  |                  \gen_srls[57].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_419                 |     1|
|1582  |                  \gen_srls[58].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_420                 |     1|
|1583  |                  \gen_srls[59].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_421                 |     1|
|1584  |                  \gen_srls[60].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_422                 |     1|
|1585  |                  \gen_srls[61].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_423                 |     1|
|1586  |                  \gen_srls[62].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_424                 |     1|
|1587  |                  \gen_srls[63].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_425                 |     1|
|1588  |                  \gen_srls[64].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_426                 |     1|
|1589  |                  \gen_srls[65].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_427                 |     1|
|1590  |                  \gen_srls[66].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_428                 |     1|
|1591  |                  \gen_srls[67].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_429                 |     1|
|1592  |                  \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_430                 |     1|
|1593  |                  \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_431                 |     1|
|1594  |                  \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_432                 |     1|
|1595  |                  \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_433                 |     1|
|1596  |                  \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_434                 |     1|
|1597  |                  \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_435                 |     1|
|1598  |                  \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_436                 |     1|
|1599  |                  \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_437                 |     1|
|1600  |                  \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_438                 |     1|
|1601  |                  \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_439                 |     1|
|1602  |                  \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_440                 |     1|
|1603  |                  \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_441                 |     1|
|1604  |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_442                 |     1|
|1605  |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_443                 |     1|
|1606  |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_444                 |     1|
|1607  |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_445                 |     1|
|1608  |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_446                 |     1|
|1609  |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_447                 |     1|
|1610  |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_448                 |     1|
|1611  |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_449                 |     1|
|1612  |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_450                 |     1|
|1613  |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_451                 |     1|
|1614  |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_452                 |     1|
|1615  |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_453                 |     1|
|1616  |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_454                 |     1|
|1617  |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_455                 |     1|
|1618  |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_456                 |     1|
|1619  |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_457                 |     1|
|1620  |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_458                 |     1|
|1621  |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_459                 |     1|
|1622  |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_460                 |     1|
|1623  |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_461                 |     1|
|1624  |                w_cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4           |   248|
|1625  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_311                                 |     2|
|1626  |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_312                                 |     2|
|1627  |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_313                                 |     2|
|1628  |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_314                                 |     5|
|1629  |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_315                                 |     3|
|1630  |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_316                                 |     5|
|1631  |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_317                                 |     5|
|1632  |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_318                                 |     4|
|1633  |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_319                                 |     3|
|1634  |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_320                                 |     3|
|1635  |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_321                                 |     4|
|1636  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_322                                 |     2|
|1637  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_323                                 |     2|
|1638  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_324                                 |     2|
|1639  |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_325                                 |     2|
|1640  |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_326                                 |     2|
|1641  |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_327                                 |     2|
|1642  |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_328                                 |     2|
|1643  |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_329                                 |     2|
|1644  |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_330                                 |     2|
|1645  |                w_payld_fifo                                                                        |sc_si_converter_v1_0_8_offset_fifo__parameterized0         |   546|
|1646  |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3           |   158|
|1647  |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_299                                 |     7|
|1648  |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_300                                 |    11|
|1649  |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_301                                 |    13|
|1650  |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_302                                 |     8|
|1651  |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_303                                 |     5|
|1652  |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_304                                 |     5|
|1653  |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_305                                 |     3|
|1654  |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_306                                 |     7|
|1655  |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_307                                 |     6|
|1656  |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_308                                 |     5|
|1657  |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_309                                 |     3|
|1658  |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_310                                 |    14|
|1659  |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0                     |     1|
|1660  |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_156                 |     1|
|1661  |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_157                 |     1|
|1662  |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_158                 |     1|
|1663  |                  \gen_srls[104].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_159                 |     1|
|1664  |                  \gen_srls[105].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_160                 |     1|
|1665  |                  \gen_srls[106].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_161                 |     1|
|1666  |                  \gen_srls[107].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_162                 |     1|
|1667  |                  \gen_srls[108].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_163                 |     1|
|1668  |                  \gen_srls[109].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_164                 |     1|
|1669  |                  \gen_srls[110].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_165                 |     1|
|1670  |                  \gen_srls[111].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_166                 |     1|
|1671  |                  \gen_srls[112].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_167                 |     1|
|1672  |                  \gen_srls[113].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_168                 |     1|
|1673  |                  \gen_srls[114].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_169                 |     1|
|1674  |                  \gen_srls[115].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_170                 |     1|
|1675  |                  \gen_srls[116].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_171                 |     1|
|1676  |                  \gen_srls[117].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_172                 |     1|
|1677  |                  \gen_srls[118].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_173                 |     1|
|1678  |                  \gen_srls[119].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_174                 |     1|
|1679  |                  \gen_srls[120].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_175                 |     1|
|1680  |                  \gen_srls[121].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_176                 |     1|
|1681  |                  \gen_srls[122].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_177                 |     1|
|1682  |                  \gen_srls[123].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_178                 |     1|
|1683  |                  \gen_srls[124].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_179                 |     1|
|1684  |                  \gen_srls[125].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_180                 |     1|
|1685  |                  \gen_srls[126].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_181                 |     1|
|1686  |                  \gen_srls[127].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_182                 |     1|
|1687  |                  \gen_srls[128].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_183                 |     1|
|1688  |                  \gen_srls[129].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_184                 |     1|
|1689  |                  \gen_srls[130].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_185                 |     1|
|1690  |                  \gen_srls[131].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_186                 |     1|
|1691  |                  \gen_srls[132].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_187                 |     1|
|1692  |                  \gen_srls[133].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_188                 |     1|
|1693  |                  \gen_srls[134].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_189                 |     1|
|1694  |                  \gen_srls[135].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_190                 |     1|
|1695  |                  \gen_srls[136].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_191                 |     1|
|1696  |                  \gen_srls[137].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_192                 |     1|
|1697  |                  \gen_srls[138].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_193                 |     1|
|1698  |                  \gen_srls[139].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_194                 |     1|
|1699  |                  \gen_srls[140].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_195                 |     1|
|1700  |                  \gen_srls[141].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_196                 |     1|
|1701  |                  \gen_srls[142].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_197                 |     1|
|1702  |                  \gen_srls[143].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_198                 |     1|
|1703  |                  \gen_srls[144].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_199                 |     1|
|1704  |                  \gen_srls[145].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_200                 |     1|
|1705  |                  \gen_srls[146].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_201                 |     1|
|1706  |                  \gen_srls[147].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_202                 |     1|
|1707  |                  \gen_srls[148].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_203                 |     1|
|1708  |                  \gen_srls[149].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_204                 |     1|
|1709  |                  \gen_srls[150].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_205                 |     1|
|1710  |                  \gen_srls[151].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_206                 |     1|
|1711  |                  \gen_srls[152].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_207                 |     1|
|1712  |                  \gen_srls[153].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_208                 |     1|
|1713  |                  \gen_srls[154].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_209                 |     1|
|1714  |                  \gen_srls[155].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_210                 |     1|
|1715  |                  \gen_srls[156].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_211                 |     1|
|1716  |                  \gen_srls[157].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_212                 |     1|
|1717  |                  \gen_srls[158].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_213                 |     1|
|1718  |                  \gen_srls[159].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_214                 |     1|
|1719  |                  \gen_srls[160].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_215                 |     1|
|1720  |                  \gen_srls[161].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_216                 |     1|
|1721  |                  \gen_srls[162].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_217                 |     1|
|1722  |                  \gen_srls[163].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_218                 |     1|
|1723  |                  \gen_srls[164].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_219                 |     1|
|1724  |                  \gen_srls[165].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_220                 |     1|
|1725  |                  \gen_srls[166].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_221                 |     1|
|1726  |                  \gen_srls[167].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_222                 |     1|
|1727  |                  \gen_srls[168].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_223                 |     1|
|1728  |                  \gen_srls[169].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_224                 |     1|
|1729  |                  \gen_srls[170].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_225                 |     1|
|1730  |                  \gen_srls[171].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_226                 |     1|
|1731  |                  \gen_srls[172].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_227                 |     1|
|1732  |                  \gen_srls[173].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_228                 |     1|
|1733  |                  \gen_srls[174].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_229                 |     1|
|1734  |                  \gen_srls[175].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_230                 |     1|
|1735  |                  \gen_srls[176].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_231                 |     1|
|1736  |                  \gen_srls[177].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_232                 |     1|
|1737  |                  \gen_srls[178].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_233                 |     1|
|1738  |                  \gen_srls[179].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_234                 |     1|
|1739  |                  \gen_srls[180].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_235                 |     1|
|1740  |                  \gen_srls[181].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_236                 |     1|
|1741  |                  \gen_srls[182].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_237                 |     1|
|1742  |                  \gen_srls[183].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_238                 |     1|
|1743  |                  \gen_srls[184].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_239                 |     1|
|1744  |                  \gen_srls[185].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_240                 |     1|
|1745  |                  \gen_srls[186].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_241                 |     1|
|1746  |                  \gen_srls[187].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_242                 |     1|
|1747  |                  \gen_srls[188].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_243                 |     1|
|1748  |                  \gen_srls[189].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_244                 |     1|
|1749  |                  \gen_srls[190].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_245                 |     1|
|1750  |                  \gen_srls[191].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_246                 |     1|
|1751  |                  \gen_srls[192].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_247                 |     1|
|1752  |                  \gen_srls[193].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_248                 |     1|
|1753  |                  \gen_srls[194].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_249                 |     1|
|1754  |                  \gen_srls[195].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_250                 |     1|
|1755  |                  \gen_srls[196].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_251                 |     1|
|1756  |                  \gen_srls[197].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_252                 |     1|
|1757  |                  \gen_srls[198].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_253                 |     1|
|1758  |                  \gen_srls[199].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_254                 |     1|
|1759  |                  \gen_srls[200].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_255                 |     1|
|1760  |                  \gen_srls[201].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_256                 |     1|
|1761  |                  \gen_srls[202].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_257                 |     1|
|1762  |                  \gen_srls[203].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_258                 |     1|
|1763  |                  \gen_srls[204].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_259                 |     1|
|1764  |                  \gen_srls[205].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_260                 |     1|
|1765  |                  \gen_srls[206].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_261                 |     1|
|1766  |                  \gen_srls[207].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_262                 |     1|
|1767  |                  \gen_srls[208].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_263                 |     1|
|1768  |                  \gen_srls[209].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_264                 |     1|
|1769  |                  \gen_srls[210].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_265                 |     1|
|1770  |                  \gen_srls[211].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_266                 |     1|
|1771  |                  \gen_srls[212].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_267                 |     1|
|1772  |                  \gen_srls[213].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_268                 |     1|
|1773  |                  \gen_srls[214].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_269                 |     1|
|1774  |                  \gen_srls[215].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_270                 |     1|
|1775  |                  \gen_srls[216].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_271                 |     1|
|1776  |                  \gen_srls[217].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_272                 |     1|
|1777  |                  \gen_srls[218].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_273                 |     1|
|1778  |                  \gen_srls[219].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_274                 |     1|
|1779  |                  \gen_srls[220].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_275                 |     1|
|1780  |                  \gen_srls[221].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_276                 |     1|
|1781  |                  \gen_srls[222].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_277                 |     1|
|1782  |                  \gen_srls[223].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_278                 |     7|
|1783  |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_279                 |     2|
|1784  |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_280                 |     1|
|1785  |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_281                 |     1|
|1786  |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_282                 |     1|
|1787  |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_283                 |     1|
|1788  |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_284                 |     1|
|1789  |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_285                 |     1|
|1790  |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_286                 |     1|
|1791  |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_287                 |     1|
|1792  |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_288                 |     1|
|1793  |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_289                 |     1|
|1794  |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_290                 |     1|
|1795  |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_291                 |     1|
|1796  |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_292                 |     1|
|1797  |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_293                 |     1|
|1798  |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_294                 |     1|
|1799  |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_295                 |     1|
|1800  |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_296                 |     1|
|1801  |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_297                 |     1|
|1802  |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_298                 |     1|
|1803  |              splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter                            |    86|
|1804  |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5           |    85|
|1805  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_141                                 |     2|
|1806  |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_142                                 |     2|
|1807  |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_143                                 |     2|
|1808  |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_144                                 |     2|
|1809  |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_145                                 |     3|
|1810  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_146                                 |     2|
|1811  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_147                                 |     2|
|1812  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_148                                 |     2|
|1813  |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_149                                 |     2|
|1814  |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_150                                 |     2|
|1815  |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_151                                 |     2|
|1816  |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_152                                 |     2|
|1817  |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_153                                 |     2|
|1818  |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_154                                 |     2|
|1819  |          s01_transaction_regulator                                                                 |bd_0f99_s01tr_0                                            |    85|
|1820  |            inst                                                                                    |sc_transaction_regulator_v1_0_8_top__parameterized0        |    85|
|1821  |              \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder                |    41|
|1822  |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6_136       |    41|
|1823  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_137                                 |     2|
|1824  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_138                                 |     2|
|1825  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_139                                 |     2|
|1826  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_140                                 |     3|
|1827  |              \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder_132            |    42|
|1828  |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6           |    42|
|1829  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                     |     2|
|1830  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_133                                 |     2|
|1831  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_134                                 |     2|
|1832  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_135                                 |     3|
|1833  |        s01_nodes                                                                                   |s01_nodes_imp_ETWBPR                                       |  1501|
|1834  |          s01_ar_node                                                                               |bd_0f99_sarn_1                                             |   323|
|1835  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized4                        |   323|
|1836  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized4                 |   316|
|1837  |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6__xdcDup__4            |    78|
|1838  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__4  |    78|
|1839  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__8                       |    22|
|1840  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__8                         |    22|
|1841  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_129                 |    14|
|1842  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_130                 |    13|
|1843  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_131                 |    22|
|1844  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7__xdcDup__3            |   227|
|1845  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__3  |   227|
|1846  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__5                       |   158|
|1847  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__5                         |   158|
|1848  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_126                 |    14|
|1849  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_127                 |    13|
|1850  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_128                 |    32|
|1851  |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_125             |     9|
|1852  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4                 |     3|
|1853  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_124                                |     3|
|1854  |          s01_aw_node                                                                               |bd_0f99_sawn_1                                             |   323|
|1855  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized5                        |   323|
|1856  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized5                 |   316|
|1857  |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6__xdcDup__5            |    78|
|1858  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__5  |    78|
|1859  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__7                       |    22|
|1860  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__7                         |    22|
|1861  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_121                 |    14|
|1862  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_122                 |    13|
|1863  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_123                 |    22|
|1864  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7                       |   227|
|1865  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7             |   227|
|1866  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__4                       |   158|
|1867  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__4                         |   158|
|1868  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_118                 |    14|
|1869  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_119                 |    13|
|1870  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_120                 |    32|
|1871  |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_117             |     9|
|1872  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5                 |     3|
|1873  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_116                                |     3|
|1874  |          s01_b_node                                                                                |bd_0f99_sbn_1                                              |   167|
|1875  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized6                        |   167|
|1876  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized6                 |   160|
|1877  |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__6                            |    72|
|1878  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__6                  |    72|
|1879  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__8                                       |     4|
|1880  |                      xpm_memory_base_inst                                                          |xpm_memory_base__8                                         |     4|
|1881  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_113                 |    14|
|1882  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_114                 |    13|
|1883  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_115                 |    31|
|1884  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized8                       |    85|
|1885  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8             |    85|
|1886  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8__2                       |    29|
|1887  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8__2                         |    29|
|1888  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_110                 |    14|
|1889  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_111                 |    13|
|1890  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_112                 |    21|
|1891  |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized6                    |     1|
|1892  |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_109                                |     1|
|1893  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                 |     3|
|1894  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_108                                |     3|
|1895  |          s01_r_node                                                                                |bd_0f99_srn_1                                              |   334|
|1896  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized7                        |   334|
|1897  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized7                 |   327|
|1898  |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo                                       |    72|
|1899  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                             |    72|
|1900  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__7                                       |     4|
|1901  |                      xpm_memory_base_inst                                                          |xpm_memory_base__7                                         |     4|
|1902  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_105                 |    14|
|1903  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_106                 |    13|
|1904  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_107                 |    31|
|1905  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized9                       |   252|
|1906  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized9             |   252|
|1907  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9__2                       |   195|
|1908  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__2                         |   195|
|1909  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_102                 |    14|
|1910  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_103                 |    13|
|1911  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_104                 |    21|
|1912  |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized7                    |     1|
|1913  |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_101                                |     1|
|1914  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                 |     3|
|1915  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_100                                |     3|
|1916  |          s01_w_node                                                                                |bd_0f99_swn_1                                              |   354|
|1917  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized8                        |   354|
|1918  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized8                 |   347|
|1919  |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6                       |    79|
|1920  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6             |    79|
|1921  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__6                       |    22|
|1922  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__6                         |    22|
|1923  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_97                  |    14|
|1924  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_98                  |    13|
|1925  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_99                  |    22|
|1926  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized10                      |   257|
|1927  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized10            |   257|
|1928  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10__2                      |   188|
|1929  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10__2                        |   188|
|1930  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0                     |    14|
|1931  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_96                  |    13|
|1932  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1                     |    32|
|1933  |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1                 |     9|
|1934  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized6                 |     3|
|1935  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                    |     3|
|1936  |        switchboards                                                                                |switchboards_imp_1I98J71                                   |  1002|
|1937  |          ar_switchboard                                                                            |bd_0f99_arsw_0                                             |   266|
|1938  |            inst                                                                                    |sc_switchboard_v1_0_6_top                                  |   266|
|1939  |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_4_mux_94                                      |   133|
|1940  |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized9_95                 |   133|
|1941  |          aw_switchboard                                                                            |bd_0f99_awsw_0                                             |   266|
|1942  |            inst                                                                                    |sc_switchboard_v1_0_6_top__1                               |   266|
|1943  |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_4_mux                                         |   133|
|1944  |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized9                    |   133|
|1945  |          b_switchboard                                                                             |bd_0f99_bsw_0                                              |     5|
|1946  |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized0                  |     5|
|1947  |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized11                   |     5|
|1948  |          r_switchboard                                                                             |bd_0f99_rsw_0                                              |   147|
|1949  |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized1                  |   147|
|1950  |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized13                   |   147|
|1951  |          w_switchboard                                                                             |bd_0f99_wsw_0                                              |   318|
|1952  |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized2                  |   318|
|1953  |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_4_mux__parameterized2                         |   159|
|1954  |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized15                   |   159|
|1955  |    clk_wiz_0                                                                                       |cis_sobel_clk_wiz_0_0                                      |    11|
|1956  |      inst                                                                                          |cis_sobel_clk_wiz_0_0_clk_wiz                              |    11|
|1957  |    mig_7series_0                                                                                   |cis_sobel_mig_7series_0_0                                  | 12217|
|1958  |      u_cis_sobel_mig_7series_0_0_mig                                                               |cis_sobel_mig_7series_0_0_mig                              | 12215|
|1959  |        \temp_mon_enabled.u_tempmon                                                                 |mig_7series_v4_2_tempmon                                   |   169|
|1960  |        u_ddr3_clk_ibuf                                                                             |mig_7series_v4_2_clk_ibuf                                  |     0|
|1961  |        u_ddr3_infrastructure                                                                       |mig_7series_v4_2_infrastructure                            |   109|
|1962  |        u_iodelay_ctrl                                                                              |mig_7series_v4_2_iodelay_ctrl                              |    18|
|1963  |        u_memc_ui_top_axi                                                                           |mig_7series_v4_2_memc_ui_top_axi                           | 11919|
|1964  |          mem_intfc0                                                                                |mig_7series_v4_2_mem_intfc                                 |  9876|
|1965  |            ddr_phy_top0                                                                            |mig_7series_v4_2_ddr_phy_top                               |  7469|
|1966  |              u_ddr_calib_top                                                                       |mig_7series_v4_2_ddr_calib_top                             |  6299|
|1967  |                \ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                        |mig_7series_v4_2_ddr_phy_prbs_rdlvl                        |   922|
|1968  |                \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                  |mig_7series_v4_2_ddr_phy_rdlvl                             |  1589|
|1969  |                ddr_phy_tempmon_0                                                                   |mig_7series_v4_2_ddr_phy_tempmon                           |   684|
|1970  |                \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                      |mig_7series_v4_2_ddr_phy_dqs_found_cal_hr                  |   286|
|1971  |                \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                          |mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay                 |    37|
|1972  |                \mb_wrlvl_inst.u_ddr_phy_wrlvl                                                      |mig_7series_v4_2_ddr_phy_wrlvl                             |   485|
|1973  |                u_ddr_phy_init                                                                      |mig_7series_v4_2_ddr_phy_init                              |  1526|
|1974  |                u_ddr_phy_wrcal                                                                     |mig_7series_v4_2_ddr_phy_wrcal                             |   491|
|1975  |                u_ddr_prbs_gen                                                                      |mig_7series_v4_2_ddr_prbs_gen                              |   221|
|1976  |              u_ddr_mc_phy_wrapper                                                                  |mig_7series_v4_2_ddr_mc_phy_wrapper                        |  1170|
|1977  |                \gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd                                    |     1|
|1978  |                \gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_87                                 |     1|
|1979  |                \genblk24.phy_ctl_pre_fifo_0                                                        |mig_7series_v4_2_ddr_of_pre_fifo                           |     7|
|1980  |                \genblk24.phy_ctl_pre_fifo_1                                                        |mig_7series_v4_2_ddr_of_pre_fifo__parameterized0           |     7|
|1981  |                \genblk24.phy_ctl_pre_fifo_2                                                        |mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_88        |     7|
|1982  |                u_ddr_mc_phy                                                                        |mig_7series_v4_2_ddr_mc_phy                                |  1079|
|1983  |                  \ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                |mig_7series_v4_2_ddr_phy_4lanes                            |  1063|
|1984  |                    \ddr_byte_lane_A.ddr_byte_lane_A                                                |mig_7series_v4_2_ddr_byte_lane                             |   118|
|1985  |                      ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io                         |    11|
|1986  |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_93        |   101|
|1987  |                    \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_2_ddr_byte_lane__parameterized0             |   118|
|1988  |                      ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0         |    12|
|1989  |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_92        |    95|
|1990  |                    \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_2_ddr_byte_lane__parameterized1             |   321|
|1991  |                      ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized1_89      |    32|
|1992  |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_90                       |   126|
|1993  |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_91        |    83|
|1994  |                    \ddr_byte_lane_D.ddr_byte_lane_D                                                |mig_7series_v4_2_ddr_byte_lane__parameterized2             |   474|
|1995  |                      ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized1         |    28|
|1996  |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo                          |   291|
|1997  |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1           |    82|
|1998  |            mc0                                                                                     |mig_7series_v4_2_mc                                        |  2407|
|1999  |              bank_mach0                                                                            |mig_7series_v4_2_bank_mach                                 |  1930|
|2000  |                arb_mux0                                                                            |mig_7series_v4_2_arb_mux                                   |   448|
|2001  |                  arb_row_col0                                                                      |mig_7series_v4_2_arb_row_col                               |   444|
|2002  |                    col_arb0                                                                        |mig_7series_v4_2_round_robin_arb__parameterized1           |   153|
|2003  |                    \pre_4_1_1T_arb.pre_arb0                                                        |mig_7series_v4_2_round_robin_arb__parameterized1_85        |   108|
|2004  |                    row_arb0                                                                        |mig_7series_v4_2_round_robin_arb__parameterized1_86        |   170|
|2005  |                  arb_select0                                                                       |mig_7series_v4_2_arb_select                                |     4|
|2006  |                \bank_cntrl[0].bank0                                                                |mig_7series_v4_2_bank_cntrl                                |   218|
|2007  |                  bank_compare0                                                                     |mig_7series_v4_2_bank_compare_84                           |    51|
|2008  |                  bank_queue0                                                                       |mig_7series_v4_2_bank_queue                                |   117|
|2009  |                  bank_state0                                                                       |mig_7series_v4_2_bank_state                                |    50|
|2010  |                \bank_cntrl[1].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized0                |   169|
|2011  |                  bank_compare0                                                                     |mig_7series_v4_2_bank_compare_83                           |    46|
|2012  |                  bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized0                |    75|
|2013  |                  bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized0                |    48|
|2014  |                \bank_cntrl[2].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized1                |   172|
|2015  |                  bank_compare0                                                                     |mig_7series_v4_2_bank_compare_82                           |    55|
|2016  |                  bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized1                |    69|
|2017  |                  bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized1                |    48|
|2018  |                \bank_cntrl[3].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized2                |   173|
|2019  |                  bank_compare0                                                                     |mig_7series_v4_2_bank_compare_81                           |    47|
|2020  |                  bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized2                |    74|
|2021  |                  bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized2                |    52|
|2022  |                \bank_cntrl[4].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized3                |   164|
|2023  |                  bank_compare0                                                                     |mig_7series_v4_2_bank_compare_80                           |    46|
|2024  |                  bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized3                |    68|
|2025  |                  bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized3                |    50|
|2026  |                \bank_cntrl[5].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized4                |   164|
|2027  |                  bank_compare0                                                                     |mig_7series_v4_2_bank_compare_79                           |    47|
|2028  |                  bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized4                |    68|
|2029  |                  bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized4                |    49|
|2030  |                \bank_cntrl[6].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized5                |   179|
|2031  |                  bank_compare0                                                                     |mig_7series_v4_2_bank_compare_78                           |    47|
|2032  |                  bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized5                |    71|
|2033  |                  bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized5                |    61|
|2034  |                \bank_cntrl[7].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized6                |   163|
|2035  |                  bank_compare0                                                                     |mig_7series_v4_2_bank_compare                              |    48|
|2036  |                  bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized6                |    67|
|2037  |                  bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized6                |    48|
|2038  |                bank_common0                                                                        |mig_7series_v4_2_bank_common                               |    80|
|2039  |              col_mach0                                                                             |mig_7series_v4_2_col_mach                                  |    31|
|2040  |              rank_mach0                                                                            |mig_7series_v4_2_rank_mach                                 |   125|
|2041  |                \rank_cntrl[0].rank_cntrl0                                                          |mig_7series_v4_2_rank_cntrl                                |    20|
|2042  |                rank_common0                                                                        |mig_7series_v4_2_rank_common                               |   105|
|2043  |                  \maintenance_request.maint_arb0                                                   |mig_7series_v4_2_round_robin_arb                           |     7|
|2044  |          u_axi_mc                                                                                  |mig_7series_v4_2_axi_mc                                    |  1358|
|2045  |            axi_mc_ar_channel_0                                                                     |mig_7series_v4_2_axi_mc_ar_channel                         |   262|
|2046  |              ar_cmd_fsm_0                                                                          |mig_7series_v4_2_axi_mc_cmd_fsm                            |   125|
|2047  |              axi_mc_cmd_translator_0                                                               |mig_7series_v4_2_axi_mc_cmd_translator__parameterized0     |    92|
|2048  |                axi_mc_incr_cmd_0                                                                   |mig_7series_v4_2_axi_mc_incr_cmd__parameterized0           |    84|
|2049  |                axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0           |     8|
|2050  |            axi_mc_aw_channel_0                                                                     |mig_7series_v4_2_axi_mc_aw_channel                         |   263|
|2051  |              aw_cmd_fsm_0                                                                          |mig_7series_v4_2_axi_mc_wr_cmd_fsm                         |   117|
|2052  |              axi_mc_cmd_translator_0                                                               |mig_7series_v4_2_axi_mc_cmd_translator                     |   104|
|2053  |                axi_mc_incr_cmd_0                                                                   |mig_7series_v4_2_axi_mc_incr_cmd                           |    87|
|2054  |                axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_2_axi_mc_wrap_cmd                           |    17|
|2055  |            axi_mc_b_channel_0                                                                      |mig_7series_v4_2_axi_mc_b_channel                          |    23|
|2056  |              bid_fifo_0                                                                            |mig_7series_v4_2_axi_mc_fifo                               |    17|
|2057  |            axi_mc_cmd_arbiter_0                                                                    |mig_7series_v4_2_axi_mc_cmd_arbiter                        |    26|
|2058  |            axi_mc_r_channel_0                                                                      |mig_7series_v4_2_axi_mc_r_channel                          |   189|
|2059  |              rd_data_fifo_0                                                                        |mig_7series_v4_2_axi_mc_fifo__parameterized0               |   150|
|2060  |              transaction_fifo_0                                                                    |mig_7series_v4_2_axi_mc_fifo__parameterized1               |    27|
|2061  |            axi_mc_w_channel_0                                                                      |mig_7series_v4_2_axi_mc_w_channel                          |   592|
|2062  |          u_ui_top                                                                                  |mig_7series_v4_2_ui_top                                    |   683|
|2063  |            ui_cmd0                                                                                 |mig_7series_v4_2_ui_cmd                                    |   104|
|2064  |            ui_rd_data0                                                                             |mig_7series_v4_2_ui_rd_data                                |    27|
|2065  |            ui_wr_data0                                                                             |mig_7series_v4_2_ui_wr_data                                |   552|
|2066  |    rd_ddr_fifo_2                                                                                   |cis_sobel_rd_ddr_fifo_0_2                                  |   289|
|2067  |      inst                                                                                          |rd_ddr_fifo                                                |   289|
|2068  |        rd_ddr3_fifo                                                                                |rd_ddr3_fifo                                               |   289|
|2069  |          U0                                                                                        |fifo_generator_v13_2_4__parameterized3                     |   289|
|2070  |            inst_fifo_gen                                                                           |fifo_generator_v13_2_4_synth__parameterized1               |   289|
|2071  |              \gconvfifo.rf                                                                         |fifo_generator_top__parameterized1                         |   289|
|2072  |                \grf.rf                                                                             |fifo_generator_ramfifo__parameterized1                     |   289|
|2073  |                  \gntv_or_sync_fifo.gcx.clkx                                                       |clk_x_pntrs__parameterized0                                |   101|
|2074  |                    wr_pntr_cdc_inst                                                                |xpm_cdc_gray__parameterized2                               |    34|
|2075  |                    rd_pntr_cdc_inst                                                                |xpm_cdc_gray__parameterized4                               |    52|
|2076  |                  \gntv_or_sync_fifo.gl0.rd                                                         |rd_logic__parameterized1_58                                |    79|
|2077  |                    \gr1.gr1_int.rfwft                                                              |rd_fwft_72                                                 |    16|
|2078  |                    \gras.grdc1.rdc                                                                 |rd_dc_as_73                                                |    11|
|2079  |                    \gras.rsts                                                                      |rd_status_flags_as__parameterized0_74                      |    13|
|2080  |                      c0                                                                            |compare__parameterized0_76                                 |     6|
|2081  |                      c1                                                                            |compare__parameterized0_77                                 |     5|
|2082  |                    rpntr                                                                           |rd_bin_cntr__parameterized0_75                             |    39|
|2083  |                  \gntv_or_sync_fifo.gl0.wr                                                         |wr_logic__parameterized1_59                                |    41|
|2084  |                    \gwas.gwdc0.wdc                                                                 |wr_dc_as_69                                                |     8|
|2085  |                    \gwas.wsts                                                                      |wr_status_flags_as__parameterized0_70                      |     3|
|2086  |                    wpntr                                                                           |wr_bin_cntr__parameterized1_71                             |    30|
|2087  |                  \gntv_or_sync_fifo.mem                                                            |memory__parameterized1_60                                  |    32|
|2088  |                    \gbm.gbmg.gbmga.ngecc.bmg                                                       |blk_mem_gen_v8_4_3__parameterized3_61                      |    16|
|2089  |                      inst_blk_mem_gen                                                              |blk_mem_gen_v8_4_3_synth__parameterized1_62                |    16|
|2090  |                        \gnbram.gnativebmg.native_blk_mem_gen                                       |blk_mem_gen_top__parameterized1_63                         |    16|
|2091  |                          \valid.cstr                                                               |blk_mem_gen_generic_cstr__parameterized1_64                |    16|
|2092  |                            \ramloop[0].ram.r                                                       |blk_mem_gen_prim_width__parameterized1_65                  |     1|
|2093  |                              \prim_noinit.ram                                                      |blk_mem_gen_prim_wrapper__parameterized1_68                |     1|
|2094  |                            \ramloop[1].ram.r                                                       |blk_mem_gen_prim_width__parameterized2_66                  |    15|
|2095  |                              \prim_noinit.ram                                                      |blk_mem_gen_prim_wrapper__parameterized2_67                |     2|
|2096  |                  rstblk                                                                            |reset_blk_ramfifo__xdcDup__3                               |    36|
|2097  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                   |xpm_cdc_sync_rst__16                                       |     5|
|2098  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__17                                       |     5|
|2099  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd          |xpm_cdc_single__16                                         |     5|
|2100  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr          |xpm_cdc_single__17                                         |     5|
|2101  |    fifo2mig_axi_0                                                                                  |cis_sobel_fifo2mig_axi_0_0                                 |   175|
|2102  |      inst                                                                                          |fifo2mig_axi                                               |   173|
|2103  |    udp_1                                                                                           |cis_sobel_udp_0_1                                          |  1353|
|2104  |      inst                                                                                          |udp_54                                                     |  1353|
|2105  |        u_crc32_d4                                                                                  |crc32_d4_55                                                |    48|
|2106  |        u_ip_receive                                                                                |ip_receive_56                                              |   380|
|2107  |        u_ip_send                                                                                   |ip_send_57                                                 |   925|
|2108  |    rd_ddr_fifo_0                                                                                   |cis_sobel_rd_ddr_fifo_0_0                                  |   289|
|2109  |      inst                                                                                          |rd_ddr_fifo__xdcDup__1                                     |   289|
|2110  |        rd_ddr3_fifo                                                                                |rd_ddr3_fifo__xdcDup__1                                    |   289|
|2111  |          U0                                                                                        |fifo_generator_v13_2_4__parameterized3__xdcDup__1          |   289|
|2112  |            inst_fifo_gen                                                                           |fifo_generator_v13_2_4_synth__parameterized1__xdcDup__1    |   289|
|2113  |              \gconvfifo.rf                                                                         |fifo_generator_top__parameterized1__xdcDup__1              |   289|
|2114  |                \grf.rf                                                                             |fifo_generator_ramfifo__parameterized1__xdcDup__1          |   289|
|2115  |                  \gntv_or_sync_fifo.gcx.clkx                                                       |clk_x_pntrs__parameterized0__xdcDup__1                     |   101|
|2116  |                    wr_pntr_cdc_inst                                                                |xpm_cdc_gray__parameterized2__6                            |    34|
|2117  |                    rd_pntr_cdc_inst                                                                |xpm_cdc_gray__parameterized4__6                            |    52|
|2118  |                  \gntv_or_sync_fifo.gl0.rd                                                         |rd_logic__parameterized1                                   |    79|
|2119  |                    \gr1.gr1_int.rfwft                                                              |rd_fwft_51                                                 |    16|
|2120  |                    \gras.grdc1.rdc                                                                 |rd_dc_as                                                   |    11|
|2121  |                    \gras.rsts                                                                      |rd_status_flags_as__parameterized0                         |    13|
|2122  |                      c0                                                                            |compare__parameterized0_52                                 |     6|
|2123  |                      c1                                                                            |compare__parameterized0_53                                 |     5|
|2124  |                    rpntr                                                                           |rd_bin_cntr__parameterized0                                |    39|
|2125  |                  \gntv_or_sync_fifo.gl0.wr                                                         |wr_logic__parameterized1                                   |    41|
|2126  |                    \gwas.gwdc0.wdc                                                                 |wr_dc_as                                                   |     8|
|2127  |                    \gwas.wsts                                                                      |wr_status_flags_as__parameterized0                         |     3|
|2128  |                    wpntr                                                                           |wr_bin_cntr__parameterized1                                |    30|
|2129  |                  \gntv_or_sync_fifo.mem                                                            |memory__parameterized1                                     |    32|
|2130  |                    \gbm.gbmg.gbmga.ngecc.bmg                                                       |blk_mem_gen_v8_4_3__parameterized3                         |    16|
|2131  |                      inst_blk_mem_gen                                                              |blk_mem_gen_v8_4_3_synth__parameterized1                   |    16|
|2132  |                        \gnbram.gnativebmg.native_blk_mem_gen                                       |blk_mem_gen_top__parameterized1                            |    16|
|2133  |                          \valid.cstr                                                               |blk_mem_gen_generic_cstr__parameterized1                   |    16|
|2134  |                            \ramloop[0].ram.r                                                       |blk_mem_gen_prim_width__parameterized1                     |     1|
|2135  |                              \prim_noinit.ram                                                      |blk_mem_gen_prim_wrapper__parameterized1                   |     1|
|2136  |                            \ramloop[1].ram.r                                                       |blk_mem_gen_prim_width__parameterized2                     |    15|
|2137  |                              \prim_noinit.ram                                                      |blk_mem_gen_prim_wrapper__parameterized2                   |     2|
|2138  |                  rstblk                                                                            |reset_blk_ramfifo__xdcDup__2                               |    36|
|2139  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                   |xpm_cdc_sync_rst__14                                       |     5|
|2140  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__15                                       |     5|
|2141  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd          |xpm_cdc_single__14                                         |     5|
|2142  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr          |xpm_cdc_single__15                                         |     5|
|2143  |    wr_ddr_fifo_0                                                                                   |cis_sobel_wr_ddr_fifo_0_0                                  |   405|
|2144  |      inst                                                                                          |wr_ddr_fifo__xdcDup__1                                     |   405|
|2145  |        wr_ddr3_fifo                                                                                |wr_ddr3_fifo__xdcDup__1                                    |   405|
|2146  |          U0                                                                                        |fifo_generator_v13_2_4__parameterized5__xdcDup__1          |   405|
|2147  |            inst_fifo_gen                                                                           |fifo_generator_v13_2_4_synth__parameterized2__xdcDup__1    |   405|
|2148  |              \gconvfifo.rf                                                                         |fifo_generator_top__parameterized2__xdcDup__1              |   405|
|2149  |                \grf.rf                                                                             |fifo_generator_ramfifo__parameterized2__xdcDup__1          |   405|
|2150  |                  \gntv_or_sync_fifo.gcx.clkx                                                       |clk_x_pntrs__parameterized1__xdcDup__1                     |   101|
|2151  |                    wr_pntr_cdc_inst                                                                |xpm_cdc_gray__parameterized4__5                            |    52|
|2152  |                    rd_pntr_cdc_inst                                                                |xpm_cdc_gray__parameterized2__5                            |    34|
|2153  |                  \gntv_or_sync_fifo.gl0.rd                                                         |rd_logic__parameterized2_31                                |    51|
|2154  |                    \gr1.gr1_int.rfwft                                                              |rd_fwft_47                                                 |    16|
|2155  |                    \gras.grdc1.rdc                                                                 |rd_dc_as__parameterized0_48                                |     8|
|2156  |                    \gras.rsts                                                                      |rd_status_flags_as__parameterized1_49                      |     2|
|2157  |                    rpntr                                                                           |rd_bin_cntr__parameterized1_50                             |    25|
|2158  |                  \gntv_or_sync_fifo.gl0.wr                                                         |wr_logic__parameterized2_32                                |    73|
|2159  |                    \gwas.gwdc0.wdc                                                                 |wr_dc_as__parameterized0_42                                |    11|
|2160  |                    \gwas.wsts                                                                      |wr_status_flags_as__parameterized1_43                      |    14|
|2161  |                      c1                                                                            |compare__parameterized0_45                                 |     5|
|2162  |                      c2                                                                            |compare__parameterized0_46                                 |     6|
|2163  |                    wpntr                                                                           |wr_bin_cntr__parameterized2_44                             |    48|
|2164  |                  \gntv_or_sync_fifo.mem                                                            |memory__parameterized2_33                                  |   144|
|2165  |                    \gbm.gbmg.gbmga.ngecc.bmg                                                       |blk_mem_gen_v8_4_3__parameterized5_34                      |    16|
|2166  |                      inst_blk_mem_gen                                                              |blk_mem_gen_v8_4_3_synth__parameterized2_35                |    16|
|2167  |                        \gnbram.gnativebmg.native_blk_mem_gen                                       |blk_mem_gen_top__parameterized2_36                         |    16|
|2168  |                          \valid.cstr                                                               |blk_mem_gen_generic_cstr__parameterized2_37                |    16|
|2169  |                            \ramloop[0].ram.r                                                       |blk_mem_gen_prim_width__parameterized3_38                  |     1|
|2170  |                              \prim_noinit.ram                                                      |blk_mem_gen_prim_wrapper__parameterized3_41                |     1|
|2171  |                            \ramloop[1].ram.r                                                       |blk_mem_gen_prim_width__parameterized4_39                  |    15|
|2172  |                              \prim_noinit.ram                                                      |blk_mem_gen_prim_wrapper__parameterized4_40                |     2|
|2173  |                  rstblk                                                                            |reset_blk_ramfifo__xdcDup__4                               |    36|
|2174  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                   |xpm_cdc_sync_rst__12                                       |     5|
|2175  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__13                                       |     5|
|2176  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd          |xpm_cdc_single__12                                         |     5|
|2177  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr          |xpm_cdc_single__13                                         |     5|
|2178  |    img_data_pkt_1                                                                                  |cis_sobel_img_data_pkt_0_1                                 |   358|
|2179  |      inst                                                                                          |img_data_pkt                                               |   358|
|2180  |        u_sync_fifo_1024x32b                                                                        |sync_fifo_1024x32b                                         |   114|
|2181  |          U0                                                                                        |fifo_generator_v13_2_4__parameterized1__2                  |   114|
|2182  |            inst_fifo_gen                                                                           |fifo_generator_v13_2_4_synth__parameterized0_11            |   114|
|2183  |              \gconvfifo.rf                                                                         |fifo_generator_top__parameterized0_12                      |   114|
|2184  |                \grf.rf                                                                             |fifo_generator_ramfifo__parameterized0_13                  |   114|
|2185  |                  \gntv_or_sync_fifo.gl0.rd                                                         |rd_logic__parameterized0_14                                |    66|
|2186  |                    \grss.rsts                                                                      |rd_status_flags_ss_27                                      |    15|
|2187  |                      c1                                                                            |compare_29                                                 |     5|
|2188  |                      c2                                                                            |compare_30                                                 |     6|
|2189  |                    rpntr                                                                           |rd_bin_cntr_28                                             |    51|
|2190  |                  \gntv_or_sync_fifo.gl0.wr                                                         |wr_logic__parameterized0_15                                |    47|
|2191  |                    \gwss.wsts                                                                      |wr_status_flags_ss_23                                      |    16|
|2192  |                      c0                                                                            |compare_25                                                 |     5|
|2193  |                      c1                                                                            |compare_26                                                 |     6|
|2194  |                    wpntr                                                                           |wr_bin_cntr__parameterized0_24                             |    31|
|2195  |                  \gntv_or_sync_fifo.mem                                                            |memory__parameterized0_16                                  |     1|
|2196  |                    \gbm.gbmg.gbmga.ngecc.bmg                                                       |blk_mem_gen_v8_4_3__parameterized1_17                      |     1|
|2197  |                      inst_blk_mem_gen                                                              |blk_mem_gen_v8_4_3_synth__parameterized0_18                |     1|
|2198  |                        \gnbram.gnativebmg.native_blk_mem_gen                                       |blk_mem_gen_top__parameterized0_19                         |     1|
|2199  |                          \valid.cstr                                                               |blk_mem_gen_generic_cstr__parameterized0_20                |     1|
|2200  |                            \ramloop[0].ram.r                                                       |blk_mem_gen_prim_width__parameterized0_21                  |     1|
|2201  |                              \prim_noinit.ram                                                      |blk_mem_gen_prim_wrapper__parameterized0_22                |     1|
|2202  |    img_data_pkt_0                                                                                  |cis_sobel_img_data_pkt_0_0                                 |   358|
|2203  |      inst                                                                                          |img_data_pkt__xdcDup__1                                    |   358|
|2204  |        u_sync_fifo_1024x32b                                                                        |sync_fifo_1024x32b__xdcDup__1                              |   114|
|2205  |          U0                                                                                        |fifo_generator_v13_2_4__parameterized1                     |   114|
|2206  |            inst_fifo_gen                                                                           |fifo_generator_v13_2_4_synth__parameterized0               |   114|
|2207  |              \gconvfifo.rf                                                                         |fifo_generator_top__parameterized0                         |   114|
|2208  |                \grf.rf                                                                             |fifo_generator_ramfifo__parameterized0                     |   114|
|2209  |                  \gntv_or_sync_fifo.gl0.rd                                                         |rd_logic__parameterized0                                   |    66|
|2210  |                    \grss.rsts                                                                      |rd_status_flags_ss                                         |    15|
|2211  |                      c1                                                                            |compare_9                                                  |     5|
|2212  |                      c2                                                                            |compare_10                                                 |     6|
|2213  |                    rpntr                                                                           |rd_bin_cntr_8                                              |    51|
|2214  |                  \gntv_or_sync_fifo.gl0.wr                                                         |wr_logic__parameterized0                                   |    47|
|2215  |                    \gwss.wsts                                                                      |wr_status_flags_ss                                         |    16|
|2216  |                      c0                                                                            |compare_6                                                  |     5|
|2217  |                      c1                                                                            |compare_7                                                  |     6|
|2218  |                    wpntr                                                                           |wr_bin_cntr__parameterized0                                |    31|
|2219  |                  \gntv_or_sync_fifo.mem                                                            |memory__parameterized0                                     |     1|
|2220  |                    \gbm.gbmg.gbmga.ngecc.bmg                                                       |blk_mem_gen_v8_4_3__parameterized1                         |     1|
|2221  |                      inst_blk_mem_gen                                                              |blk_mem_gen_v8_4_3_synth__parameterized0                   |     1|
|2222  |                        \gnbram.gnativebmg.native_blk_mem_gen                                       |blk_mem_gen_top__parameterized0                            |     1|
|2223  |                          \valid.cstr                                                               |blk_mem_gen_generic_cstr__parameterized0                   |     1|
|2224  |                            \ramloop[0].ram.r                                                       |blk_mem_gen_prim_width__parameterized0                     |     1|
|2225  |                              \prim_noinit.ram                                                      |blk_mem_gen_prim_wrapper__parameterized0                   |     1|
|2226  |    ov5640_rgb565_top_0                                                                             |cis_sobel_ov5640_rgb565_top_0_0                            |   385|
|2227  |      inst                                                                                          |ov5640_rgb565_top                                          |   384|
|2228  |        u_i2c_cfg                                                                                   |i2c_ov5640_rgb565_cfg                                      |   232|
|2229  |        u_i2c_dr                                                                                    |i2c_dri                                                    |   152|
|2230  |    fifo_generator_0                                                                                |cis_sobel_fifo_generator_0_0                               |   290|
|2231  |      U0                                                                                            |fifo_generator_v13_2_4                                     |   290|
|2232  |        inst_fifo_gen                                                                               |fifo_generator_v13_2_4_synth                               |   290|
|2233  |          \gconvfifo.rf                                                                             |fifo_generator_top                                         |   290|
|2234  |            \grf.rf                                                                                 |fifo_generator_ramfifo                                     |   290|
|2235  |              \gntv_or_sync_fifo.gcx.clkx                                                           |clk_x_pntrs                                                |   126|
|2236  |                wr_pntr_cdc_inst                                                                    |xpm_cdc_gray__2                                            |    58|
|2237  |                rd_pntr_cdc_inst                                                                    |xpm_cdc_gray                                               |    58|
|2238  |              \gntv_or_sync_fifo.gl0.rd                                                             |rd_logic                                                   |    55|
|2239  |                \gras.rsts                                                                          |rd_status_flags_as                                         |    14|
|2240  |                  c0                                                                                |compare_4                                                  |     6|
|2241  |                  c1                                                                                |compare_5                                                  |     5|
|2242  |                rpntr                                                                               |rd_bin_cntr                                                |    41|
|2243  |              \gntv_or_sync_fifo.gl0.wr                                                             |wr_logic                                                   |    55|
|2244  |                \gwas.wsts                                                                          |wr_status_flags_as                                         |    14|
|2245  |                  c1                                                                                |compare                                                    |     5|
|2246  |                  c2                                                                                |compare_3                                                  |     6|
|2247  |                wpntr                                                                               |wr_bin_cntr                                                |    41|
|2248  |              \gntv_or_sync_fifo.mem                                                                |memory                                                     |    18|
|2249  |                \gbm.gbmg.gbmga.ngecc.bmg                                                           |blk_mem_gen_v8_4_3                                         |    18|
|2250  |                  inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_3_synth                                   |    18|
|2251  |                    \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top                                            |    18|
|2252  |                      \valid.cstr                                                                   |blk_mem_gen_generic_cstr                                   |    18|
|2253  |                        \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width                                     |    18|
|2254  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper                                   |     3|
|2255  |              rstblk                                                                                |reset_blk_ramfifo__xdcDup__1                               |    36|
|2256  |                \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                       |xpm_cdc_sync_rst__18                                       |     5|
|2257  |                \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst               |xpm_cdc_sync_rst                                           |     5|
|2258  |                \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd              |xpm_cdc_single__18                                         |     5|
|2259  |                \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr              |xpm_cdc_single                                             |     5|
|2260  |    clkdivider_0                                                                                    |cis_sobel_clkdivider_0_0                                   |    18|
|2261  |      inst                                                                                          |clkdivider                                                 |    18|
|2262  |    rd_fifoddr_clr_0                                                                                |cis_sobel_rd_fifoddr_clr_0_0                               |     2|
|2263  |      inst                                                                                          |rd_fifoddr_clr                                             |     2|
|2264  |    rst_mig_7series_0_100M                                                                          |cis_sobel_rst_mig_7series_0_100M_0                         |    66|
|2265  |      U0                                                                                            |proc_sys_reset__parameterized3                             |    66|
|2266  |        EXT_LPF                                                                                     |lpf__parameterized1                                        |    23|
|2267  |          \ACTIVE_HIGH_EXT.ACT_HI_EXT                                                               |cdc_sync                                                   |     6|
|2268  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync_2                                                 |     6|
|2269  |        SEQ                                                                                         |sequence_psr                                               |    38|
|2270  |          SEQ_COUNTER                                                                               |upcnt_n                                                    |    13|
|2271  |    udp_0                                                                                           |cis_sobel_udp_0_0                                          |  1353|
|2272  |      inst                                                                                          |udp                                                        |  1353|
|2273  |        u_crc32_d4                                                                                  |crc32_d4                                                   |    48|
|2274  |        u_ip_receive                                                                                |ip_receive                                                 |   380|
|2275  |        u_ip_send                                                                                   |ip_send                                                    |   925|
|2276  |    MUX2IN1_4bit_0                                                                                  |cis_sobel_MUX2IN1_4bit_0_0                                 |     4|
|2277  |      inst                                                                                          |MUX2IN1_4bit                                               |     4|
|2278  |    util_ds_buf_0                                                                                   |cis_sobel_util_ds_buf_0_0                                  |     1|
|2279  |      U0                                                                                            |util_ds_buf                                                |     1|
|2280  |    util_vector_logic_0                                                                             |cis_sobel_util_vector_logic_0_0                            |     1|
|2281  |    util_vector_logic_1                                                                             |cis_sobel_util_vector_logic_1_0                            |     1|
|2282  |    util_vector_logic_2                                                                             |cis_sobel_util_vector_logic_0_1                            |     1|
|2283  |    util_vector_logic_3                                                                             |cis_sobel_util_vector_logic_1_1                            |     1|
|2284  |    util_vector_logic_4                                                                             |cis_sobel_util_vector_logic_2_0                            |     1|
|2285  |    util_vector_logic_5                                                                             |cis_sobel_util_vector_logic_2_1                            |     1|
|2286  |    util_vector_logic_6                                                                             |cis_sobel_util_vector_logic_2_2                            |     1|
|2287  |    util_vector_logic_7                                                                             |cis_sobel_util_vector_logic_4_0                            |     1|
|2288  |    util_vector_logic_8                                                                             |cis_sobel_util_vector_logic_5_0                            |     1|
|2289  |    MUX2IN1_1                                                                                       |cis_sobel_MUX2IN1_0_2                                      |     1|
|2290  |      inst                                                                                          |MUX2IN1_1                                                  |     1|
|2291  |    MUX2IN1_0                                                                                       |cis_sobel_MUX2IN1_0_1                                      |     1|
|2292  |      inst                                                                                          |MUX2IN1                                                    |     1|
|2293  |    wr_fifoddr_clr_0                                                                                |cis_sobel_wr_fifoddr_clr_0_0                               |     2|
|2294  |      inst                                                                                          |wr_fifoddr_clr                                             |     2|
|2295  |    xlconstant_0                                                                                    |cis_sobel_xlconstant_0_0                                   |     0|
|2296  |    xlconstant_1                                                                                    |cis_sobel_xlconstant_0_1                                   |     0|
|2297  |    DVP_Capture_0                                                                                   |cis_sobel_DVP_Capture_0_1                                  |   105|
|2298  |      inst                                                                                          |DVP_Capture                                                |   105|
|2299  |    xlconstant_2                                                                                    |cis_sobel_xlconstant_2_0                                   |     0|
|2300  |    icb_sobel_0                                                                                     |cis_sobel_icb_sobel_0_0                                    |  4054|
|2301  |      inst                                                                                          |icb_sobel                                                  |  4005|
|2302  |        u_rgbtogry                                                                                  |rgbtogray                                                  |   134|
|2303  |        u_sobel                                                                                     |sobel                                                      |  1491|
|2304  |    wr_ddr_fifo_1                                                                                   |cis_sobel_wr_ddr_fifo_0_1                                  |   405|
|2305  |      inst                                                                                          |wr_ddr_fifo                                                |   405|
|2306  |        wr_ddr3_fifo                                                                                |wr_ddr3_fifo                                               |   405|
|2307  |          U0                                                                                        |fifo_generator_v13_2_4__parameterized5                     |   405|
|2308  |            inst_fifo_gen                                                                           |fifo_generator_v13_2_4_synth__parameterized2               |   405|
|2309  |              \gconvfifo.rf                                                                         |fifo_generator_top__parameterized2                         |   405|
|2310  |                \grf.rf                                                                             |fifo_generator_ramfifo__parameterized2                     |   405|
|2311  |                  \gntv_or_sync_fifo.gcx.clkx                                                       |clk_x_pntrs__parameterized1                                |   101|
|2312  |                    wr_pntr_cdc_inst                                                                |xpm_cdc_gray__parameterized4__4                            |    52|
|2313  |                    rd_pntr_cdc_inst                                                                |xpm_cdc_gray__parameterized2__4                            |    34|
|2314  |                  \gntv_or_sync_fifo.gl0.rd                                                         |rd_logic__parameterized2                                   |    51|
|2315  |                    \gr1.gr1_int.rfwft                                                              |rd_fwft                                                    |    16|
|2316  |                    \gras.grdc1.rdc                                                                 |rd_dc_as__parameterized0                                   |     8|
|2317  |                    \gras.rsts                                                                      |rd_status_flags_as__parameterized1                         |     2|
|2318  |                    rpntr                                                                           |rd_bin_cntr__parameterized1                                |    25|
|2319  |                  \gntv_or_sync_fifo.gl0.wr                                                         |wr_logic__parameterized2                                   |    73|
|2320  |                    \gwas.gwdc0.wdc                                                                 |wr_dc_as__parameterized0                                   |    11|
|2321  |                    \gwas.wsts                                                                      |wr_status_flags_as__parameterized1                         |    14|
|2322  |                      c1                                                                            |compare__parameterized0                                    |     5|
|2323  |                      c2                                                                            |compare__parameterized0_0                                  |     6|
|2324  |                    wpntr                                                                           |wr_bin_cntr__parameterized2                                |    48|
|2325  |                  \gntv_or_sync_fifo.mem                                                            |memory__parameterized2                                     |   144|
|2326  |                    \gbm.gbmg.gbmga.ngecc.bmg                                                       |blk_mem_gen_v8_4_3__parameterized5                         |    16|
|2327  |                      inst_blk_mem_gen                                                              |blk_mem_gen_v8_4_3_synth__parameterized2                   |    16|
|2328  |                        \gnbram.gnativebmg.native_blk_mem_gen                                       |blk_mem_gen_top__parameterized2                            |    16|
|2329  |                          \valid.cstr                                                               |blk_mem_gen_generic_cstr__parameterized2                   |    16|
|2330  |                            \ramloop[0].ram.r                                                       |blk_mem_gen_prim_width__parameterized3                     |     1|
|2331  |                              \prim_noinit.ram                                                      |blk_mem_gen_prim_wrapper__parameterized3                   |     1|
|2332  |                            \ramloop[1].ram.r                                                       |blk_mem_gen_prim_width__parameterized4                     |    15|
|2333  |                              \prim_noinit.ram                                                      |blk_mem_gen_prim_wrapper__parameterized4                   |     2|
|2334  |                  rstblk                                                                            |reset_blk_ramfifo                                          |    36|
|2335  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                   |xpm_cdc_sync_rst__10                                       |     5|
|2336  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__11                                       |     5|
|2337  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd          |xpm_cdc_single__10                                         |     5|
|2338  |                    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr          |xpm_cdc_single__11                                         |     5|
|2339  |    fifo2mig_axi_1                                                                                  |cis_sobel_fifo2mig_axi_0_2                                 |   174|
|2340  |      inst                                                                                          |fifo2mig_axi__parameterized0                               |   172|
+------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:15 ; elapsed = 00:10:20 . Memory (MB): peak = 2569.094 ; gain = 1946.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4973 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:35 ; elapsed = 00:09:10 . Memory (MB): peak = 2569.094 ; gain = 1241.930
Synthesis Optimization Complete : Time (s): cpu = 00:10:15 ; elapsed = 00:10:21 . Memory (MB): peak = 2569.094 ; gain = 1946.297
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2603 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2569.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 737 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  FDR => FDRE: 20 instances
  IOBUF => IOBUF (IBUF, OBUFT): 73 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LD => LDCE: 24 instances
  LDC => LDCE: 96 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 453 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1193 Infos, 595 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:37 ; elapsed = 00:10:44 . Memory (MB): peak = 2569.094 ; gain = 2231.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2569.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/15098/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.runs/synth_1/cis_sobel_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2569.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cis_sobel_wrapper_utilization_synth.rpt -pb cis_sobel_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  5 22:08:36 2021...
