{'%fd9': '.f64', '%fd8': '.f64', '%rd18': '.b64', '%fd1': '.f64', '%rd14': '.b64', '%fd3': '.f64', '%rd16': '.b64', '%fd5': '.f64', '%fd4': '.f64', '%fd7': '.f64', '%rd12': '.b64', '%rd15': '.b64', '%fd0': '.f64', '%rd17': '.b64', '%fd2': '.f64', '%rd11': '.b64', '%rd10': '.b64', '%rd13': '.b64', '%fd6': '.f64', '%r4': '.b32', '%r5': '.b32', '%r6': '.b32', '%r7': '.b32', '%r0': '.b32', '%r1': '.b32', '%r2': '.b32', '%r3': '.b32', '%r8': '.b32', '%r9': '.b32', '%r10': '.b32', '%r11': '.b32', '%tid.x': '.b32', '%tid.y': '.b32', '%p0': '.pred', '%p1': '.pred', '%f4': '.f32', '%f5': '.f32', '%fd11': '.f64', '%fd10': '.f64', '%fd13': '.f64', '%fd12': '.f64', '%fd15': '.f64', '%fd14': '.f64', '%fd17': '.f64', '%fd16': '.f64', '%fd19': '.f64', '%fd18': '.f64', '%f8': '.f32', '%f9': '.f32', '_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4': '.u64', '_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5': '.u64', '_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2': '.u64', '_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3': '.u32', '_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0': '.u64', '_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1': '.u32', '%f0': '.f32', '%f1': '.f32', '%f2': '.f32', '%f3': '.f32', '%nctaid.y': '.b32', '%nctaid.x': '.b32', '%f6': '.f32', '%f7': '.f32', '%rd9': '.b64', '%rd8': '.b64', '%rd5': '.b64', '%rd4': '.b64', '%rd7': '.b64', '%rd6': '.b64', '%rd1': '.b64', '%rd0': '.b64', '%rd3': '.b64', '%rd2': '.b64', '%ctaid.x': '.b32', '%ctaid.y': '.b32', '%f12': '.f32', '%f13': '.f32', '%f10': '.f32', '%f11': '.f32', '%f16': '.f32', '%f14': '.f32', '%f15': '.f32', '%fd20': '.f64', '%fd21': '.f64', '%fd22': '.f64', '%fd23': '.f64', '%fd24': '.f64', '%ntid.y': '.b32', '%ntid.x': '.b32'}
176
['ld.param.u32', '%r4', '_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1']
0
['cvta.to.global.u64', '%rd1', '%rd6']
4
['mov.u32', '%r1', '%ctaid.y']
8
['shl.b32', '%r5', '%r1', '4']
12
['mov.u32', '%r2', '%tid.y']
16
['add.s32', '%r6', '%r2', '%r5']
20
['add.s32', '%r7', '%r4', '1']
24
['mov.u32', '%r3', '%tid.x']
28
['add.s32', '%r8', '%r4', '%r3']
32
['mad.lo.s32', '%r9', '%r6', '%r7', '%r8']
36
['cvta.to.global.u64', '%rd8', '%rd4']
40
['mul.wide.s32', '%rd9', '%r3', '4']
44
['add.s64', '%rd2', '%rd8', '%rd9']
48
['ld.global.f32', '%f1', '%rd2+4']
52
['cvta.to.global.u64', '%rd10', '%rd5']
56
['mul.wide.s32', '%rd11', '%r6', '4']
60
['add.s64', '%rd12', '%rd10', '%rd11']
64
['ld.global.f32', '%f2', '%rd12+4']
68
['cvta.to.global.u64', '%rd3', '%rd7']
72
['mul.wide.s32', '%rd13', '%r9', '4']
76
['add.s64', '%rd14', '%rd3', '%rd13']
80
['ld.global.f32', '%f3', '%rd14+8']
84
['add.s64', '%rd15', '%rd1', '%rd13']
88
['ld.global.f32', '%f4', '%rd15+8']
92
['st.global.f32', '%rd15+8', '%f5']
96
['ld.global.f32', '%f6', '%rd2+4']
100
['ld.global.f32', '%f7', '%rd12+4']
104
['ld.global.f32', '%f8', '%rd14+8']
108
['st.global.f32', '%rd14+8', '%f9']
112
['bar.sync', '0']
116
['or.b32', '%r10', '%r2', '%r1']
120
['setp.ne.s32', '%p1', '%r10', '0']
124
['@', '%p1', 'bra', 'BB1_2']
128
['add.s32', '%r11', '%r3', '1']
132
['ld.global.f32', '%f10', '%rd2+4']
136
['mul.wide.s32', '%rd16', '%r11', '4']
140
['add.s64', '%rd17', '%rd3', '%rd16']
144
['ld.global.f32', '%f11', '%rd17']
148
['add.s64', '%rd18', '%rd1', '%rd16']
152
['ld.global.f32', '%f12', '%rd18']
156
['st.global.f32', '%rd18', '%f13']
160
['ld.global.f32', '%f14', '%rd2+4']
164
['ld.global.f32', '%f15', '%rd17']
168
['st.global.f32', '%rd17', '%f16']
172
176
['%rd14', '8']
['%rd2', '4']
['%rd12', '4']
['%rd12', '4']
['%rd15', '8']
['%rd18']
['%rd14', '8']
['%rd15', '8']
['%rd14', '8']
['%rd2', '4']
['%rd17']
['%rd17']
['%rd2', '4']
['%rd17']
['%rd18']
['%rd2', '4']
['%rd15', '8']
['%rd14', '8']
['%rd18']
['%rd17']
%tid.x
%ctaid.x
%tid.y
%ctaid.y
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %r3_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd11_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd18_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd5_1_ () (_ BitVec 64)
  #x0c00000000000000)
(define-fun %rd16_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %r5_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd10_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun mutex_flag_0_ () (_ BitVec 1)
  #b0)
(define-fun %r6_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd3_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %r2_0_ () (_ BitVec 32)
  #x00000000)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd17_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %ntid.x_0_ () (_ BitVec 32)
  #x00000010)
(define-fun %ntid.y_1_ () (_ BitVec 32)
  #x00000010)
(define-fun %rd2_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd14_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %p1_1_ () (_ BitVec 1)
  #b1)
(define-fun %rd4_0_ () (_ BitVec 64)
  #x0400000000000000)
(define-fun %r1_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %p0_0_ () (_ BitVec 1)
  #b1)
(define-fun log_atom_flag_register_ () (_ BitVec 1)
  #b0)
(define-fun en_log_register_ () (_ BitVec 1)
  #b0)
(define-fun %r4_0_ () (_ BitVec 32)
  #x00000010)
(define-fun %r1_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd9_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd14_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd15_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd17_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x00000002)
(define-fun %r7_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd13_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd11_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %r10_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd7_1_ () (_ BitVec 64)
  #x1c00000000000000)
(define-fun %ctaid.y_1_ () (_ BitVec 32)
  #x00000000)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd8_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %r5_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd12_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %p1_0_ () (_ BitVec 1)
  #b1)
(define-fun %r4_1_ () (_ BitVec 32)
  #x00000010)
(define-fun check_atom_flag_register_ () (_ BitVec 1)
  #b0)
(define-fun %ctaid.x_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun en_check_register_ () (_ BitVec 1)
  #b0)
(define-fun %tid.y_0_ () (_ BitVec 32)
  #x00000006)
(define-fun %ntid.x_1_ () (_ BitVec 32)
  #x00000010)
(define-fun arb_data_fun_1_1_ () (_ BitVec 64)
  #x0000000070740160)
(define-fun %r8_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %r8_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %r10_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %nctaid.x_0_ () (_ BitVec 32)
  #x00000001)
(define-fun %r7_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %ntid.y_0_ () (_ BitVec 32)
  #x00000010)
(define-fun %rd8_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %ctaid.y_0_ () (_ BitVec 32)
  #x00000002)
(define-fun %rd10_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun arb_fun_0_25_ () (_ BitVec 1)
  #b1)
(define-fun %rd7_0_ () (_ BitVec 64)
  #x1c00000000000000)
(define-fun mutex_flag_1_ () (_ BitVec 1)
  #b0)
(define-fun %rd12_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd4_1_ () (_ BitVec 64)
  #x0400000000000000)
(define-fun %ctaid.x_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %p0_1_ () (_ BitVec 1)
  #b1)
(define-fun mflag_log_register_ () (_ BitVec 1)
  #b0)
(define-fun %rd18_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %r11_1_ () (_ BitVec 32)
  #x00000000)
(define-fun mflag_check_register_ () (_ BitVec 1)
  #b0)
(define-fun predicate_bit_ () Bool
  true)
(define-fun %r6_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd2_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %nctaid.y_1_ () (_ BitVec 32)
  #x00000004)
(define-fun %rd5_0_ () (_ BitVec 64)
  #x0c00000000000000)
(define-fun %nctaid.x_1_ () (_ BitVec 32)
  #x00000001)
(define-fun %r3_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd9_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd13_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd15_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %r11_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd3_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd16_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd6_1_ () (_ BitVec 64)
  #x1400000000000000)
(define-fun %rd6_0_ () (_ BitVec 64)
  #x1400000000000000)
(define-fun %tid.y_1_ () (_ BitVec 32)
  #x00000000)
(define-fun arb_data_fun_0_1_ () (_ BitVec 64)
  #x00000000a06c0008)
(define-fun %r2_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %r9_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %nctaid.y_0_ () (_ BitVec 32)
  #x00000004)
(define-fun %r9_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x00000004)
(define-fun arb_fun_1_25_ () (_ BitVec 1)
  #b1)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000000
%rd9_0: #x0000000000000000
%rd8_0: #x0000000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_0: #x0000000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x00000000
%rd5_1: #x0c00000000000000
%r9_0: #x00000000
%r8_1: #x00000000
%r7_1: #x00000000
%r7_0: #x00000000
%r5_1: #x00000000
%r5_0: #x00000000
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000000
%r1_0: #x00000000
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #x00000000
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000000
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000000
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x0000000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0000000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000000
%rd9_0: #x0000000000000000
%rd8_0: #x0000000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x00000000
%rd5_1: #x0c00000000000000
%r9_0: #x00000000
%r8_1: #x00000000
%r7_1: #x00000000
%r7_0: #x00000000
%r5_1: #x00000000
%r5_0: #x00000000
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000000
%r1_0: #x00000000
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #x00000000
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000000
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000000
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0000000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000000
%rd9_0: #x0000000000000000
%rd8_0: #x0000000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x00000000
%rd5_1: #x0c00000000000000
%r9_0: #x00000000
%r8_1: #x00000000
%r7_1: #x00000000
%r7_0: #x00000000
%r5_1: #x00000000
%r5_0: #x00000000
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #x00000000
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000000
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000000
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0000000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000000
%rd9_0: #x0000000000000000
%rd8_0: #x0000000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x00000000
%rd5_1: #x0c00000000000000
%r9_0: #x00000000
%r8_1: #x00000000
%r7_1: #x00000000
%r7_0: #x00000000
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #x00000000
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000000
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000000
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0000000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000000
%rd9_0: #x0000000000000000
%rd8_0: #x0000000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x00000000
%rd5_1: #x0c00000000000000
%r9_0: #x00000000
%r8_1: #x00000000
%r7_1: #x00000000
%r7_0: #x00000000
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000000
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #x00000000
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000000
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000000
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0000000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000000
%rd9_0: #x0000000000000000
%rd8_0: #x0000000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x00000000
%rd5_1: #x0c00000000000000
%r9_0: #x00000000
%r8_1: #x00000000
%r7_1: #x00000000
%r7_0: #x00000000
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000000
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #x00000000
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000000
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0000000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000000
%rd9_0: #x0000000000000000
%rd8_0: #x0000000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x00000000
%rd5_1: #x0c00000000000000
%r9_0: #x00000000
%r8_1: #x00000000
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000000
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #x00000000
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000000
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0000000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000000
%rd9_0: #x0000000000000000
%rd8_0: #x0000000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x00000000
%rd5_1: #x0c00000000000000
%r9_0: #x00000000
%r8_1: #x00000000
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #x00000000
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0000000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000000
%rd9_0: #x0000000000000000
%rd8_0: #x0000000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x00000000
%rd5_1: #x0c00000000000000
%r9_0: #x00000000
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0000000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000000
%rd9_0: #x0000000000000000
%rd8_0: #x0000000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0000000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000000
%rd9_0: #x0000000000000000
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: lsg_log_register_
log_register: log_register_
log_atom_flag_register: #b0
en_log_register: #b0
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: %f1_1_
%f1_0: %f1_0_
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mguard_log_register_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: (ite (= arb_fun_0_14_ #b1) #b10 lsg_log_register_)
log_register: (ite (= arb_fun_0_14_ #b1) #x0400000000000014 log_register_)
log_atom_flag_register: #b0
en_log_register: (ite (= arb_fun_0_14_ #b1) #b1 #b0)
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0000000000000000
%rd10_0: #x0000000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: (ite (= arb_fun_0_14_ #b1) mutex_guard_0_ mguard_log_register_)
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 15>
pc_1: #x0000003c
pc_0: #x0000003c
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: (ite (= arb_fun_0_14_ #b1) #b10 lsg_log_register_)
log_register: (ite (= arb_fun_0_14_ #b1) #x0400000000000014 log_register_)
log_atom_flag_register: #b0
en_log_register: (ite (= arb_fun_0_14_ #b1) #b1 #b0)
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000000
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: (ite (= arb_fun_0_14_ #b1) mutex_guard_0_ mguard_log_register_)
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 16>
pc_1: #x00000040
pc_0: #x00000040
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: (ite (= arb_fun_0_14_ #b1) #b10 lsg_log_register_)
log_register: (ite (= arb_fun_0_14_ #b1) #x0400000000000014 log_register_)
log_atom_flag_register: #b0
en_log_register: (ite (= arb_fun_0_14_ #b1) #b1 #b0)
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0000000000000000
%rd12_0: #x0000000000000000
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: (ite (= arb_fun_0_14_ #b1) mutex_guard_0_ mguard_log_register_)
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 17>
pc_1: #x00000044
pc_0: #x00000044
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: (ite (= arb_fun_0_14_ #b1) #b10 lsg_log_register_)
log_register: (ite (= arb_fun_0_14_ #b1) #x0400000000000014 log_register_)
log_atom_flag_register: #b0
en_log_register: (ite (= arb_fun_0_14_ #b1) #b1 #b0)
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: %f2_1_
%f2_0: %f2_0_
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: (ite (= arb_fun_0_14_ #b1) mutex_guard_0_ mguard_log_register_)
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 18>
pc_1: #x00000048
pc_0: #x00000048
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: (ite (= arb_fun_0_18_ #b1)
     #b10
     (ite (= arb_fun_0_14_ #b1) #b10 lsg_log_register_))
log_register: (ite (= arb_fun_0_18_ #b1)
     #x0c0000000000009c
     (ite (= arb_fun_0_14_ #b1) #x0400000000000014 log_register_))
log_atom_flag_register: #b0
en_log_register: (ite (= arb_fun_0_18_ #b1) #b1 (ite (= arb_fun_0_14_ #b1) #b1 #b0))
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x0000000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x0000000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: (ite (= arb_fun_0_18_ #b1)
     mutex_guard_0_
     (ite (= arb_fun_0_14_ #b1) mutex_guard_0_ mguard_log_register_))
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 19>
pc_1: #x0000004c
pc_0: #x0000004c
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: (ite (= arb_fun_0_18_ #b1)
     #b10
     (ite (= arb_fun_0_14_ #b1) #b10 lsg_log_register_))
log_register: (ite (= arb_fun_0_18_ #b1)
     #x0c0000000000009c
     (ite (= arb_fun_0_14_ #b1) #x0400000000000014 log_register_))
log_atom_flag_register: #b0
en_log_register: (ite (= arb_fun_0_18_ #b1) #b1 (ite (= arb_fun_0_14_ #b1) #b1 #b0))
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x0000000000000000
%rd13_0: #x0000000000000000
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: (ite (= arb_fun_0_18_ #b1)
     mutex_guard_0_
     (ite (= arb_fun_0_14_ #b1) mutex_guard_0_ mguard_log_register_))
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 20>
pc_1: #x00000050
pc_0: #x00000050
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: (ite (= arb_fun_0_18_ #b1)
     #b10
     (ite (= arb_fun_0_14_ #b1) #b10 lsg_log_register_))
log_register: (ite (= arb_fun_0_18_ #b1)
     #x0c0000000000009c
     (ite (= arb_fun_0_14_ #b1) #x0400000000000014 log_register_))
log_atom_flag_register: #b0
en_log_register: (ite (= arb_fun_0_18_ #b1) #b1 (ite (= arb_fun_0_14_ #b1) #b1 #b0))
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x0000000000000000
%rd14_0: #x0000000000000000
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: (ite (= arb_fun_0_18_ #b1)
     mutex_guard_0_
     (ite (= arb_fun_0_14_ #b1) mutex_guard_0_ mguard_log_register_))
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 21>
pc_1: #x00000054
pc_0: #x00000054
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: (ite (= arb_fun_0_18_ #b1)
     #b10
     (ite (= arb_fun_0_14_ #b1) #b10 lsg_log_register_))
log_register: (ite (= arb_fun_0_18_ #b1)
     #x0c0000000000009c
     (ite (= arb_fun_0_14_ #b1) #x0400000000000014 log_register_))
log_atom_flag_register: #b0
en_log_register: (ite (= arb_fun_0_18_ #b1) #b1 (ite (= arb_fun_0_14_ #b1) #b1 #b0))
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: %f3_1_
%f3_0: %f3_0_
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: (ite (= arb_fun_0_18_ #b1)
     mutex_guard_0_
     (ite (= arb_fun_0_14_ #b1) mutex_guard_0_ mguard_log_register_))
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 22>
pc_1: #x00000058
pc_0: #x00000058
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: (ite (= arb_fun_0_22_ #b1)
     #b10
     (ite (= arb_fun_0_18_ #b1)
          #b10
          (ite (= arb_fun_0_14_ #b1) #b10 lsg_log_register_)))
log_register: (ite (= arb_fun_0_22_ #b1)
     #x1c000001c1d00590
     (ite (= arb_fun_0_18_ #b1)
          #x0c0000000000009c
          (ite (= arb_fun_0_14_ #b1) #x0400000000000014 log_register_)))
log_atom_flag_register: #b0
en_log_register: (ite (= arb_fun_0_22_ #b1)
     #b1
     (ite (= arb_fun_0_18_ #b1) #b1 (ite (= arb_fun_0_14_ #b1) #b1 #b0)))
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x0000000000000000
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x0000000000000000
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: (ite (= arb_fun_0_22_ #b1)
     mutex_guard_0_
     (ite (= arb_fun_0_18_ #b1)
          mutex_guard_0_
          (ite (= arb_fun_0_14_ #b1) mutex_guard_0_ mguard_log_register_)))
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 23>
pc_1: #x0000005c
pc_0: #x0000005c
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: (ite (= arb_fun_0_22_ #b1)
     #b10
     (ite (= arb_fun_0_18_ #b1)
          #b10
          (ite (= arb_fun_0_14_ #b1) #b10 lsg_log_register_)))
log_register: (ite (= arb_fun_0_22_ #b1)
     #x1c000001c1d00590
     (ite (= arb_fun_0_18_ #b1)
          #x0c0000000000009c
          (ite (= arb_fun_0_14_ #b1) #x0400000000000014 log_register_)))
log_atom_flag_register: #b0
en_log_register: (ite (= arb_fun_0_22_ #b1)
     #b1
     (ite (= arb_fun_0_18_ #b1) #b1 (ite (= arb_fun_0_14_ #b1) #b1 #b0)))
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: %f4_1_
%f4_0: %f4_0_
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: (ite (= arb_fun_0_22_ #b1)
     mutex_guard_0_
     (ite (= arb_fun_0_18_ #b1)
          mutex_guard_0_
          (ite (= arb_fun_0_14_ #b1) mutex_guard_0_ mguard_log_register_)))
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 24>
pc_1: #x00000060
pc_0: #x00000060
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mguard_check_register_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: (let ((a!1 (ite (= arb_fun_0_22_ #b1)
                #b10
                (ite (= arb_fun_0_18_ #b1)
                     #b10
                     (ite (= arb_fun_0_14_ #b1) #b10 lsg_log_register_)))))
  (ite (= arb_fun_0_24_ #b1) #b10 a!1))
log_register: (let ((a!1 (ite (= arb_fun_0_22_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_18_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_14_ #b1)
                          #x0400000000000014
                          log_register_)))))
  (ite (= arb_fun_0_24_ #b1) #x14000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: (let ((a!1 (ite (= arb_fun_0_22_ #b1)
                #b1
                (ite (= arb_fun_0_18_ #b1)
                     #b1
                     (ite (= arb_fun_0_14_ #b1) #b1 #b0)))))
  (ite (= arb_fun_0_24_ #b1) #b1 a!1))
en_check_register: #b0
check_register: check_register_
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: lsg_check_register_
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: (let ((a!1 (ite (= arb_fun_0_22_ #b1)
                mutex_guard_0_
                (ite (= arb_fun_0_18_ #b1)
                     mutex_guard_0_
                     (ite (= arb_fun_0_14_ #b1)
                          mutex_guard_0_
                          mguard_log_register_)))))
  (ite (= arb_fun_0_24_ #b1) mutex_guard_0_ a!1))
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 25>
pc_1: #x00000064
pc_0: #x00000064
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: #x14000001c1d00590
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: #x14000001c1d00590
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: %f6_1_
%f6_0: %f6_0_
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: true
<Frame 26>
pc_1: #x00000068
pc_0: #x00000068
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (ite (= arb_fun_0_26_ #b1) #x0400000000000014 #x14000001c1d00590)
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: #x14000001c1d00590
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: %f7_1_
%f7_0: %f7_0_
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 27>
pc_1: #x0000006c
pc_0: #x0000006c
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (ite (= arb_fun_0_27_ #b1)
     #x0c0000000000009c
     (ite (= arb_fun_0_26_ #b1) #x0400000000000014 #x14000001c1d00590))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: #x14000001c1d00590
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: %f8_1_
%rd1_1: #x1400000000000000
%f8_0: %f8_0_
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 28>
pc_1: #x00000070
pc_0: #x00000070
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (ite (= arb_fun_0_28_ #b1)
     #x1c000001c1d00590
     (ite (= arb_fun_0_27_ #b1)
          #x0c0000000000009c
          (ite (= arb_fun_0_26_ #b1) #x0400000000000014 #x14000001c1d00590)))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: #x14000001c1d00590
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 29>
pc_1: #x00000074
pc_0: #x00000074
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 30>
pc_1: #x00000078
pc_0: #x00000078
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 31>
pc_1: #x0000007c
pc_0: #x0000007c
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b1
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 32>
pc_1: #x00000080
pc_0: #x00000080
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 33>
pc_1: #x00000084
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000000
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 34>
pc_1: #x00000088
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000003
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: %f10_1_
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 35>
pc_1: #x0000008c
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000003
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x0000000000000000
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: ((_ extract 31 0) arb_data_fun_1_35_)
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 36>
pc_1: #x00000090
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x0000000000000000
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000003
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x000000000000000c
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: ((_ extract 31 0) arb_data_fun_1_35_)
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 37>
pc_1: #x00000094
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x1c0000000000000c
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000003
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x000000000000000c
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: %f11_1_
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: ((_ extract 31 0) arb_data_fun_1_35_)
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 38>
pc_1: #x00000098
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x0000000000000000
%rd18_0: #x0000000000000000
%rd17_1: #x1c0000000000000c
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000003
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x000000000000000c
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: ((_ extract 31 0) arb_data_fun_1_38_)
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: ((_ extract 31 0) arb_data_fun_1_35_)
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 39>
pc_1: #x0000009c
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x140000000000000c
%rd18_0: #x0000000000000000
%rd17_1: #x1c0000000000000c
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000003
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x000000000000000c
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: %f12_1_
%f12_0: %f12_0_
%f11_1: ((_ extract 31 0) arb_data_fun_1_38_)
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: ((_ extract 31 0) arb_data_fun_1_35_)
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 40>
pc_1: #x000000a0
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x140000000000000c
%rd18_0: #x0000000000000000
%rd17_1: #x1c0000000000000c
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000003
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x000000000000000c
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: ((_ extract 31 0) arb_data_fun_1_40_)
%f12_0: %f12_0_
%f11_1: ((_ extract 31 0) arb_data_fun_1_38_)
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: ((_ extract 31 0) arb_data_fun_1_35_)
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 41>
pc_1: #x000000a4
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_41_ #b1)
     #x140000000000000c
     (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590))
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x140000000000000c
%rd18_0: #x0000000000000000
%rd17_1: #x1c0000000000000c
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000003
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x000000000000000c
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: %f14_1_
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: ((_ extract 31 0) arb_data_fun_1_40_)
%f12_0: %f12_0_
%f11_1: ((_ extract 31 0) arb_data_fun_1_38_)
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: ((_ extract 31 0) arb_data_fun_1_35_)
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 42>
pc_1: #x000000a8
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_41_ #b1)
     #x140000000000000c
     (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590))
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x140000000000000c
%rd18_0: #x0000000000000000
%rd17_1: #x1c0000000000000c
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000003
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x000000000000000c
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: %f15_1_
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: ((_ extract 31 0) arb_data_fun_1_42_)
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: ((_ extract 31 0) arb_data_fun_1_40_)
%f12_0: %f12_0_
%f11_1: ((_ extract 31 0) arb_data_fun_1_38_)
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: ((_ extract 31 0) arb_data_fun_1_35_)
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 43>
pc_1: #x000000ac
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_41_ #b1)
     #x140000000000000c
     (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590))
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x140000000000000c
%rd18_0: #x0000000000000000
%rd17_1: #x1c0000000000000c
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000003
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x000000000000000c
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: ((_ extract 31 0) arb_data_fun_1_43_)
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: ((_ extract 31 0) arb_data_fun_1_42_)
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: ((_ extract 31 0) arb_data_fun_1_40_)
%f12_0: %f12_0_
%f11_1: ((_ extract 31 0) arb_data_fun_1_38_)
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: ((_ extract 31 0) arb_data_fun_1_35_)
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 44>
pc_1: #x000000b0
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_44_ #b1)
     #x1c0000000000000c
     (ite (= arb_fun_1_41_ #b1)
          #x140000000000000c
          (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)))
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x140000000000000c
%rd18_0: #x0000000000000000
%rd17_1: #x1c0000000000000c
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000003
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x000000000000000c
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: ((_ extract 31 0) arb_data_fun_1_43_)
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: ((_ extract 31 0) arb_data_fun_1_42_)
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: ((_ extract 31 0) arb_data_fun_1_40_)
%f12_0: %f12_0_
%f11_1: ((_ extract 31 0) arb_data_fun_1_38_)
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: ((_ extract 31 0) arb_data_fun_1_35_)
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
<Frame 45>
pc_1: #x000000b0
pc_0: #x000000b0
mutex_guard_1: mutex_guard_1_
mutex_guard_0: mutex_guard_0_
mutex_flag_1: #b0
mguard_check_register: mutex_guard_1_
mflag_log_register: #b0
mflag_check_register: #b0
lsg_log_register: #b10
log_register: (let ((a!1 (ite (= arb_fun_0_28_ #b1)
                #x1c000001c1d00590
                (ite (= arb_fun_0_27_ #b1)
                     #x0c0000000000009c
                     (ite (= arb_fun_0_26_ #b1)
                          #x0400000000000014
                          #x14000001c1d00590)))))
  (ite (= arb_fun_0_29_ #b1) #x1c000001c1d00590 a!1))
log_atom_flag_register: #b0
en_log_register: #b1
en_check_register: #b1
check_register: (ite (= arb_fun_1_44_ #b1)
     #x1c0000000000000c
     (ite (= arb_fun_1_41_ #b1)
          #x140000000000000c
          (ite (= arb_fun_1_29_ #b1) #x1c000001c1d00590 #x14000001c1d00590)))
check_atom_flag_register: #b0
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0_0_
%tid.y_1: #x00000000
%tid.y_0: #x00000006
%tid.x_1: #x00000002
%tid.x_0: #x00000004
%rd9_1: #x0000000000000008
%rd9_0: #x0000000000000010
%rd8_0: #x0400000000000000
%rd7_0: #x1c00000000000000
%rd6_1: #x1400000000000000
%rd6_0: #x1400000000000000
%rd4_1: #x0400000000000000
%rd4_0: #x0400000000000000
%rd3_1: #x1c00000000000000
%rd2_1: #x0400000000000008
%rd2_0: #x0400000000000010
%rd1_0: #x1400000000000000
%rd18_1: #x140000000000000c
%rd18_0: #x0000000000000000
%rd17_1: #x1c0000000000000c
%rd17_0: #x0000000000000000
%rd16_0: #x0000000000000000
%rd15_0: #x14000001c1d00588
%rd14_1: #x1c000001c1d00588
%rd14_0: #x1c000001c1d00588
%rd13_1: #x00000001c1d00588
%rd13_0: #x00000001c1d00588
%rd12_1: #x0c00000000000000
%rd12_0: #x0c00000000000098
%rd11_1: #x0000000000000000
%rd11_0: #x0000000000000098
%rd10_1: #x0c00000000000000
%rd10_0: #x0c00000000000000
%rd0_0: %rd0_0_
%rd5_0: #x0c00000000000000
%r9_1: #x70740162
%rd5_1: #x0c00000000000000
%r9_0: #x70740162
%r8_1: #x70740162
%r7_1: #x70740161
%r7_0: #xa06c0009
%r5_1: #x00000000
%r5_0: #x00000020
%r4_1: #x70740160
%r4_0: #xa06c0008
%r3_1: #x00000002
%r2_1: #x00000000
%r2_0: #x00000006
%r1_1: #x00000000
%r1_0: #x00000002
%r11_1: #x00000003
%r11_0: #x00000000
%r10_1: #x00000000
%r10_0: #x00000006
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b1
%p0_1: #b1
%p0_0: #b1
%ntid.y_1: #x00000010
%ntid.y_0: #x00000010
%ntid.x_1: #x00000010
%ntid.x_0: #x00000010
%r8_0: #xa06c000c
%nctaid.y_0: #x00000004
%nctaid.x_1: #x00000001
%nctaid.x_0: #x00000001
%fd9_1: %fd9_1_
%fd9_0: %fd9_0_
%fd8_1: %fd8_1_
%fd8_0: %fd8_0_
%fd7_0: %fd7_0_
%fd6_0: %fd6_0_
%fd5_1: %fd5_1_
%fd5_0: %fd5_0_
%fd4_1: %fd4_1_
%fd4_0: %fd4_0_
%fd3_1: %fd3_1_
%fd3_0: %fd3_0_
%fd2_1: %fd2_1_
%fd2_0: %fd2_0_
%fd24_1: %fd24_1_
%rd15_1: #x14000001c1d00588
%fd24_0: %fd24_0_
%fd23_1: %fd23_1_
%fd23_0: %fd23_0_
%fd22_0: %fd22_0_
%fd21_1: %fd21_1_
%fd21_0: %fd21_0_
%fd20_1: %fd20_1_
%fd20_0: %fd20_0_
%fd1_1: %fd1_1_
%rd0_1: %rd0_1_
%fd1_0: %fd1_0_
%fd19_1: %fd19_1_
%nctaid.y_1: #x00000004
%fd19_0: %fd19_0_
%fd18_1: %fd18_1_
%fd18_0: %fd18_0_
%fd17_1: %fd17_1_
%fd17_0: %fd17_0_
%fd16_1: %fd16_1_
%fd16_0: %fd16_0_
%fd15_1: %fd15_1_
%fd15_0: %fd15_0_
%fd14_1: %fd14_1_
%fd14_0: %fd14_0_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_1_
%r6_1: #x00000000
%fd13_1: %fd13_1_
_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0: _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3_0_
%r6_0: #x00000026
%fd13_0: %fd13_0_
%fd12_1: %fd12_1_
%fd12_0: %fd12_0_
%r3_0: #x00000004
%fd11_1: %fd11_1_
%fd11_0: %fd11_0_
%fd10_1: %fd10_1_
%fd10_0: %fd10_0_
%rd3_0: #x1c00000000000000
%fd0_0: %fd0_0_
%f9_1: %f9_1_
lsg_check_register: #b10
%f9_0: %f9_0_
%f8_1: ((_ extract 31 0) arb_data_fun_1_28_)
%rd1_1: #x1400000000000000
%f8_0: ((_ extract 31 0) arb_data_fun_0_28_)
%rd7_1: #x1c00000000000000
%f7_1: ((_ extract 31 0) arb_data_fun_1_27_)
%f7_0: ((_ extract 31 0) arb_data_fun_0_27_)
%f6_1: ((_ extract 31 0) arb_data_fun_1_26_)
%f6_0: ((_ extract 31 0) arb_data_fun_0_26_)
%f5_1: %f5_1_
%f5_0: %f5_0_
%f4_1: ((_ extract 31 0) arb_data_fun_1_24_)
%f4_0: ((_ extract 31 0) arb_data_fun_0_24_)
%rd16_1: #x000000000000000c
%f3_1: ((_ extract 31 0) arb_data_fun_1_22_)
%f3_0: ((_ extract 31 0) arb_data_fun_0_22_)
%f2_1: ((_ extract 31 0) arb_data_fun_1_18_)
%f2_0: ((_ extract 31 0) arb_data_fun_0_18_)
%f1_1: ((_ extract 31 0) arb_data_fun_1_14_)
%f1_0: ((_ extract 31 0) arb_data_fun_0_14_)
%f16_1: %f16_1_
%f16_0: %f16_0_
%f15_1: ((_ extract 31 0) arb_data_fun_1_43_)
%f15_0: %f15_0_
mguard_log_register: mutex_guard_0_
%f14_1: ((_ extract 31 0) arb_data_fun_1_42_)
%f14_0: %f14_0_
%fd0_1: %fd0_1_
%f13_1: %f13_1_
%fd6_1: %fd6_1_
%f13_0: %f13_0_
mutex_flag_0: #b0
%f12_1: ((_ extract 31 0) arb_data_fun_1_40_)
%f12_0: %f12_0_
%f11_1: ((_ extract 31 0) arb_data_fun_1_38_)
%fd7_1: %fd7_1_
%f11_0: %f11_0_
%f10_1: ((_ extract 31 0) arb_data_fun_1_35_)
%f10_0: %f10_0_
%f0_1: %f0_1_
%f0_0: %f0_0_
%ctaid.y_1: #x00000000
%rd8_1: #x0400000000000000
%ctaid.y_0: #x00000002
%ctaid.x_1: #x00000000
%fd22_1: %fd22_1_
%ctaid.x_0: #x00000000
predicate_bit: false
False
14.2
bfs_kernel.ptx
