# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../d1z3.srcs/sim_1/new/d1z3_tb.vhd" \

# Do not sort compile order
nosort
