Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd
COMP96 Compile Entity "rx_fifo_control"
COMP96 Compile Architecture "implementation" of Entity "rx_fifo_control"
COMP96 Compile Entity "xuart_tx_load_sm"
COMP96 Compile Architecture "implementation" of Entity "xuart_tx_load_sm"
COMP96 Compile Entity "tx_fifo_block"
COMP96 Compile Architecture "implementation" of Entity "tx_fifo_block"
COMP96 Compile Entity "tx16550"
COMP96 Compile Architecture "implementation" of Entity "tx16550"
COMP96 Compile Entity "rx_fifo_block"
COMP96 Compile Architecture "implementation" of Entity "rx_fifo_block"
COMP96 Compile Entity "rx16550"
COMP96 Compile Architecture "implementation" of Entity "rx16550"
COMP96 Compile Entity "uart16550"
COMP96 Compile Architecture "implementation" of Entity "uart16550"
COMP96 Compile Entity "ipic_if"
COMP96 Compile Architecture "imp" of Entity "ipic_if"
COMP96 Compile Entity "xuart"
COMP96 Compile Architecture "imp" of Entity "xuart"
COMP96 Compile Entity "axi_uart16550"
COMP96 Compile Architecture "rtl" of Entity "axi_uart16550"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
