v++ -c -k  xilLz4CompressMM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilLz4CompressMM.cpp -o xilLz4CompressMM.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/report/xilLz4CompressMM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/log/xilLz4CompressMM
Running Dispatch Server on port:41601
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/xilLz4CompressMM.xo.compile_summary, at Mon Jan  9 05:26:07 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:26:07 2023
Running Rule Check Server on port:39541
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/report/xilLz4CompressMM/v++_compile_xilLz4CompressMM_guidance.html', at Mon Jan  9 05:26:09 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilLz4CompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilLz4CompressMM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/xilLz4CompressMM/xilLz4CompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'gmem_read'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'gmem_read'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz4_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz4_divide'
INFO: [v++ 204-61] Pipelining loop 'lz4_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'gmem_write'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'gmem_write'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_202_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 75, loop 'VITIS_LOOP_149_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_174_3'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem1' (/home/jiong/bsc-project/kernels/data_compression/src/xilLz4CompressMM.cpp:182) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_174_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 336.96 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/report/xilLz4CompressMM/system_estimate_xilLz4CompressMM.xtxt
INFO: [v++ 60-586] Created xilLz4CompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/xilLz4CompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 9m 30s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilLz4CompressMM.xo -o lz4_compress.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/logs/link
Running Dispatch Server on port:40759
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/lz4_compress.xclbin.link_summary, at Mon Jan  9 05:35:43 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:35:43 2023
Running Rule Check Server on port:38577
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/reports/link/v++_link_lz4_compress_guidance.html', at Mon Jan  9 05:35:46 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [05:35:58] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/xilLz4CompressMM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:36:03 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/xilLz4CompressMM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [05:36:04] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/iprepo/xilinx_com_hls_xilLz4CompressMM_1_0,xilLz4CompressMM -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [05:36:19] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 94130 ; free virtual = 204574
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [05:36:19] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilLz4CompressMM:2:xilLz4CompressMM_1.xilLz4CompressMM_2 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilLz4CompressMM, num: 2  {xilLz4CompressMM_1 xilLz4CompressMM_2}
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_1.compressd_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_1.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_2.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_2.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_2.compressd_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4CompressMM_2.in_block_size to HBM[0]
INFO: [SYSTEM_LINK 82-37] [05:36:27] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 93861 ; free virtual = 204307
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [05:36:27] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [05:36:34] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 93863 ; free virtual = 204313
INFO: [v++ 60-1441] [05:36:34] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 93911 ; free virtual = 204356
INFO: [v++ 60-1443] [05:36:34] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/run_link
INFO: [v++ 60-1441] [05:36:39] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 93828 ; free virtual = 204288
INFO: [v++ 60-1443] [05:36:39] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/run_link
INFO: [v++ 60-1441] [05:36:43] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 92434 ; free virtual = 202904
INFO: [v++ 60-1443] [05:36:43] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilLz4CompressMM_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[05:37:27] Run vpl: Step create_project: Started
Creating Vivado project.
[05:37:34] Run vpl: Step create_project: Completed
[05:37:34] Run vpl: Step create_bd: Started
[05:38:50] Run vpl: Step create_bd: RUNNING...
[05:39:45] Run vpl: Step create_bd: Completed
[05:39:45] Run vpl: Step update_bd: Started
[05:39:47] Run vpl: Step update_bd: Completed
[05:39:47] Run vpl: Step generate_target: Started
[05:41:02] Run vpl: Step generate_target: RUNNING...
[05:41:59] Run vpl: Step generate_target: Completed
[05:41:59] Run vpl: Step config_hw_runs: Started
[05:42:06] Run vpl: Step config_hw_runs: Completed
[05:42:06] Run vpl: Step synth: Started
[05:42:36] Block-level synthesis in progress, 0 of 13 jobs complete, 2 jobs running.
[05:43:07] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
[05:43:38] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
[05:44:08] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
[05:44:38] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
[05:45:09] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
[05:45:39] Block-level synthesis in progress, 1 of 13 jobs complete, 7 jobs running.
[05:46:10] Block-level synthesis in progress, 3 of 13 jobs complete, 6 jobs running.
[05:46:40] Block-level synthesis in progress, 4 of 13 jobs complete, 7 jobs running.
[05:47:11] Block-level synthesis in progress, 6 of 13 jobs complete, 5 jobs running.
[05:47:41] Block-level synthesis in progress, 7 of 13 jobs complete, 4 jobs running.
[05:48:11] Block-level synthesis in progress, 8 of 13 jobs complete, 3 jobs running.
[05:48:42] Block-level synthesis in progress, 9 of 13 jobs complete, 2 jobs running.
[05:49:12] Block-level synthesis in progress, 9 of 13 jobs complete, 2 jobs running.
[05:49:43] Block-level synthesis in progress, 10 of 13 jobs complete, 1 job running.
[05:50:13] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[05:50:43] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[05:51:14] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[05:51:44] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[05:52:15] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[05:52:45] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[05:53:16] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[05:53:46] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[05:54:16] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[05:54:47] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[05:55:17] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[05:55:48] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[05:56:18] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[05:56:49] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[05:57:19] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[05:57:49] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[05:58:20] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[05:58:50] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[05:59:21] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[05:59:51] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:00:22] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:00:52] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:01:22] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:01:53] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:02:23] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:02:53] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:03:24] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:03:54] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:04:24] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:04:54] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:05:24] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:05:55] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:06:25] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:06:56] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:07:26] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:07:56] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:08:26] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:08:57] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:09:27] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:09:58] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:10:28] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:10:58] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:11:28] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:11:59] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:12:29] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:12:59] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:13:30] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:14:00] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:14:30] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:15:01] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:15:31] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:16:01] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:16:31] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:17:02] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:17:32] Block-level synthesis in progress, 12 of 13 jobs complete, 0 jobs running.
[06:18:02] Block-level synthesis in progress, 13 of 13 jobs complete, 0 jobs running.
[06:18:33] Top-level synthesis in progress.
[06:19:03] Top-level synthesis in progress.
[06:19:33] Top-level synthesis in progress.
[06:20:04] Top-level synthesis in progress.
[06:20:21] Run vpl: Step synth: Completed
[06:20:21] Run vpl: Step impl: Started
[06:37:35] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 00m 47s 

[06:37:35] Starting logic optimization..
[06:40:07] Phase 1 Retarget
[06:41:08] Phase 2 Constant propagation
[06:41:38] Phase 3 Sweep
[06:43:10] Phase 4 BUFG optimization
[06:43:40] Phase 5 Shift Register Optimization
[06:44:11] Phase 6 Post Processing Netlist
[06:47:14] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 09m 38s 

[06:47:14] Starting logic placement..
[06:48:14] Phase 1 Placer Initialization
[06:48:14] Phase 1.1 Placer Initialization Netlist Sorting
[06:50:16] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[06:51:47] Phase 1.3 Build Placer Netlist Model
[06:54:49] Phase 1.4 Constrain Clocks/Macros
[06:54:49] Phase 2 Global Placement
[06:54:49] Phase 2.1 Floorplanning
[06:55:50] Phase 2.1.1 Partition Driven Placement
[06:55:50] Phase 2.1.1.1 PBP: Partition Driven Placement
[06:58:22] Phase 2.1.1.2 PBP: Clock Region Placement
[07:02:26] Phase 2.1.1.3 PBP: Compute Congestion
[07:02:26] Phase 2.1.1.4 PBP: UpdateTiming
[07:02:56] Phase 2.1.1.5 PBP: Add part constraints
[07:03:27] Phase 2.2 Update Timing before SLR Path Opt
[07:03:27] Phase 2.3 Global Placement Core
[07:15:10] Phase 2.3.1 Physical Synthesis In Placer
[07:22:50] Phase 3 Detail Placement
[07:22:50] Phase 3.1 Commit Multi Column Macros
[07:22:50] Phase 3.2 Commit Most Macros & LUTRAMs
[07:28:57] Phase 3.3 Small Shape DP
[07:28:57] Phase 3.3.1 Small Shape Clustering
[07:29:58] Phase 3.3.2 Flow Legalize Slice Clusters
[07:29:58] Phase 3.3.3 Slice Area Swap
[07:33:33] Phase 3.4 Place Remaining
[07:33:33] Phase 3.5 Re-assign LUT pins
[07:34:34] Phase 3.6 Pipeline Register Optimization
[07:35:05] Phase 3.7 Fast Optimization
[07:36:36] Phase 4 Post Placement Optimization and Clean-Up
[07:36:36] Phase 4.1 Post Commit Optimization
[07:38:38] Phase 4.1.1 Post Placement Optimization
[07:38:38] Phase 4.1.1.1 BUFG Insertion
[07:38:38] Phase 1 Physical Synthesis Initialization
[07:39:09] Phase 4.1.1.2 BUFG Replication
[07:43:13] Phase 4.1.1.3 Replication
[07:45:15] Phase 4.2 Post Placement Cleanup
[07:45:15] Phase 4.3 Placer Reporting
[07:45:46] Phase 4.3.1 Print Estimated Congestion
[07:45:46] Phase 4.4 Final Placement Cleanup
[07:50:21] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 03m 07s 

[07:50:21] Starting logic routing..
[07:51:53] Phase 1 Build RT Design
[07:55:27] Phase 2 Router Initialization
[07:55:58] Phase 2.1 Fix Topology Constraints
[08:01:03] Phase 2.2 Pre Route Cleanup
[08:01:34] Phase 2.3 Global Clock Net Routing
[08:02:36] Phase 2.4 Update Timing
[08:06:10] Phase 2.5 Update Timing for Bus Skew
[08:06:10] Phase 2.5.1 Update Timing
[08:07:41] Phase 3 Initial Routing
[08:07:41] Phase 3.1 Global Routing
[08:11:15] Phase 4 Rip-up And Reroute
[08:11:15] Phase 4.1 Global Iteration 0
[08:25:02] Phase 4.2 Global Iteration 1
[08:29:07] Phase 4.3 Global Iteration 2
[08:34:13] Phase 4.4 Global Iteration 3
[08:38:18] Phase 4.5 Global Iteration 4
[08:41:53] Phase 5 Delay and Skew Optimization
[08:41:53] Phase 5.1 Delay CleanUp
[08:41:53] Phase 5.1.1 Update Timing
[08:43:55] Phase 5.1.2 Update Timing
[08:45:26] Phase 5.2 Clock Skew Optimization
[08:45:26] Phase 6 Post Hold Fix
[08:45:26] Phase 6.1 Hold Fix Iter
[08:45:26] Phase 6.1.1 Update Timing
[08:46:27] Phase 7 Leaf Clock Prog Delay Opt
[08:49:31] Phase 7.1 Delay CleanUp
[08:49:31] Phase 7.1.1 Update Timing
[08:51:03] Phase 7.1.2 Update Timing
[08:52:35] Phase 7.2 Hold Fix Iter
[08:52:35] Phase 7.2.1 Update Timing
[08:54:06] Phase 7.3 Additional Hold Fix
[08:57:09] Phase 7.4 Global Iteration for Hold
[08:57:09] Phase 7.4.1 Update Timing
[09:00:43] Phase 8 Route finalize
[09:00:43] Phase 9 Verifying routed nets
[09:01:13] Phase 10 Depositing Routes
[09:02:44] Phase 11 Post Router Timing
[09:03:45] Phase 12 Physical Synthesis in Router
[09:03:45] Phase 12.1 Physical Synthesis Initialization
[09:05:17] Phase 12.2 Critical Path Optimization
[09:06:49] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 16m 28s 

[09:06:49] Starting bitstream generation..
[09:30:48] Creating bitmap...
[09:44:36] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[09:44:36] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 37m 46s 
[09:46:56] Run vpl: Step impl: Completed
[09:46:57] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [09:46:58] Run run_link: Step vpl: Completed
Time (s): cpu = 00:03:53 ; elapsed = 04:10:15 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 30709 ; free virtual = 147183
INFO: [v++ 60-1443] [09:46:58] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/lz4_compress.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/lz4_compress.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/lz4_compress.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [09:47:05] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 33637 ; free virtual = 149849
INFO: [v++ 60-1443] [09:47:05] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/lz4_compress.rtd --append-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/lz4_compress_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/lz4_compress_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/lz4_compress.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/lz4_compress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 35064816 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/lz4_compress_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2699 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/lz4_compress_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 92222 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/lz4_compress.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 15954 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (35204096 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/lz4_compress.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [09:47:05] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 33603 ; free virtual = 149848
INFO: [v++ 60-1443] [09:47:05] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/lz4_compress.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/lz4_compress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/run_link
INFO: [v++ 60-1441] [09:47:06] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 33600 ; free virtual = 149845
INFO: [v++ 60-1443] [09:47:06] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/link/run_link
INFO: [v++ 60-1441] [09:47:06] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1578.871 ; gain = 0.000 ; free physical = 33600 ; free virtual = 149845
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/reports/link/system_estimate_lz4_compress.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/lz4_compress.ltx
INFO: [v++ 60-586] Created lz4_compress.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/reports/link/v++_link_lz4_compress_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_compress/lz4_compress.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 4h 11m 34s
INFO: [v++ 60-1653] Closing dispatch client.
