
AVRASM ver. 2.2.8  C:\Users\Nguyen Lam Anh Vu\Documents\Atmel Studio\7.0\can\can\main.asm Fri Jun 02 10:22:32 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m324PAdef.inc'
C:\Users\Nguyen Lam Anh Vu\Documents\Atmel Studio\7.0\can\can\main.asm(550): warning: Register r2 already defined by the .DEF directive
C:\Users\Nguyen Lam Anh Vu\Documents\Atmel Studio\7.0\can\can\main.asm(556): warning: Register r20 already defined by the .DEF directive
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m324PAdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega324PA.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m324PAdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega324PA
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega324PA
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M324PADEF_INC_
                                 #define _M324PADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega324PA
                                 #pragma AVRPART ADMIN PART_NAME ATmega324PA
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x11
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	PCMSK3	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR0	= 0x2e
                                 .equ	SPSR0	= 0x2d
                                 .equ	SPCR0	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 .equ	PCIE3	= 3	; Pin Change Interrupt Enable 3
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 .equ	PCIF3	= 3	; Pin Change Interrupt Flag 3
                                 
                                 ; PCMSK3 - Pin Change Mask Register 3
                                 .equ	PCINT24	= 0	; Pin Change Enable Mask 24
                                 .equ	PCINT25	= 1	; Pin Change Enable Mask 25
                                 .equ	PCINT26	= 2	; Pin Change Enable Mask 26
                                 .equ	PCINT27	= 3	; Pin Change Enable Mask 27
                                 .equ	PCINT28	= 4	; Pin Change Enable Mask 28
                                 .equ	PCINT29	= 5	; Pin Change Enable Mask 29
                                 .equ	PCINT30	= 6	; Pin Change Enable Mask 30
                                 .equ	PCINT31	= 7	; Pin Change Enable Mask 31
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Timer/Counter1 Output Compare A Match Flag
                                 .equ	OCF1B	= 2	; Timer/Counter1 Output Compare B Match Flag
                                 .equ	ICF1	= 5	; Timer/Counter1 Input Capture Flag
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR0 - SPI Data Register
                                 .equ	SPDRB0	= 0	; SPI Data Register bit 0
                                 .equ	SPDRB1	= 1	; SPI Data Register bit 1
                                 .equ	SPDRB2	= 2	; SPI Data Register bit 2
                                 .equ	SPDRB3	= 3	; SPI Data Register bit 3
                                 .equ	SPDRB4	= 4	; SPI Data Register bit 4
                                 .equ	SPDRB5	= 5	; SPI Data Register bit 5
                                 .equ	SPDRB6	= 6	; SPI Data Register bit 6
                                 .equ	SPDRB7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR0 - SPI Status Register
                                 .equ	SPI2X0	= 0	; Double SPI Speed Bit
                                 .equ	WCOL0	= 6	; Write Collision Flag
                                 .equ	SPIF0	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR0 - SPI Control Register
                                 .equ	SPR00	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR10	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA0	= 2	; Clock Phase
                                 .equ	CPOL0	= 3	; Clock polarity
                                 .equ	MSTR0	= 4	; Master/Slave Select
                                 .equ	DORD0	= 5	; Data Order
                                 .equ	SPE0	= 6	; SPI Enable
                                 .equ	SPIE0	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 .equ	BODSE	= 5	; BOD Power Down in Sleep Enable
                                 .equ	BODS	= 6	; BOD Power Down in Sleep
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART 0
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRUSART1	= 4	; Power Reduction USART 1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	PCI0addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x000c	; Pin Change Interrupt Request 2
                                 .equ	PCI3addr	= 0x000e	; Pin Change Interrupt Request 3
                                 .equ	WDTaddr	= 0x0010	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x0012	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0014	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x0016	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0018	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x001a	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x001c	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001e	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x0020	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x0022	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x0024	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0026	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0028	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x002a	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x002c	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	ADCCaddr	= 0x0030	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x0032	; EEPROM Ready
                                 .equ	TWIaddr	= 0x0034	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0036	; Store Program Memory Read
                                 .equ	URXC1addr	= 0x0038	; USART1 RX complete
                                 .equ	UDRE1addr	= 0x003a	; USART1 Data Register Empty
                                 .equ	UTXC1addr	= 0x003c	; USART1 TX complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 62	; size in words
                                 
                                 #endif  /* _M324PADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Lab5_1-3.asm
                                 ;
                                 ; Created: 4/26/2023 8:02:37 AM
                                 ; Author : kenz2
                                 ;
                                 
                                 
                                 ; Replace with your application code
                                 /*
                                 -----------------------------------------------------------------
                                 Ph?n th? t?c lin quan ??n LCD4bit 
                                 */
                                 .EQU LCD=PORTB ;PORTB giao ti?p bus LCD 16 x 2
                                 .EQU LCD_DR=DDRB
                                 .EQU LCD_IN=PINB
                                 .EQU RS=0 ;bit RS
                                 .EQU RW=1 ;bit RW
                                 .EQU E=2 ;bit E
                                 .EQU CR=$0D ;m? xu?ng d?ng
                                 .EQU NULL=$00 ;m? k?t thc
                                 
                                 //-----------------------------------------------------------------
                                 	.EQU	ADC_PORT=PORTA
                                 	.EQU	ADC_DR=DDRA
                                 	.EQU	ADC_IN=PINA
                                 	.EQU	TF=31249			;gi tr? ??t tr??c OCR1A/B t?o tr? 1s
                                 	.ORG	0
000000 c03f                      	RJMP	MAIN
                                 	.ORG	0X40
                                 MAIN:	
000040 e008                      	LDI		R16,HIGH(RAMEND);??a stack ln vng ?/c cao
000041 bf0e                      	OUT		SPH,R16
000042 ef0f                      	LDI		R16,LOW(RAMEND)
000043 bf0d                      	OUT		SPL,R16
                                 
                                 	//----------------------------------------------
                                 // LCD4BIT
000044 ef0f                      	LDI R16,0XFF
000045 b904                      	OUT LCD_DR,R16 		;khai bo PORTB l output
000046 9828                      	CBI LCD,RS 			;RS=PB0=0
000047 9829                      	CBI LCD,RW 			;RW=PB1=0 truy xu?t ghi
000048 982a                      	CBI LCD,E 			;E=PB2=0 c?m LCD
000049 d13d                      	RCALL POWER_RESET_LCD4 	;reset c?p ngu?n LCD 4 bit
00004a d14c                      	RCALL INIT_LCD4 		;ctc kh?i ??ng LCD 4 bit
                                 	//----------------------------------------------
00004b 9828                      	CBI LCD,RS
00004c e810                      	LDI R17,0x80
00004d d158                      	RCALL OUT_LCD4_2
                                 	DISPLAY:
00004e e0f6                      	LDI ZH,HIGH(STRING<<1)
00004f e0e0                      	LDI ZL,LOW(STRING<<1)
                                 LINE1:
000050 9115                      	LPM R17,Z+
000051 301d                      	CPI R17,CR		;KT KI TU XUONG DONG
000052 f019                      	BREQ NEXT
000053 9a28                      	SBI LCD,RS
000054 d151                      	RCALL	OUT_LCD4_2
000055 cffa                      	RJMP LINE1
                                 NEXT:
                                 
000056 d029                      	RCALL	USART_Init
                                 
000057 ef0f                      	LDI		R16,0XFF			;PortD,B output
                                 	;OUT		DDRD,R16		
000058 b904                      	OUT		DDRB,R16
                                 
000059 e000                      	LDI		R16,0X00			;PortA input
00005a b901                      	OUT		ADC_DR,R16
                                 	;OUT		PORTD,R16			;output=0x0000
00005b b905                      	OUT		PORTB,R16
                                 			
00005c e70a                      	LDI		R16,HIGH(TF)		;n?p OCR1A/B byte cao gi tr? ??t tr??c
00005d 9300 0089                 	STS		OCR1AH,R16
00005f 9300 008b                 	STS		OCR1BH,R16
                                 		
000061 e101                      	LDI		R16,LOW(TF)		;n?p OCR1A/B byte th?p gi tr? ??t tr??c
000062 9300 0088                 	STS		OCR1AL,R16
000064 9300 008a                 	STS		OCR1BL,R16
                                 					
000066 e000                      	LDI		R16,0X00			;Timer1 mode CTC 4
000067 9300 0080                 	STS		TCCR1A,R16
000069 e00c                      	LDI		R16,0B00001100	;Timer1 mode CTC 4,N=256,ch?y Timer1
00006a 9300 0081                 	STS		TCCR1B,R16
                                 
                                 	;ADMUX: ADC Multiplexer Selection Register
                                 	;    7       6      5        4      3        2       1       0  
                                 	;-----------------------------------------------------------------
                                 	;- REFS1 - REFS0 - ADLAR -  MUX4 -  MUX3 -  MUX2 -  MUX1 -  MUX0 -	
                                 	;-----------------------------------------------------------------
                                 	;[7:6] REF[1:0] ->00: AREF, 01: AVCC, 10: Internal 1.1V, 11:Internal 2.56V
                                 	;[5]   ADCLAR	1: left  adjust result (ADCH: [9:2]			ADCL:[1:0]xx xxxx)
                                 	;				0: right adjust result (ADCH: xxxx xx[9:8]	ADCL:[7:0])
                                 	;[4:0] MUX[4:0] 0 0000..0 0111: Single Ended Input: ADC[0:7]
                                 	;				0 1000..1 1101: Differential Mode with gain
                                 	;				1 1110			Single Ended Input: 1.1V
                                 	;				1 1111			Single Ended Input: GND				
00006c ec00                      	LDI		R16,0B11000000	; Vref=AVcc=2.56V,SE ADC0,d?ch ph?i 
00006d 9300 007c                 	STS		ADMUX,R16		;
                                 	
                                 	;ADCSRA  ADC Control and Status Register A
                                 	;    7       6      5        4      3        2       1       0  
                                 	;-----------------------------------------------------------------
                                 	;- ADEN  - ADSC  - ADATE -  ADIF -  ADIE - ADPS2 - ADPS1 - ADPS0 -	
                                 	;-----------------------------------------------------------------		
                                 	;[7]	ADEN: ADC Enable 	1:ON , 0:OFF 	
                                 	;[6]	ADSC: ADC Start Conversion 1:START --> DONE:0
                                 	;[5]	ADATE: 1:Auto Trigger mode
                                 	;[4]	ADIF: 1:DONE => Trigger Interrupt (if ADIE=1 and I=1)
                                 	;[3]	ADIE: Enable interrupt
                                 	;[2:0]	ADPS[2:0] fADC=fosc/N: 2-2-4-8  16-32-64-128
00006f ea06                      	LDI		R16,0B10100110	;cho php ADC,mode t? kch
000070 9300 007a                 	STS		ADCSRA,R16		;f(ADC)=fosc/64=125Khz
                                 
                                 	;ADCSRB  ADC Control and Status Register B
                                 	;    7       6      5        4      3        2       1       0  
                                 	;-----------------------------------------------------------------
                                 	;-       -        -       -      -       - ADTS2 - ADTS1 - ADTS0 -	
                                 	;-----------------------------------------------------------------	
                                 	;[2:0] ADTS[2:0]	000:Free Running mode
                                 	;					001:Analog Comparator
                                 	;					010:External Interrupt Request 0 (INT0)
                                 	;					011:Timer/Counter0 Compare Match A
                                 	;					100:Timer/Counter0 Overflow
                                 	;					101:Timer/Counter1 Compare Match B
                                 	;					110:Timer/Counter1 Overflow
                                 	;					111:Timer/Counter1 Capture Event
000072 e005                      	LDI		R16,0X05			;ngu?n t?o kch OCF1B
000073 9300 007b                 	STS		ADCSRB,R16
                                 
                                 LOOP_1:
                                 	;ADCSRA  ADC Control and Status Register A
                                 	;    7       6      5        4      3        2       1       0  
                                 	;-----------------------------------------------------------------
                                 	;- ADEN  - ADSC  - ADATE -  ADIF -  ADIE - ADPS2 - ADPS1 - ADPS0 -	
                                 	;-----------------------------------------------------------------		
                                 	;[4]	ADIF: 1:DONE => Trigger Interrupt (if ADIE=1 and I=1)
000075 9100 007a                 	LDS		R16,ADCSRA		;ch? c? ADIF
000077 ff04                      	SBRS	R16,ADIF			;c? ADIF=1 chuy?n ??i xong
000078 cffc                      	RJMP	LOOP_1				;chch? c? ADIF=1	
                                 	;Xu ly sau khi ADC hoat dong xong
000079 9300 007a                 	STS		ADCSRA,R16		;xa c? ADIF
00007b 9a18                      	SBI		PINB,0
                                 	;Hien thi gia tri len LCD: V1=x.xx volt
                                 	;V1=ADCH:ADCL*Vref/1024
00007c d022                      	RCALL DISPLAY_V
                                 			
00007d b316                      	IN		R17,TIFR1			;??c c? OCF1A
00007e bb16                      	OUT		TIFR1,R17			;xa c? OCF1A n?u =1
00007f cff5                      	RJMP	LOOP_1				;ti?p t?c chuy?n ??i
                                 
                                 
                                 ;init UART 0
                                 ;CPU clock is 8Mhz
                                 USART_Init:
                                     ; Set baud rate to 9600 bps with 8MHz clock
000080 e607                          LDI	R16, 103
000081 9300 00c4                     STS	UBRR0L, R16
                                 	;set double speed
000083 e002                          LDI	R16,(1 << U2X0)
000084 9300 00c0                     STS	UCSR0A,R16
                                     ; Set frame format: 8 data bits, no parity, 1 stop bit
000086 e006                          LDI	R16,(1 << UCSZ01) | (1 << UCSZ00)
000087 9300 00c2                     STS	UCSR0C,R16
                                     ; Enable transmitter and receiver
000089 e108                          LDI	R16,(1 << RXEN0) | (1 << TXEN0)
00008a 9300 00c1                     STS	UCSR0B,R16
00008c 9508                          RET
                                 
                                 ;send out 1 byte in r16
                                 USART_SendChar:
00008d 931f                          PUSH	R17
                                     ; Wait for the transmitter to be ready
                                     USART_SendChar_Wait:
00008e 9110 00c0                     LDS	R17,UCSR0A
000090 ff15                          SBRS	R17,UDRE0		;check USART Data Register Empty bit
000091 cffc                          RJMP	USART_SendChar_Wait
000092 93b0 00c6                     STS	UDR0,R27		;send out
000094 911f                          POP	R17
000095 9508                          RET
                                 
                                 ;receive 1 byte in r16
                                 USART_ReceiveChar:
000096 931f                          PUSH	R17
                                     ; Wait for the transmitter to be ready
                                     USART_ReceiveChar_Wait:
000097 9110 00c0                     LDS	R17,UCSR0A
000099 ff17                          SBRS	R17, RXC0	;check USART Receive Complete bit
00009a cffc                          RJMP	USART_ReceiveChar_Wait
00009b 9100 00c6                     LDS	R16,UDR0		;get data
00009d 911f                          POP	R17
00009e 9508                          RET
                                 
                                 ;-------------
                                 ;Display
                                 DISPLAY_V:
                                 ;A*Vref = A*2.56
                                 
                                 // xet duong am
                                 
00009f 9100 0078                 	LDS AL,ADCL
0000a1 9110 0079                 	LDS AH,ADCH
                                 
                                 
0000a3 2fb1                      	MOV R27,AH
0000a4 dfe8                      	RCALL	USART_SendChar
                                 //	LDI R27,' '
                                 //	RCALL	USART_SendChar
0000a5 2fb0                      	MOV R27,AL
0000a6 dfe6                      	RCALL	USART_SendChar
                                 
                                 
0000a7 931f                      	PUSH AH
0000a8 7012                      	ANDI AH,$02
0000a9 f409                      	BRNE AM
0000aa c060                      	RJMP DUONG
                                 
                                 AM:
0000ab 911f                      	POP AH
0000ac 9500                      	COM AL
0000ad 9510                      	COM AH
0000ae 7011                      	ANDI AH,$01
0000af e0b1                      	LDI R27,1
0000b0 0f0b                      	ADD AL,R27
0000b1 e0b0                      	LDI R27,0
0000b2 1f1b                      	ADC AH,R27
0000b3 e025                      	LDI BL,LOW(5)       ;Load multiplier into BH:BL
0000b4 e030                          LDI BH,HIGH(5)      ;
0000b5 d0ab                      	RCALL MUL16x16		;Ket qua: R21,R20
                                 ;V=x.----------------------------------------------------------------------------------------
                                 	;A/4000
                                 	;Ketqua: R0:gia tri dung, xuat ra LCD. R2,R3 so du.
                                 
0000b6 ec10                      	LDI R17,$C0
0000b7 d10d                      	RCALL CURS_POS
                                 
0000b8 9a28                      	SBI LCD,RS		;RS=1 ghi data hi?n th? LCD
0000b9 e516                      	LDI R17,'V'
0000ba d0eb                      	RCALL	OUT_LCD4_2
0000bb e210                      	LDI R17,' '
0000bc d0e9                      	RCALL	OUT_LCD4_2
0000bd e31d                      	LDI R17,'='
0000be d0e7                      	RCALL	OUT_LCD4_2
0000bf e210                      	LDI R17,' '
0000c0 d0e5                      	RCALL	OUT_LCD4_2
0000c1 e21d                      	LDI R17,'-'
0000c2 d0e3                      	RCALL	OUT_LCD4_2
                                 
0000c3 2f04                      	MOV AL,R20
0000c4 2f15                      	MOV AH,R21
0000c5 e920                      	LDI BL,LOW(400)       ;Load multiplier into BH:BL
0000c6 e031                          LDI BH,HIGH(400)      ;
0000c7 d0ab                      	RCALL DIV1616
                                 
                                 	;Xuat so x._
0000c8 2d00                      	MOV		R16,R0
0000c9 e310                      	LDI		R17,0x30
0000ca 0f01                      	ADD		R16,R17
                                 //	RCALL	USART_SendChar
                                 
0000cb 2f10                      	MOV		R17,R16
0000cc 9a28                      	SBI LCD,RS		;RS=1 ghi data hi?n th? LCD
0000cd d0d8                      	RCALL	OUT_LCD4_2
                                 
                                 
                                 
0000ce e20e                      	LDI		R16,46	;dau "."
                                 //	RCALL	USART_SendChar
                                 
0000cf 2f10                      	MOV		R17,R16
0000d0 9a28                      	SBI LCD,RS		;RS=1 ghi data hi?n th? LCD
0000d1 d0d4                      	RCALL	OUT_LCD4_2
                                 
                                 ;V=x.x----------------------------------------------------------------------------------------
                                 
                                 //	LDI R17,$C2
                                 //	RCALL CURS_POS
                                 
                                 	;So du*10
0000d2 2d02                      	MOV AL,R2
0000d3 2d13                      	MOV AH,R3
0000d4 e02a                      	LDI BL,LOW(10)       ;Load multiplier into BH:BL
0000d5 e030                          LDI BH,HIGH(10)      ;
0000d6 d08a                      	RCALL MUL16x16		;Ket qua: R21,R20
                                 
                                 	;So du*10/1024
                                 	;Ketqua: R0:gia tri dung, xuat ra LCD. R2,R3 so du.
0000d7 2f04                      	MOV AL,R20
0000d8 2f15                      	MOV AH,R21
0000d9 e920                      	LDI BL,LOW(400)       ;Load multiplier into BH:BL
0000da e031                          LDI BH,HIGH(400)      ;
0000db d097                      	RCALL DIV1616
                                 
                                 	;Xuat so _.x
0000dc 2d00                      	MOV		R16,R0
0000dd e310                      	LDI		R17,0x30
0000de 0f01                      	ADD		R16,R17
                                 //	RCALL	USART_SendChar
                                 
                                 
0000df 2f10                      	MOV		R17,R16
0000e0 9a28                      	SBI LCD,RS		;RS=1 ghi data hi?n th? LCD
0000e1 d0c4                      	RCALL	OUT_LCD4_2
                                 	
                                 ;V=x.xx----------------------------------------------------------------------------------------
                                 
                                 //	LDI R17,$C3
                                 //	RCALL CURS_POS
                                 
                                 	;So du*10
0000e2 2d02                      	MOV AL,R2
0000e3 2d13                      	MOV AH,R3
0000e4 e02a                      	LDI BL,LOW(10)       ;Load multiplier into BH:BL
0000e5 e030                          LDI BH,HIGH(10)      ;
0000e6 d07a                      	RCALL MUL16x16		;Ket qua: R21,R20
                                 
                                 	;So du*10/1024
                                 	;Ketqua: R0:gia tri dung, xuat ra LCD. R2,R3 so du.
0000e7 2f04                      	MOV AL,R20
0000e8 2f15                      	MOV AH,R21
0000e9 e920                      	LDI BL,LOW(400)       ;Load multiplier into BH:BL
0000ea e031                          LDI BH,HIGH(400)      ;
0000eb d087                      	RCALL DIV1616
                                 
                                 	;Xuat so _._x
0000ec 2d00                      	MOV		R16,R0
0000ed e310                      	LDI		R17,0x30
0000ee 0f01                      	ADD		R16,R17
                                 //	RCALL	USART_SendChar
                                 
0000ef 2f10                      	MOV		R17,R16
0000f0 9a28                      	SBI LCD,RS		;RS=1 ghi data hi?n th? LCD
0000f1 d0b4                      	RCALL	OUT_LCD4_2
                                 
                                 ;V=x.xxx----------------------------------------------------------------------------------------
                                 
                                 //	LDI R17,$C4
                                 //	RCALL CURS_POS
                                 
                                 	;So du*10
0000f2 2d02                      	MOV AL,R2
0000f3 2d13                      	MOV AH,R3
0000f4 e02a                      	LDI BL,LOW(10)       ;Load multiplier into BH:BL
0000f5 e030                          LDI BH,HIGH(10)      ;
0000f6 d06a                      	RCALL MUL16x16		;Ket qua: R21,R20
                                 
                                 	;So du*10/1024
                                 	;Ketqua: R0:gia tri dung, xuat ra LCD. R2,R3 so du.
0000f7 2f04                      	MOV AL,R20
0000f8 2f15                      	MOV AH,R21
0000f9 e920                      	LDI BL,LOW(400)       ;Load multiplier into BH:BL
0000fa e031                          LDI BH,HIGH(400)      ;
0000fb d077                      	RCALL DIV1616
                                 
                                 	;Xuat gia tri _.__x
0000fc 2d00                      	MOV		R16,R0
0000fd e310                      	LDI		R17,0x30
0000fe 0f01                      	ADD		R16,R17
                                 //	RCALL	USART_SendChar
                                 
0000ff 2f10                      	MOV		R17,R16
000100 9a28                      	SBI LCD,RS		;RS=1 ghi data hi?n th? LCD
000101 d0a4                      	RCALL	OUT_LCD4_2
                                 
000102 e210                      	LDI R17,' '
000103 d0a2                      	RCALL	OUT_LCD4_2
000104 e516                      	LDI R17,'V'
000105 d0a0                      	RCALL	OUT_LCD4_2
                                 
                                 
                                 	;Xuong dong
000106 e0ba                      	LDI		R27,0x0A
000107 df85                      	RCALL	USART_SendChar	
000108 e0bd                      	LDI		R27,0x0D
000109 df83                      	RCALL	USART_SendChar
00010a 9508                      RET
                                 	
                                 
                                 
                                 
                                 
                                 DUONG:
00010b 911f                      	POP AH
                                 	
00010c e021                      	LDI BL,LOW(1)       ;Load multiplier into BH:BL
00010d e030                          LDI BH,HIGH(1)      ;
00010e d052                      	RCALL MUL16x16		;Ket qua: R21,R20
                                 ;V=x.----------------------------------------------------------------------------------------
                                 	;A*2.56/512/10 = A/2000
                                 	;Ketqua: R0:gia tri dung, xuat ra LCD. R2,R3 so du.
                                 
00010f ec10                      	LDI R17,$C0
000110 d0b4                      	RCALL CURS_POS
                                 
000111 9a28                      	SBI LCD,RS		;RS=1 ghi data hi?n th? LCD
000112 e41d                      	LDI R17,'M'
000113 d092                      	RCALL	OUT_LCD4_2
000114 e210                      	LDI R17,' '
000115 d090                      	RCALL	OUT_LCD4_2
000116 e31d                      	LDI R17,'='
000117 d08e                      	RCALL	OUT_LCD4_2
000118 e210                      	LDI R17,' '
000119 d08c                      	RCALL	OUT_LCD4_2
00011a 3c48                      	CPI R20,200
00011b f459                      	BRNE TT
00011c e311                      	LDI R17,'1'
00011d d088                      	RCALL OUT_LCD4_2
00011e e310                      	LDI R17,'0'
00011f d086                      	RCALL OUT_LCD4_2
000120 e21e                      	LDI R17,'.'
000121 d084                      	RCALL OUT_LCD4_2
000122 e310                      	LDI R17,'0'
000123 d082                      	RCALL OUT_LCD4_2
000124 e310                      	LDI R17,'0'
000125 d080                      	RCALL OUT_LCD4_2
000126 c031                      	RJMP TT1
                                 TT:
000127 e21b                      	LDI R17,'+'
000128 d07d                      	RCALL	OUT_LCD4_2
                                 
000129 2f04                      	MOV AL,R20
00012a 2f15                      	MOV AH,R21
00012b e124                      	LDI BL,LOW(20)       ;Load multiplier into BH:BL
00012c e030                          LDI BH,HIGH(20)      ;
00012d d045                      	RCALL DIV1616
                                 
                                 	;Xuat so x._
00012e 2d00                      	MOV		R16,R0
00012f e310                      	LDI		R17,0x30
000130 0f01                      	ADD		R16,R17
                                 //	RCALL	USART_SendChar
                                 
000131 2f10                      	MOV		R17,R16
000132 9a28                      	SBI LCD,RS		;RS=1 ghi data hi?n th? LCD
000133 d072                      	RCALL	OUT_LCD4_2
                                 
                                 
                                 
000134 e20e                      	LDI		R16,46	;dau "."
                                 //	RCALL	USART_SendChar
                                 
000135 2f10                      	MOV		R17,R16
000136 9a28                      	SBI LCD,RS		;RS=1 ghi data hi?n th? LCD
000137 d06e                      	RCALL	OUT_LCD4_2
                                 
                                 ;V=x.x----------------------------------------------------------------------------------------
                                 
                                 //	LDI R17,$C2
                                 //	RCALL CURS_POS
                                 
                                 	;So du*10
000138 2d02                      	MOV AL,R2
000139 2d13                      	MOV AH,R3
00013a e02a                      	LDI BL,LOW(10)       ;Load multiplier into BH:BL
00013b e030                          LDI BH,HIGH(10)      ;
00013c d024                      	RCALL MUL16x16		;Ket qua: R21,R20
                                 
                                 	;So du*10/1024
                                 	;Ketqua: R0:gia tri dung, xuat ra LCD. R2,R3 so du.
00013d 2f04                      	MOV AL,R20
00013e 2f15                      	MOV AH,R21
00013f e124                      	LDI BL,LOW(20)       ;Load multiplier into BH:BL
000140 e030                          LDI BH,HIGH(20)      ;
000141 d031                      	RCALL DIV1616
                                 
                                 	;Xuat so _.x
000142 2d00                      	MOV		R16,R0
000143 e310                      	LDI		R17,0x30
000144 0f01                      	ADD		R16,R17
                                 //	RCALL	USART_SendChar
                                 
                                 
000145 2f10                      	MOV		R17,R16
000146 9a28                      	SBI LCD,RS		;RS=1 ghi data hi?n th? LCD
000147 d05e                      	RCALL	OUT_LCD4_2
                                 	
                                 ;V=x.xx----------------------------------------------------------------------------------------
                                 
                                 //	LDI R17,$C3
                                 //	RCALL CURS_POS
                                 
                                 	;So du*10
000148 2d02                      	MOV AL,R2
000149 2d13                      	MOV AH,R3
00014a e02a                      	LDI BL,LOW(10)       ;Load multiplier into BH:BL
00014b e030                          LDI BH,HIGH(10)      ;
00014c d014                      	RCALL MUL16x16		;Ket qua: R21,R20
                                 
                                 	;So du*10/1024
                                 	;Ketqua: R0:gia tri dung, xuat ra LCD. R2,R3 so du.
00014d 2f04                      	MOV AL,R20
00014e 2f15                      	MOV AH,R21
00014f e124                      	LDI BL,LOW(20)       ;Load multiplier into BH:BL
000150 e030                          LDI BH,HIGH(20)      ;
000151 d021                      	RCALL DIV1616
                                 
                                 	;Xuat so _._x
000152 2d00                      	MOV		R16,R0
000153 e310                      	LDI		R17,0x30
000154 0f01                      	ADD		R16,R17
                                 //	RCALL	USART_SendChar
                                 
000155 2f10                      	MOV		R17,R16
000156 9a28                      	SBI LCD,RS		;RS=1 ghi data hi?n th? LCD
000157 d04e                      	RCALL	OUT_LCD4_2
                                 TT1:	
000158 e41b                      	LDI R17,'K'
000159 d04c                      	RCALL	OUT_LCD4_2
00015a e417                      	LDI R17,'G'
00015b d04a                      	RCALL	OUT_LCD4_2
00015c 9508                      RET
                                 
                                 ;-----------------------------------------------------------------------------
                                 .DEF ZERO = R2               ;To hold Zero
                                 /*.DEF   AL = R16              ;To hold multiplicand
                                 .DEF   AH = R17
                                 .DEF   BL = R18              ;To hold multiplier
                                 .DEF   BH = R19*/
                                 .DEF ANS1 = R20              ;To hold 32 bit answer
                                 .DEF ANS2 = R21
                                 .DEF ANS3 = R22
                                 .DEF ANS4 = R23
                                 
00015d e20a                              LDI AL,LOW(42)       ;Load multiplicand into AH:AL
00015e e010                              LDI AH,HIGH(42)      ;
00015f e02a                              LDI BL,LOW(10)       ;Load multiplier into BH:BL
000160 e030                              LDI BH,HIGH(10)      ;
                                 
                                 MUL16x16:
000161 2422                              CLR ZERO             ;Set R2 to zero
000162 9f13                              MUL AH,BH            ;Multiply high bytes AHxBH
000163 01b0                              MOVW ANS4:ANS3,R1:R0 ;Move two-byte result into answer
                                 
000164 9f02                              MUL AL,BL            ;Multiply low bytes ALxBL
000165 01a0                              MOVW ANS2:ANS1,R1:R0 ;Move two-byte result into answer
                                 
000166 9f12                              MUL AH,BL            ;Multiply AHxBL
000167 0d50                              ADD ANS2,R0          ;Add result to answer
000168 1d61                              ADC ANS3,R1          ;
000169 1d72                              ADC ANS4,ZERO        ;Add the Carry Bit
                                 
00016a 9f30                              MUL BH,AL            ;Multiply BHxAL
00016b 0d50                              ADD ANS2,R0          ;Add result to answer
00016c 1d61                              ADC ANS3,R1          ;
00016d 1d72                              ADC ANS4,ZERO        ;Add the Carry Bit
00016e 9508                      RET
                                 ;-----------------------------------------------------------------------------
                                 .DEF ANSL = R0            ;To hold low-byte of answer
                                 .DEF ANSH = R1            ;To hold high-byte of answer     
                                 .DEF REML = R2            ;To hold low-byte of remainder
                                 .DEF REMH = R3            ;To hold high-byte of remainder
                                 .DEF   AL = R16           ;To hold low-byte of dividend
                                 .DEF   AH = R17           ;To hold high-byte of dividend
                                 .DEF   BL = R18           ;To hold low-byte of divisor
                                 .DEF   BH = R19           ;To hold high-byte of divisor   
                                 .DEF    C = R20           ;Bit Counter
                                 
00016f ea04                              LDI AL,LOW(420)   ;Load low-byte of dividend into AL
000170 e011                              LDI AH,HIGH(420)  ;Load HIGH-byte of dividend into AH
000171 e02a                              LDI BL,LOW(10)    ;Load low-byte of divisor into BL
000172 e030                              LDI BH,HIGH(10)   ;Load high-byte of divisor into BH
                                 DIV1616:
000173 0108                              MOVW ANSH:ANSL,AH:AL ;Copy dividend into answer
000174 e141                              LDI C,17          ;Load bit counter
000175 1822                              SUB REML,REML     ;Clear Remainder and Carry
000176 2433                              CLR REMH          ;
000177 1c00                      LOOP:   ROL ANSL          ;Shift the answer to the left
000178 1c11                              ROL ANSH          ;
000179 954a                              DEC C             ;Decrement Counter
00017a f059                               BREQ DONE        ;Exit if sixteen bits done
00017b 1c22                              ROL REML          ;Shift remainder to the left
00017c 1c33                              ROL REMH          ;
00017d 1a22                              SUB REML,BL       ;Try to subtract divisor from remainder
00017e 0a33                              SBC REMH,BH
00017f f420                               BRCC SKIP        ;If the result was negative then
000180 0e22                              ADD REML,BL       ;reverse the subtraction to try again
000181 1e33                              ADC REMH,BH       ;
000182 9488                              CLC               ;Clear Carry Flag so zero shifted into A 
000183 cff3                               RJMP LOOP        ;Loop Back
000184 9408                      SKIP:   SEC               ;Set Carry Flag to be shifted into A
000185 cff1                               RJMP LOOP
000186 9508                      DONE:RET
                                 
                                 //----------------------------------------------------------------------------------------------------------
                                 
                                 ;POWER_RESET_LCD4
                                 ;Cc l?nh reset c?p ngu?n LCD 4 bit
                                 ;Ch? h?n 15ms
                                 ;Ghi 4 bit m? l?nh 30H l?n 1, ch? t nh?t 4.1ms
                                 ;Ghi 4 bit m? l?nh 30H l?n 2, ch? t nh?t 100?s
                                 ;Ghi byte m? l?nh 32H, ch? t nh?t 100?s sau m?i l?n ghi 4 bit
                                 ;-------------------------------------------------------
                                 POWER_RESET_LCD4:
000187 ec08                      	LDI R16,200 		;delay 20ms
000188 d033                      	RCALL DELAY_US 		;ctc delay 100?sxR16
                                 ;Ghi 4 bit cao m? l?nh 30H l?n 1, ch? 4.2ms
000189 9828                      	CBI LCD,RS 			;RS=0 ghi l?nh
00018a e310                      	LDI R17,$30 		;m? l?nh=$30 l?n 1,RS=RW=E=0
00018b d02c                      	RCALL OUT_LCD4 		;ctc ghi ra LCD 4 bit cao
00018c e20a                      	LDI R16,42 			;delay 4.2ms
00018d d02e                      	RCALL DELAY_US
                                 ;Ghi 4 bit cao m? l?nh 30H l?n 2, ch? 200?s
00018e 9828                      	CBI LCD,RS 			;RS=0 ghi l?nh
00018f e310                      	LDI R17,$30 		;m? l?nh=$30 l?n 2
000190 d027                      	RCALL OUT_LCD4 		;ctc ghi ra LCD 4 bit cao
000191 e002                      	LDI R16,2 			;delay 200?s
000192 d029                      	RCALL DELAY_US
                                 ;Ghi byte m? l?nh 32H
000193 9828                      	CBI LCD,RS 			;RS=0 ghi l?nh
000194 e312                      	LDI R17,$32
000195 d010                      	RCALL OUT_LCD4_2		;ctc ghi 1 byte, m?i l?n 4 bit
000196 9508                      RET
                                 ;-----------------------------------------------------------------
                                 
                                 
                                 
                                 ;-----------------------------------------------------------------
                                 ;INIT_LCD4 
                                 ;Kh?i ??ng LCD ghi 4 byte m? l?nh
                                 ;Function set: 0x28: 8 bit, 2 d?ng font 5x8
                                 ;Clear display: 0x01: xa mn h?nh
                                 ;Display on/off control: 0x0C: mn h?nh on, con tr? off
                                 ;Entry mode set: 0x06: d?ch ph?i con tr?, ??a ch? DDRAM t?ng 1 khi ghi data
                                 ;-------------------------------------------------------
000197 9828                      INIT_LCD4: CBI LCD,RS 			;RS=0 ghi l?nh
000198 e218                      		LDI R17,0x28 		;ch? ?? giao ti?p 8 bit, 2 d?ng font 5x8
000199 d00c                      		RCALL OUT_LCD4_2
                                 	;-------------------------------------------------------
00019a 9828                      		CBI LCD,RS 			;RS=0 ghi l?nh
00019b e011                      		LDI R17,0x01 		;xa mn h?nh
00019c d009                      		RCALL OUT_LCD4_2
00019d e104                      		LDI R16,20 			;ch? 2ms sau l?nh Clear display
00019e d01d                      		RCALL DELAY_US
                                 	;-------------------------------------------------------
00019f 9828                      		CBI LCD,RS 			;RS=0 ghi l?nh
0001a0 e01c                      		LDI R17,0x0C 		;mn h?nh on, con tr? off
0001a1 d004                      		RCALL OUT_LCD4_2
                                 	;-------------------------------------------------------
0001a2 9828                      		CBI LCD,RS 			;RS=0 ghi l?nh
0001a3 e016                      		LDI R17,0x06 		;d?ch ph?i con tr?, ??a ch? DDRAM t?ng 1 khi ghi data
0001a4 d001                      		RCALL OUT_LCD4_2
                                 	;-------------------------------------------------------
0001a5 9508                      RET
                                 ;-----------------------------------------------------------------
                                 
                                 
                                 
                                 ;-----------------------------------------------------------------
                                 ;OUT_LCD4_2 
                                 ;Ghi 1 byte m? l?nh/data ra LCD
                                 ;chia lm 2 l?n ghi 4bit: 4 bit cao tr??c, 4 bit th?p sau
                                 ;Input: R17 ch?a m? l?nh/data, R16
                                 ;bit RS=0/1:l?nh/data,bit RW=0:ghi
                                 ;S? d?ng ctc OUT_LCD4
                                 ;--------------------------------------------------
                                 OUT_LCD4_2:
0001a6 b105                      	IN R16,LCD 			;??c PORT LCD
0001a7 7001                      	ANDI R16,(1<<RS) 		;l?c bit RS
0001a8 930f                      	PUSH R16 			;c?t R16
0001a9 931f                      	PUSH R17 			;c?t R17
0001aa 7f10                      	ANDI R17,$F0 		;l?y 4 bit cao
0001ab 2b10                      	OR R17,R16 			;ghp bit RS
0001ac d00b                      	RCALL OUT_LCD4 		;ghi ra LCD
0001ad e001                      	LDI R16,1 			;ch? 100us
0001ae d00d                      	RCALL DELAY_US
0001af 911f                      	POP R17 			;ph?c h?i R17
0001b0 910f                      	POP R16 			;ph?c h?i R16
0001b1 9512                      	SWAP R17 			;??o 4 bit
                                 ;l?y 4 bit th?p chuy?n thnh cao
0001b2 7f10                      	ANDI R17,$F0
0001b3 2b10                      	OR R17,R16 			;ghp bit RS
0001b4 d003                      	RCALL OUT_LCD4		;ghi ra LCD
0001b5 e001                      	LDI R16,1 			;ch? 100us
0001b6 d005                      	RCALL DELAY_US
0001b7 9508                      RET
                                 ;-----------------------------------------------------------------
                                 
                                 
                                 
                                 ;-----------------------------------------------------------------
                                 ;OUT_LCD4 
                                 ;Ghi m? l?nh/data ra LCD
                                 ;Input: R17 ch?a m? l?nh/data 4 bit cao
                                 ;--------------------------------------------------
0001b8 b915                      OUT_LCD4: 	OUT LCD,R17
0001b9 9a2a                      		SBI LCD,E
0001ba 982a                      		CBI LCD,E
0001bb 9508                      RET
                                 ;-----------------------------------------------------------------
                                 
                                 
                                 ;-----------------------------------------------------------------
                                 ;DELAY_US 
                                 ;T?o th?i gian tr? =R16x100?s(Fosc=8MHz, CKDIV8 = 1)
                                 ;Input:R16 h? s? nhn th?i gian tr? 1 ??n 255
                                 ;-------------------------------------------------------
0001bc 2ef0                      DELAY_US: 	MOV R15,R16 	;1MC n?p data cho R15
0001bd ec08                      		LDI R16,200 	;1MC s? d?ng R16
                                 
0001be 2ee0                      L1: 		MOV R14,R16 	;1MC n?p data cho R14
                                 
0001bf 94ea                      L2: 		DEC R14 		;1MC
0001c0 0000                      		NOP ;1MC
0001c1 f7e9                      		BRNE L2 		;2/1MC
0001c2 94fa                      		DEC R15 		;1MC
0001c3 f7d1                      		BRNE L1 		;2/1MC
0001c4 9508                      RET 					;4MC
                                 ;-----------------------------------------------------------------
                                 
                                 
                                 ;------------------------------------------------------------------
                                 ;CURS_POS ??t con tr? t?i v? tr c ??a ch? trong R17
                                 ;Input: R17=$80 -$8F d?ng 1,$C0-$CF d?ng 2
                                 ;R17= ??a ch? v? tr con tr?
                                 ;S? d?ng R16,ctc DEAY_US,OUT_LCD
                                 ;----------------------------------------------------------
                                 CURS_POS: 
0001c5 e001                      		LDI R16,1 ;ch? 100?s
0001c6 dff5                      		RCALL DELAY_US
0001c7 9828                      		CBI LCD,RS ;RS=0 ghi l?nh
0001c8 dfdd                      		RCALL OUT_LCD4_2
0001c9 9508                      RET
                                 ;------------------------------------------------------------------
                                 .ORG $300
000300 4143
000301 204e
000302 414e
000303 474e


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega324PA" register use summary:
x  :   0 y  :   0 z  :   1 r0 :  13 r1 :   6 r2 :  13 r3 :   9 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   2 r15:   2 r16: 101 r17:  98 r18:  20 r19:  20 r20:  11 
r21:  10 r22:   3 r23:   3 r24:   0 r25:   0 r26:   0 r27:   9 r28:   0 
r29:   0 r30:   1 r31:   1 
Registers used: 18 out of 35 (51.4%)

"ATmega324PA" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   6 add   :  11 adiw  :   0 and   :   0 
andi  :   5 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   1 brcs  :   0 break :   0 breq  :   2 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   4 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  13 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :   2 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   2 cp    :   0 cpc   :   0 
cpi   :   2 cpse  :   0 dec   :   3 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   2 inc   :   0 jmp   :   0 
ld    :   0 ldd   :   0 ldi   : 105 lds   :   6 lpm   :   1 lsl   :   0 
lsr   :   0 mov   :  44 movw  :   3 mul   :   4 muls  :   0 mulsu :   0 
neg   :   0 nop   :   1 or    :   2 ori   :   0 out   :   8 pop   :   6 
push  :   5 rcall :  71 ret   :  13 reti  :   0 rjmp  :  10 rol   :   4 
ror   :   0 sbc   :   1 sbci  :   0 sbi   :  14 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   3 sec   :   1 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  15 
sub   :   2 subi  :   0 swap  :   1 tst   :   0 wdr   :   0 
Instructions used: 35 out of 113 (31.0%)

"ATmega324PA" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00060a    790     10    800   32768   2.4%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 2 warnings
