enum V_1 F_1 ( T_1 V_2 ,\r\nT_2 * V_3 )\r\n{\r\nT_3 V_4 = V_5 ;\r\nstruct V_6 * V_7 ;\r\nif ( ( V_2 >= V_8 ) || ( V_3 == NULL ) )\r\nreturn V_9 ;\r\nV_10 [ V_2 ] . V_4 = V_5 ;\r\nV_7 = & V_10 [ V_2 ] . V_11 ;\r\nV_7 -> V_12 = V_3 -> V_12 ;\r\nV_7 -> V_13 = V_3 -> V_13 ;\r\nV_7 -> V_14 = V_3 -> V_14 ;\r\nV_7 -> V_15 = V_3 -> V_15 ;\r\nV_7 -> V_2 = V_2 ;\r\nV_10 [ V_2 ] . V_16 = V_3 -> V_16 ;\r\nV_10 [ V_2 ] . V_17 = V_3 -> V_17 ;\r\nV_4 = F_2 ( V_3 -> V_18 ) ;\r\nif ( V_4 == V_5 )\r\nreturn V_19 ;\r\nF_3 ( V_4 , V_3 -> V_20 , V_3 -> V_18 ) ;\r\nif ( sizeof( T_3 ) > sizeof( V_21 ) ) {\r\nF_4 ( V_22 ,\r\nL_1 ) ;\r\nF_5 ( V_4 ) ;\r\nV_4 = V_5 ;\r\nreturn V_23 ;\r\n}\r\nV_7 -> V_24 = V_4 + V_3 -> V_25 ;\r\nif ( ( V_7 -> V_24 % V_26 ) != 0 ) {\r\nF_4 ( V_22 ,\r\nL_2 ) ;\r\nF_5 ( V_4 ) ;\r\nV_4 = V_5 ;\r\nreturn V_23 ;\r\n}\r\nV_10 [ V_2 ] . V_27 = V_3 -> V_27 ;\r\nV_10 [ V_2 ] . V_4 = V_4 ;\r\nV_10 [ V_2 ] . V_28 = V_3 -> V_28 ;\r\nF_6 ( V_2 , V_29 , ( V_21 ) V_10 [ V_2 ] . V_4 ) ;\r\nF_7 ( V_2 , V_30 , V_31 ) ;\r\nV_32 [ V_2 ] = true ;\r\nreturn V_33 ;\r\n}\r\nvoid F_8 ( T_1 V_2 )\r\n{\r\nF_6 ( V_2 , V_29 , ( V_21 ) V_10 [ V_2 ] . V_4 ) ;\r\nF_7 ( V_2 , V_30 , V_31 ) ;\r\nV_32 [ V_2 ] = true ;\r\n}\r\nT_3 F_9 ( T_1 V_2 )\r\n{\r\nreturn V_10 [ V_2 ] . V_4 ;\r\n}\r\nenum V_1 F_10 ( T_1 V_2 )\r\n{\r\nif ( ( V_2 >= V_8 ) || ( ( V_2 < V_8 ) && ( ! V_32 [ V_2 ] ) ) )\r\nreturn V_9 ;\r\nif ( V_10 [ V_2 ] . V_4 )\r\nF_5 ( V_10 [ V_2 ] . V_4 ) ;\r\nV_32 [ V_2 ] = false ;\r\nreturn V_33 ;\r\n}\r\nenum V_1 F_11 ( T_1 V_2 )\r\n{\r\nif ( ( V_2 >= V_8 ) || ( ( V_2 < V_8 ) && ( ! V_32 [ V_2 ] ) ) )\r\nreturn V_9 ;\r\nassert ( sizeof( unsigned int ) <= sizeof( V_21 ) ) ;\r\nF_12 ( V_2 ,\r\nV_10 [ V_2 ] . V_16 ,\r\n& V_10 [ V_2 ] . V_11 ,\r\nsizeof( V_10 [ V_2 ] . V_11 ) ) ;\r\nF_6 ( V_2 , V_34 , ( V_21 ) V_10 [ V_2 ] . V_27 ) ;\r\nF_7 ( V_2 , V_35 , V_36 ) ;\r\nF_7 ( V_2 , V_35 , V_37 ) ;\r\nreturn V_33 ;\r\n}\r\nT_4 F_13 ( T_1 V_2 )\r\n{\r\nT_4 V_38 = 0 ;\r\nunsigned int V_39 ;\r\nif ( V_2 >= V_8 )\r\nreturn V_40 ;\r\nV_39 = V_10 [ V_2 ] . V_17 ;\r\n( void ) V_39 ;\r\nif ( V_2 == V_41 )\r\nV_38 = F_14 ( V_2 , ( unsigned ) F_15 ( V_42 ) ) ;\r\nreturn V_38 ;\r\n}\r\nint F_16 ( T_1 V_2 )\r\n{\r\nint V_38 = 0 ;\r\nassert ( V_2 < V_8 ) ;\r\nV_38 = F_17 ( V_2 , V_35 , V_43 ) ;\r\nreturn V_38 ;\r\n}
