Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon Oct  2 23:11:53 2023
| Host             : RaijinPC running 64-bit major release  (build 9200)
| Command          : report_power -file OTTER_MCU_power_routed.rpt -pb OTTER_MCU_power_summary_routed.pb -rpx OTTER_MCU_power_routed.rpx
| Design           : OTTER_MCU
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 74.208 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 73.713                           |
| Device Static (W)        | 0.494                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     9.885 |     2278 |       --- |             --- |
|   LUT as Logic           |     9.094 |     1562 |     20800 |            7.51 |
|   CARRY4                 |     0.322 |       67 |      8150 |            0.82 |
|   LUT as Distributed RAM |     0.308 |       48 |      9600 |            0.50 |
|   F7/F8 Muxes            |     0.149 |      193 |     32600 |            0.59 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Register               |     0.005 |      211 |     41600 |            0.51 |
|   Others                 |     0.000 |       13 |       --- |             --- |
| Signals                  |    15.820 |     2757 |       --- |             --- |
| Block RAM                |     0.145 |       16 |        50 |           32.00 |
| I/O                      |    47.862 |      100 |       106 |           94.34 |
| Static Power             |     0.494 |          |           |                 |
| Total                    |    74.208 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    26.321 |      25.976 |      0.346 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     3.960 |       3.907 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |    22.609 |      22.608 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.026 |       0.011 |      0.015 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| OTTER_MCU                      |    73.713 |
|   MY_PC                        |     0.575 |
|   OTTER_MEMORY                 |    16.114 |
|   my_4t1_mux_REG_FILE          |     0.549 |
|   my_4t1_mux_alu_srcA          |     0.579 |
|   my_8t1_mux_PC                |     0.394 |
|   my_8t1_mux_alu_srcB          |     1.296 |
|   my_fsm                       |     0.014 |
|   my_regfile                   |     6.106 |
|     reg_file_reg_r1_0_31_0_5   |     0.268 |
|     reg_file_reg_r1_0_31_12_17 |     0.172 |
|     reg_file_reg_r1_0_31_18_23 |     0.197 |
|     reg_file_reg_r1_0_31_24_29 |     0.135 |
|     reg_file_reg_r1_0_31_30_31 |     0.059 |
|     reg_file_reg_r1_0_31_6_11  |     0.210 |
|     reg_file_reg_r2_0_31_0_5   |     0.704 |
|     reg_file_reg_r2_0_31_12_17 |     0.220 |
|     reg_file_reg_r2_0_31_18_23 |     0.313 |
|     reg_file_reg_r2_0_31_24_29 |     0.395 |
|     reg_file_reg_r2_0_31_30_31 |     0.082 |
|     reg_file_reg_r2_0_31_6_11  |     0.366 |
+--------------------------------+-----------+


