// Created by IP Generator (Version 2021.1-SP7 build 86875)
// Instantiation Template
//
// Insert the following codes into your Verilog file.
//   * Change the_instance_name to your own instance name.
//   * Change the signal names in the port associations


sys_pll the_instance_name (
  .clkout0(clkout0),    // output
  .lock(lock),          // output
  .clkin1(clkin1),      // input
  .rst(rst)             // input
);
