{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 20:23:25 2022 " "Info: Processing started: Sat Jun 04 20:23:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FSR_reg -c FSR_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FSR_reg -c FSR_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 8 -1 0 } } { "f:/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fsr_out\[0\]~reg0 abus_in\[6\] clk_in 8.579 ns register " "Info: tsu for register \"fsr_out\[0\]~reg0\" (data pin = \"abus_in\[6\]\", clock pin = \"clk_in\") is 8.579 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.308 ns + Longest pin register " "Info: + Longest pin to register delay is 11.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns abus_in\[6\] 1 PIN PIN_A21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_A21; Fanout = 1; PIN Node = 'abus_in\[6\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.680 ns) + CELL(0.275 ns) 6.815 ns process_0~1 2 COMB LCCOMB_X43_Y26_N2 3 " "Info: 2: + IC(5.680 ns) + CELL(0.275 ns) = 6.815 ns; Loc. = LCCOMB_X43_Y26_N2; Fanout = 3; COMB Node = 'process_0~1'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.955 ns" { abus_in[6] process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.419 ns) 7.497 ns process_0~3 3 COMB LCCOMB_X43_Y26_N22 8 " "Info: 3: + IC(0.263 ns) + CELL(0.419 ns) = 7.497 ns; Loc. = LCCOMB_X43_Y26_N22; Fanout = 8; COMB Node = 'process_0~3'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { process_0~1 process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.151 ns) + CELL(0.660 ns) 11.308 ns fsr_out\[0\]~reg0 4 REG LCFF_X12_Y35_N17 1 " "Info: 4: + IC(3.151 ns) + CELL(0.660 ns) = 11.308 ns; Loc. = LCFF_X12_Y35_N17; Fanout = 1; REG Node = 'fsr_out\[0\]~reg0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { process_0~3 fsr_out[0]~reg0 } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.214 ns ( 19.58 % ) " "Info: Total cell delay = 2.214 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.094 ns ( 80.42 % ) " "Info: Total interconnect delay = 9.094 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.308 ns" { abus_in[6] process_0~1 process_0~3 fsr_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.308 ns" { abus_in[6] {} abus_in[6]~combout {} process_0~1 {} process_0~3 {} fsr_out[0]~reg0 {} } { 0.000ns 0.000ns 5.680ns 0.263ns 3.151ns } { 0.000ns 0.860ns 0.275ns 0.419ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 30 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.693 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns fsr_out\[0\]~reg0 3 REG LCFF_X12_Y35_N17 1 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X12_Y35_N17; Fanout = 1; REG Node = 'fsr_out\[0\]~reg0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk_in~clkctrl fsr_out[0]~reg0 } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk_in clk_in~clkctrl fsr_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} fsr_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.308 ns" { abus_in[6] process_0~1 process_0~3 fsr_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.308 ns" { abus_in[6] {} abus_in[6]~combout {} process_0~1 {} process_0~3 {} fsr_out[0]~reg0 {} } { 0.000ns 0.000ns 5.680ns 0.263ns 3.151ns } { 0.000ns 0.860ns 0.275ns 0.419ns 0.660ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk_in clk_in~clkctrl fsr_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} fsr_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in fsr_out\[2\] fsr_out\[2\]~reg0 9.896 ns register " "Info: tco from clock \"clk_in\" to destination pin \"fsr_out\[2\]\" through register \"fsr_out\[2\]~reg0\" is 9.896 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.693 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns fsr_out\[2\]~reg0 3 REG LCFF_X12_Y35_N5 1 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X12_Y35_N5; Fanout = 1; REG Node = 'fsr_out\[2\]~reg0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk_in~clkctrl fsr_out[2]~reg0 } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk_in clk_in~clkctrl fsr_out[2]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} fsr_out[2]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 30 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.953 ns + Longest register pin " "Info: + Longest register to pin delay is 6.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsr_out\[2\]~reg0 1 REG LCFF_X12_Y35_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y35_N5; Fanout = 1; REG Node = 'fsr_out\[2\]~reg0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsr_out[2]~reg0 } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.165 ns) + CELL(2.788 ns) 6.953 ns fsr_out\[2\] 2 PIN PIN_AD16 0 " "Info: 2: + IC(4.165 ns) + CELL(2.788 ns) = 6.953 ns; Loc. = PIN_AD16; Fanout = 0; PIN Node = 'fsr_out\[2\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { fsr_out[2]~reg0 fsr_out[2] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 40.10 % ) " "Info: Total cell delay = 2.788 ns ( 40.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.165 ns ( 59.90 % ) " "Info: Total interconnect delay = 4.165 ns ( 59.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { fsr_out[2]~reg0 fsr_out[2] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { fsr_out[2]~reg0 {} fsr_out[2] {} } { 0.000ns 4.165ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk_in clk_in~clkctrl fsr_out[2]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} fsr_out[2]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { fsr_out[2]~reg0 fsr_out[2] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { fsr_out[2]~reg0 {} fsr_out[2] {} } { 0.000ns 4.165ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[6\] dbus_out\[1\] 14.378 ns Longest " "Info: Longest tpd from source pin \"abus_in\[6\]\" to destination pin \"dbus_out\[1\]\" is 14.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns abus_in\[6\] 1 PIN PIN_A21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_A21; Fanout = 1; PIN Node = 'abus_in\[6\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.680 ns) + CELL(0.275 ns) 6.815 ns process_0~1 2 COMB LCCOMB_X43_Y26_N2 3 " "Info: 2: + IC(5.680 ns) + CELL(0.275 ns) = 6.815 ns; Loc. = LCCOMB_X43_Y26_N2; Fanout = 3; COMB Node = 'process_0~1'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.955 ns" { abus_in[6] process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.393 ns) 7.470 ns process_0~2 3 COMB LCCOMB_X43_Y26_N28 8 " "Info: 3: + IC(0.262 ns) + CELL(0.393 ns) = 7.470 ns; Loc. = LCCOMB_X43_Y26_N28; Fanout = 8; COMB Node = 'process_0~2'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { process_0~1 process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.071 ns) + CELL(2.837 ns) 14.378 ns dbus_out\[1\] 4 PIN PIN_G10 0 " "Info: 4: + IC(4.071 ns) + CELL(2.837 ns) = 14.378 ns; Loc. = PIN_G10; Fanout = 0; PIN Node = 'dbus_out\[1\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { process_0~2 dbus_out[1] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.365 ns ( 30.36 % ) " "Info: Total cell delay = 4.365 ns ( 30.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.013 ns ( 69.64 % ) " "Info: Total interconnect delay = 10.013 ns ( 69.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.378 ns" { abus_in[6] process_0~1 process_0~2 dbus_out[1] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.378 ns" { abus_in[6] {} abus_in[6]~combout {} process_0~1 {} process_0~2 {} dbus_out[1] {} } { 0.000ns 0.000ns 5.680ns 0.262ns 4.071ns } { 0.000ns 0.860ns 0.275ns 0.393ns 2.837ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fsr_out\[2\]~reg0 dbus_in\[2\] clk_in -2.888 ns register " "Info: th for register \"fsr_out\[2\]~reg0\" (data pin = \"dbus_in\[2\]\", clock pin = \"clk_in\") is -2.888 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.693 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns fsr_out\[2\]~reg0 3 REG LCFF_X12_Y35_N5 1 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X12_Y35_N5; Fanout = 1; REG Node = 'fsr_out\[2\]~reg0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk_in~clkctrl fsr_out[2]~reg0 } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk_in clk_in~clkctrl fsr_out[2]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} fsr_out[2]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 30 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.847 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns dbus_in\[2\] 1 PIN PIN_D6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_D6; Fanout = 2; PIN Node = 'dbus_in\[2\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[2] } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.764 ns) + CELL(0.149 ns) 5.763 ns fsr_out\[2\]~reg0feeder 2 COMB LCCOMB_X12_Y35_N4 1 " "Info: 2: + IC(4.764 ns) + CELL(0.149 ns) = 5.763 ns; Loc. = LCCOMB_X12_Y35_N4; Fanout = 1; COMB Node = 'fsr_out\[2\]~reg0feeder'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { dbus_in[2] fsr_out[2]~reg0feeder } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.847 ns fsr_out\[2\]~reg0 3 REG LCFF_X12_Y35_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.847 ns; Loc. = LCFF_X12_Y35_N5; Fanout = 1; REG Node = 'fsr_out\[2\]~reg0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { fsr_out[2]~reg0feeder fsr_out[2]~reg0 } "NODE_NAME" } } { "FSR_reg.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab2/FSR_reg/FSR_reg.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.083 ns ( 18.52 % ) " "Info: Total cell delay = 1.083 ns ( 18.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.764 ns ( 81.48 % ) " "Info: Total interconnect delay = 4.764 ns ( 81.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { dbus_in[2] fsr_out[2]~reg0feeder fsr_out[2]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.847 ns" { dbus_in[2] {} dbus_in[2]~combout {} fsr_out[2]~reg0feeder {} fsr_out[2]~reg0 {} } { 0.000ns 0.000ns 4.764ns 0.000ns } { 0.000ns 0.850ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk_in clk_in~clkctrl fsr_out[2]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} fsr_out[2]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { dbus_in[2] fsr_out[2]~reg0feeder fsr_out[2]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.847 ns" { dbus_in[2] {} dbus_in[2]~combout {} fsr_out[2]~reg0feeder {} fsr_out[2]~reg0 {} } { 0.000ns 0.000ns 4.764ns 0.000ns } { 0.000ns 0.850ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 20:23:25 2022 " "Info: Processing ended: Sat Jun 04 20:23:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
