I 000049 55 2032          1462398020331 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462398020332 2016.05.05 00:40:20)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1b2e6b2e5b6b2f7b5b3f3bbb5e7e6e7b4e6e3e7e4)
	(_entity
		(_time 1462398020329)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4764          1462398020379 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 25 ))
	(_version v98)
	(_time 1462398020380 2016.05.05 00:40:20)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 10424216124745064117544b431611164416441712)
	(_entity
		(_time 1462398020377)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 27 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM tRAM 0 28 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data_win ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal data_1out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal data_2out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 58 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 70 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000028 55 1103 0 commands
(_unit VHDL (commands 0 8 )
	(_version v98)
	(_time 1462398020408 2016.05.05 00:40:20)
	(_source (\./src/Commands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2f7d2a2b2f782f397a2f3e752b292b282c292c2979)
	(_object
		(_type (_internal op_code 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MOV_OP op_code 0 14 (_entity (_string \"0001"\))))
		(_constant (_internal ADD_OP op_code 0 16 (_entity (_string \"0010"\))))
		(_constant (_internal SUB_OP op_code 0 17 (_entity (_string \"0011"\))))
		(_constant (_internal HALT_OP op_code 0 18 (_entity (_string \"0100"\))))
		(_constant (_internal JZ_OP op_code 0 19 (_entity (_string \"0101"\))))
		(_constant (_internal JNSB_OP op_code 0 20 (_entity (_string \"0110"\))))
		(_constant (_internal HALT op_code 0 21 (_entity (_string \"0000"\))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000061 55 4032          1462398020415 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462398020416 2016.05.05 00:40:20)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2f7d2d2b78797f392a213f757f282b2927292b292e)
	(_entity
		(_time 1462398020412)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 43 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 55 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__71(_architecture 5 0 71 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__72(_architecture 6 0 72 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_OP (. commands MOV_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000063 55 9431          1462398020449 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462398020450 2016.05.05 00:40:20)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4e1c4b4c4d194f591f1f5c1449481d481d484b494c)
	(_entity
		(_time 1462398020447)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_inout ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub mov halt jump_if_zero jump_if_not_sign_bit_set (_to (i 0)(i 10)))))
		(_signal (_internal next_state states 0 57 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 70 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 71 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 72 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 75 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 84 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 129 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 141 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__156(_architecture 4 0 156 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 158 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 170 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 183 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1)))))
			(RAM_ADDR_SET(_architecture 8 0 197 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 206 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 215 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)(12)(13)))))
			(line__226(_architecture 11 0 226 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__227(_architecture 12 0 227 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__228(_architecture 13 0 228 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__229(_architecture 14 0 229 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 231 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_OP (. commands MOV_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462398020489 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462398020490 2016.05.05 00:40:20)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d2e797c2c2a2e6b7e7964277f7b787a7f7b787b7a)
	(_entity
		(_time 1462398020487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2500          1462398020526 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462398020527 2016.05.05 00:40:20)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9ccece93c6cbcb8b9d99dac7cf9aca9ac89ac89a95)
	(_entity
		(_time 1462398020524)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 36 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 43 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_OP (. commands MOV_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 33686018 )
		(33686019 50529027 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11801         1462398020556 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 19 ))
	(_version v98)
	(_time 1462398020557 2016.05.05 00:40:20)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bbe9e9efe0ececacb0bafde0eabcb9bdedbdb8bdbe)
	(_entity
		(_time 1462398020554)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_entity (_inout ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_entity (_inout ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 103 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 114 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 119 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 128 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 87 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 98 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462398020562 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462398020563 2016.05.05 00:40:20)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bbe9e9efe0ececacbab9fde0eabcb9bdedbdb8bdbe)
	(_entity
		(_time 1462398020560)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462398020587 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462398020588 2016.05.05 00:40:20)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code db88df898c8c88cdd8dec281d9dddede8ddcdfddd9)
	(_entity
		(_time 1462398020585)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462398020591 2016.05.05 00:40:20)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code db88d9898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462398215255 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462398215256 2016.05.05 00:43:35)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b1f1f491c1c185d1f1959111f4d4c4d1e4c494d4e)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4764          1462398215307 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 25 ))
	(_version v98)
	(_time 1462398215308 2016.05.05 00:43:35)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 792c7b79722e2c6f287e3d222a7f787f2d7f2d7e7b)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 27 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM tRAM 0 28 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data_win ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal data_1out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal data_2out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 58 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 70 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4032          1462398215340 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462398215341 2016.05.05 00:43:35)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 99cccb9691cfc98f9c9789c3c99e9d9f919f9d9f98)
	(_entity
		(_time 1462398020411)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 43 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 55 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__71(_architecture 5 0 71 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__72(_architecture 6 0 72 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_OP (. commands MOV_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000052 55 6623          1462398215387 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462398215388 2016.05.05 00:43:35)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c89c9c9dc59f9bdecbccd192cacecdcfcacecdcecf)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2500          1462398215469 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462398215470 2016.05.05 00:43:35)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 25777121297272322420637e76237323712371232c)
	(_entity
		(_time 1462398020523)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 36 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 43 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_OP (. commands MOV_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 33686018 )
		(33686019 50529027 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11797         1462398215541 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 19 ))
	(_version v98)
	(_time 1462398215542 2016.05.05 00:43:35)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 64363064693333736f65223f356366623262676261)
	(_entity
		(_time 1462398020553)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 103 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 114 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 119 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 128 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 87 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 98 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462398215560 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462398215561 2016.05.05 00:43:35)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 732127727924246472713528227471752575707576)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462398215625 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462398215626 2016.05.05 00:43:35)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code c291c097c59591d4c1c7db98c0c4c7c794c5c6c4c0)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462398215633 2016.05.05 00:43:35)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code c291c697c59495d5c6c3d09896c497c4c1c4cac794)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462398307024 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462398307025 2016.05.05 00:45:07)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c4c795c59793d69492d29a94c6c7c695c7c2c6c5)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4764          1462398307077 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 25 ))
	(_version v98)
	(_time 1462398307078 2016.05.05 00:45:07)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efeabebdbbb8baf9bee8abb4bce9eee9bbe9bbe8ed)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 27 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM tRAM 0 28 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data_win ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal data_1out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal data_2out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 58 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 70 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
V 000028 55 1027 0 commands
(_unit VHDL (commands 0 8 )
	(_version v98)
	(_time 1462398307111 2016.05.05 00:45:07)
	(_source (\./src/Commands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e1b1b191d491e084b190f441a181a191d181d1848)
	(_object
		(_type (_internal op_code 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD_OP op_code 0 11 (_entity (_string \"0010"\))))
		(_constant (_internal SUB_OP op_code 0 12 (_entity (_string \"0011"\))))
		(_constant (_internal HALT_OP op_code 0 13 (_entity (_string \"0100"\))))
		(_constant (_internal JZ_OP op_code 0 14 (_entity (_string \"0101"\))))
		(_constant (_internal JNSB_OP op_code 0 15 (_entity (_string \"0110"\))))
		(_constant (_internal HALT op_code 0 16 (_entity (_string \"0000"\))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000061 55 3943          1462398307119 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462398307120 2016.05.05 00:45:07)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e1b1c194a484e081b110e444e191a1816181a181f)
	(_entity
		(_time 1462398307116)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 43 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 54 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__69(_architecture 4 0 69 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__70(_architecture 5 0 70 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__71(_architecture 6 0 71 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000063 55 9330          1462398307164 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462398307165 2016.05.05 00:45:07)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4d48484f4f1a4c5a1c435f174a4b1e4b1e4b484a4f)
	(_entity
		(_time 1462398307162)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set (_to (i 0)(i 9)))))
		(_signal (_internal next_state states 0 56 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 68 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 69 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 70 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 74 (_process (_target(22))(_sensitivity(0)(1)(21)))))
			(FSM_COMB(_architecture 1 0 83 (_process (_simple)(_target(21))(_sensitivity(2)(22)(25)))))
			(STOP_PROCESS(_architecture 2 0 126 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 138 (_process (_target(24))(_sensitivity(0)(1)(22)(19)(20)(24)(26))(_dssslsensitivity 3))))
			(line__153(_architecture 4 0 153 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 155 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 167 (_process (_simple)(_target(23))(_sensitivity(1)(6)(22)))))
			(REGS_CONTROL(_architecture 7 0 180 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(1)(21)(23)))))
			(RAM_ADDR_SET(_architecture 8 0 194 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 203 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 212 (_process (_target(29)(30))(_sensitivity(22)(10)(11))(_dssslsensitivity 1))))
			(line__220(_architecture 11 0 220 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__221(_architecture 12 0 221 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__222(_architecture 13 0 222 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__223(_architecture 14 0 223 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 225 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462398307211 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462398307212 2016.05.05 00:45:07)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7c78787d2a2b2f6a7f7865267e7a797b7e7a797a7b)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000067 55 11797         1462398307264 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 19 ))
	(_version v98)
	(_time 1462398307265 2016.05.05 00:45:07)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code abaef9fcf0fcfcbca0aaedf0faaca9adfdada8adae)
	(_entity
		(_time 1462398020553)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 103 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 114 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 119 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 128 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 87 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 98 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462398307276 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462398307277 2016.05.05 00:45:07)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code babfe8eee2ededadbbb8fce1ebbdb8bcecbcb9bcbf)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462398307312 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462398307313 2016.05.05 00:45:07)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code d9dddd8bd58e8acfdadcc083dbdfdcdc8fdedddfdb)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462398307316 2016.05.05 00:45:07)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code e9edebbae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
V 000049 55 2032          1462398389619 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462398389620 2016.05.05 00:46:29)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 626268626535317436307038366465643765606467)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
V 000048 55 4764          1462398389678 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 25 ))
	(_version v98)
	(_time 1462398389679 2016.05.05 00:46:29)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a0a1fcf6a2f7f5b6f1a7e4fbf3a6a1a6f4a6f4a7a2)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 27 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM tRAM 0 28 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data_win ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal data_1out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal data_2out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 58 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 70 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
V 000061 55 3943          1462398389722 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462398389723 2016.05.05 00:46:29)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cfcec39a98999fd9cac0df959fc8cbc9c7c9cbc9ce)
	(_entity
		(_time 1462398307116)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 43 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 54 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__69(_architecture 4 0 69 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__70(_architecture 5 0 70 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__71(_architecture 6 0 71 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
V 000063 55 9330          1462398389763 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462398389764 2016.05.05 00:46:29)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efeee4bcefb8eef8bee1fdb5e8e9bce9bce9eae8ed)
	(_entity
		(_time 1462398307162)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set (_to (i 0)(i 9)))))
		(_signal (_internal next_state states 0 56 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 68 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 69 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 70 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 74 (_process (_target(22))(_sensitivity(0)(1)(21)))))
			(FSM_COMB(_architecture 1 0 83 (_process (_simple)(_target(21))(_sensitivity(2)(22)(25)))))
			(STOP_PROCESS(_architecture 2 0 126 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 138 (_process (_target(24))(_sensitivity(0)(1)(22)(19)(20)(24)(26))(_dssslsensitivity 3))))
			(line__153(_architecture 4 0 153 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 155 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 167 (_process (_simple)(_target(23))(_sensitivity(1)(6)(22)))))
			(REGS_CONTROL(_architecture 7 0 180 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(1)(21)(23)))))
			(RAM_ADDR_SET(_architecture 8 0 194 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 203 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 212 (_process (_target(29)(30))(_sensitivity(22)(10)(11))(_dssslsensitivity 1))))
			(line__220(_architecture 11 0 220 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__221(_architecture 12 0 221 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__222(_architecture 13 0 222 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__223(_architecture 14 0 223 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 225 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
V 000052 55 6623          1462398389809 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462398389810 2016.05.05 00:46:29)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1d1d161a4c4a4e0b1e1904471f1b181a1f1b181b1a)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
V 000059 55 2500          1462398389850 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462398389851 2016.05.05 00:46:29)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4c4d114e161b1b5b4d490a171f4a1a4a184a184a45)
	(_entity
		(_time 1462398307250)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 36 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 43 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
V 000067 55 11797         1462398389891 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 19 ))
	(_version v98)
	(_time 1462398389892 2016.05.05 00:46:29)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7b7a267a202c2c6c707a3d202a7c797d2d7d787d7e)
	(_entity
		(_time 1462398020553)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 103 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 114 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 119 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 128 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 87 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 98 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000056 55 2133          1462398389897 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462398389898 2016.05.05 00:46:29)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7b7a267a202c2c6c7a793d202a7c797d2d7d787d7e)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000056 55 5439          1462398389932 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462398389933 2016.05.05 00:46:29)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 9a9a9195cecdc98c999f83c0989c9f9fcc9d9e9c98)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
V 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462398389937 2016.05.05 00:46:29)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 9a9a9795cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
