

================================================================
== Vivado HLS Report for 'LOAD_WEIGHT_DMA'
================================================================
* Date:           Tue Jun 11 17:40:12 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        LURAM-Test
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  254|  254|  254|  254|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  252|  252|         1|          1|          1|   252|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|     13|       0|    1409|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      93|    -|
|Register         |        -|      -|     472|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     14|     472|    1502|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |top_mac_muladd_5nbkb_U1  |top_mac_muladd_5nbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |bound4_fu_1025_p2                  |     *    |     10|  0|  46|          64|           3|
    |bound_fu_1015_p2                   |     *    |      3|  0|  20|          32|          32|
    |i_4_fu_1062_p2                     |     +    |      0|  0|  11|           1|           3|
    |indvar_flatten16_op_fu_1921_p2     |     +    |      0|  0|  74|          67|           1|
    |indvar_flatten_next4_fu_1056_p2    |     +    |      0|  0|  76|          69|           1|
    |indvar_flatten_op_fu_1907_p2       |     +    |      0|  0|  71|          64|           1|
    |j_3_fu_1133_p2                     |     +    |      0|  0|  11|           1|           3|
    |l_1_fu_1901_p2                     |     +    |      0|  0|  39|          32|           1|
    |m_1_fu_1168_p2                     |     +    |      0|  0|  38|           1|          31|
    |p_Val2_7_fu_1371_p2                |     +    |      0|  0|  15|           8|           8|
    |p_Val2_9_fu_1677_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_t_mid1_fu_1081_p2              |     +    |      0|  0|  11|           3|           3|
    |ap_block_state2                    |    and   |      0|  0|   9|           1|           1|
    |brmerge40_demorgan_i_1_fu_1501_p2  |    and   |      0|  0|   9|           1|           1|
    |brmerge40_demorgan_i_fu_1807_p2    |    and   |      0|  0|   9|           1|           1|
    |carry_1_fu_1697_p2                 |    and   |      0|  0|   9|           1|           1|
    |carry_fu_1391_p2                   |    and   |      0|  0|   9|           1|           1|
    |overflow_1_fu_1801_p2              |    and   |      0|  0|   9|           1|           1|
    |overflow_fu_1495_p2                |    and   |      0|  0|   9|           1|           1|
    |p_38_i1_fu_1471_p2                 |    and   |      0|  0|   9|           1|           1|
    |p_38_i_fu_1777_p2                  |    and   |      0|  0|   9|           1|           1|
    |p_41_i1_fu_1457_p2                 |    and   |      0|  0|   9|           1|           1|
    |p_41_i_fu_1763_p2                  |    and   |      0|  0|   9|           1|           1|
    |qb_assign_1_fu_1667_p2             |    and   |      0|  0|   9|           1|           1|
    |qb_assign_fu_1361_p2               |    and   |      0|  0|   9|           1|           1|
    |underflow_2_fu_1825_p2             |    and   |      0|  0|   9|           1|           1|
    |underflow_fu_1519_p2               |    and   |      0|  0|   9|           1|           1|
    |Range1_all_ones_1_fu_1737_p2       |   icmp   |      0|  0|  13|           9|           2|
    |Range1_all_ones_fu_1431_p2         |   icmp   |      0|  0|  13|           9|           2|
    |Range1_all_zeros_1_fu_1743_p2      |   icmp   |      0|  0|  13|           9|           1|
    |Range1_all_zeros_fu_1437_p2        |   icmp   |      0|  0|  13|           9|           1|
    |Range2_all_ones_1_fu_1721_p2       |   icmp   |      0|  0|  11|           8|           2|
    |Range2_all_ones_fu_1415_p2         |   icmp   |      0|  0|  11|           8|           2|
    |exitcond_flatten1_fu_1113_p2       |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten4_fu_1051_p2       |   icmp   |      0|  0|  50|          69|          69|
    |exitcond_flatten_fu_1068_p2        |   icmp   |      0|  0|  50|          67|          67|
    |exitcond_flatten_mid_fu_1045_p2    |   icmp   |      0|  0|  29|          64|           1|
    |exitcond_fu_1101_p2                |   icmp   |      0|  0|  20|          32|          32|
    |exitcond_mid_fu_1039_p2            |   icmp   |      0|  0|  20|          32|           1|
    |tmp_28_fu_1355_p2                  |   icmp   |      0|  0|  11|           8|           1|
    |tmp_35_fu_1661_p2                  |   icmp   |      0|  0|  11|           8|           1|
    |brmerge_i2_fu_1483_p2              |    or    |      0|  0|   9|           1|           1|
    |brmerge_i_fu_1789_p2               |    or    |      0|  0|   9|           1|           1|
    |brmerge_i_i2_fu_1525_p2            |    or    |      0|  0|   9|           1|           1|
    |brmerge_i_i_fu_1831_p2             |    or    |      0|  0|   9|           1|           1|
    |tmp3_demorgan_fu_1507_p2           |    or    |      0|  0|   9|           1|           1|
    |tmp4_fu_1531_p2                    |    or    |      0|  0|   9|           1|           1|
    |tmp5_demorgan_fu_1813_p2           |    or    |      0|  0|   9|           1|           1|
    |tmp6_fu_1837_p2                    |    or    |      0|  0|   9|           1|           1|
    |tmp_20_fu_1331_p2                  |    or    |      0|  0|   9|           1|           1|
    |tmp_23_fu_1174_p2                  |    or    |      0|  0|   9|           1|           1|
    |tmp_24_fu_1637_p2                  |    or    |      0|  0|   9|           1|           1|
    |tmp_34_fu_1180_p2                  |    or    |      0|  0|   9|           1|           1|
    |tmp_s_fu_1139_p2                   |    or    |      0|  0|   9|           1|           1|
    |underflow_2_not_fu_1843_p2         |    or    |      0|  0|   9|           1|           1|
    |underflow_not_fu_1537_p2           |    or    |      0|  0|   9|           1|           1|
    |deleted_ones_1_fu_1769_p3          |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_fu_1463_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_1_fu_1749_p3         |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_1443_p3           |  select  |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_2_fu_1118_p3  |  select  |      0|  0|   2|           1|           1|
    |exitcond_mid1_fu_1106_p3           |  select  |      0|  0|   2|           1|           1|
    |exitcond_mid2_fu_1153_p3           |  select  |      0|  0|   2|           1|           1|
    |grp_fu_1935_p1                     |  select  |      0|  0|   8|           1|           8|
    |i_mid2_fu_1125_p3                  |  select  |      0|  0|   3|           1|           3|
    |indvar_flatten_next3_fu_1927_p3    |  select  |      0|  0|  67|           1|           1|
    |indvar_flatten_next_fu_1913_p3     |  select  |      0|  0|  64|           1|           1|
    |j_mid2_fu_1160_p3                  |  select  |      0|  0|   3|           1|           3|
    |j_mid_fu_1073_p3                   |  select  |      0|  0|   3|           1|           1|
    |l_mid2_fu_1186_p3                  |  select  |      0|  0|  32|           1|           1|
    |m_mid2_fu_1218_p3                  |  select  |      0|  0|  31|           1|          31|
    |m_mid_fu_1145_p3                   |  select  |      0|  0|  31|           1|           1|
    |p_Val2_11_mux_fu_1849_p3           |  select  |      0|  0|   8|           1|           7|
    |p_Val2_8_51_fu_1551_p3             |  select  |      0|  0|   9|           1|           9|
    |p_Val2_8_mux_fu_1543_p3            |  select  |      0|  0|   8|           1|           7|
    |p_Val2_s_fu_1857_p3                |  select  |      0|  0|   9|           1|           9|
    |this_assign_1_fu_1559_p3           |  select  |      0|  0|   8|           1|           8|
    |this_assign_4_1_fu_1865_p3         |  select  |      0|  0|   8|           1|           8|
    |tmp_45_fu_1202_p3                  |  select  |      0|  0|   8|           1|           1|
    |tmp_t_mid2_fu_1093_p3              |  select  |      0|  0|   3|           1|           3|
    |p_not_i1_fu_1477_p2                |    xor   |      0|  0|   9|           1|           2|
    |p_not_i_fu_1783_p2                 |    xor   |      0|  0|   9|           1|           2|
    |tmp3_fu_1513_p2                    |    xor   |      0|  0|   9|           1|           2|
    |tmp5_fu_1819_p2                    |    xor   |      0|  0|   9|           1|           2|
    |tmp_30_fu_1385_p2                  |    xor   |      0|  0|   9|           1|           2|
    |tmp_31_fu_1451_p2                  |    xor   |      0|  0|   9|           1|           2|
    |tmp_32_fu_1489_p2                  |    xor   |      0|  0|   9|           1|           2|
    |tmp_37_fu_1691_p2                  |    xor   |      0|  0|   9|           1|           2|
    |tmp_38_fu_1757_p2                  |    xor   |      0|  0|   9|           1|           2|
    |tmp_39_fu_1795_p2                  |    xor   |      0|  0|   9|           1|           2|
    |tmp_t_fu_1087_p2                   |    xor   |      0|  0|  11|           3|           4|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     13|  0|1409|         813|         504|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |i_reg_945                |   9|          2|    3|          6|
    |indvar_flatten3_reg_934  |   9|          2|   69|        138|
    |indvar_flatten4_reg_956  |   9|          2|   67|        134|
    |indvar_flatten_reg_978   |   9|          2|   64|        128|
    |input_dma_W_TDATA_blk_n  |   9|          2|    1|          2|
    |j_reg_967                |   9|          2|    3|          6|
    |l_reg_1000               |   9|          2|   32|         64|
    |m_reg_989                |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|  271|        544|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |bound4_reg_1954                |  67|   0|   67|          0|
    |bound_reg_1949                 |  64|   0|   64|          0|
    |exitcond_flatten_mid_reg_1970  |   1|   0|    1|          0|
    |exitcond_mid_reg_1964          |   1|   0|    1|          0|
    |i_reg_945                      |   3|   0|    3|          0|
    |indvar_flatten3_reg_934        |  69|   0|   69|          0|
    |indvar_flatten4_reg_956        |  67|   0|   67|          0|
    |indvar_flatten_reg_978         |  64|   0|   64|          0|
    |j_reg_967                      |   3|   0|    3|          0|
    |l_reg_1000                     |  32|   0|   32|          0|
    |m_reg_989                      |  31|   0|   31|          0|
    |tmp_reg_1959                   |  67|   0|   69|          2|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 472|   0|  474|          2|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   LOAD_WEIGHT_DMA  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   LOAD_WEIGHT_DMA  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   LOAD_WEIGHT_DMA  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   LOAD_WEIGHT_DMA  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   LOAD_WEIGHT_DMA  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   LOAD_WEIGHT_DMA  | return value |
|input_dma_W_TDATA       |  in |   56|    axis    | input_dma_W_V_data |    pointer   |
|input_dma_W_TVALID      |  in |    1|    axis    | input_dma_W_V_data |    pointer   |
|input_dma_W_TREADY      | out |    1|    axis    | input_dma_W_V_last |    pointer   |
|input_dma_W_TLAST       |  in |    1|    axis    | input_dma_W_V_last |    pointer   |
|WEIGHT1_0_0_V_address0  | out |    7|  ap_memory |    WEIGHT1_0_0_V   |     array    |
|WEIGHT1_0_0_V_ce0       | out |    1|  ap_memory |    WEIGHT1_0_0_V   |     array    |
|WEIGHT1_0_0_V_we0       | out |    1|  ap_memory |    WEIGHT1_0_0_V   |     array    |
|WEIGHT1_0_0_V_d0        | out |    8|  ap_memory |    WEIGHT1_0_0_V   |     array    |
|WEIGHT1_0_1_V_address0  | out |    7|  ap_memory |    WEIGHT1_0_1_V   |     array    |
|WEIGHT1_0_1_V_ce0       | out |    1|  ap_memory |    WEIGHT1_0_1_V   |     array    |
|WEIGHT1_0_1_V_we0       | out |    1|  ap_memory |    WEIGHT1_0_1_V   |     array    |
|WEIGHT1_0_1_V_d0        | out |    8|  ap_memory |    WEIGHT1_0_1_V   |     array    |
|WEIGHT1_0_2_V_address0  | out |    7|  ap_memory |    WEIGHT1_0_2_V   |     array    |
|WEIGHT1_0_2_V_ce0       | out |    1|  ap_memory |    WEIGHT1_0_2_V   |     array    |
|WEIGHT1_0_2_V_we0       | out |    1|  ap_memory |    WEIGHT1_0_2_V   |     array    |
|WEIGHT1_0_2_V_d0        | out |    8|  ap_memory |    WEIGHT1_0_2_V   |     array    |
|WEIGHT1_0_3_V_address0  | out |    7|  ap_memory |    WEIGHT1_0_3_V   |     array    |
|WEIGHT1_0_3_V_ce0       | out |    1|  ap_memory |    WEIGHT1_0_3_V   |     array    |
|WEIGHT1_0_3_V_we0       | out |    1|  ap_memory |    WEIGHT1_0_3_V   |     array    |
|WEIGHT1_0_3_V_d0        | out |    8|  ap_memory |    WEIGHT1_0_3_V   |     array    |
|WEIGHT1_0_4_V_address0  | out |    7|  ap_memory |    WEIGHT1_0_4_V   |     array    |
|WEIGHT1_0_4_V_ce0       | out |    1|  ap_memory |    WEIGHT1_0_4_V   |     array    |
|WEIGHT1_0_4_V_we0       | out |    1|  ap_memory |    WEIGHT1_0_4_V   |     array    |
|WEIGHT1_0_4_V_d0        | out |    8|  ap_memory |    WEIGHT1_0_4_V   |     array    |
|WEIGHT1_0_5_V_address0  | out |    7|  ap_memory |    WEIGHT1_0_5_V   |     array    |
|WEIGHT1_0_5_V_ce0       | out |    1|  ap_memory |    WEIGHT1_0_5_V   |     array    |
|WEIGHT1_0_5_V_we0       | out |    1|  ap_memory |    WEIGHT1_0_5_V   |     array    |
|WEIGHT1_0_5_V_d0        | out |    8|  ap_memory |    WEIGHT1_0_5_V   |     array    |
|WEIGHT1_0_6_V_address0  | out |    7|  ap_memory |    WEIGHT1_0_6_V   |     array    |
|WEIGHT1_0_6_V_ce0       | out |    1|  ap_memory |    WEIGHT1_0_6_V   |     array    |
|WEIGHT1_0_6_V_we0       | out |    1|  ap_memory |    WEIGHT1_0_6_V   |     array    |
|WEIGHT1_0_6_V_d0        | out |    8|  ap_memory |    WEIGHT1_0_6_V   |     array    |
|WEIGHT1_1_0_V_address0  | out |    7|  ap_memory |    WEIGHT1_1_0_V   |     array    |
|WEIGHT1_1_0_V_ce0       | out |    1|  ap_memory |    WEIGHT1_1_0_V   |     array    |
|WEIGHT1_1_0_V_we0       | out |    1|  ap_memory |    WEIGHT1_1_0_V   |     array    |
|WEIGHT1_1_0_V_d0        | out |    8|  ap_memory |    WEIGHT1_1_0_V   |     array    |
|WEIGHT1_1_1_V_address0  | out |    7|  ap_memory |    WEIGHT1_1_1_V   |     array    |
|WEIGHT1_1_1_V_ce0       | out |    1|  ap_memory |    WEIGHT1_1_1_V   |     array    |
|WEIGHT1_1_1_V_we0       | out |    1|  ap_memory |    WEIGHT1_1_1_V   |     array    |
|WEIGHT1_1_1_V_d0        | out |    8|  ap_memory |    WEIGHT1_1_1_V   |     array    |
|WEIGHT1_1_2_V_address0  | out |    7|  ap_memory |    WEIGHT1_1_2_V   |     array    |
|WEIGHT1_1_2_V_ce0       | out |    1|  ap_memory |    WEIGHT1_1_2_V   |     array    |
|WEIGHT1_1_2_V_we0       | out |    1|  ap_memory |    WEIGHT1_1_2_V   |     array    |
|WEIGHT1_1_2_V_d0        | out |    8|  ap_memory |    WEIGHT1_1_2_V   |     array    |
|WEIGHT1_1_3_V_address0  | out |    7|  ap_memory |    WEIGHT1_1_3_V   |     array    |
|WEIGHT1_1_3_V_ce0       | out |    1|  ap_memory |    WEIGHT1_1_3_V   |     array    |
|WEIGHT1_1_3_V_we0       | out |    1|  ap_memory |    WEIGHT1_1_3_V   |     array    |
|WEIGHT1_1_3_V_d0        | out |    8|  ap_memory |    WEIGHT1_1_3_V   |     array    |
|WEIGHT1_1_4_V_address0  | out |    7|  ap_memory |    WEIGHT1_1_4_V   |     array    |
|WEIGHT1_1_4_V_ce0       | out |    1|  ap_memory |    WEIGHT1_1_4_V   |     array    |
|WEIGHT1_1_4_V_we0       | out |    1|  ap_memory |    WEIGHT1_1_4_V   |     array    |
|WEIGHT1_1_4_V_d0        | out |    8|  ap_memory |    WEIGHT1_1_4_V   |     array    |
|WEIGHT1_1_5_V_address0  | out |    7|  ap_memory |    WEIGHT1_1_5_V   |     array    |
|WEIGHT1_1_5_V_ce0       | out |    1|  ap_memory |    WEIGHT1_1_5_V   |     array    |
|WEIGHT1_1_5_V_we0       | out |    1|  ap_memory |    WEIGHT1_1_5_V   |     array    |
|WEIGHT1_1_5_V_d0        | out |    8|  ap_memory |    WEIGHT1_1_5_V   |     array    |
|WEIGHT1_1_6_V_address0  | out |    7|  ap_memory |    WEIGHT1_1_6_V   |     array    |
|WEIGHT1_1_6_V_ce0       | out |    1|  ap_memory |    WEIGHT1_1_6_V   |     array    |
|WEIGHT1_1_6_V_we0       | out |    1|  ap_memory |    WEIGHT1_1_6_V   |     array    |
|WEIGHT1_1_6_V_d0        | out |    8|  ap_memory |    WEIGHT1_1_6_V   |     array    |
|WEIGHT1_2_0_V_address0  | out |    7|  ap_memory |    WEIGHT1_2_0_V   |     array    |
|WEIGHT1_2_0_V_ce0       | out |    1|  ap_memory |    WEIGHT1_2_0_V   |     array    |
|WEIGHT1_2_0_V_we0       | out |    1|  ap_memory |    WEIGHT1_2_0_V   |     array    |
|WEIGHT1_2_0_V_d0        | out |    8|  ap_memory |    WEIGHT1_2_0_V   |     array    |
|WEIGHT1_2_1_V_address0  | out |    7|  ap_memory |    WEIGHT1_2_1_V   |     array    |
|WEIGHT1_2_1_V_ce0       | out |    1|  ap_memory |    WEIGHT1_2_1_V   |     array    |
|WEIGHT1_2_1_V_we0       | out |    1|  ap_memory |    WEIGHT1_2_1_V   |     array    |
|WEIGHT1_2_1_V_d0        | out |    8|  ap_memory |    WEIGHT1_2_1_V   |     array    |
|WEIGHT1_2_2_V_address0  | out |    7|  ap_memory |    WEIGHT1_2_2_V   |     array    |
|WEIGHT1_2_2_V_ce0       | out |    1|  ap_memory |    WEIGHT1_2_2_V   |     array    |
|WEIGHT1_2_2_V_we0       | out |    1|  ap_memory |    WEIGHT1_2_2_V   |     array    |
|WEIGHT1_2_2_V_d0        | out |    8|  ap_memory |    WEIGHT1_2_2_V   |     array    |
|WEIGHT1_2_3_V_address0  | out |    7|  ap_memory |    WEIGHT1_2_3_V   |     array    |
|WEIGHT1_2_3_V_ce0       | out |    1|  ap_memory |    WEIGHT1_2_3_V   |     array    |
|WEIGHT1_2_3_V_we0       | out |    1|  ap_memory |    WEIGHT1_2_3_V   |     array    |
|WEIGHT1_2_3_V_d0        | out |    8|  ap_memory |    WEIGHT1_2_3_V   |     array    |
|WEIGHT1_2_4_V_address0  | out |    7|  ap_memory |    WEIGHT1_2_4_V   |     array    |
|WEIGHT1_2_4_V_ce0       | out |    1|  ap_memory |    WEIGHT1_2_4_V   |     array    |
|WEIGHT1_2_4_V_we0       | out |    1|  ap_memory |    WEIGHT1_2_4_V   |     array    |
|WEIGHT1_2_4_V_d0        | out |    8|  ap_memory |    WEIGHT1_2_4_V   |     array    |
|WEIGHT1_2_5_V_address0  | out |    7|  ap_memory |    WEIGHT1_2_5_V   |     array    |
|WEIGHT1_2_5_V_ce0       | out |    1|  ap_memory |    WEIGHT1_2_5_V   |     array    |
|WEIGHT1_2_5_V_we0       | out |    1|  ap_memory |    WEIGHT1_2_5_V   |     array    |
|WEIGHT1_2_5_V_d0        | out |    8|  ap_memory |    WEIGHT1_2_5_V   |     array    |
|WEIGHT1_2_6_V_address0  | out |    7|  ap_memory |    WEIGHT1_2_6_V   |     array    |
|WEIGHT1_2_6_V_ce0       | out |    1|  ap_memory |    WEIGHT1_2_6_V   |     array    |
|WEIGHT1_2_6_V_we0       | out |    1|  ap_memory |    WEIGHT1_2_6_V   |     array    |
|WEIGHT1_2_6_V_d0        | out |    8|  ap_memory |    WEIGHT1_2_6_V   |     array    |
|WEIGHT1_3_0_V_address0  | out |    7|  ap_memory |    WEIGHT1_3_0_V   |     array    |
|WEIGHT1_3_0_V_ce0       | out |    1|  ap_memory |    WEIGHT1_3_0_V   |     array    |
|WEIGHT1_3_0_V_we0       | out |    1|  ap_memory |    WEIGHT1_3_0_V   |     array    |
|WEIGHT1_3_0_V_d0        | out |    8|  ap_memory |    WEIGHT1_3_0_V   |     array    |
|WEIGHT1_3_1_V_address0  | out |    7|  ap_memory |    WEIGHT1_3_1_V   |     array    |
|WEIGHT1_3_1_V_ce0       | out |    1|  ap_memory |    WEIGHT1_3_1_V   |     array    |
|WEIGHT1_3_1_V_we0       | out |    1|  ap_memory |    WEIGHT1_3_1_V   |     array    |
|WEIGHT1_3_1_V_d0        | out |    8|  ap_memory |    WEIGHT1_3_1_V   |     array    |
|WEIGHT1_3_2_V_address0  | out |    7|  ap_memory |    WEIGHT1_3_2_V   |     array    |
|WEIGHT1_3_2_V_ce0       | out |    1|  ap_memory |    WEIGHT1_3_2_V   |     array    |
|WEIGHT1_3_2_V_we0       | out |    1|  ap_memory |    WEIGHT1_3_2_V   |     array    |
|WEIGHT1_3_2_V_d0        | out |    8|  ap_memory |    WEIGHT1_3_2_V   |     array    |
|WEIGHT1_3_3_V_address0  | out |    7|  ap_memory |    WEIGHT1_3_3_V   |     array    |
|WEIGHT1_3_3_V_ce0       | out |    1|  ap_memory |    WEIGHT1_3_3_V   |     array    |
|WEIGHT1_3_3_V_we0       | out |    1|  ap_memory |    WEIGHT1_3_3_V   |     array    |
|WEIGHT1_3_3_V_d0        | out |    8|  ap_memory |    WEIGHT1_3_3_V   |     array    |
|WEIGHT1_3_4_V_address0  | out |    7|  ap_memory |    WEIGHT1_3_4_V   |     array    |
|WEIGHT1_3_4_V_ce0       | out |    1|  ap_memory |    WEIGHT1_3_4_V   |     array    |
|WEIGHT1_3_4_V_we0       | out |    1|  ap_memory |    WEIGHT1_3_4_V   |     array    |
|WEIGHT1_3_4_V_d0        | out |    8|  ap_memory |    WEIGHT1_3_4_V   |     array    |
|WEIGHT1_3_5_V_address0  | out |    7|  ap_memory |    WEIGHT1_3_5_V   |     array    |
|WEIGHT1_3_5_V_ce0       | out |    1|  ap_memory |    WEIGHT1_3_5_V   |     array    |
|WEIGHT1_3_5_V_we0       | out |    1|  ap_memory |    WEIGHT1_3_5_V   |     array    |
|WEIGHT1_3_5_V_d0        | out |    8|  ap_memory |    WEIGHT1_3_5_V   |     array    |
|WEIGHT1_3_6_V_address0  | out |    7|  ap_memory |    WEIGHT1_3_6_V   |     array    |
|WEIGHT1_3_6_V_ce0       | out |    1|  ap_memory |    WEIGHT1_3_6_V   |     array    |
|WEIGHT1_3_6_V_we0       | out |    1|  ap_memory |    WEIGHT1_3_6_V   |     array    |
|WEIGHT1_3_6_V_d0        | out |    8|  ap_memory |    WEIGHT1_3_6_V   |     array    |
|WEIGHT1_4_0_V_address0  | out |    7|  ap_memory |    WEIGHT1_4_0_V   |     array    |
|WEIGHT1_4_0_V_ce0       | out |    1|  ap_memory |    WEIGHT1_4_0_V   |     array    |
|WEIGHT1_4_0_V_we0       | out |    1|  ap_memory |    WEIGHT1_4_0_V   |     array    |
|WEIGHT1_4_0_V_d0        | out |    8|  ap_memory |    WEIGHT1_4_0_V   |     array    |
|WEIGHT1_4_1_V_address0  | out |    7|  ap_memory |    WEIGHT1_4_1_V   |     array    |
|WEIGHT1_4_1_V_ce0       | out |    1|  ap_memory |    WEIGHT1_4_1_V   |     array    |
|WEIGHT1_4_1_V_we0       | out |    1|  ap_memory |    WEIGHT1_4_1_V   |     array    |
|WEIGHT1_4_1_V_d0        | out |    8|  ap_memory |    WEIGHT1_4_1_V   |     array    |
|WEIGHT1_4_2_V_address0  | out |    7|  ap_memory |    WEIGHT1_4_2_V   |     array    |
|WEIGHT1_4_2_V_ce0       | out |    1|  ap_memory |    WEIGHT1_4_2_V   |     array    |
|WEIGHT1_4_2_V_we0       | out |    1|  ap_memory |    WEIGHT1_4_2_V   |     array    |
|WEIGHT1_4_2_V_d0        | out |    8|  ap_memory |    WEIGHT1_4_2_V   |     array    |
|WEIGHT1_4_3_V_address0  | out |    7|  ap_memory |    WEIGHT1_4_3_V   |     array    |
|WEIGHT1_4_3_V_ce0       | out |    1|  ap_memory |    WEIGHT1_4_3_V   |     array    |
|WEIGHT1_4_3_V_we0       | out |    1|  ap_memory |    WEIGHT1_4_3_V   |     array    |
|WEIGHT1_4_3_V_d0        | out |    8|  ap_memory |    WEIGHT1_4_3_V   |     array    |
|WEIGHT1_4_4_V_address0  | out |    7|  ap_memory |    WEIGHT1_4_4_V   |     array    |
|WEIGHT1_4_4_V_ce0       | out |    1|  ap_memory |    WEIGHT1_4_4_V   |     array    |
|WEIGHT1_4_4_V_we0       | out |    1|  ap_memory |    WEIGHT1_4_4_V   |     array    |
|WEIGHT1_4_4_V_d0        | out |    8|  ap_memory |    WEIGHT1_4_4_V   |     array    |
|WEIGHT1_4_5_V_address0  | out |    7|  ap_memory |    WEIGHT1_4_5_V   |     array    |
|WEIGHT1_4_5_V_ce0       | out |    1|  ap_memory |    WEIGHT1_4_5_V   |     array    |
|WEIGHT1_4_5_V_we0       | out |    1|  ap_memory |    WEIGHT1_4_5_V   |     array    |
|WEIGHT1_4_5_V_d0        | out |    8|  ap_memory |    WEIGHT1_4_5_V   |     array    |
|WEIGHT1_4_6_V_address0  | out |    7|  ap_memory |    WEIGHT1_4_6_V   |     array    |
|WEIGHT1_4_6_V_ce0       | out |    1|  ap_memory |    WEIGHT1_4_6_V   |     array    |
|WEIGHT1_4_6_V_we0       | out |    1|  ap_memory |    WEIGHT1_4_6_V   |     array    |
|WEIGHT1_4_6_V_d0        | out |    8|  ap_memory |    WEIGHT1_4_6_V   |     array    |
|WEIGHT1_5_0_V_address0  | out |    7|  ap_memory |    WEIGHT1_5_0_V   |     array    |
|WEIGHT1_5_0_V_ce0       | out |    1|  ap_memory |    WEIGHT1_5_0_V   |     array    |
|WEIGHT1_5_0_V_we0       | out |    1|  ap_memory |    WEIGHT1_5_0_V   |     array    |
|WEIGHT1_5_0_V_d0        | out |    8|  ap_memory |    WEIGHT1_5_0_V   |     array    |
|WEIGHT1_5_1_V_address0  | out |    7|  ap_memory |    WEIGHT1_5_1_V   |     array    |
|WEIGHT1_5_1_V_ce0       | out |    1|  ap_memory |    WEIGHT1_5_1_V   |     array    |
|WEIGHT1_5_1_V_we0       | out |    1|  ap_memory |    WEIGHT1_5_1_V   |     array    |
|WEIGHT1_5_1_V_d0        | out |    8|  ap_memory |    WEIGHT1_5_1_V   |     array    |
|WEIGHT1_5_2_V_address0  | out |    7|  ap_memory |    WEIGHT1_5_2_V   |     array    |
|WEIGHT1_5_2_V_ce0       | out |    1|  ap_memory |    WEIGHT1_5_2_V   |     array    |
|WEIGHT1_5_2_V_we0       | out |    1|  ap_memory |    WEIGHT1_5_2_V   |     array    |
|WEIGHT1_5_2_V_d0        | out |    8|  ap_memory |    WEIGHT1_5_2_V   |     array    |
|WEIGHT1_5_3_V_address0  | out |    7|  ap_memory |    WEIGHT1_5_3_V   |     array    |
|WEIGHT1_5_3_V_ce0       | out |    1|  ap_memory |    WEIGHT1_5_3_V   |     array    |
|WEIGHT1_5_3_V_we0       | out |    1|  ap_memory |    WEIGHT1_5_3_V   |     array    |
|WEIGHT1_5_3_V_d0        | out |    8|  ap_memory |    WEIGHT1_5_3_V   |     array    |
|WEIGHT1_5_4_V_address0  | out |    7|  ap_memory |    WEIGHT1_5_4_V   |     array    |
|WEIGHT1_5_4_V_ce0       | out |    1|  ap_memory |    WEIGHT1_5_4_V   |     array    |
|WEIGHT1_5_4_V_we0       | out |    1|  ap_memory |    WEIGHT1_5_4_V   |     array    |
|WEIGHT1_5_4_V_d0        | out |    8|  ap_memory |    WEIGHT1_5_4_V   |     array    |
|WEIGHT1_5_5_V_address0  | out |    7|  ap_memory |    WEIGHT1_5_5_V   |     array    |
|WEIGHT1_5_5_V_ce0       | out |    1|  ap_memory |    WEIGHT1_5_5_V   |     array    |
|WEIGHT1_5_5_V_we0       | out |    1|  ap_memory |    WEIGHT1_5_5_V   |     array    |
|WEIGHT1_5_5_V_d0        | out |    8|  ap_memory |    WEIGHT1_5_5_V   |     array    |
|WEIGHT1_5_6_V_address0  | out |    7|  ap_memory |    WEIGHT1_5_6_V   |     array    |
|WEIGHT1_5_6_V_ce0       | out |    1|  ap_memory |    WEIGHT1_5_6_V   |     array    |
|WEIGHT1_5_6_V_we0       | out |    1|  ap_memory |    WEIGHT1_5_6_V   |     array    |
|WEIGHT1_5_6_V_d0        | out |    8|  ap_memory |    WEIGHT1_5_6_V   |     array    |
|WEIGHT1_6_0_V_address0  | out |    7|  ap_memory |    WEIGHT1_6_0_V   |     array    |
|WEIGHT1_6_0_V_ce0       | out |    1|  ap_memory |    WEIGHT1_6_0_V   |     array    |
|WEIGHT1_6_0_V_we0       | out |    1|  ap_memory |    WEIGHT1_6_0_V   |     array    |
|WEIGHT1_6_0_V_d0        | out |    8|  ap_memory |    WEIGHT1_6_0_V   |     array    |
|WEIGHT1_6_1_V_address0  | out |    7|  ap_memory |    WEIGHT1_6_1_V   |     array    |
|WEIGHT1_6_1_V_ce0       | out |    1|  ap_memory |    WEIGHT1_6_1_V   |     array    |
|WEIGHT1_6_1_V_we0       | out |    1|  ap_memory |    WEIGHT1_6_1_V   |     array    |
|WEIGHT1_6_1_V_d0        | out |    8|  ap_memory |    WEIGHT1_6_1_V   |     array    |
|WEIGHT1_6_2_V_address0  | out |    7|  ap_memory |    WEIGHT1_6_2_V   |     array    |
|WEIGHT1_6_2_V_ce0       | out |    1|  ap_memory |    WEIGHT1_6_2_V   |     array    |
|WEIGHT1_6_2_V_we0       | out |    1|  ap_memory |    WEIGHT1_6_2_V   |     array    |
|WEIGHT1_6_2_V_d0        | out |    8|  ap_memory |    WEIGHT1_6_2_V   |     array    |
|WEIGHT1_6_3_V_address0  | out |    7|  ap_memory |    WEIGHT1_6_3_V   |     array    |
|WEIGHT1_6_3_V_ce0       | out |    1|  ap_memory |    WEIGHT1_6_3_V   |     array    |
|WEIGHT1_6_3_V_we0       | out |    1|  ap_memory |    WEIGHT1_6_3_V   |     array    |
|WEIGHT1_6_3_V_d0        | out |    8|  ap_memory |    WEIGHT1_6_3_V   |     array    |
|WEIGHT1_6_4_V_address0  | out |    7|  ap_memory |    WEIGHT1_6_4_V   |     array    |
|WEIGHT1_6_4_V_ce0       | out |    1|  ap_memory |    WEIGHT1_6_4_V   |     array    |
|WEIGHT1_6_4_V_we0       | out |    1|  ap_memory |    WEIGHT1_6_4_V   |     array    |
|WEIGHT1_6_4_V_d0        | out |    8|  ap_memory |    WEIGHT1_6_4_V   |     array    |
|WEIGHT1_6_5_V_address0  | out |    7|  ap_memory |    WEIGHT1_6_5_V   |     array    |
|WEIGHT1_6_5_V_ce0       | out |    1|  ap_memory |    WEIGHT1_6_5_V   |     array    |
|WEIGHT1_6_5_V_we0       | out |    1|  ap_memory |    WEIGHT1_6_5_V   |     array    |
|WEIGHT1_6_5_V_d0        | out |    8|  ap_memory |    WEIGHT1_6_5_V   |     array    |
|WEIGHT1_6_6_V_address0  | out |    7|  ap_memory |    WEIGHT1_6_6_V   |     array    |
|WEIGHT1_6_6_V_ce0       | out |    1|  ap_memory |    WEIGHT1_6_6_V   |     array    |
|WEIGHT1_6_6_V_we0       | out |    1|  ap_memory |    WEIGHT1_6_6_V   |     array    |
|WEIGHT1_6_6_V_d0        | out |    8|  ap_memory |    WEIGHT1_6_6_V   |     array    |
|WEIGHT1_7_0_V_address0  | out |    7|  ap_memory |    WEIGHT1_7_0_V   |     array    |
|WEIGHT1_7_0_V_ce0       | out |    1|  ap_memory |    WEIGHT1_7_0_V   |     array    |
|WEIGHT1_7_0_V_we0       | out |    1|  ap_memory |    WEIGHT1_7_0_V   |     array    |
|WEIGHT1_7_0_V_d0        | out |    8|  ap_memory |    WEIGHT1_7_0_V   |     array    |
|WEIGHT1_7_1_V_address0  | out |    7|  ap_memory |    WEIGHT1_7_1_V   |     array    |
|WEIGHT1_7_1_V_ce0       | out |    1|  ap_memory |    WEIGHT1_7_1_V   |     array    |
|WEIGHT1_7_1_V_we0       | out |    1|  ap_memory |    WEIGHT1_7_1_V   |     array    |
|WEIGHT1_7_1_V_d0        | out |    8|  ap_memory |    WEIGHT1_7_1_V   |     array    |
|WEIGHT1_7_2_V_address0  | out |    7|  ap_memory |    WEIGHT1_7_2_V   |     array    |
|WEIGHT1_7_2_V_ce0       | out |    1|  ap_memory |    WEIGHT1_7_2_V   |     array    |
|WEIGHT1_7_2_V_we0       | out |    1|  ap_memory |    WEIGHT1_7_2_V   |     array    |
|WEIGHT1_7_2_V_d0        | out |    8|  ap_memory |    WEIGHT1_7_2_V   |     array    |
|WEIGHT1_7_3_V_address0  | out |    7|  ap_memory |    WEIGHT1_7_3_V   |     array    |
|WEIGHT1_7_3_V_ce0       | out |    1|  ap_memory |    WEIGHT1_7_3_V   |     array    |
|WEIGHT1_7_3_V_we0       | out |    1|  ap_memory |    WEIGHT1_7_3_V   |     array    |
|WEIGHT1_7_3_V_d0        | out |    8|  ap_memory |    WEIGHT1_7_3_V   |     array    |
|WEIGHT1_7_4_V_address0  | out |    7|  ap_memory |    WEIGHT1_7_4_V   |     array    |
|WEIGHT1_7_4_V_ce0       | out |    1|  ap_memory |    WEIGHT1_7_4_V   |     array    |
|WEIGHT1_7_4_V_we0       | out |    1|  ap_memory |    WEIGHT1_7_4_V   |     array    |
|WEIGHT1_7_4_V_d0        | out |    8|  ap_memory |    WEIGHT1_7_4_V   |     array    |
|WEIGHT1_7_5_V_address0  | out |    7|  ap_memory |    WEIGHT1_7_5_V   |     array    |
|WEIGHT1_7_5_V_ce0       | out |    1|  ap_memory |    WEIGHT1_7_5_V   |     array    |
|WEIGHT1_7_5_V_we0       | out |    1|  ap_memory |    WEIGHT1_7_5_V   |     array    |
|WEIGHT1_7_5_V_d0        | out |    8|  ap_memory |    WEIGHT1_7_5_V   |     array    |
|WEIGHT1_7_6_V_address0  | out |    7|  ap_memory |    WEIGHT1_7_6_V   |     array    |
|WEIGHT1_7_6_V_ce0       | out |    1|  ap_memory |    WEIGHT1_7_6_V   |     array    |
|WEIGHT1_7_6_V_we0       | out |    1|  ap_memory |    WEIGHT1_7_6_V   |     array    |
|WEIGHT1_7_6_V_d0        | out |    8|  ap_memory |    WEIGHT1_7_6_V   |     array    |
|custom_k                |  in |   32|   ap_none  |      custom_k      |    scalar    |
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond_flatten4)
	2  / (!exitcond_flatten4)
3 --> 

* FSM state operations: 

 <State 1> : 7.95ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%custom_k_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_k)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x i8]* %WEIGHT1_0_0_V, [121 x i8]* %WEIGHT1_0_1_V, [121 x i8]* %WEIGHT1_0_2_V, [121 x i8]* %WEIGHT1_0_3_V, [121 x i8]* %WEIGHT1_0_4_V, [121 x i8]* %WEIGHT1_0_5_V, [121 x i8]* %WEIGHT1_0_6_V, [121 x i8]* %WEIGHT1_1_0_V, [121 x i8]* %WEIGHT1_1_1_V, [121 x i8]* %WEIGHT1_1_2_V, [121 x i8]* %WEIGHT1_1_3_V, [121 x i8]* %WEIGHT1_1_4_V, [121 x i8]* %WEIGHT1_1_5_V, [121 x i8]* %WEIGHT1_1_6_V, [121 x i8]* %WEIGHT1_2_0_V, [121 x i8]* %WEIGHT1_2_1_V, [121 x i8]* %WEIGHT1_2_2_V, [121 x i8]* %WEIGHT1_2_3_V, [121 x i8]* %WEIGHT1_2_4_V, [121 x i8]* %WEIGHT1_2_5_V, [121 x i8]* %WEIGHT1_2_6_V, [121 x i8]* %WEIGHT1_3_0_V, [121 x i8]* %WEIGHT1_3_1_V, [121 x i8]* %WEIGHT1_3_2_V, [121 x i8]* %WEIGHT1_3_3_V, [121 x i8]* %WEIGHT1_3_4_V, [121 x i8]* %WEIGHT1_3_5_V, [121 x i8]* %WEIGHT1_3_6_V, [121 x i8]* %WEIGHT1_4_0_V, [121 x i8]* %WEIGHT1_4_1_V, [121 x i8]* %WEIGHT1_4_2_V, [121 x i8]* %WEIGHT1_4_3_V, [121 x i8]* %WEIGHT1_4_4_V, [121 x i8]* %WEIGHT1_4_5_V, [121 x i8]* %WEIGHT1_4_6_V, [121 x i8]* %WEIGHT1_5_0_V, [121 x i8]* %WEIGHT1_5_1_V, [121 x i8]* %WEIGHT1_5_2_V, [121 x i8]* %WEIGHT1_5_3_V, [121 x i8]* %WEIGHT1_5_4_V, [121 x i8]* %WEIGHT1_5_5_V, [121 x i8]* %WEIGHT1_5_6_V, [121 x i8]* %WEIGHT1_6_0_V, [121 x i8]* %WEIGHT1_6_1_V, [121 x i8]* %WEIGHT1_6_2_V, [121 x i8]* %WEIGHT1_6_3_V, [121 x i8]* %WEIGHT1_6_4_V, [121 x i8]* %WEIGHT1_6_5_V, [121 x i8]* %WEIGHT1_6_6_V, [121 x i8]* %WEIGHT1_7_0_V, [121 x i8]* %WEIGHT1_7_1_V, [121 x i8]* %WEIGHT1_7_2_V, [121 x i8]* %WEIGHT1_7_3_V, [121 x i8]* %WEIGHT1_7_4_V, [121 x i8]* %WEIGHT1_7_5_V, [121 x i8]* %WEIGHT1_7_6_V, [1 x i8]* @p_str1, [14 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i56* %input_dma_W_V_data, i1* %input_dma_W_V_last, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cast = zext i32 %custom_k_read to i64"
ST_1 : Operation 8 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast, %cast"   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i67"
ST_1 : Operation 10 [1/1] (4.53ns)   --->   "%bound4 = mul i67 %cast3, 7"   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i69 @_ssdm_op_BitConcatenate.i69.i67.i2(i67 %bound4, i2 0)"
ST_1 : Operation 12 [1/1] (0.99ns)   --->   "%exitcond_mid = icmp eq i32 %custom_k_read, 0" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.13ns)   --->   "%exitcond_flatten_mid = icmp eq i64 %bound, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:10]

 <State 2> : 7.21ns
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i69 [ 0, %0 ], [ %indvar_flatten_next4, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_mid2, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]" [LURAM-Test/TEST_REF.cpp:10]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i67 [ 0, %0 ], [ %indvar_flatten_next3, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %0 ], [ %j_mid2, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]" [LURAM-Test/TEST_REF.cpp:11]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%m = phi i31 [ 0, %0 ], [ %m_mid2, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]" [LURAM-Test/TEST_REF.cpp:14]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%l = phi i32 [ 0, %0 ], [ %l_1, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]"
ST_2 : Operation 22 [1/1] (1.14ns)   --->   "%exitcond_flatten4 = icmp eq i69 %indvar_flatten3, %tmp"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.12ns)   --->   "%indvar_flatten_next4 = add i69 %indvar_flatten3, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %2, label %.preheader14.preheader"
ST_2 : Operation 25 [1/1] (0.67ns)   --->   "%i_4 = add i3 1, %i" [LURAM-Test/TEST_REF.cpp:10]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 252, i64 252, i64 252)"
ST_2 : Operation 27 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i67 %indvar_flatten4, %bound4"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%j_mid = select i1 %exitcond_flatten, i3 0, i3 %j" [LURAM-Test/TEST_REF.cpp:11]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.67ns)   --->   "%tmp_t_mid1 = add i3 -3, %i" [LURAM-Test/TEST_REF.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_t_mid2)   --->   "%tmp_t = xor i3 %i, -4" [LURAM-Test/TEST_REF.cpp:22]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_t_mid2 = select i1 %exitcond_flatten, i3 %tmp_t_mid1, i3 %tmp_t" [LURAM-Test/TEST_REF.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.99ns)   --->   "%exitcond = icmp eq i32 %l, %custom_k_read" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid2)   --->   "%exitcond_mid1 = select i1 %exitcond_flatten, i1 %exitcond_mid, i1 %exitcond" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.13ns)   --->   "%exitcond_flatten1 = icmp eq i64 %indvar_flatten, %bound"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.48ns)   --->   "%exitcond_flatten_mid_2 = select i1 %exitcond_flatten, i1 %exitcond_flatten_mid, i1 %exitcond_flatten1"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%i_mid2 = select i1 %exitcond_flatten, i3 %i_4, i3 %i" [LURAM-Test/TEST_REF.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.67ns)   --->   "%j_3 = add i3 1, %j_mid" [LURAM-Test/TEST_REF.cpp:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%tmp_s = or i1 %exitcond_flatten_mid_2, %exitcond_flatten"   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.48ns)   --->   "%m_mid = select i1 %tmp_s, i31 0, i31 %m" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.48ns) (out node of the LUT)   --->   "%exitcond_mid2 = select i1 %exitcond_flatten_mid_2, i1 %exitcond_mid, i1 %exitcond_mid1" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.48ns)   --->   "%j_mid2 = select i1 %exitcond_flatten_mid_2, i3 %j_3, i3 %j_mid" [LURAM-Test/TEST_REF.cpp:11]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.00ns)   --->   "%m_1 = add i31 1, %m_mid" [LURAM-Test/TEST_REF.cpp:12]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node l_mid2)   --->   "%tmp_23 = or i1 %exitcond_mid2, %exitcond_flatten_mid_2" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node l_mid2)   --->   "%tmp_34 = or i1 %tmp_23, %exitcond_flatten" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.48ns) (out node of the LUT)   --->   "%l_mid2 = select i1 %tmp_34, i32 0, i32 %l" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_43 = trunc i31 %m_1 to i8" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_44 = trunc i31 %m to i8" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_45 = select i1 %tmp_s, i8 0, i8 %tmp_44" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_46 = select i1 %exitcond_mid2, i8 %tmp_43, i8 %tmp_45" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.49ns)   --->   "%tmp_26 = mul i8 11, %tmp_46" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.48ns)   --->   "%m_mid2 = select i1 %exitcond_mid2, i31 %m_1, i31 %m_mid" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [LURAM-Test/TEST_REF.cpp:14]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LURAM-Test/TEST_REF.cpp:16]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty_49 = call { i56, i1 } @_ssdm_op_Read.axis.volatile.i56P.i1P(i56* %input_dma_W_V_data, i1* %input_dma_W_V_last)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_cast = extractvalue { i56, i1 } %empty_49, 0"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i32 %l_mid2 to i8" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 57 [1/1] (2.03ns)   --->   "%tmp_27 = add i8 %tmp_47, %tmp_26" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_42_cast = sext i8 %tmp_27 to i64" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%WEIGHT1_0_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%WEIGHT1_0_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%WEIGHT1_0_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%WEIGHT1_0_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%WEIGHT1_0_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%WEIGHT1_0_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%WEIGHT1_0_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%WEIGHT1_1_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%WEIGHT1_1_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%WEIGHT1_1_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%WEIGHT1_1_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%WEIGHT1_1_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%WEIGHT1_1_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%WEIGHT1_1_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%WEIGHT1_2_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%WEIGHT1_2_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%WEIGHT1_2_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%WEIGHT1_2_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%WEIGHT1_2_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%WEIGHT1_2_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%WEIGHT1_2_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%WEIGHT1_3_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%WEIGHT1_3_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%WEIGHT1_3_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%WEIGHT1_3_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%WEIGHT1_3_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%WEIGHT1_3_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%WEIGHT1_3_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%WEIGHT1_4_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%WEIGHT1_4_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%WEIGHT1_4_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%WEIGHT1_4_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%WEIGHT1_4_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%WEIGHT1_4_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%WEIGHT1_4_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%WEIGHT1_5_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%WEIGHT1_5_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%WEIGHT1_5_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%WEIGHT1_5_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%WEIGHT1_5_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%WEIGHT1_5_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%WEIGHT1_5_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%WEIGHT1_6_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%WEIGHT1_6_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%WEIGHT1_6_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%WEIGHT1_6_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%WEIGHT1_6_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%WEIGHT1_6_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%WEIGHT1_6_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%WEIGHT1_7_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%WEIGHT1_7_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%WEIGHT1_7_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%WEIGHT1_7_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%WEIGHT1_7_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%WEIGHT1_7_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%WEIGHT1_7_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%signbit_1 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 25)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%p_Val2_s_50 = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %tmp_data_cast, i32 9, i32 16)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 8)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node carry)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 16)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_51 = trunc i56 %tmp_data_cast to i1"
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_20 = or i1 %tmp_51, %tmp_49" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_21 = call i7 @_ssdm_op_PartSelect.i7.i56.i32.i32(i56 %tmp_data_cast, i32 1, i32 7)"
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_22 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_21, i1 %tmp_20)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 123 [1/1] (0.84ns) (out node of the LUT)   --->   "%tmp_28 = icmp ne i8 %tmp_22, 0" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%qb_assign = and i1 %tmp_28, %signbit_1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_29 = zext i1 %qb_assign to i8" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 126 [1/1] (0.76ns) (out node of the LUT)   --->   "%p_Val2_7 = add i8 %tmp_29, %p_Val2_s_50" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_7, i32 7)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node carry)   --->   "%tmp_30 = xor i1 %newsignbit_2, true" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry = and i1 %tmp_50, %tmp_30" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_1)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 17)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %tmp_data_cast, i32 18, i32 25)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 132 [1/1] (0.84ns)   --->   "%Range2_all_ones = icmp eq i8 %p_Result_s, -1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_1 = call i9 @_ssdm_op_PartSelect.i9.i56.i32.i32(i56 %tmp_data_cast, i32 17, i32 25)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 134 [1/1] (0.88ns)   --->   "%Range1_all_ones = icmp eq i9 %p_Result_1, -1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.88ns)   --->   "%Range1_all_zeros = icmp eq i9 %p_Result_1, 0" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i2)   --->   "%deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_1)   --->   "%tmp_31 = xor i1 %tmp_53, true" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_1)   --->   "%p_41_i1 = and i1 %Range2_all_ones, %tmp_31" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_1)   --->   "%deleted_ones = select i1 %carry, i1 %p_41_i1, i1 %Range1_all_ones" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.42ns)   --->   "%p_38_i1 = and i1 %carry, %Range1_all_ones" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i2)   --->   "%p_not_i1 = xor i1 %deleted_zeros, true" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i2)   --->   "%brmerge_i2 = or i1 %newsignbit_2, %p_not_i1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.42ns)   --->   "%tmp_32 = xor i1 %signbit_1, true" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i2)   --->   "%overflow = and i1 %brmerge_i2, %tmp_32" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_1 = and i1 %newsignbit_2, %deleted_ones" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp3_demorgan = or i1 %p_38_i1, %brmerge40_demorgan_i_1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp3 = xor i1 %tmp3_demorgan, true" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow = and i1 %signbit_1, %tmp3" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge_i_i2 = or i1 %underflow, %overflow" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node this_assign_1)   --->   "%tmp4 = or i1 %brmerge40_demorgan_i_1, %tmp_32" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node this_assign_1)   --->   "%underflow_not = or i1 %tmp4, %p_38_i1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_8_mux = select i1 %brmerge_i_i2, i8 127, i8 %p_Val2_7" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node this_assign_1)   --->   "%p_Val2_8_51 = select i1 %underflow, i8 -128, i8 %p_Val2_7" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.48ns) (out node of the LUT)   --->   "%this_assign_1 = select i1 %underflow_not, i8 %p_Val2_8_mux, i8 %p_Val2_8_51" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.72ns)   --->   "switch i3 %i_mid2, label %branch11 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
  ]" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 156 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch41 [
    i3 0, label %branch35
    i3 1, label %branch36
    i3 2, label %branch37
    i3 3, label %branch38
    i3 -4, label %branch39
    i3 -3, label %branch40
  ]" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 157 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 159 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 161 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 163 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 165 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 167 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 169 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv"" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 172 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch27 [
    i3 0, label %branch21
    i3 1, label %branch22
    i3 2, label %branch23
    i3 3, label %branch24
    i3 -4, label %branch25
    i3 -3, label %branch26
  ]" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 173 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 175 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 177 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 179 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 181 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 183 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 185 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv"" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 188 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch1384 [
    i3 0, label %branch778
    i3 1, label %branch879
    i3 2, label %branch980
    i3 3, label %branch1081
    i3 -4, label %branch1182
    i3 -3, label %branch1283
  ]" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 189 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 191 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 193 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 195 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 197 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 199 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 201 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv"" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 204 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch55 [
    i3 0, label %branch49
    i3 1, label %branch50
    i3 2, label %branch51
    i3 3, label %branch52
    i3 -4, label %branch53
    i3 -3, label %branch54
  ]" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 205 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 207 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 209 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 211 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 213 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 215 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 217 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv"" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%signbit = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 51)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Val2_8 = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %tmp_data_cast, i32 35, i32 42)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 34)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 42)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 26)"
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_24 = or i1 %tmp_57, %tmp_55" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_25 = call i7 @_ssdm_op_PartSelect.i7.i56.i32.i32(i56 %tmp_data_cast, i32 27, i32 33)"
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_33 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_25, i1 %tmp_24)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 228 [1/1] (0.84ns) (out node of the LUT)   --->   "%tmp_35 = icmp ne i8 %tmp_33, 0" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%qb_assign_1 = and i1 %tmp_35, %signbit" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_36 = zext i1 %qb_assign_1 to i8" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 231 [1/1] (0.76ns) (out node of the LUT)   --->   "%p_Val2_9 = add i8 %p_Val2_8, %tmp_36" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_9, i32 7)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_37 = xor i1 %newsignbit, true" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_1 = and i1 %tmp_56, %tmp_37" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 43)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %tmp_data_cast, i32 44, i32 51)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 237 [1/1] (0.84ns)   --->   "%Range2_all_ones_1 = icmp eq i8 %p_Result_7, -1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_8 = call i9 @_ssdm_op_PartSelect.i9.i56.i32.i32(i56 %tmp_data_cast, i32 43, i32 51)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 239 [1/1] (0.88ns)   --->   "%Range1_all_ones_1 = icmp eq i9 %p_Result_8, -1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.88ns)   --->   "%Range1_all_zeros_1 = icmp eq i9 %p_Result_8, 0" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%deleted_zeros_1 = select i1 %carry_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%tmp_38 = xor i1 %tmp_59, true" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%p_41_i = and i1 %Range2_all_ones_1, %tmp_38" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%deleted_ones_1 = select i1 %carry_1, i1 %p_41_i, i1 %Range1_all_ones_1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.42ns)   --->   "%p_38_i = and i1 %carry_1, %Range1_all_ones_1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%p_not_i = xor i1 %deleted_zeros_1, true" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%brmerge_i = or i1 %newsignbit, %p_not_i" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.42ns)   --->   "%tmp_39 = xor i1 %signbit, true" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%overflow_1 = and i1 %brmerge_i, %tmp_39" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones_1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%tmp5_demorgan = or i1 %p_38_i, %brmerge40_demorgan_i" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%tmp5 = xor i1 %tmp5_demorgan, true" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %signbit, %tmp5" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge_i_i = or i1 %underflow_2, %overflow_1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node this_assign_4_1)   --->   "%tmp6 = or i1 %brmerge40_demorgan_i, %tmp_39" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node this_assign_4_1)   --->   "%underflow_2_not = or i1 %tmp6, %p_38_i" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_11_mux = select i1 %brmerge_i_i, i8 127, i8 %p_Val2_9" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node this_assign_4_1)   --->   "%p_Val2_s = select i1 %underflow_2, i8 -128, i8 %p_Val2_9" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.48ns) (out node of the LUT)   --->   "%this_assign_4_1 = select i1 %underflow_2_not, i8 %p_Val2_11_mux, i8 %p_Val2_s" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.72ns)   --->   "switch i3 %tmp_t_mid2, label %branch7 [
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 261 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch90 [
    i3 0, label %branch84
    i3 1, label %branch85
    i3 2, label %branch86
    i3 3, label %branch87
    i3 -4, label %branch88
    i3 -3, label %branch89
  ]" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 262 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 264 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 266 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 268 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 270 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 272 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 274 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15"" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 277 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch76 [
    i3 0, label %branch70
    i3 1, label %branch71
    i3 2, label %branch72
    i3 3, label %branch73
    i3 -4, label %branch74
    i3 -3, label %branch75
  ]" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 278 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 280 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 282 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 284 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 286 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 288 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 290 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15"" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 293 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch62 [
    i3 0, label %branch56
    i3 1, label %branch57
    i3 2, label %branch58
    i3 3, label %branch59
    i3 -4, label %branch60
    i3 -3, label %branch61
  ]" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 294 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 296 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 298 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 300 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 302 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 304 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 306 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15"" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 309 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch104 [
    i3 0, label %branch98
    i3 1, label %branch99
    i3 2, label %branch100
    i3 3, label %branch101
    i3 -4, label %branch102
    i3 -3, label %branch103
  ]" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 310 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 312 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 314 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 316 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 318 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 320 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 322 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15"" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_18)" [LURAM-Test/TEST_REF.cpp:24]
ST_2 : Operation 326 [1/1] (1.01ns)   --->   "%l_1 = add nsw i32 %l_mid2, 1" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (1.08ns)   --->   "%indvar_flatten_op = add i64 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.48ns)   --->   "%indvar_flatten_next = select i1 %tmp_s, i64 1, i64 %indvar_flatten_op"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (1.10ns)   --->   "%indvar_flatten16_op = add i67 %indvar_flatten4, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.48ns)   --->   "%indvar_flatten_next3 = select i1 %exitcond_flatten, i67 1, i67 %indvar_flatten16_op"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:14]

 <State 3> : 0.00ns
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "ret void" [LURAM-Test/TEST_REF.cpp:28]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_dma_W_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_dma_W_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ WEIGHT1_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_0_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_0_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_0_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_0_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_0_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_1_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_1_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_1_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_1_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_1_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_1_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_2_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_2_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_2_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_2_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_2_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_2_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_3_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_3_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_3_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_3_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_3_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_3_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_3_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_4_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_4_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_4_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_4_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_4_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_4_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_4_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_5_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_5_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_5_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_5_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_5_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_5_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_5_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_6_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_6_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_6_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_6_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_6_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_6_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_6_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_7_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_7_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_7_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_7_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_7_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_7_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ WEIGHT1_7_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ custom_k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
custom_k_read          (read             ) [ 0010]
StgValue_5             (specmemcore      ) [ 0000]
StgValue_6             (specinterface    ) [ 0000]
cast                   (zext             ) [ 0000]
bound                  (mul              ) [ 0010]
cast3                  (zext             ) [ 0000]
bound4                 (mul              ) [ 0010]
tmp                    (bitconcatenate   ) [ 0010]
exitcond_mid           (icmp             ) [ 0010]
exitcond_flatten_mid   (icmp             ) [ 0010]
StgValue_14            (br               ) [ 0110]
indvar_flatten3        (phi              ) [ 0010]
i                      (phi              ) [ 0010]
indvar_flatten4        (phi              ) [ 0010]
j                      (phi              ) [ 0010]
indvar_flatten         (phi              ) [ 0010]
m                      (phi              ) [ 0010]
l                      (phi              ) [ 0010]
exitcond_flatten4      (icmp             ) [ 0010]
indvar_flatten_next4   (add              ) [ 0110]
StgValue_24            (br               ) [ 0000]
i_4                    (add              ) [ 0000]
StgValue_26            (speclooptripcount) [ 0000]
exitcond_flatten       (icmp             ) [ 0000]
j_mid                  (select           ) [ 0000]
tmp_t_mid1             (add              ) [ 0000]
tmp_t                  (xor              ) [ 0000]
tmp_t_mid2             (select           ) [ 0010]
exitcond               (icmp             ) [ 0000]
exitcond_mid1          (select           ) [ 0000]
exitcond_flatten1      (icmp             ) [ 0000]
exitcond_flatten_mid_2 (select           ) [ 0000]
i_mid2                 (select           ) [ 0110]
j_3                    (add              ) [ 0000]
tmp_s                  (or               ) [ 0000]
m_mid                  (select           ) [ 0000]
exitcond_mid2          (select           ) [ 0000]
j_mid2                 (select           ) [ 0110]
m_1                    (add              ) [ 0000]
tmp_23                 (or               ) [ 0000]
tmp_34                 (or               ) [ 0000]
l_mid2                 (select           ) [ 0000]
tmp_43                 (trunc            ) [ 0000]
tmp_44                 (trunc            ) [ 0000]
tmp_45                 (select           ) [ 0000]
tmp_46                 (select           ) [ 0000]
tmp_26                 (mul              ) [ 0000]
m_mid2                 (select           ) [ 0110]
tmp_18                 (specregionbegin  ) [ 0000]
StgValue_53            (specpipeline     ) [ 0000]
empty_49               (read             ) [ 0000]
tmp_data_cast          (extractvalue     ) [ 0000]
tmp_47                 (trunc            ) [ 0000]
tmp_27                 (add              ) [ 0000]
tmp_42_cast            (sext             ) [ 0000]
WEIGHT1_0_0_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_0_1_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_0_2_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_0_3_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_0_4_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_0_5_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_0_6_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_1_0_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_1_1_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_1_2_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_1_3_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_1_4_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_1_5_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_1_6_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_2_0_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_2_1_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_2_2_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_2_3_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_2_4_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_2_5_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_2_6_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_3_0_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_3_1_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_3_2_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_3_3_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_3_4_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_3_5_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_3_6_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_4_0_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_4_1_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_4_2_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_4_3_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_4_4_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_4_5_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_4_6_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_5_0_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_5_1_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_5_2_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_5_3_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_5_4_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_5_5_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_5_6_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_6_0_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_6_1_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_6_2_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_6_3_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_6_4_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_6_5_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_6_6_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_7_0_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_7_1_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_7_2_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_7_3_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_7_4_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_7_5_V_addr     (getelementptr    ) [ 0000]
WEIGHT1_7_6_V_addr     (getelementptr    ) [ 0000]
signbit_1              (bitselect        ) [ 0000]
p_Val2_s_50            (partselect       ) [ 0000]
tmp_49                 (bitselect        ) [ 0000]
tmp_50                 (bitselect        ) [ 0000]
tmp_51                 (trunc            ) [ 0000]
tmp_20                 (or               ) [ 0000]
tmp_21                 (partselect       ) [ 0000]
tmp_22                 (bitconcatenate   ) [ 0000]
tmp_28                 (icmp             ) [ 0000]
qb_assign              (and              ) [ 0000]
tmp_29                 (zext             ) [ 0000]
p_Val2_7               (add              ) [ 0000]
newsignbit_2           (bitselect        ) [ 0000]
tmp_30                 (xor              ) [ 0000]
carry                  (and              ) [ 0000]
tmp_53                 (bitselect        ) [ 0000]
p_Result_s             (partselect       ) [ 0000]
Range2_all_ones        (icmp             ) [ 0000]
p_Result_1             (partselect       ) [ 0000]
Range1_all_ones        (icmp             ) [ 0000]
Range1_all_zeros       (icmp             ) [ 0000]
deleted_zeros          (select           ) [ 0000]
tmp_31                 (xor              ) [ 0000]
p_41_i1                (and              ) [ 0000]
deleted_ones           (select           ) [ 0000]
p_38_i1                (and              ) [ 0000]
p_not_i1               (xor              ) [ 0000]
brmerge_i2             (or               ) [ 0000]
tmp_32                 (xor              ) [ 0000]
overflow               (and              ) [ 0000]
brmerge40_demorgan_i_1 (and              ) [ 0000]
tmp3_demorgan          (or               ) [ 0000]
tmp3                   (xor              ) [ 0000]
underflow              (and              ) [ 0000]
brmerge_i_i2           (or               ) [ 0000]
tmp4                   (or               ) [ 0000]
underflow_not          (or               ) [ 0000]
p_Val2_8_mux           (select           ) [ 0000]
p_Val2_8_51            (select           ) [ 0000]
this_assign_1          (select           ) [ 0000]
StgValue_155           (switch           ) [ 0000]
StgValue_156           (switch           ) [ 0000]
StgValue_157           (store            ) [ 0000]
StgValue_158           (br               ) [ 0000]
StgValue_159           (store            ) [ 0000]
StgValue_160           (br               ) [ 0000]
StgValue_161           (store            ) [ 0000]
StgValue_162           (br               ) [ 0000]
StgValue_163           (store            ) [ 0000]
StgValue_164           (br               ) [ 0000]
StgValue_165           (store            ) [ 0000]
StgValue_166           (br               ) [ 0000]
StgValue_167           (store            ) [ 0000]
StgValue_168           (br               ) [ 0000]
StgValue_169           (store            ) [ 0000]
StgValue_170           (br               ) [ 0000]
StgValue_171           (br               ) [ 0000]
StgValue_172           (switch           ) [ 0000]
StgValue_173           (store            ) [ 0000]
StgValue_174           (br               ) [ 0000]
StgValue_175           (store            ) [ 0000]
StgValue_176           (br               ) [ 0000]
StgValue_177           (store            ) [ 0000]
StgValue_178           (br               ) [ 0000]
StgValue_179           (store            ) [ 0000]
StgValue_180           (br               ) [ 0000]
StgValue_181           (store            ) [ 0000]
StgValue_182           (br               ) [ 0000]
StgValue_183           (store            ) [ 0000]
StgValue_184           (br               ) [ 0000]
StgValue_185           (store            ) [ 0000]
StgValue_186           (br               ) [ 0000]
StgValue_187           (br               ) [ 0000]
StgValue_188           (switch           ) [ 0000]
StgValue_189           (store            ) [ 0000]
StgValue_190           (br               ) [ 0000]
StgValue_191           (store            ) [ 0000]
StgValue_192           (br               ) [ 0000]
StgValue_193           (store            ) [ 0000]
StgValue_194           (br               ) [ 0000]
StgValue_195           (store            ) [ 0000]
StgValue_196           (br               ) [ 0000]
StgValue_197           (store            ) [ 0000]
StgValue_198           (br               ) [ 0000]
StgValue_199           (store            ) [ 0000]
StgValue_200           (br               ) [ 0000]
StgValue_201           (store            ) [ 0000]
StgValue_202           (br               ) [ 0000]
StgValue_203           (br               ) [ 0000]
StgValue_204           (switch           ) [ 0000]
StgValue_205           (store            ) [ 0000]
StgValue_206           (br               ) [ 0000]
StgValue_207           (store            ) [ 0000]
StgValue_208           (br               ) [ 0000]
StgValue_209           (store            ) [ 0000]
StgValue_210           (br               ) [ 0000]
StgValue_211           (store            ) [ 0000]
StgValue_212           (br               ) [ 0000]
StgValue_213           (store            ) [ 0000]
StgValue_214           (br               ) [ 0000]
StgValue_215           (store            ) [ 0000]
StgValue_216           (br               ) [ 0000]
StgValue_217           (store            ) [ 0000]
StgValue_218           (br               ) [ 0000]
StgValue_219           (br               ) [ 0000]
signbit                (bitselect        ) [ 0000]
p_Val2_8               (partselect       ) [ 0000]
tmp_55                 (bitselect        ) [ 0000]
tmp_56                 (bitselect        ) [ 0000]
tmp_57                 (bitselect        ) [ 0000]
tmp_24                 (or               ) [ 0000]
tmp_25                 (partselect       ) [ 0000]
tmp_33                 (bitconcatenate   ) [ 0000]
tmp_35                 (icmp             ) [ 0000]
qb_assign_1            (and              ) [ 0000]
tmp_36                 (zext             ) [ 0000]
p_Val2_9               (add              ) [ 0000]
newsignbit             (bitselect        ) [ 0000]
tmp_37                 (xor              ) [ 0000]
carry_1                (and              ) [ 0000]
tmp_59                 (bitselect        ) [ 0000]
p_Result_7             (partselect       ) [ 0000]
Range2_all_ones_1      (icmp             ) [ 0000]
p_Result_8             (partselect       ) [ 0000]
Range1_all_ones_1      (icmp             ) [ 0000]
Range1_all_zeros_1     (icmp             ) [ 0000]
deleted_zeros_1        (select           ) [ 0000]
tmp_38                 (xor              ) [ 0000]
p_41_i                 (and              ) [ 0000]
deleted_ones_1         (select           ) [ 0000]
p_38_i                 (and              ) [ 0000]
p_not_i                (xor              ) [ 0000]
brmerge_i              (or               ) [ 0000]
tmp_39                 (xor              ) [ 0000]
overflow_1             (and              ) [ 0000]
brmerge40_demorgan_i   (and              ) [ 0000]
tmp5_demorgan          (or               ) [ 0000]
tmp5                   (xor              ) [ 0000]
underflow_2            (and              ) [ 0000]
brmerge_i_i            (or               ) [ 0000]
tmp6                   (or               ) [ 0000]
underflow_2_not        (or               ) [ 0000]
p_Val2_11_mux          (select           ) [ 0000]
p_Val2_s               (select           ) [ 0000]
this_assign_4_1        (select           ) [ 0000]
StgValue_260           (switch           ) [ 0000]
StgValue_261           (switch           ) [ 0000]
StgValue_262           (store            ) [ 0000]
StgValue_263           (br               ) [ 0000]
StgValue_264           (store            ) [ 0000]
StgValue_265           (br               ) [ 0000]
StgValue_266           (store            ) [ 0000]
StgValue_267           (br               ) [ 0000]
StgValue_268           (store            ) [ 0000]
StgValue_269           (br               ) [ 0000]
StgValue_270           (store            ) [ 0000]
StgValue_271           (br               ) [ 0000]
StgValue_272           (store            ) [ 0000]
StgValue_273           (br               ) [ 0000]
StgValue_274           (store            ) [ 0000]
StgValue_275           (br               ) [ 0000]
StgValue_276           (br               ) [ 0000]
StgValue_277           (switch           ) [ 0000]
StgValue_278           (store            ) [ 0000]
StgValue_279           (br               ) [ 0000]
StgValue_280           (store            ) [ 0000]
StgValue_281           (br               ) [ 0000]
StgValue_282           (store            ) [ 0000]
StgValue_283           (br               ) [ 0000]
StgValue_284           (store            ) [ 0000]
StgValue_285           (br               ) [ 0000]
StgValue_286           (store            ) [ 0000]
StgValue_287           (br               ) [ 0000]
StgValue_288           (store            ) [ 0000]
StgValue_289           (br               ) [ 0000]
StgValue_290           (store            ) [ 0000]
StgValue_291           (br               ) [ 0000]
StgValue_292           (br               ) [ 0000]
StgValue_293           (switch           ) [ 0000]
StgValue_294           (store            ) [ 0000]
StgValue_295           (br               ) [ 0000]
StgValue_296           (store            ) [ 0000]
StgValue_297           (br               ) [ 0000]
StgValue_298           (store            ) [ 0000]
StgValue_299           (br               ) [ 0000]
StgValue_300           (store            ) [ 0000]
StgValue_301           (br               ) [ 0000]
StgValue_302           (store            ) [ 0000]
StgValue_303           (br               ) [ 0000]
StgValue_304           (store            ) [ 0000]
StgValue_305           (br               ) [ 0000]
StgValue_306           (store            ) [ 0000]
StgValue_307           (br               ) [ 0000]
StgValue_308           (br               ) [ 0000]
StgValue_309           (switch           ) [ 0000]
StgValue_310           (store            ) [ 0000]
StgValue_311           (br               ) [ 0000]
StgValue_312           (store            ) [ 0000]
StgValue_313           (br               ) [ 0000]
StgValue_314           (store            ) [ 0000]
StgValue_315           (br               ) [ 0000]
StgValue_316           (store            ) [ 0000]
StgValue_317           (br               ) [ 0000]
StgValue_318           (store            ) [ 0000]
StgValue_319           (br               ) [ 0000]
StgValue_320           (store            ) [ 0000]
StgValue_321           (br               ) [ 0000]
StgValue_322           (store            ) [ 0000]
StgValue_323           (br               ) [ 0000]
StgValue_324           (br               ) [ 0000]
empty                  (specregionend    ) [ 0000]
l_1                    (add              ) [ 0110]
indvar_flatten_op      (add              ) [ 0000]
indvar_flatten_next    (select           ) [ 0110]
indvar_flatten16_op    (add              ) [ 0000]
indvar_flatten_next3   (select           ) [ 0110]
StgValue_331           (br               ) [ 0110]
StgValue_332           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_dma_W_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_dma_W_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_dma_W_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_dma_W_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="WEIGHT1_0_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_0_0_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="WEIGHT1_0_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_0_1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="WEIGHT1_0_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_0_2_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="WEIGHT1_0_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_0_3_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WEIGHT1_0_4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_0_4_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="WEIGHT1_0_5_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_0_5_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="WEIGHT1_0_6_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_0_6_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="WEIGHT1_1_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_1_0_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="WEIGHT1_1_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_1_1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="WEIGHT1_1_2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_1_2_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="WEIGHT1_1_3_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_1_3_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="WEIGHT1_1_4_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_1_4_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="WEIGHT1_1_5_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_1_5_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="WEIGHT1_1_6_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_1_6_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="WEIGHT1_2_0_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_2_0_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="WEIGHT1_2_1_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_2_1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="WEIGHT1_2_2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_2_2_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="WEIGHT1_2_3_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_2_3_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="WEIGHT1_2_4_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_2_4_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="WEIGHT1_2_5_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_2_5_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="WEIGHT1_2_6_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_2_6_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="WEIGHT1_3_0_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_3_0_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="WEIGHT1_3_1_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_3_1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="WEIGHT1_3_2_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_3_2_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="WEIGHT1_3_3_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_3_3_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="WEIGHT1_3_4_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_3_4_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="WEIGHT1_3_5_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_3_5_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="WEIGHT1_3_6_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_3_6_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="WEIGHT1_4_0_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_4_0_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="WEIGHT1_4_1_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_4_1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="WEIGHT1_4_2_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_4_2_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="WEIGHT1_4_3_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_4_3_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="WEIGHT1_4_4_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_4_4_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="WEIGHT1_4_5_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_4_5_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="WEIGHT1_4_6_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_4_6_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="WEIGHT1_5_0_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_5_0_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="WEIGHT1_5_1_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_5_1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="WEIGHT1_5_2_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_5_2_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="WEIGHT1_5_3_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_5_3_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="WEIGHT1_5_4_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_5_4_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="WEIGHT1_5_5_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_5_5_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="WEIGHT1_5_6_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_5_6_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="WEIGHT1_6_0_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_6_0_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="WEIGHT1_6_1_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_6_1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="WEIGHT1_6_2_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_6_2_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="WEIGHT1_6_3_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_6_3_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="WEIGHT1_6_4_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_6_4_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="WEIGHT1_6_5_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_6_5_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="WEIGHT1_6_6_V">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_6_6_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="WEIGHT1_7_0_V">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_7_0_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="WEIGHT1_7_1_V">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_7_1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="WEIGHT1_7_2_V">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_7_2_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="WEIGHT1_7_3_V">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_7_3_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="WEIGHT1_7_4_V">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_7_4_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="WEIGHT1_7_5_V">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_7_5_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="WEIGHT1_7_6_V">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT1_7_6_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="custom_k">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="custom_k"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i69.i67.i2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i56P.i1P"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i56.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1004" name="custom_k_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="custom_k_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="empty_49_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="57" slack="0"/>
<pin id="256" dir="0" index="1" bw="56" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_49/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="WEIGHT1_0_0_V_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_0_0_V_addr/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="WEIGHT1_0_1_V_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_0_1_V_addr/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="WEIGHT1_0_2_V_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_0_2_V_addr/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="WEIGHT1_0_3_V_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_0_3_V_addr/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="WEIGHT1_0_4_V_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_0_4_V_addr/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="WEIGHT1_0_5_V_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_0_5_V_addr/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="WEIGHT1_0_6_V_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="8" slack="0"/>
<pin id="308" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_0_6_V_addr/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="WEIGHT1_1_0_V_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_1_0_V_addr/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="WEIGHT1_1_1_V_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="8" slack="0"/>
<pin id="322" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_1_1_V_addr/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="WEIGHT1_1_2_V_addr_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_1_2_V_addr/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="WEIGHT1_1_3_V_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_1_3_V_addr/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="WEIGHT1_1_4_V_addr_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="8" slack="0"/>
<pin id="343" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_1_4_V_addr/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="WEIGHT1_1_5_V_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_1_5_V_addr/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="WEIGHT1_1_6_V_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="8" slack="0"/>
<pin id="357" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_1_6_V_addr/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="WEIGHT1_2_0_V_addr_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_2_0_V_addr/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="WEIGHT1_2_1_V_addr_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_2_1_V_addr/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="WEIGHT1_2_2_V_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_2_2_V_addr/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="WEIGHT1_2_3_V_addr_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="8" slack="0"/>
<pin id="385" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_2_3_V_addr/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="WEIGHT1_2_4_V_addr_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_2_4_V_addr/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="WEIGHT1_2_5_V_addr_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_2_5_V_addr/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="WEIGHT1_2_6_V_addr_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_2_6_V_addr/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="WEIGHT1_3_0_V_addr_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="8" slack="0"/>
<pin id="413" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_3_0_V_addr/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="WEIGHT1_3_1_V_addr_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_3_1_V_addr/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="WEIGHT1_3_2_V_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="8" slack="0"/>
<pin id="427" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_3_2_V_addr/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="WEIGHT1_3_3_V_addr_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="8" slack="0"/>
<pin id="434" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_3_3_V_addr/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="WEIGHT1_3_4_V_addr_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="8" slack="0"/>
<pin id="441" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_3_4_V_addr/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="WEIGHT1_3_5_V_addr_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="8" slack="0"/>
<pin id="448" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_3_5_V_addr/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="WEIGHT1_3_6_V_addr_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="8" slack="0"/>
<pin id="455" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_3_6_V_addr/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="WEIGHT1_4_0_V_addr_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="8" slack="0"/>
<pin id="462" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_4_0_V_addr/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="WEIGHT1_4_1_V_addr_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="8" slack="0"/>
<pin id="469" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_4_1_V_addr/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="WEIGHT1_4_2_V_addr_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="8" slack="0"/>
<pin id="476" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_4_2_V_addr/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="WEIGHT1_4_3_V_addr_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="8" slack="0"/>
<pin id="483" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_4_3_V_addr/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="WEIGHT1_4_4_V_addr_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="8" slack="0"/>
<pin id="490" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_4_4_V_addr/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="WEIGHT1_4_5_V_addr_gep_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="8" slack="0"/>
<pin id="497" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_4_5_V_addr/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="WEIGHT1_4_6_V_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="8" slack="0"/>
<pin id="504" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_4_6_V_addr/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="WEIGHT1_5_0_V_addr_gep_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="8" slack="0"/>
<pin id="511" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_5_0_V_addr/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="WEIGHT1_5_1_V_addr_gep_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="8" slack="0"/>
<pin id="518" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_5_1_V_addr/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="WEIGHT1_5_2_V_addr_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="8" slack="0"/>
<pin id="525" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_5_2_V_addr/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="WEIGHT1_5_3_V_addr_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="8" slack="0"/>
<pin id="532" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_5_3_V_addr/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="WEIGHT1_5_4_V_addr_gep_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="8" slack="0"/>
<pin id="539" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_5_4_V_addr/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="WEIGHT1_5_5_V_addr_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="8" slack="0"/>
<pin id="546" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_5_5_V_addr/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="WEIGHT1_5_6_V_addr_gep_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="8" slack="0"/>
<pin id="553" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_5_6_V_addr/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="WEIGHT1_6_0_V_addr_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="8" slack="0"/>
<pin id="560" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_6_0_V_addr/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="WEIGHT1_6_1_V_addr_gep_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="0" index="2" bw="8" slack="0"/>
<pin id="567" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_6_1_V_addr/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="WEIGHT1_6_2_V_addr_gep_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="8" slack="0"/>
<pin id="574" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_6_2_V_addr/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="WEIGHT1_6_3_V_addr_gep_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="8" slack="0"/>
<pin id="581" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_6_3_V_addr/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="WEIGHT1_6_4_V_addr_gep_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="8" slack="0"/>
<pin id="588" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_6_4_V_addr/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="WEIGHT1_6_5_V_addr_gep_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="8" slack="0"/>
<pin id="595" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_6_5_V_addr/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="WEIGHT1_6_6_V_addr_gep_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="0" index="2" bw="8" slack="0"/>
<pin id="602" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_6_6_V_addr/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="WEIGHT1_7_0_V_addr_gep_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="0" index="2" bw="8" slack="0"/>
<pin id="609" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_7_0_V_addr/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="WEIGHT1_7_1_V_addr_gep_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="0" index="2" bw="8" slack="0"/>
<pin id="616" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_7_1_V_addr/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="WEIGHT1_7_2_V_addr_gep_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="0" index="2" bw="8" slack="0"/>
<pin id="623" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_7_2_V_addr/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="WEIGHT1_7_3_V_addr_gep_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="8" slack="0"/>
<pin id="630" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_7_3_V_addr/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="WEIGHT1_7_4_V_addr_gep_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="0" index="2" bw="8" slack="0"/>
<pin id="637" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_7_4_V_addr/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="WEIGHT1_7_5_V_addr_gep_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="0" index="2" bw="8" slack="0"/>
<pin id="644" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_7_5_V_addr/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="WEIGHT1_7_6_V_addr_gep_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="0" index="2" bw="8" slack="0"/>
<pin id="651" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHT1_7_6_V_addr/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="StgValue_157_access_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="7" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_157/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="StgValue_159_access_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="7" slack="0"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_159/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="StgValue_161_access_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="StgValue_163_access_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="7" slack="0"/>
<pin id="671" dir="0" index="1" bw="8" slack="0"/>
<pin id="672" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="StgValue_165_access_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_165/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="StgValue_167_access_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="0"/>
<pin id="682" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_167/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="StgValue_169_access_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_169/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="StgValue_173_access_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="7" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="StgValue_175_access_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="7" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="StgValue_177_access_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="StgValue_179_access_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="7" slack="0"/>
<pin id="706" dir="0" index="1" bw="8" slack="0"/>
<pin id="707" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="StgValue_181_access_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="7" slack="0"/>
<pin id="711" dir="0" index="1" bw="8" slack="0"/>
<pin id="712" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_181/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="StgValue_183_access_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="7" slack="0"/>
<pin id="716" dir="0" index="1" bw="8" slack="0"/>
<pin id="717" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_183/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="StgValue_185_access_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="0"/>
<pin id="721" dir="0" index="1" bw="8" slack="0"/>
<pin id="722" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_185/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="StgValue_189_access_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="7" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="0"/>
<pin id="727" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_189/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="StgValue_191_access_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="7" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_191/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="StgValue_193_access_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="7" slack="0"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_193/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="StgValue_195_access_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="7" slack="0"/>
<pin id="741" dir="0" index="1" bw="8" slack="0"/>
<pin id="742" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_195/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="StgValue_197_access_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="7" slack="0"/>
<pin id="746" dir="0" index="1" bw="8" slack="0"/>
<pin id="747" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="StgValue_199_access_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="7" slack="0"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_199/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="StgValue_201_access_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="7" slack="0"/>
<pin id="756" dir="0" index="1" bw="8" slack="0"/>
<pin id="757" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_201/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="StgValue_205_access_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="7" slack="0"/>
<pin id="761" dir="0" index="1" bw="8" slack="0"/>
<pin id="762" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_205/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="StgValue_207_access_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="7" slack="0"/>
<pin id="766" dir="0" index="1" bw="8" slack="0"/>
<pin id="767" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_207/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="StgValue_209_access_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="7" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="0"/>
<pin id="772" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_209/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="StgValue_211_access_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="7" slack="0"/>
<pin id="776" dir="0" index="1" bw="8" slack="0"/>
<pin id="777" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_211/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="StgValue_213_access_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="7" slack="0"/>
<pin id="781" dir="0" index="1" bw="8" slack="0"/>
<pin id="782" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_213/2 "/>
</bind>
</comp>

<comp id="784" class="1004" name="StgValue_215_access_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="7" slack="0"/>
<pin id="786" dir="0" index="1" bw="8" slack="0"/>
<pin id="787" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_215/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="StgValue_217_access_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="7" slack="0"/>
<pin id="791" dir="0" index="1" bw="8" slack="0"/>
<pin id="792" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_217/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="StgValue_262_access_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="7" slack="0"/>
<pin id="796" dir="0" index="1" bw="8" slack="0"/>
<pin id="797" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_262/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="StgValue_264_access_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="7" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="0"/>
<pin id="802" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_264/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="StgValue_266_access_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="0"/>
<pin id="806" dir="0" index="1" bw="8" slack="0"/>
<pin id="807" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_266/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="StgValue_268_access_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="7" slack="0"/>
<pin id="811" dir="0" index="1" bw="8" slack="0"/>
<pin id="812" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_268/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="StgValue_270_access_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="7" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_270/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="StgValue_272_access_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="7" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="0"/>
<pin id="822" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_272/2 "/>
</bind>
</comp>

<comp id="824" class="1004" name="StgValue_274_access_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="7" slack="0"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_274/2 "/>
</bind>
</comp>

<comp id="829" class="1004" name="StgValue_278_access_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="0"/>
<pin id="831" dir="0" index="1" bw="8" slack="0"/>
<pin id="832" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_278/2 "/>
</bind>
</comp>

<comp id="834" class="1004" name="StgValue_280_access_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="7" slack="0"/>
<pin id="836" dir="0" index="1" bw="8" slack="0"/>
<pin id="837" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_280/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="StgValue_282_access_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="7" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_282/2 "/>
</bind>
</comp>

<comp id="844" class="1004" name="StgValue_284_access_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="7" slack="0"/>
<pin id="846" dir="0" index="1" bw="8" slack="0"/>
<pin id="847" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_284/2 "/>
</bind>
</comp>

<comp id="849" class="1004" name="StgValue_286_access_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="7" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_286/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="StgValue_288_access_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="7" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_288/2 "/>
</bind>
</comp>

<comp id="859" class="1004" name="StgValue_290_access_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="7" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_290/2 "/>
</bind>
</comp>

<comp id="864" class="1004" name="StgValue_294_access_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="0"/>
<pin id="867" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_294/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="StgValue_296_access_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="7" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="0"/>
<pin id="872" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_296/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="StgValue_298_access_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="7" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_298/2 "/>
</bind>
</comp>

<comp id="879" class="1004" name="StgValue_300_access_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="0"/>
<pin id="882" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_300/2 "/>
</bind>
</comp>

<comp id="884" class="1004" name="StgValue_302_access_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="7" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="0"/>
<pin id="887" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_302/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="StgValue_304_access_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="7" slack="0"/>
<pin id="891" dir="0" index="1" bw="8" slack="0"/>
<pin id="892" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_304/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="StgValue_306_access_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="7" slack="0"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_306/2 "/>
</bind>
</comp>

<comp id="899" class="1004" name="StgValue_310_access_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="7" slack="0"/>
<pin id="901" dir="0" index="1" bw="8" slack="0"/>
<pin id="902" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_310/2 "/>
</bind>
</comp>

<comp id="904" class="1004" name="StgValue_312_access_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="7" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_312/2 "/>
</bind>
</comp>

<comp id="909" class="1004" name="StgValue_314_access_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="0"/>
<pin id="911" dir="0" index="1" bw="8" slack="0"/>
<pin id="912" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_314/2 "/>
</bind>
</comp>

<comp id="914" class="1004" name="StgValue_316_access_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="7" slack="0"/>
<pin id="916" dir="0" index="1" bw="8" slack="0"/>
<pin id="917" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_316/2 "/>
</bind>
</comp>

<comp id="919" class="1004" name="StgValue_318_access_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="7" slack="0"/>
<pin id="921" dir="0" index="1" bw="8" slack="0"/>
<pin id="922" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_318/2 "/>
</bind>
</comp>

<comp id="924" class="1004" name="StgValue_320_access_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="7" slack="0"/>
<pin id="926" dir="0" index="1" bw="8" slack="0"/>
<pin id="927" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_320/2 "/>
</bind>
</comp>

<comp id="929" class="1004" name="StgValue_322_access_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="7" slack="0"/>
<pin id="931" dir="0" index="1" bw="8" slack="0"/>
<pin id="932" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_322/2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="indvar_flatten3_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="69" slack="1"/>
<pin id="936" dir="1" index="1" bw="69" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="938" class="1004" name="indvar_flatten3_phi_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="941" dir="0" index="2" bw="69" slack="0"/>
<pin id="942" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="943" dir="1" index="4" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/2 "/>
</bind>
</comp>

<comp id="945" class="1005" name="i_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="3" slack="1"/>
<pin id="947" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="949" class="1004" name="i_phi_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="952" dir="0" index="2" bw="3" slack="0"/>
<pin id="953" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="954" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="956" class="1005" name="indvar_flatten4_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="67" slack="1"/>
<pin id="958" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="960" class="1004" name="indvar_flatten4_phi_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="963" dir="0" index="2" bw="67" slack="0"/>
<pin id="964" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="965" dir="1" index="4" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/2 "/>
</bind>
</comp>

<comp id="967" class="1005" name="j_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="3" slack="1"/>
<pin id="969" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="971" class="1004" name="j_phi_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="974" dir="0" index="2" bw="3" slack="0"/>
<pin id="975" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="976" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="indvar_flatten_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="64" slack="1"/>
<pin id="980" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="982" class="1004" name="indvar_flatten_phi_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="985" dir="0" index="2" bw="64" slack="0"/>
<pin id="986" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="987" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="m_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="31" slack="1"/>
<pin id="991" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="993" class="1004" name="m_phi_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="1"/>
<pin id="995" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="996" dir="0" index="2" bw="31" slack="0"/>
<pin id="997" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="998" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="l_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="1004" class="1004" name="l_phi_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="1"/>
<pin id="1006" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1007" dir="0" index="2" bw="32" slack="0"/>
<pin id="1008" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1009" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="cast_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="0"/>
<pin id="1013" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="bound_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="0" index="1" bw="32" slack="0"/>
<pin id="1018" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="cast3_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="64" slack="0"/>
<pin id="1023" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/1 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="bound4_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="64" slack="0"/>
<pin id="1027" dir="0" index="1" bw="4" slack="0"/>
<pin id="1028" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/1 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="69" slack="0"/>
<pin id="1033" dir="0" index="1" bw="67" slack="0"/>
<pin id="1034" dir="0" index="2" bw="1" slack="0"/>
<pin id="1035" dir="1" index="3" bw="69" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="exitcond_mid_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="0"/>
<pin id="1041" dir="0" index="1" bw="32" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_mid/1 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="exitcond_flatten_mid_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="64" slack="0"/>
<pin id="1047" dir="0" index="1" bw="64" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten_mid/1 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="exitcond_flatten4_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="69" slack="0"/>
<pin id="1053" dir="0" index="1" bw="69" slack="1"/>
<pin id="1054" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten4/2 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="indvar_flatten_next4_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="69" slack="0"/>
<pin id="1058" dir="0" index="1" bw="1" slack="0"/>
<pin id="1059" dir="1" index="2" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next4/2 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="i_4_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="3" slack="0"/>
<pin id="1065" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="exitcond_flatten_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="67" slack="0"/>
<pin id="1070" dir="0" index="1" bw="67" slack="1"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="j_mid_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="3" slack="0"/>
<pin id="1076" dir="0" index="2" bw="3" slack="0"/>
<pin id="1077" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/2 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_t_mid1_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="3" slack="0"/>
<pin id="1083" dir="0" index="1" bw="3" slack="0"/>
<pin id="1084" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_t_mid1/2 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_t_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="3" slack="0"/>
<pin id="1089" dir="0" index="1" bw="3" slack="0"/>
<pin id="1090" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_t/2 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_t_mid2_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="3" slack="0"/>
<pin id="1096" dir="0" index="2" bw="3" slack="0"/>
<pin id="1097" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_t_mid2/2 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="exitcond_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="0"/>
<pin id="1103" dir="0" index="1" bw="32" slack="1"/>
<pin id="1104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="exitcond_mid1_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="1" slack="1"/>
<pin id="1109" dir="0" index="2" bw="1" slack="0"/>
<pin id="1110" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exitcond_mid1/2 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="exitcond_flatten1_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="64" slack="0"/>
<pin id="1115" dir="0" index="1" bw="64" slack="1"/>
<pin id="1116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="exitcond_flatten_mid_2_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="1" slack="1"/>
<pin id="1121" dir="0" index="2" bw="1" slack="0"/>
<pin id="1122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exitcond_flatten_mid_2/2 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="i_mid2_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="3" slack="0"/>
<pin id="1128" dir="0" index="2" bw="3" slack="0"/>
<pin id="1129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="j_3_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="3" slack="0"/>
<pin id="1136" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp_s_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="m_mid_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="31" slack="0"/>
<pin id="1148" dir="0" index="2" bw="31" slack="0"/>
<pin id="1149" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid/2 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="exitcond_mid2_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="0" index="1" bw="1" slack="1"/>
<pin id="1156" dir="0" index="2" bw="1" slack="0"/>
<pin id="1157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exitcond_mid2/2 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="j_mid2_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1162" dir="0" index="1" bw="3" slack="0"/>
<pin id="1163" dir="0" index="2" bw="3" slack="0"/>
<pin id="1164" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="m_1_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="0"/>
<pin id="1170" dir="0" index="1" bw="31" slack="0"/>
<pin id="1171" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_23_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="tmp_34_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="1" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="l_mid2_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="32" slack="0"/>
<pin id="1189" dir="0" index="2" bw="32" slack="0"/>
<pin id="1190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l_mid2/2 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp_43_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="31" slack="0"/>
<pin id="1196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_44_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="31" slack="0"/>
<pin id="1200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="tmp_45_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="8" slack="0"/>
<pin id="1205" dir="0" index="2" bw="8" slack="0"/>
<pin id="1206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_46_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="0"/>
<pin id="1212" dir="0" index="1" bw="8" slack="0"/>
<pin id="1213" dir="0" index="2" bw="8" slack="0"/>
<pin id="1214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="m_mid2_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="31" slack="0"/>
<pin id="1221" dir="0" index="2" bw="31" slack="0"/>
<pin id="1222" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid2/2 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="tmp_data_cast_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="57" slack="0"/>
<pin id="1228" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_cast/2 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_47_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="0"/>
<pin id="1232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="tmp_42_cast_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="8" slack="0"/>
<pin id="1236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42_cast/2 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="signbit_1_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="0"/>
<pin id="1295" dir="0" index="1" bw="56" slack="0"/>
<pin id="1296" dir="0" index="2" bw="6" slack="0"/>
<pin id="1297" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit_1/2 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="p_Val2_s_50_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="8" slack="0"/>
<pin id="1303" dir="0" index="1" bw="56" slack="0"/>
<pin id="1304" dir="0" index="2" bw="5" slack="0"/>
<pin id="1305" dir="0" index="3" bw="6" slack="0"/>
<pin id="1306" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s_50/2 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="tmp_49_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="0"/>
<pin id="1313" dir="0" index="1" bw="56" slack="0"/>
<pin id="1314" dir="0" index="2" bw="5" slack="0"/>
<pin id="1315" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="tmp_50_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="0"/>
<pin id="1321" dir="0" index="1" bw="56" slack="0"/>
<pin id="1322" dir="0" index="2" bw="6" slack="0"/>
<pin id="1323" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="tmp_51_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="56" slack="0"/>
<pin id="1329" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="tmp_20_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="0"/>
<pin id="1333" dir="0" index="1" bw="1" slack="0"/>
<pin id="1334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="tmp_21_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="7" slack="0"/>
<pin id="1339" dir="0" index="1" bw="56" slack="0"/>
<pin id="1340" dir="0" index="2" bw="1" slack="0"/>
<pin id="1341" dir="0" index="3" bw="4" slack="0"/>
<pin id="1342" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_22_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="0"/>
<pin id="1349" dir="0" index="1" bw="7" slack="0"/>
<pin id="1350" dir="0" index="2" bw="1" slack="0"/>
<pin id="1351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="tmp_28_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="8" slack="0"/>
<pin id="1357" dir="0" index="1" bw="8" slack="0"/>
<pin id="1358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="qb_assign_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign/2 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="tmp_29_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="0"/>
<pin id="1369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="p_Val2_7_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="0"/>
<pin id="1373" dir="0" index="1" bw="8" slack="0"/>
<pin id="1374" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/2 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="newsignbit_2_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="0"/>
<pin id="1379" dir="0" index="1" bw="8" slack="0"/>
<pin id="1380" dir="0" index="2" bw="4" slack="0"/>
<pin id="1381" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_2/2 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="tmp_30_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="0"/>
<pin id="1387" dir="0" index="1" bw="1" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="carry_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="0"/>
<pin id="1393" dir="0" index="1" bw="1" slack="0"/>
<pin id="1394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="tmp_53_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="0"/>
<pin id="1399" dir="0" index="1" bw="56" slack="0"/>
<pin id="1400" dir="0" index="2" bw="6" slack="0"/>
<pin id="1401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="p_Result_s_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="8" slack="0"/>
<pin id="1407" dir="0" index="1" bw="56" slack="0"/>
<pin id="1408" dir="0" index="2" bw="6" slack="0"/>
<pin id="1409" dir="0" index="3" bw="6" slack="0"/>
<pin id="1410" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="Range2_all_ones_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="8" slack="0"/>
<pin id="1417" dir="0" index="1" bw="8" slack="0"/>
<pin id="1418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/2 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="p_Result_1_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="9" slack="0"/>
<pin id="1423" dir="0" index="1" bw="56" slack="0"/>
<pin id="1424" dir="0" index="2" bw="6" slack="0"/>
<pin id="1425" dir="0" index="3" bw="6" slack="0"/>
<pin id="1426" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="Range1_all_ones_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="9" slack="0"/>
<pin id="1433" dir="0" index="1" bw="9" slack="0"/>
<pin id="1434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/2 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="Range1_all_zeros_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="9" slack="0"/>
<pin id="1439" dir="0" index="1" bw="9" slack="0"/>
<pin id="1440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/2 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="deleted_zeros_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="0"/>
<pin id="1445" dir="0" index="1" bw="1" slack="0"/>
<pin id="1446" dir="0" index="2" bw="1" slack="0"/>
<pin id="1447" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/2 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="tmp_31_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="0"/>
<pin id="1453" dir="0" index="1" bw="1" slack="0"/>
<pin id="1454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="p_41_i1_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="0"/>
<pin id="1459" dir="0" index="1" bw="1" slack="0"/>
<pin id="1460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i1/2 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="deleted_ones_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="1" slack="0"/>
<pin id="1465" dir="0" index="1" bw="1" slack="0"/>
<pin id="1466" dir="0" index="2" bw="1" slack="0"/>
<pin id="1467" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/2 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="p_38_i1_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="0"/>
<pin id="1473" dir="0" index="1" bw="1" slack="0"/>
<pin id="1474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i1/2 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="p_not_i1_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="0"/>
<pin id="1479" dir="0" index="1" bw="1" slack="0"/>
<pin id="1480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i1/2 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="brmerge_i2_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="0"/>
<pin id="1485" dir="0" index="1" bw="1" slack="0"/>
<pin id="1486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i2/2 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="tmp_32_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="0"/>
<pin id="1491" dir="0" index="1" bw="1" slack="0"/>
<pin id="1492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="overflow_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="1" slack="0"/>
<pin id="1497" dir="0" index="1" bw="1" slack="0"/>
<pin id="1498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/2 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="brmerge40_demorgan_i_1_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="1" slack="0"/>
<pin id="1503" dir="0" index="1" bw="1" slack="0"/>
<pin id="1504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i_1/2 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="tmp3_demorgan_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="1" slack="0"/>
<pin id="1509" dir="0" index="1" bw="1" slack="0"/>
<pin id="1510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3_demorgan/2 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="tmp3_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="0"/>
<pin id="1515" dir="0" index="1" bw="1" slack="0"/>
<pin id="1516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="underflow_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="1" slack="0"/>
<pin id="1521" dir="0" index="1" bw="1" slack="0"/>
<pin id="1522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/2 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="brmerge_i_i2_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="1" slack="0"/>
<pin id="1527" dir="0" index="1" bw="1" slack="0"/>
<pin id="1528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i2/2 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="tmp4_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="1" slack="0"/>
<pin id="1533" dir="0" index="1" bw="1" slack="0"/>
<pin id="1534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="underflow_not_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="0"/>
<pin id="1539" dir="0" index="1" bw="1" slack="0"/>
<pin id="1540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/2 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="p_Val2_8_mux_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="0"/>
<pin id="1545" dir="0" index="1" bw="8" slack="0"/>
<pin id="1546" dir="0" index="2" bw="8" slack="0"/>
<pin id="1547" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8_mux/2 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="p_Val2_8_51_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="1" slack="0"/>
<pin id="1553" dir="0" index="1" bw="8" slack="0"/>
<pin id="1554" dir="0" index="2" bw="8" slack="0"/>
<pin id="1555" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8_51/2 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="this_assign_1_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="0"/>
<pin id="1561" dir="0" index="1" bw="8" slack="0"/>
<pin id="1562" dir="0" index="2" bw="8" slack="0"/>
<pin id="1563" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="this_assign_1/2 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="signbit_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="1" slack="0"/>
<pin id="1597" dir="0" index="1" bw="56" slack="0"/>
<pin id="1598" dir="0" index="2" bw="7" slack="0"/>
<pin id="1599" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/2 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="p_Val2_8_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="8" slack="0"/>
<pin id="1605" dir="0" index="1" bw="56" slack="0"/>
<pin id="1606" dir="0" index="2" bw="7" slack="0"/>
<pin id="1607" dir="0" index="3" bw="7" slack="0"/>
<pin id="1608" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/2 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="tmp_55_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="1" slack="0"/>
<pin id="1615" dir="0" index="1" bw="56" slack="0"/>
<pin id="1616" dir="0" index="2" bw="7" slack="0"/>
<pin id="1617" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="tmp_56_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="1" slack="0"/>
<pin id="1623" dir="0" index="1" bw="56" slack="0"/>
<pin id="1624" dir="0" index="2" bw="7" slack="0"/>
<pin id="1625" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="tmp_57_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="1" slack="0"/>
<pin id="1631" dir="0" index="1" bw="56" slack="0"/>
<pin id="1632" dir="0" index="2" bw="6" slack="0"/>
<pin id="1633" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="tmp_24_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="1" slack="0"/>
<pin id="1639" dir="0" index="1" bw="1" slack="0"/>
<pin id="1640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="tmp_25_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="7" slack="0"/>
<pin id="1645" dir="0" index="1" bw="56" slack="0"/>
<pin id="1646" dir="0" index="2" bw="6" slack="0"/>
<pin id="1647" dir="0" index="3" bw="7" slack="0"/>
<pin id="1648" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="tmp_33_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="8" slack="0"/>
<pin id="1655" dir="0" index="1" bw="7" slack="0"/>
<pin id="1656" dir="0" index="2" bw="1" slack="0"/>
<pin id="1657" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="tmp_35_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="8" slack="0"/>
<pin id="1663" dir="0" index="1" bw="8" slack="0"/>
<pin id="1664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="qb_assign_1_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="1" slack="0"/>
<pin id="1669" dir="0" index="1" bw="1" slack="0"/>
<pin id="1670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/2 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="tmp_36_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="0"/>
<pin id="1675" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="p_Val2_9_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="8" slack="0"/>
<pin id="1679" dir="0" index="1" bw="1" slack="0"/>
<pin id="1680" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/2 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="newsignbit_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="1" slack="0"/>
<pin id="1685" dir="0" index="1" bw="8" slack="0"/>
<pin id="1686" dir="0" index="2" bw="4" slack="0"/>
<pin id="1687" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/2 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="tmp_37_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="1" slack="0"/>
<pin id="1693" dir="0" index="1" bw="1" slack="0"/>
<pin id="1694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="carry_1_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="1" slack="0"/>
<pin id="1699" dir="0" index="1" bw="1" slack="0"/>
<pin id="1700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/2 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="tmp_59_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="1" slack="0"/>
<pin id="1705" dir="0" index="1" bw="56" slack="0"/>
<pin id="1706" dir="0" index="2" bw="7" slack="0"/>
<pin id="1707" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="1711" class="1004" name="p_Result_7_fu_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="8" slack="0"/>
<pin id="1713" dir="0" index="1" bw="56" slack="0"/>
<pin id="1714" dir="0" index="2" bw="7" slack="0"/>
<pin id="1715" dir="0" index="3" bw="7" slack="0"/>
<pin id="1716" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="Range2_all_ones_1_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="8" slack="0"/>
<pin id="1723" dir="0" index="1" bw="8" slack="0"/>
<pin id="1724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_1/2 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="p_Result_8_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="9" slack="0"/>
<pin id="1729" dir="0" index="1" bw="56" slack="0"/>
<pin id="1730" dir="0" index="2" bw="7" slack="0"/>
<pin id="1731" dir="0" index="3" bw="7" slack="0"/>
<pin id="1732" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/2 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="Range1_all_ones_1_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="9" slack="0"/>
<pin id="1739" dir="0" index="1" bw="9" slack="0"/>
<pin id="1740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_1/2 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="Range1_all_zeros_1_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="9" slack="0"/>
<pin id="1745" dir="0" index="1" bw="9" slack="0"/>
<pin id="1746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/2 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="deleted_zeros_1_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="1" slack="0"/>
<pin id="1751" dir="0" index="1" bw="1" slack="0"/>
<pin id="1752" dir="0" index="2" bw="1" slack="0"/>
<pin id="1753" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/2 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="tmp_38_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="1" slack="0"/>
<pin id="1759" dir="0" index="1" bw="1" slack="0"/>
<pin id="1760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="p_41_i_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="1" slack="0"/>
<pin id="1765" dir="0" index="1" bw="1" slack="0"/>
<pin id="1766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i/2 "/>
</bind>
</comp>

<comp id="1769" class="1004" name="deleted_ones_1_fu_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="1" slack="0"/>
<pin id="1771" dir="0" index="1" bw="1" slack="0"/>
<pin id="1772" dir="0" index="2" bw="1" slack="0"/>
<pin id="1773" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_1/2 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="p_38_i_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="1" slack="0"/>
<pin id="1779" dir="0" index="1" bw="1" slack="0"/>
<pin id="1780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i/2 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="p_not_i_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="1" slack="0"/>
<pin id="1785" dir="0" index="1" bw="1" slack="0"/>
<pin id="1786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i/2 "/>
</bind>
</comp>

<comp id="1789" class="1004" name="brmerge_i_fu_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="1" slack="0"/>
<pin id="1791" dir="0" index="1" bw="1" slack="0"/>
<pin id="1792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/2 "/>
</bind>
</comp>

<comp id="1795" class="1004" name="tmp_39_fu_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="1" slack="0"/>
<pin id="1797" dir="0" index="1" bw="1" slack="0"/>
<pin id="1798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="1801" class="1004" name="overflow_1_fu_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="1" slack="0"/>
<pin id="1803" dir="0" index="1" bw="1" slack="0"/>
<pin id="1804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/2 "/>
</bind>
</comp>

<comp id="1807" class="1004" name="brmerge40_demorgan_i_fu_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="1" slack="0"/>
<pin id="1809" dir="0" index="1" bw="1" slack="0"/>
<pin id="1810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/2 "/>
</bind>
</comp>

<comp id="1813" class="1004" name="tmp5_demorgan_fu_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="1" slack="0"/>
<pin id="1815" dir="0" index="1" bw="1" slack="0"/>
<pin id="1816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5_demorgan/2 "/>
</bind>
</comp>

<comp id="1819" class="1004" name="tmp5_fu_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="1" slack="0"/>
<pin id="1821" dir="0" index="1" bw="1" slack="0"/>
<pin id="1822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="underflow_2_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="1" slack="0"/>
<pin id="1827" dir="0" index="1" bw="1" slack="0"/>
<pin id="1828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/2 "/>
</bind>
</comp>

<comp id="1831" class="1004" name="brmerge_i_i_fu_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="1" slack="0"/>
<pin id="1833" dir="0" index="1" bw="1" slack="0"/>
<pin id="1834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/2 "/>
</bind>
</comp>

<comp id="1837" class="1004" name="tmp6_fu_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="1" slack="0"/>
<pin id="1839" dir="0" index="1" bw="1" slack="0"/>
<pin id="1840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="underflow_2_not_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="1" slack="0"/>
<pin id="1845" dir="0" index="1" bw="1" slack="0"/>
<pin id="1846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_2_not/2 "/>
</bind>
</comp>

<comp id="1849" class="1004" name="p_Val2_11_mux_fu_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="1" slack="0"/>
<pin id="1851" dir="0" index="1" bw="8" slack="0"/>
<pin id="1852" dir="0" index="2" bw="8" slack="0"/>
<pin id="1853" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11_mux/2 "/>
</bind>
</comp>

<comp id="1857" class="1004" name="p_Val2_s_fu_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="1" slack="0"/>
<pin id="1859" dir="0" index="1" bw="8" slack="0"/>
<pin id="1860" dir="0" index="2" bw="8" slack="0"/>
<pin id="1861" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="1865" class="1004" name="this_assign_4_1_fu_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="1" slack="0"/>
<pin id="1867" dir="0" index="1" bw="8" slack="0"/>
<pin id="1868" dir="0" index="2" bw="8" slack="0"/>
<pin id="1869" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="this_assign_4_1/2 "/>
</bind>
</comp>

<comp id="1901" class="1004" name="l_1_fu_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="32" slack="0"/>
<pin id="1903" dir="0" index="1" bw="1" slack="0"/>
<pin id="1904" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/2 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="indvar_flatten_op_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="64" slack="0"/>
<pin id="1909" dir="0" index="1" bw="1" slack="0"/>
<pin id="1910" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="indvar_flatten_next_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="0"/>
<pin id="1915" dir="0" index="1" bw="64" slack="0"/>
<pin id="1916" dir="0" index="2" bw="64" slack="0"/>
<pin id="1917" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="1921" class="1004" name="indvar_flatten16_op_fu_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="67" slack="0"/>
<pin id="1923" dir="0" index="1" bw="1" slack="0"/>
<pin id="1924" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten16_op/2 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="indvar_flatten_next3_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="1" slack="0"/>
<pin id="1929" dir="0" index="1" bw="67" slack="0"/>
<pin id="1930" dir="0" index="2" bw="67" slack="0"/>
<pin id="1931" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next3/2 "/>
</bind>
</comp>

<comp id="1935" class="1007" name="grp_fu_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="8" slack="0"/>
<pin id="1937" dir="0" index="1" bw="8" slack="0"/>
<pin id="1938" dir="0" index="2" bw="8" slack="0"/>
<pin id="1939" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_26/2 tmp_27/2 "/>
</bind>
</comp>

<comp id="1944" class="1005" name="custom_k_read_reg_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="32" slack="1"/>
<pin id="1946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="custom_k_read "/>
</bind>
</comp>

<comp id="1949" class="1005" name="bound_reg_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="64" slack="1"/>
<pin id="1951" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1954" class="1005" name="bound4_reg_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="67" slack="1"/>
<pin id="1956" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="1959" class="1005" name="tmp_reg_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="69" slack="1"/>
<pin id="1961" dir="1" index="1" bw="69" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1964" class="1005" name="exitcond_mid_reg_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="1" slack="1"/>
<pin id="1966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_mid "/>
</bind>
</comp>

<comp id="1970" class="1005" name="exitcond_flatten_mid_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="1" slack="1"/>
<pin id="1972" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten_mid "/>
</bind>
</comp>

<comp id="1978" class="1005" name="indvar_flatten_next4_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="69" slack="0"/>
<pin id="1980" dir="1" index="1" bw="69" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next4 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="i_mid2_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="3" slack="0"/>
<pin id="1988" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="j_mid2_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="3" slack="0"/>
<pin id="1993" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="1996" class="1005" name="m_mid2_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="31" slack="0"/>
<pin id="1998" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="m_mid2 "/>
</bind>
</comp>

<comp id="2001" class="1005" name="l_1_reg_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="32" slack="0"/>
<pin id="2003" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="2006" class="1005" name="indvar_flatten_next_reg_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="64" slack="0"/>
<pin id="2008" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="2011" class="1005" name="indvar_flatten_next3_reg_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="67" slack="0"/>
<pin id="2013" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="252"><net_src comp="118" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="116" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="178" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="4" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="142" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="6" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="142" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="8" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="142" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="142" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="142" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="142" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="142" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="18" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="142" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="20" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="142" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="22" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="142" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="142" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="26" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="142" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="142" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="30" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="142" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="32" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="142" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="34" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="142" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="142" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="38" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="142" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="40" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="142" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="42" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="142" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="44" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="142" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="46" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="142" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="48" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="142" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="50" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="142" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="142" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="142" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="142" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="142" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="60" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="142" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="62" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="142" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="64" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="142" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="66" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="142" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="68" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="142" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="70" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="142" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="72" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="142" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="142" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="519"><net_src comp="76" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="142" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="526"><net_src comp="78" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="142" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="80" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="142" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="82" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="142" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="547"><net_src comp="84" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="142" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="554"><net_src comp="86" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="142" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="561"><net_src comp="88" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="142" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="90" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="142" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="575"><net_src comp="92" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="142" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="582"><net_src comp="94" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="142" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="589"><net_src comp="96" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="142" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="596"><net_src comp="98" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="142" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="603"><net_src comp="100" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="142" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="610"><net_src comp="102" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="142" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="104" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="142" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="624"><net_src comp="106" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="142" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="108" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="142" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="638"><net_src comp="110" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="142" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="645"><net_src comp="112" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="142" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="652"><net_src comp="114" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="142" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="658"><net_src comp="395" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="388" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="381" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="374" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="367" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="360" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="402" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="346" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="339" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="332" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="325" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="318" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="311" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="353" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="297" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="290" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="283" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="276" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="269" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="262" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="758"><net_src comp="304" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="763"><net_src comp="444" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="768"><net_src comp="437" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="430" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="423" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="416" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="788"><net_src comp="409" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="451" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="798"><net_src comp="591" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="584" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="577" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="813"><net_src comp="570" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="818"><net_src comp="563" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="556" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="598" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="833"><net_src comp="542" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="838"><net_src comp="535" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="843"><net_src comp="528" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="848"><net_src comp="521" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="853"><net_src comp="514" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="858"><net_src comp="507" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="863"><net_src comp="549" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="868"><net_src comp="493" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="873"><net_src comp="486" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="878"><net_src comp="479" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="472" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="465" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="458" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="898"><net_src comp="500" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="903"><net_src comp="640" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="633" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="626" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="918"><net_src comp="619" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="923"><net_src comp="612" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="928"><net_src comp="605" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="933"><net_src comp="647" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="144" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="944"><net_src comp="934" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="948"><net_src comp="146" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="955"><net_src comp="945" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="959"><net_src comp="148" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="966"><net_src comp="956" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="970"><net_src comp="146" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="977"><net_src comp="967" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="981"><net_src comp="142" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="988"><net_src comp="978" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="992"><net_src comp="150" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="999"><net_src comp="989" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1003"><net_src comp="132" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1010"><net_src comp="1000" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1014"><net_src comp="248" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1024"><net_src comp="1015" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1029"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="136" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1036"><net_src comp="138" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1038"><net_src comp="140" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1043"><net_src comp="248" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="132" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="1015" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="142" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="938" pin="4"/><net_sink comp="1051" pin=0"/></net>

<net id="1060"><net_src comp="938" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="152" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="154" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="949" pin="4"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="960" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1078"><net_src comp="1068" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="146" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1080"><net_src comp="971" pin="4"/><net_sink comp="1073" pin=2"/></net>

<net id="1085"><net_src comp="160" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="949" pin="4"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="949" pin="4"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="162" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1098"><net_src comp="1068" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="1081" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="1087" pin="2"/><net_sink comp="1093" pin=2"/></net>

<net id="1105"><net_src comp="1004" pin="4"/><net_sink comp="1101" pin=0"/></net>

<net id="1111"><net_src comp="1068" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="1101" pin="2"/><net_sink comp="1106" pin=2"/></net>

<net id="1117"><net_src comp="982" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1123"><net_src comp="1068" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="1113" pin="2"/><net_sink comp="1118" pin=2"/></net>

<net id="1130"><net_src comp="1068" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="1062" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="949" pin="4"/><net_sink comp="1125" pin=2"/></net>

<net id="1137"><net_src comp="154" pin="0"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="1073" pin="3"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="1118" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="1068" pin="2"/><net_sink comp="1139" pin=1"/></net>

<net id="1150"><net_src comp="1139" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1151"><net_src comp="150" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1152"><net_src comp="993" pin="4"/><net_sink comp="1145" pin=2"/></net>

<net id="1158"><net_src comp="1118" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1159"><net_src comp="1106" pin="3"/><net_sink comp="1153" pin=2"/></net>

<net id="1165"><net_src comp="1118" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1166"><net_src comp="1133" pin="2"/><net_sink comp="1160" pin=1"/></net>

<net id="1167"><net_src comp="1073" pin="3"/><net_sink comp="1160" pin=2"/></net>

<net id="1172"><net_src comp="164" pin="0"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="1145" pin="3"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="1153" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1118" pin="3"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="1174" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="1068" pin="2"/><net_sink comp="1180" pin=1"/></net>

<net id="1191"><net_src comp="1180" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1192"><net_src comp="132" pin="0"/><net_sink comp="1186" pin=1"/></net>

<net id="1193"><net_src comp="1004" pin="4"/><net_sink comp="1186" pin=2"/></net>

<net id="1197"><net_src comp="1168" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="993" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1207"><net_src comp="1139" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="166" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="1198" pin="1"/><net_sink comp="1202" pin=2"/></net>

<net id="1215"><net_src comp="1153" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="1194" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1217"><net_src comp="1202" pin="3"/><net_sink comp="1210" pin=2"/></net>

<net id="1223"><net_src comp="1153" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="1168" pin="2"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="1145" pin="3"/><net_sink comp="1218" pin=2"/></net>

<net id="1229"><net_src comp="254" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1233"><net_src comp="1186" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1237"><net_src comp="1234" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1240"><net_src comp="1234" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1241"><net_src comp="1234" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1242"><net_src comp="1234" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1243"><net_src comp="1234" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1244"><net_src comp="1234" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1245"><net_src comp="1234" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1246"><net_src comp="1234" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1247"><net_src comp="1234" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1248"><net_src comp="1234" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1249"><net_src comp="1234" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1250"><net_src comp="1234" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1251"><net_src comp="1234" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1252"><net_src comp="1234" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1253"><net_src comp="1234" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1254"><net_src comp="1234" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1255"><net_src comp="1234" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1256"><net_src comp="1234" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1257"><net_src comp="1234" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1258"><net_src comp="1234" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1259"><net_src comp="1234" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1260"><net_src comp="1234" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1261"><net_src comp="1234" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1262"><net_src comp="1234" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1263"><net_src comp="1234" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1264"><net_src comp="1234" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1265"><net_src comp="1234" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1266"><net_src comp="1234" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1267"><net_src comp="1234" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1268"><net_src comp="1234" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1269"><net_src comp="1234" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1270"><net_src comp="1234" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="1271"><net_src comp="1234" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1272"><net_src comp="1234" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="1273"><net_src comp="1234" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="1274"><net_src comp="1234" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="1275"><net_src comp="1234" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1276"><net_src comp="1234" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="1277"><net_src comp="1234" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1278"><net_src comp="1234" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="1279"><net_src comp="1234" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="1280"><net_src comp="1234" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="1281"><net_src comp="1234" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1282"><net_src comp="1234" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="1283"><net_src comp="1234" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="1284"><net_src comp="1234" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="1285"><net_src comp="1234" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="1286"><net_src comp="1234" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="1287"><net_src comp="1234" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="1288"><net_src comp="1234" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="1289"><net_src comp="1234" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="1290"><net_src comp="1234" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="1291"><net_src comp="1234" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="1292"><net_src comp="1234" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="1298"><net_src comp="180" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1299"><net_src comp="1226" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1300"><net_src comp="182" pin="0"/><net_sink comp="1293" pin=2"/></net>

<net id="1307"><net_src comp="184" pin="0"/><net_sink comp="1301" pin=0"/></net>

<net id="1308"><net_src comp="1226" pin="1"/><net_sink comp="1301" pin=1"/></net>

<net id="1309"><net_src comp="186" pin="0"/><net_sink comp="1301" pin=2"/></net>

<net id="1310"><net_src comp="188" pin="0"/><net_sink comp="1301" pin=3"/></net>

<net id="1316"><net_src comp="180" pin="0"/><net_sink comp="1311" pin=0"/></net>

<net id="1317"><net_src comp="1226" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1318"><net_src comp="190" pin="0"/><net_sink comp="1311" pin=2"/></net>

<net id="1324"><net_src comp="180" pin="0"/><net_sink comp="1319" pin=0"/></net>

<net id="1325"><net_src comp="1226" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1326"><net_src comp="188" pin="0"/><net_sink comp="1319" pin=2"/></net>

<net id="1330"><net_src comp="1226" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1335"><net_src comp="1327" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1336"><net_src comp="1311" pin="3"/><net_sink comp="1331" pin=1"/></net>

<net id="1343"><net_src comp="192" pin="0"/><net_sink comp="1337" pin=0"/></net>

<net id="1344"><net_src comp="1226" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1345"><net_src comp="176" pin="0"/><net_sink comp="1337" pin=2"/></net>

<net id="1346"><net_src comp="194" pin="0"/><net_sink comp="1337" pin=3"/></net>

<net id="1352"><net_src comp="196" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1353"><net_src comp="1337" pin="4"/><net_sink comp="1347" pin=1"/></net>

<net id="1354"><net_src comp="1331" pin="2"/><net_sink comp="1347" pin=2"/></net>

<net id="1359"><net_src comp="1347" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="166" pin="0"/><net_sink comp="1355" pin=1"/></net>

<net id="1365"><net_src comp="1355" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="1293" pin="3"/><net_sink comp="1361" pin=1"/></net>

<net id="1370"><net_src comp="1361" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1375"><net_src comp="1367" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1376"><net_src comp="1301" pin="4"/><net_sink comp="1371" pin=1"/></net>

<net id="1382"><net_src comp="198" pin="0"/><net_sink comp="1377" pin=0"/></net>

<net id="1383"><net_src comp="1371" pin="2"/><net_sink comp="1377" pin=1"/></net>

<net id="1384"><net_src comp="194" pin="0"/><net_sink comp="1377" pin=2"/></net>

<net id="1389"><net_src comp="1377" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="200" pin="0"/><net_sink comp="1385" pin=1"/></net>

<net id="1395"><net_src comp="1319" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1396"><net_src comp="1385" pin="2"/><net_sink comp="1391" pin=1"/></net>

<net id="1402"><net_src comp="180" pin="0"/><net_sink comp="1397" pin=0"/></net>

<net id="1403"><net_src comp="1226" pin="1"/><net_sink comp="1397" pin=1"/></net>

<net id="1404"><net_src comp="202" pin="0"/><net_sink comp="1397" pin=2"/></net>

<net id="1411"><net_src comp="184" pin="0"/><net_sink comp="1405" pin=0"/></net>

<net id="1412"><net_src comp="1226" pin="1"/><net_sink comp="1405" pin=1"/></net>

<net id="1413"><net_src comp="204" pin="0"/><net_sink comp="1405" pin=2"/></net>

<net id="1414"><net_src comp="182" pin="0"/><net_sink comp="1405" pin=3"/></net>

<net id="1419"><net_src comp="1405" pin="4"/><net_sink comp="1415" pin=0"/></net>

<net id="1420"><net_src comp="206" pin="0"/><net_sink comp="1415" pin=1"/></net>

<net id="1427"><net_src comp="208" pin="0"/><net_sink comp="1421" pin=0"/></net>

<net id="1428"><net_src comp="1226" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="1429"><net_src comp="202" pin="0"/><net_sink comp="1421" pin=2"/></net>

<net id="1430"><net_src comp="182" pin="0"/><net_sink comp="1421" pin=3"/></net>

<net id="1435"><net_src comp="1421" pin="4"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="210" pin="0"/><net_sink comp="1431" pin=1"/></net>

<net id="1441"><net_src comp="1421" pin="4"/><net_sink comp="1437" pin=0"/></net>

<net id="1442"><net_src comp="212" pin="0"/><net_sink comp="1437" pin=1"/></net>

<net id="1448"><net_src comp="1391" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1449"><net_src comp="1431" pin="2"/><net_sink comp="1443" pin=1"/></net>

<net id="1450"><net_src comp="1437" pin="2"/><net_sink comp="1443" pin=2"/></net>

<net id="1455"><net_src comp="1397" pin="3"/><net_sink comp="1451" pin=0"/></net>

<net id="1456"><net_src comp="200" pin="0"/><net_sink comp="1451" pin=1"/></net>

<net id="1461"><net_src comp="1415" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1462"><net_src comp="1451" pin="2"/><net_sink comp="1457" pin=1"/></net>

<net id="1468"><net_src comp="1391" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1469"><net_src comp="1457" pin="2"/><net_sink comp="1463" pin=1"/></net>

<net id="1470"><net_src comp="1431" pin="2"/><net_sink comp="1463" pin=2"/></net>

<net id="1475"><net_src comp="1391" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1476"><net_src comp="1431" pin="2"/><net_sink comp="1471" pin=1"/></net>

<net id="1481"><net_src comp="1443" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1482"><net_src comp="200" pin="0"/><net_sink comp="1477" pin=1"/></net>

<net id="1487"><net_src comp="1377" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1488"><net_src comp="1477" pin="2"/><net_sink comp="1483" pin=1"/></net>

<net id="1493"><net_src comp="1293" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1494"><net_src comp="200" pin="0"/><net_sink comp="1489" pin=1"/></net>

<net id="1499"><net_src comp="1483" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1500"><net_src comp="1489" pin="2"/><net_sink comp="1495" pin=1"/></net>

<net id="1505"><net_src comp="1377" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1506"><net_src comp="1463" pin="3"/><net_sink comp="1501" pin=1"/></net>

<net id="1511"><net_src comp="1471" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1512"><net_src comp="1501" pin="2"/><net_sink comp="1507" pin=1"/></net>

<net id="1517"><net_src comp="1507" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1518"><net_src comp="200" pin="0"/><net_sink comp="1513" pin=1"/></net>

<net id="1523"><net_src comp="1293" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1524"><net_src comp="1513" pin="2"/><net_sink comp="1519" pin=1"/></net>

<net id="1529"><net_src comp="1519" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1530"><net_src comp="1495" pin="2"/><net_sink comp="1525" pin=1"/></net>

<net id="1535"><net_src comp="1501" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1536"><net_src comp="1489" pin="2"/><net_sink comp="1531" pin=1"/></net>

<net id="1541"><net_src comp="1531" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1542"><net_src comp="1471" pin="2"/><net_sink comp="1537" pin=1"/></net>

<net id="1548"><net_src comp="1525" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1549"><net_src comp="214" pin="0"/><net_sink comp="1543" pin=1"/></net>

<net id="1550"><net_src comp="1371" pin="2"/><net_sink comp="1543" pin=2"/></net>

<net id="1556"><net_src comp="1519" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1557"><net_src comp="216" pin="0"/><net_sink comp="1551" pin=1"/></net>

<net id="1558"><net_src comp="1371" pin="2"/><net_sink comp="1551" pin=2"/></net>

<net id="1564"><net_src comp="1537" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1565"><net_src comp="1543" pin="3"/><net_sink comp="1559" pin=1"/></net>

<net id="1566"><net_src comp="1551" pin="3"/><net_sink comp="1559" pin=2"/></net>

<net id="1567"><net_src comp="1559" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="1568"><net_src comp="1559" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="1569"><net_src comp="1559" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="1570"><net_src comp="1559" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="1571"><net_src comp="1559" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="1572"><net_src comp="1559" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="1573"><net_src comp="1559" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="1574"><net_src comp="1559" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="1575"><net_src comp="1559" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="1576"><net_src comp="1559" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="1577"><net_src comp="1559" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="1578"><net_src comp="1559" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="1579"><net_src comp="1559" pin="3"/><net_sink comp="714" pin=1"/></net>

<net id="1580"><net_src comp="1559" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="1581"><net_src comp="1559" pin="3"/><net_sink comp="724" pin=1"/></net>

<net id="1582"><net_src comp="1559" pin="3"/><net_sink comp="729" pin=1"/></net>

<net id="1583"><net_src comp="1559" pin="3"/><net_sink comp="734" pin=1"/></net>

<net id="1584"><net_src comp="1559" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="1585"><net_src comp="1559" pin="3"/><net_sink comp="744" pin=1"/></net>

<net id="1586"><net_src comp="1559" pin="3"/><net_sink comp="749" pin=1"/></net>

<net id="1587"><net_src comp="1559" pin="3"/><net_sink comp="754" pin=1"/></net>

<net id="1588"><net_src comp="1559" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="1589"><net_src comp="1559" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="1590"><net_src comp="1559" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="1591"><net_src comp="1559" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="1592"><net_src comp="1559" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="1593"><net_src comp="1559" pin="3"/><net_sink comp="784" pin=1"/></net>

<net id="1594"><net_src comp="1559" pin="3"/><net_sink comp="789" pin=1"/></net>

<net id="1600"><net_src comp="180" pin="0"/><net_sink comp="1595" pin=0"/></net>

<net id="1601"><net_src comp="1226" pin="1"/><net_sink comp="1595" pin=1"/></net>

<net id="1602"><net_src comp="222" pin="0"/><net_sink comp="1595" pin=2"/></net>

<net id="1609"><net_src comp="184" pin="0"/><net_sink comp="1603" pin=0"/></net>

<net id="1610"><net_src comp="1226" pin="1"/><net_sink comp="1603" pin=1"/></net>

<net id="1611"><net_src comp="224" pin="0"/><net_sink comp="1603" pin=2"/></net>

<net id="1612"><net_src comp="226" pin="0"/><net_sink comp="1603" pin=3"/></net>

<net id="1618"><net_src comp="180" pin="0"/><net_sink comp="1613" pin=0"/></net>

<net id="1619"><net_src comp="1226" pin="1"/><net_sink comp="1613" pin=1"/></net>

<net id="1620"><net_src comp="228" pin="0"/><net_sink comp="1613" pin=2"/></net>

<net id="1626"><net_src comp="180" pin="0"/><net_sink comp="1621" pin=0"/></net>

<net id="1627"><net_src comp="1226" pin="1"/><net_sink comp="1621" pin=1"/></net>

<net id="1628"><net_src comp="226" pin="0"/><net_sink comp="1621" pin=2"/></net>

<net id="1634"><net_src comp="180" pin="0"/><net_sink comp="1629" pin=0"/></net>

<net id="1635"><net_src comp="1226" pin="1"/><net_sink comp="1629" pin=1"/></net>

<net id="1636"><net_src comp="230" pin="0"/><net_sink comp="1629" pin=2"/></net>

<net id="1641"><net_src comp="1629" pin="3"/><net_sink comp="1637" pin=0"/></net>

<net id="1642"><net_src comp="1613" pin="3"/><net_sink comp="1637" pin=1"/></net>

<net id="1649"><net_src comp="192" pin="0"/><net_sink comp="1643" pin=0"/></net>

<net id="1650"><net_src comp="1226" pin="1"/><net_sink comp="1643" pin=1"/></net>

<net id="1651"><net_src comp="232" pin="0"/><net_sink comp="1643" pin=2"/></net>

<net id="1652"><net_src comp="234" pin="0"/><net_sink comp="1643" pin=3"/></net>

<net id="1658"><net_src comp="196" pin="0"/><net_sink comp="1653" pin=0"/></net>

<net id="1659"><net_src comp="1643" pin="4"/><net_sink comp="1653" pin=1"/></net>

<net id="1660"><net_src comp="1637" pin="2"/><net_sink comp="1653" pin=2"/></net>

<net id="1665"><net_src comp="1653" pin="3"/><net_sink comp="1661" pin=0"/></net>

<net id="1666"><net_src comp="166" pin="0"/><net_sink comp="1661" pin=1"/></net>

<net id="1671"><net_src comp="1661" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1672"><net_src comp="1595" pin="3"/><net_sink comp="1667" pin=1"/></net>

<net id="1676"><net_src comp="1667" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1681"><net_src comp="1603" pin="4"/><net_sink comp="1677" pin=0"/></net>

<net id="1682"><net_src comp="1673" pin="1"/><net_sink comp="1677" pin=1"/></net>

<net id="1688"><net_src comp="198" pin="0"/><net_sink comp="1683" pin=0"/></net>

<net id="1689"><net_src comp="1677" pin="2"/><net_sink comp="1683" pin=1"/></net>

<net id="1690"><net_src comp="194" pin="0"/><net_sink comp="1683" pin=2"/></net>

<net id="1695"><net_src comp="1683" pin="3"/><net_sink comp="1691" pin=0"/></net>

<net id="1696"><net_src comp="200" pin="0"/><net_sink comp="1691" pin=1"/></net>

<net id="1701"><net_src comp="1621" pin="3"/><net_sink comp="1697" pin=0"/></net>

<net id="1702"><net_src comp="1691" pin="2"/><net_sink comp="1697" pin=1"/></net>

<net id="1708"><net_src comp="180" pin="0"/><net_sink comp="1703" pin=0"/></net>

<net id="1709"><net_src comp="1226" pin="1"/><net_sink comp="1703" pin=1"/></net>

<net id="1710"><net_src comp="236" pin="0"/><net_sink comp="1703" pin=2"/></net>

<net id="1717"><net_src comp="184" pin="0"/><net_sink comp="1711" pin=0"/></net>

<net id="1718"><net_src comp="1226" pin="1"/><net_sink comp="1711" pin=1"/></net>

<net id="1719"><net_src comp="238" pin="0"/><net_sink comp="1711" pin=2"/></net>

<net id="1720"><net_src comp="222" pin="0"/><net_sink comp="1711" pin=3"/></net>

<net id="1725"><net_src comp="1711" pin="4"/><net_sink comp="1721" pin=0"/></net>

<net id="1726"><net_src comp="206" pin="0"/><net_sink comp="1721" pin=1"/></net>

<net id="1733"><net_src comp="208" pin="0"/><net_sink comp="1727" pin=0"/></net>

<net id="1734"><net_src comp="1226" pin="1"/><net_sink comp="1727" pin=1"/></net>

<net id="1735"><net_src comp="236" pin="0"/><net_sink comp="1727" pin=2"/></net>

<net id="1736"><net_src comp="222" pin="0"/><net_sink comp="1727" pin=3"/></net>

<net id="1741"><net_src comp="1727" pin="4"/><net_sink comp="1737" pin=0"/></net>

<net id="1742"><net_src comp="210" pin="0"/><net_sink comp="1737" pin=1"/></net>

<net id="1747"><net_src comp="1727" pin="4"/><net_sink comp="1743" pin=0"/></net>

<net id="1748"><net_src comp="212" pin="0"/><net_sink comp="1743" pin=1"/></net>

<net id="1754"><net_src comp="1697" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1755"><net_src comp="1737" pin="2"/><net_sink comp="1749" pin=1"/></net>

<net id="1756"><net_src comp="1743" pin="2"/><net_sink comp="1749" pin=2"/></net>

<net id="1761"><net_src comp="1703" pin="3"/><net_sink comp="1757" pin=0"/></net>

<net id="1762"><net_src comp="200" pin="0"/><net_sink comp="1757" pin=1"/></net>

<net id="1767"><net_src comp="1721" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1768"><net_src comp="1757" pin="2"/><net_sink comp="1763" pin=1"/></net>

<net id="1774"><net_src comp="1697" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1775"><net_src comp="1763" pin="2"/><net_sink comp="1769" pin=1"/></net>

<net id="1776"><net_src comp="1737" pin="2"/><net_sink comp="1769" pin=2"/></net>

<net id="1781"><net_src comp="1697" pin="2"/><net_sink comp="1777" pin=0"/></net>

<net id="1782"><net_src comp="1737" pin="2"/><net_sink comp="1777" pin=1"/></net>

<net id="1787"><net_src comp="1749" pin="3"/><net_sink comp="1783" pin=0"/></net>

<net id="1788"><net_src comp="200" pin="0"/><net_sink comp="1783" pin=1"/></net>

<net id="1793"><net_src comp="1683" pin="3"/><net_sink comp="1789" pin=0"/></net>

<net id="1794"><net_src comp="1783" pin="2"/><net_sink comp="1789" pin=1"/></net>

<net id="1799"><net_src comp="1595" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1800"><net_src comp="200" pin="0"/><net_sink comp="1795" pin=1"/></net>

<net id="1805"><net_src comp="1789" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1806"><net_src comp="1795" pin="2"/><net_sink comp="1801" pin=1"/></net>

<net id="1811"><net_src comp="1683" pin="3"/><net_sink comp="1807" pin=0"/></net>

<net id="1812"><net_src comp="1769" pin="3"/><net_sink comp="1807" pin=1"/></net>

<net id="1817"><net_src comp="1777" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1818"><net_src comp="1807" pin="2"/><net_sink comp="1813" pin=1"/></net>

<net id="1823"><net_src comp="1813" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1824"><net_src comp="200" pin="0"/><net_sink comp="1819" pin=1"/></net>

<net id="1829"><net_src comp="1595" pin="3"/><net_sink comp="1825" pin=0"/></net>

<net id="1830"><net_src comp="1819" pin="2"/><net_sink comp="1825" pin=1"/></net>

<net id="1835"><net_src comp="1825" pin="2"/><net_sink comp="1831" pin=0"/></net>

<net id="1836"><net_src comp="1801" pin="2"/><net_sink comp="1831" pin=1"/></net>

<net id="1841"><net_src comp="1807" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1842"><net_src comp="1795" pin="2"/><net_sink comp="1837" pin=1"/></net>

<net id="1847"><net_src comp="1837" pin="2"/><net_sink comp="1843" pin=0"/></net>

<net id="1848"><net_src comp="1777" pin="2"/><net_sink comp="1843" pin=1"/></net>

<net id="1854"><net_src comp="1831" pin="2"/><net_sink comp="1849" pin=0"/></net>

<net id="1855"><net_src comp="214" pin="0"/><net_sink comp="1849" pin=1"/></net>

<net id="1856"><net_src comp="1677" pin="2"/><net_sink comp="1849" pin=2"/></net>

<net id="1862"><net_src comp="1825" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1863"><net_src comp="216" pin="0"/><net_sink comp="1857" pin=1"/></net>

<net id="1864"><net_src comp="1677" pin="2"/><net_sink comp="1857" pin=2"/></net>

<net id="1870"><net_src comp="1843" pin="2"/><net_sink comp="1865" pin=0"/></net>

<net id="1871"><net_src comp="1849" pin="3"/><net_sink comp="1865" pin=1"/></net>

<net id="1872"><net_src comp="1857" pin="3"/><net_sink comp="1865" pin=2"/></net>

<net id="1873"><net_src comp="1865" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="1874"><net_src comp="1865" pin="3"/><net_sink comp="799" pin=1"/></net>

<net id="1875"><net_src comp="1865" pin="3"/><net_sink comp="804" pin=1"/></net>

<net id="1876"><net_src comp="1865" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="1877"><net_src comp="1865" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="1878"><net_src comp="1865" pin="3"/><net_sink comp="819" pin=1"/></net>

<net id="1879"><net_src comp="1865" pin="3"/><net_sink comp="824" pin=1"/></net>

<net id="1880"><net_src comp="1865" pin="3"/><net_sink comp="829" pin=1"/></net>

<net id="1881"><net_src comp="1865" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="1882"><net_src comp="1865" pin="3"/><net_sink comp="839" pin=1"/></net>

<net id="1883"><net_src comp="1865" pin="3"/><net_sink comp="844" pin=1"/></net>

<net id="1884"><net_src comp="1865" pin="3"/><net_sink comp="849" pin=1"/></net>

<net id="1885"><net_src comp="1865" pin="3"/><net_sink comp="854" pin=1"/></net>

<net id="1886"><net_src comp="1865" pin="3"/><net_sink comp="859" pin=1"/></net>

<net id="1887"><net_src comp="1865" pin="3"/><net_sink comp="864" pin=1"/></net>

<net id="1888"><net_src comp="1865" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="1889"><net_src comp="1865" pin="3"/><net_sink comp="874" pin=1"/></net>

<net id="1890"><net_src comp="1865" pin="3"/><net_sink comp="879" pin=1"/></net>

<net id="1891"><net_src comp="1865" pin="3"/><net_sink comp="884" pin=1"/></net>

<net id="1892"><net_src comp="1865" pin="3"/><net_sink comp="889" pin=1"/></net>

<net id="1893"><net_src comp="1865" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="1894"><net_src comp="1865" pin="3"/><net_sink comp="899" pin=1"/></net>

<net id="1895"><net_src comp="1865" pin="3"/><net_sink comp="904" pin=1"/></net>

<net id="1896"><net_src comp="1865" pin="3"/><net_sink comp="909" pin=1"/></net>

<net id="1897"><net_src comp="1865" pin="3"/><net_sink comp="914" pin=1"/></net>

<net id="1898"><net_src comp="1865" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="1899"><net_src comp="1865" pin="3"/><net_sink comp="924" pin=1"/></net>

<net id="1900"><net_src comp="1865" pin="3"/><net_sink comp="929" pin=1"/></net>

<net id="1905"><net_src comp="1186" pin="3"/><net_sink comp="1901" pin=0"/></net>

<net id="1906"><net_src comp="176" pin="0"/><net_sink comp="1901" pin=1"/></net>

<net id="1911"><net_src comp="982" pin="4"/><net_sink comp="1907" pin=0"/></net>

<net id="1912"><net_src comp="244" pin="0"/><net_sink comp="1907" pin=1"/></net>

<net id="1918"><net_src comp="1139" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1919"><net_src comp="244" pin="0"/><net_sink comp="1913" pin=1"/></net>

<net id="1920"><net_src comp="1907" pin="2"/><net_sink comp="1913" pin=2"/></net>

<net id="1925"><net_src comp="960" pin="4"/><net_sink comp="1921" pin=0"/></net>

<net id="1926"><net_src comp="246" pin="0"/><net_sink comp="1921" pin=1"/></net>

<net id="1932"><net_src comp="1068" pin="2"/><net_sink comp="1927" pin=0"/></net>

<net id="1933"><net_src comp="246" pin="0"/><net_sink comp="1927" pin=1"/></net>

<net id="1934"><net_src comp="1921" pin="2"/><net_sink comp="1927" pin=2"/></net>

<net id="1940"><net_src comp="168" pin="0"/><net_sink comp="1935" pin=0"/></net>

<net id="1941"><net_src comp="1210" pin="3"/><net_sink comp="1935" pin=1"/></net>

<net id="1942"><net_src comp="1230" pin="1"/><net_sink comp="1935" pin=2"/></net>

<net id="1943"><net_src comp="1935" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1947"><net_src comp="248" pin="2"/><net_sink comp="1944" pin=0"/></net>

<net id="1948"><net_src comp="1944" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1952"><net_src comp="1015" pin="2"/><net_sink comp="1949" pin=0"/></net>

<net id="1953"><net_src comp="1949" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1957"><net_src comp="1025" pin="2"/><net_sink comp="1954" pin=0"/></net>

<net id="1958"><net_src comp="1954" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1962"><net_src comp="1031" pin="3"/><net_sink comp="1959" pin=0"/></net>

<net id="1963"><net_src comp="1959" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1967"><net_src comp="1039" pin="2"/><net_sink comp="1964" pin=0"/></net>

<net id="1968"><net_src comp="1964" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1969"><net_src comp="1964" pin="1"/><net_sink comp="1153" pin=1"/></net>

<net id="1973"><net_src comp="1045" pin="2"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1981"><net_src comp="1056" pin="2"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="1989"><net_src comp="1125" pin="3"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="949" pin=2"/></net>

<net id="1994"><net_src comp="1160" pin="3"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="971" pin=2"/></net>

<net id="1999"><net_src comp="1218" pin="3"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="993" pin=2"/></net>

<net id="2004"><net_src comp="1901" pin="2"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="1004" pin=2"/></net>

<net id="2009"><net_src comp="1913" pin="3"/><net_sink comp="2006" pin=0"/></net>

<net id="2010"><net_src comp="2006" pin="1"/><net_sink comp="982" pin=2"/></net>

<net id="2014"><net_src comp="1927" pin="3"/><net_sink comp="2011" pin=0"/></net>

<net id="2015"><net_src comp="2011" pin="1"/><net_sink comp="960" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_dma_W_V_data | {}
	Port: input_dma_W_V_last | {}
	Port: WEIGHT1_0_0_V | {2 }
	Port: WEIGHT1_0_1_V | {2 }
	Port: WEIGHT1_0_2_V | {2 }
	Port: WEIGHT1_0_3_V | {2 }
	Port: WEIGHT1_0_4_V | {2 }
	Port: WEIGHT1_0_5_V | {2 }
	Port: WEIGHT1_0_6_V | {2 }
	Port: WEIGHT1_1_0_V | {2 }
	Port: WEIGHT1_1_1_V | {2 }
	Port: WEIGHT1_1_2_V | {2 }
	Port: WEIGHT1_1_3_V | {2 }
	Port: WEIGHT1_1_4_V | {2 }
	Port: WEIGHT1_1_5_V | {2 }
	Port: WEIGHT1_1_6_V | {2 }
	Port: WEIGHT1_2_0_V | {2 }
	Port: WEIGHT1_2_1_V | {2 }
	Port: WEIGHT1_2_2_V | {2 }
	Port: WEIGHT1_2_3_V | {2 }
	Port: WEIGHT1_2_4_V | {2 }
	Port: WEIGHT1_2_5_V | {2 }
	Port: WEIGHT1_2_6_V | {2 }
	Port: WEIGHT1_3_0_V | {2 }
	Port: WEIGHT1_3_1_V | {2 }
	Port: WEIGHT1_3_2_V | {2 }
	Port: WEIGHT1_3_3_V | {2 }
	Port: WEIGHT1_3_4_V | {2 }
	Port: WEIGHT1_3_5_V | {2 }
	Port: WEIGHT1_3_6_V | {2 }
	Port: WEIGHT1_4_0_V | {2 }
	Port: WEIGHT1_4_1_V | {2 }
	Port: WEIGHT1_4_2_V | {2 }
	Port: WEIGHT1_4_3_V | {2 }
	Port: WEIGHT1_4_4_V | {2 }
	Port: WEIGHT1_4_5_V | {2 }
	Port: WEIGHT1_4_6_V | {2 }
	Port: WEIGHT1_5_0_V | {2 }
	Port: WEIGHT1_5_1_V | {2 }
	Port: WEIGHT1_5_2_V | {2 }
	Port: WEIGHT1_5_3_V | {2 }
	Port: WEIGHT1_5_4_V | {2 }
	Port: WEIGHT1_5_5_V | {2 }
	Port: WEIGHT1_5_6_V | {2 }
	Port: WEIGHT1_6_0_V | {2 }
	Port: WEIGHT1_6_1_V | {2 }
	Port: WEIGHT1_6_2_V | {2 }
	Port: WEIGHT1_6_3_V | {2 }
	Port: WEIGHT1_6_4_V | {2 }
	Port: WEIGHT1_6_5_V | {2 }
	Port: WEIGHT1_6_6_V | {2 }
	Port: WEIGHT1_7_0_V | {2 }
	Port: WEIGHT1_7_1_V | {2 }
	Port: WEIGHT1_7_2_V | {2 }
	Port: WEIGHT1_7_3_V | {2 }
	Port: WEIGHT1_7_4_V | {2 }
	Port: WEIGHT1_7_5_V | {2 }
	Port: WEIGHT1_7_6_V | {2 }
 - Input state : 
	Port: LOAD_WEIGHT_DMA : input_dma_W_V_data | {2 }
	Port: LOAD_WEIGHT_DMA : input_dma_W_V_last | {2 }
	Port: LOAD_WEIGHT_DMA : WEIGHT1_0_0_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_0_1_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_0_2_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_0_3_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_0_4_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_0_5_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_0_6_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_1_0_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_1_1_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_1_2_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_1_3_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_1_4_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_1_5_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_1_6_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_2_0_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_2_1_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_2_2_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_2_3_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_2_4_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_2_5_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_2_6_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_3_0_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_3_1_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_3_2_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_3_3_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_3_4_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_3_5_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_3_6_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_4_0_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_4_1_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_4_2_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_4_3_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_4_4_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_4_5_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_4_6_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_5_0_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_5_1_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_5_2_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_5_3_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_5_4_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_5_5_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_5_6_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_6_0_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_6_1_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_6_2_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_6_3_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_6_4_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_6_5_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_6_6_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_7_0_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_7_1_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_7_2_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_7_3_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_7_4_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_7_5_V | {}
	Port: LOAD_WEIGHT_DMA : WEIGHT1_7_6_V | {}
	Port: LOAD_WEIGHT_DMA : custom_k | {1 }
  - Chain level:
	State 1
		bound : 1
		cast3 : 2
		bound4 : 3
		tmp : 4
		exitcond_flatten_mid : 2
	State 2
		exitcond_flatten4 : 1
		indvar_flatten_next4 : 1
		StgValue_24 : 2
		i_4 : 1
		exitcond_flatten : 1
		j_mid : 2
		tmp_t_mid1 : 1
		tmp_t : 1
		tmp_t_mid2 : 2
		exitcond : 1
		exitcond_mid1 : 2
		exitcond_flatten1 : 1
		exitcond_flatten_mid_2 : 2
		i_mid2 : 2
		j_3 : 3
		tmp_s : 3
		m_mid : 3
		exitcond_mid2 : 3
		j_mid2 : 4
		m_1 : 4
		tmp_23 : 4
		tmp_34 : 4
		l_mid2 : 4
		tmp_43 : 5
		tmp_44 : 1
		tmp_45 : 3
		tmp_46 : 6
		tmp_26 : 7
		m_mid2 : 5
		tmp_47 : 5
		tmp_27 : 8
		tmp_42_cast : 9
		WEIGHT1_0_0_V_addr : 10
		WEIGHT1_0_1_V_addr : 10
		WEIGHT1_0_2_V_addr : 10
		WEIGHT1_0_3_V_addr : 10
		WEIGHT1_0_4_V_addr : 10
		WEIGHT1_0_5_V_addr : 10
		WEIGHT1_0_6_V_addr : 10
		WEIGHT1_1_0_V_addr : 10
		WEIGHT1_1_1_V_addr : 10
		WEIGHT1_1_2_V_addr : 10
		WEIGHT1_1_3_V_addr : 10
		WEIGHT1_1_4_V_addr : 10
		WEIGHT1_1_5_V_addr : 10
		WEIGHT1_1_6_V_addr : 10
		WEIGHT1_2_0_V_addr : 10
		WEIGHT1_2_1_V_addr : 10
		WEIGHT1_2_2_V_addr : 10
		WEIGHT1_2_3_V_addr : 10
		WEIGHT1_2_4_V_addr : 10
		WEIGHT1_2_5_V_addr : 10
		WEIGHT1_2_6_V_addr : 10
		WEIGHT1_3_0_V_addr : 10
		WEIGHT1_3_1_V_addr : 10
		WEIGHT1_3_2_V_addr : 10
		WEIGHT1_3_3_V_addr : 10
		WEIGHT1_3_4_V_addr : 10
		WEIGHT1_3_5_V_addr : 10
		WEIGHT1_3_6_V_addr : 10
		WEIGHT1_4_0_V_addr : 10
		WEIGHT1_4_1_V_addr : 10
		WEIGHT1_4_2_V_addr : 10
		WEIGHT1_4_3_V_addr : 10
		WEIGHT1_4_4_V_addr : 10
		WEIGHT1_4_5_V_addr : 10
		WEIGHT1_4_6_V_addr : 10
		WEIGHT1_5_0_V_addr : 10
		WEIGHT1_5_1_V_addr : 10
		WEIGHT1_5_2_V_addr : 10
		WEIGHT1_5_3_V_addr : 10
		WEIGHT1_5_4_V_addr : 10
		WEIGHT1_5_5_V_addr : 10
		WEIGHT1_5_6_V_addr : 10
		WEIGHT1_6_0_V_addr : 10
		WEIGHT1_6_1_V_addr : 10
		WEIGHT1_6_2_V_addr : 10
		WEIGHT1_6_3_V_addr : 10
		WEIGHT1_6_4_V_addr : 10
		WEIGHT1_6_5_V_addr : 10
		WEIGHT1_6_6_V_addr : 10
		WEIGHT1_7_0_V_addr : 10
		WEIGHT1_7_1_V_addr : 10
		WEIGHT1_7_2_V_addr : 10
		WEIGHT1_7_3_V_addr : 10
		WEIGHT1_7_4_V_addr : 10
		WEIGHT1_7_5_V_addr : 10
		WEIGHT1_7_6_V_addr : 10
		signbit_1 : 1
		p_Val2_s_50 : 1
		tmp_49 : 1
		tmp_50 : 1
		tmp_51 : 1
		tmp_20 : 2
		tmp_21 : 1
		tmp_22 : 2
		tmp_28 : 3
		qb_assign : 4
		tmp_29 : 4
		p_Val2_7 : 5
		newsignbit_2 : 6
		tmp_30 : 7
		carry : 7
		tmp_53 : 1
		p_Result_s : 1
		Range2_all_ones : 2
		p_Result_1 : 1
		Range1_all_ones : 2
		Range1_all_zeros : 2
		deleted_zeros : 7
		tmp_31 : 2
		p_41_i1 : 3
		deleted_ones : 7
		p_38_i1 : 7
		p_not_i1 : 8
		brmerge_i2 : 8
		tmp_32 : 2
		overflow : 8
		brmerge40_demorgan_i_1 : 8
		tmp3_demorgan : 8
		tmp3 : 8
		underflow : 8
		brmerge_i_i2 : 8
		tmp4 : 8
		underflow_not : 8
		p_Val2_8_mux : 8
		p_Val2_8_51 : 8
		this_assign_1 : 9
		StgValue_155 : 3
		StgValue_156 : 5
		StgValue_157 : 10
		StgValue_159 : 10
		StgValue_161 : 10
		StgValue_163 : 10
		StgValue_165 : 10
		StgValue_167 : 10
		StgValue_169 : 10
		StgValue_172 : 5
		StgValue_173 : 10
		StgValue_175 : 10
		StgValue_177 : 10
		StgValue_179 : 10
		StgValue_181 : 10
		StgValue_183 : 10
		StgValue_185 : 10
		StgValue_188 : 5
		StgValue_189 : 10
		StgValue_191 : 10
		StgValue_193 : 10
		StgValue_195 : 10
		StgValue_197 : 10
		StgValue_199 : 10
		StgValue_201 : 10
		StgValue_204 : 5
		StgValue_205 : 10
		StgValue_207 : 10
		StgValue_209 : 10
		StgValue_211 : 10
		StgValue_213 : 10
		StgValue_215 : 10
		StgValue_217 : 10
		signbit : 1
		p_Val2_8 : 1
		tmp_55 : 1
		tmp_56 : 1
		tmp_57 : 1
		tmp_24 : 2
		tmp_25 : 1
		tmp_33 : 2
		tmp_35 : 3
		qb_assign_1 : 4
		tmp_36 : 4
		p_Val2_9 : 5
		newsignbit : 6
		tmp_37 : 7
		carry_1 : 7
		tmp_59 : 1
		p_Result_7 : 1
		Range2_all_ones_1 : 2
		p_Result_8 : 1
		Range1_all_ones_1 : 2
		Range1_all_zeros_1 : 2
		deleted_zeros_1 : 7
		tmp_38 : 2
		p_41_i : 3
		deleted_ones_1 : 7
		p_38_i : 7
		p_not_i : 8
		brmerge_i : 8
		tmp_39 : 2
		overflow_1 : 8
		brmerge40_demorgan_i : 8
		tmp5_demorgan : 8
		tmp5 : 8
		underflow_2 : 8
		brmerge_i_i : 8
		tmp6 : 8
		underflow_2_not : 8
		p_Val2_11_mux : 8
		p_Val2_s : 8
		this_assign_4_1 : 9
		StgValue_260 : 3
		StgValue_261 : 5
		StgValue_262 : 10
		StgValue_264 : 10
		StgValue_266 : 10
		StgValue_268 : 10
		StgValue_270 : 10
		StgValue_272 : 10
		StgValue_274 : 10
		StgValue_277 : 5
		StgValue_278 : 10
		StgValue_280 : 10
		StgValue_282 : 10
		StgValue_284 : 10
		StgValue_286 : 10
		StgValue_288 : 10
		StgValue_290 : 10
		StgValue_293 : 5
		StgValue_294 : 10
		StgValue_296 : 10
		StgValue_298 : 10
		StgValue_300 : 10
		StgValue_302 : 10
		StgValue_304 : 10
		StgValue_306 : 10
		StgValue_309 : 5
		StgValue_310 : 10
		StgValue_312 : 10
		StgValue_314 : 10
		StgValue_316 : 10
		StgValue_318 : 10
		StgValue_320 : 10
		StgValue_322 : 10
		empty : 1
		l_1 : 5
		indvar_flatten_op : 1
		indvar_flatten_next : 3
		indvar_flatten16_op : 1
		indvar_flatten_next3 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |  indvar_flatten_next4_fu_1056  |    0    |    0    |    76   |
|          |           i_4_fu_1062          |    0    |    0    |    11   |
|          |       tmp_t_mid1_fu_1081       |    0    |    0    |    11   |
|          |           j_3_fu_1133          |    0    |    0    |    11   |
|    add   |           m_1_fu_1168          |    0    |    0    |    38   |
|          |        p_Val2_7_fu_1371        |    0    |    0    |    15   |
|          |        p_Val2_9_fu_1677        |    0    |    0    |    15   |
|          |           l_1_fu_1901          |    0    |    0    |    39   |
|          |    indvar_flatten_op_fu_1907   |    0    |    0    |    71   |
|          |   indvar_flatten16_op_fu_1921  |    0    |    0    |    74   |
|----------|--------------------------------|---------|---------|---------|
|          |          j_mid_fu_1073         |    0    |    0    |    3    |
|          |       tmp_t_mid2_fu_1093       |    0    |    0    |    3    |
|          |      exitcond_mid1_fu_1106     |    0    |    0    |    2    |
|          | exitcond_flatten_mid_2_fu_1118 |    0    |    0    |    2    |
|          |         i_mid2_fu_1125         |    0    |    0    |    3    |
|          |          m_mid_fu_1145         |    0    |    0    |    31   |
|          |      exitcond_mid2_fu_1153     |    0    |    0    |    2    |
|          |         j_mid2_fu_1160         |    0    |    0    |    3    |
|          |         l_mid2_fu_1186         |    0    |    0    |    32   |
|          |         tmp_45_fu_1202         |    0    |    0    |    8    |
|          |         tmp_46_fu_1210         |    0    |    0    |    8    |
|  select  |         m_mid2_fu_1218         |    0    |    0    |    31   |
|          |      deleted_zeros_fu_1443     |    0    |    0    |    2    |
|          |      deleted_ones_fu_1463      |    0    |    0    |    2    |
|          |      p_Val2_8_mux_fu_1543      |    0    |    0    |    8    |
|          |       p_Val2_8_51_fu_1551      |    0    |    0    |    8    |
|          |      this_assign_1_fu_1559     |    0    |    0    |    8    |
|          |     deleted_zeros_1_fu_1749    |    0    |    0    |    2    |
|          |     deleted_ones_1_fu_1769     |    0    |    0    |    2    |
|          |      p_Val2_11_mux_fu_1849     |    0    |    0    |    8    |
|          |        p_Val2_s_fu_1857        |    0    |    0    |    8    |
|          |     this_assign_4_1_fu_1865    |    0    |    0    |    8    |
|          |   indvar_flatten_next_fu_1913  |    0    |    0    |    64   |
|          |  indvar_flatten_next3_fu_1927  |    0    |    0    |    67   |
|----------|--------------------------------|---------|---------|---------|
|          |      exitcond_mid_fu_1039      |    0    |    0    |    20   |
|          |  exitcond_flatten_mid_fu_1045  |    0    |    0    |    29   |
|          |    exitcond_flatten4_fu_1051   |    0    |    0    |    50   |
|          |    exitcond_flatten_fu_1068    |    0    |    0    |    50   |
|          |        exitcond_fu_1101        |    0    |    0    |    20   |
|          |    exitcond_flatten1_fu_1113   |    0    |    0    |    29   |
|   icmp   |         tmp_28_fu_1355         |    0    |    0    |    11   |
|          |     Range2_all_ones_fu_1415    |    0    |    0    |    11   |
|          |     Range1_all_ones_fu_1431    |    0    |    0    |    13   |
|          |    Range1_all_zeros_fu_1437    |    0    |    0    |    13   |
|          |         tmp_35_fu_1661         |    0    |    0    |    11   |
|          |    Range2_all_ones_1_fu_1721   |    0    |    0    |    11   |
|          |    Range1_all_ones_1_fu_1737   |    0    |    0    |    13   |
|          |   Range1_all_zeros_1_fu_1743   |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_s_fu_1139         |    0    |    0    |    9    |
|          |         tmp_23_fu_1174         |    0    |    0    |    9    |
|          |         tmp_34_fu_1180         |    0    |    0    |    9    |
|          |         tmp_20_fu_1331         |    0    |    0    |    9    |
|          |       brmerge_i2_fu_1483       |    0    |    0    |    9    |
|          |      tmp3_demorgan_fu_1507     |    0    |    0    |    9    |
|          |      brmerge_i_i2_fu_1525      |    0    |    0    |    9    |
|    or    |          tmp4_fu_1531          |    0    |    0    |    9    |
|          |      underflow_not_fu_1537     |    0    |    0    |    9    |
|          |         tmp_24_fu_1637         |    0    |    0    |    9    |
|          |        brmerge_i_fu_1789       |    0    |    0    |    9    |
|          |      tmp5_demorgan_fu_1813     |    0    |    0    |    9    |
|          |       brmerge_i_i_fu_1831      |    0    |    0    |    9    |
|          |          tmp6_fu_1837          |    0    |    0    |    9    |
|          |     underflow_2_not_fu_1843    |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|          |        qb_assign_fu_1361       |    0    |    0    |    9    |
|          |          carry_fu_1391         |    0    |    0    |    9    |
|          |         p_41_i1_fu_1457        |    0    |    0    |    9    |
|          |         p_38_i1_fu_1471        |    0    |    0    |    9    |
|          |        overflow_fu_1495        |    0    |    0    |    9    |
|          | brmerge40_demorgan_i_1_fu_1501 |    0    |    0    |    9    |
|    and   |        underflow_fu_1519       |    0    |    0    |    9    |
|          |       qb_assign_1_fu_1667      |    0    |    0    |    9    |
|          |         carry_1_fu_1697        |    0    |    0    |    9    |
|          |         p_41_i_fu_1763         |    0    |    0    |    9    |
|          |         p_38_i_fu_1777         |    0    |    0    |    9    |
|          |       overflow_1_fu_1801       |    0    |    0    |    9    |
|          |  brmerge40_demorgan_i_fu_1807  |    0    |    0    |    9    |
|          |       underflow_2_fu_1825      |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_t_fu_1087         |    0    |    0    |    10   |
|          |         tmp_30_fu_1385         |    0    |    0    |    9    |
|          |         tmp_31_fu_1451         |    0    |    0    |    9    |
|          |        p_not_i1_fu_1477        |    0    |    0    |    9    |
|          |         tmp_32_fu_1489         |    0    |    0    |    9    |
|    xor   |          tmp3_fu_1513          |    0    |    0    |    9    |
|          |         tmp_37_fu_1691         |    0    |    0    |    9    |
|          |         tmp_38_fu_1757         |    0    |    0    |    9    |
|          |         p_not_i_fu_1783        |    0    |    0    |    9    |
|          |         tmp_39_fu_1795         |    0    |    0    |    9    |
|          |          tmp5_fu_1819          |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|    mul   |          bound_fu_1015         |    3    |    0    |    20   |
|          |         bound4_fu_1025         |    10   |    0    |    46   |
|----------|--------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_1935          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   read   |    custom_k_read_read_fu_248   |    0    |    0    |    0    |
|          |      empty_49_read_fu_254      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          cast_fu_1011          |    0    |    0    |    0    |
|   zext   |          cast3_fu_1021         |    0    |    0    |    0    |
|          |         tmp_29_fu_1367         |    0    |    0    |    0    |
|          |         tmp_36_fu_1673         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp_fu_1031          |    0    |    0    |    0    |
|bitconcatenate|         tmp_22_fu_1347         |    0    |    0    |    0    |
|          |         tmp_33_fu_1653         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_43_fu_1194         |    0    |    0    |    0    |
|   trunc  |         tmp_44_fu_1198         |    0    |    0    |    0    |
|          |         tmp_47_fu_1230         |    0    |    0    |    0    |
|          |         tmp_51_fu_1327         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|extractvalue|      tmp_data_cast_fu_1226     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |       tmp_42_cast_fu_1234      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        signbit_1_fu_1293       |    0    |    0    |    0    |
|          |         tmp_49_fu_1311         |    0    |    0    |    0    |
|          |         tmp_50_fu_1319         |    0    |    0    |    0    |
|          |      newsignbit_2_fu_1377      |    0    |    0    |    0    |
|          |         tmp_53_fu_1397         |    0    |    0    |    0    |
| bitselect|         signbit_fu_1595        |    0    |    0    |    0    |
|          |         tmp_55_fu_1613         |    0    |    0    |    0    |
|          |         tmp_56_fu_1621         |    0    |    0    |    0    |
|          |         tmp_57_fu_1629         |    0    |    0    |    0    |
|          |       newsignbit_fu_1683       |    0    |    0    |    0    |
|          |         tmp_59_fu_1703         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       p_Val2_s_50_fu_1301      |    0    |    0    |    0    |
|          |         tmp_21_fu_1337         |    0    |    0    |    0    |
|          |       p_Result_s_fu_1405       |    0    |    0    |    0    |
|partselect|       p_Result_1_fu_1421       |    0    |    0    |    0    |
|          |        p_Val2_8_fu_1603        |    0    |    0    |    0    |
|          |         tmp_25_fu_1643         |    0    |    0    |    0    |
|          |       p_Result_7_fu_1711       |    0    |    0    |    0    |
|          |       p_Result_8_fu_1727       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    14   |    0    |   1397  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       bound4_reg_1954       |   67   |
|        bound_reg_1949       |   64   |
|    custom_k_read_reg_1944   |   32   |
|exitcond_flatten_mid_reg_1970|    1   |
|    exitcond_mid_reg_1964    |    1   |
|       i_mid2_reg_1986       |    3   |
|          i_reg_945          |    3   |
|   indvar_flatten3_reg_934   |   69   |
|   indvar_flatten4_reg_956   |   67   |
|indvar_flatten_next3_reg_2011|   67   |
|indvar_flatten_next4_reg_1978|   69   |
| indvar_flatten_next_reg_2006|   64   |
|    indvar_flatten_reg_978   |   64   |
|       j_mid2_reg_1991       |    3   |
|          j_reg_967          |    3   |
|         l_1_reg_2001        |   32   |
|          l_reg_1000         |   32   |
|       m_mid2_reg_1996       |   31   |
|          m_reg_989          |   31   |
|         tmp_reg_1959        |   69   |
+-----------------------------+--------+
|            Total            |   772  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   14   |    0   |  1397  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   772  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   772  |  1397  |
+-----------+--------+--------+--------+
