# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../sourcesfromother/mem.v"
sv xil_defaultlib  "../../../FinalProject.srcs/sources_1/new/rcvr_bram_controller.sv"
sv xil_defaultlib  "../../../FinalProject.srcs/sim_1/new/bram_rcvr_test.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
