
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (4 1)  (88 529)  (88 529)  routing T_2_33.span4_horz_r_0 <X> T_2_33.lc_trk_g0_0
 (5 1)  (89 529)  (89 529)  routing T_2_33.span4_horz_r_0 <X> T_2_33.lc_trk_g0_0
 (7 1)  (91 529)  (91 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (12 4)  (160 532)  (160 532)  routing T_3_33.lc_trk_g1_7 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (161 532)  (161 532)  routing T_3_33.lc_trk_g1_7 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (12 5)  (160 533)  (160 533)  routing T_3_33.lc_trk_g1_7 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (4 14)  (142 543)  (142 543)  routing T_3_33.span4_horz_r_14 <X> T_3_33.lc_trk_g1_6
 (5 14)  (143 543)  (143 543)  routing T_3_33.span4_horz_r_15 <X> T_3_33.lc_trk_g1_7
 (7 14)  (145 543)  (145 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (146 543)  (146 543)  routing T_3_33.span4_horz_r_15 <X> T_3_33.lc_trk_g1_7
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit
 (5 15)  (143 542)  (143 542)  routing T_3_33.span4_horz_r_14 <X> T_3_33.lc_trk_g1_6
 (7 15)  (145 542)  (145 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (4 2)  (196 531)  (196 531)  routing T_4_33.span4_vert_10 <X> T_4_33.lc_trk_g0_2
 (4 3)  (196 530)  (196 530)  routing T_4_33.span4_vert_10 <X> T_4_33.lc_trk_g0_2
 (6 3)  (198 530)  (198 530)  routing T_4_33.span4_vert_10 <X> T_4_33.lc_trk_g0_2
 (7 3)  (199 530)  (199 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g0_2 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (11 12)  (213 540)  (213 540)  routing T_4_33.span4_vert_19 <X> T_4_33.span4_horz_l_15
 (12 12)  (214 540)  (214 540)  routing T_4_33.span4_vert_19 <X> T_4_33.span4_horz_l_15


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 14)  (251 543)  (251 543)  routing T_5_33.span4_horz_r_7 <X> T_5_33.lc_trk_g1_7
 (7 14)  (253 543)  (253 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (254 542)  (254 542)  routing T_5_33.span4_horz_r_7 <X> T_5_33.lc_trk_g1_7


IO_Tile_6_33

 (11 0)  (321 528)  (321 528)  routing T_6_33.span4_horz_r_0 <X> T_6_33.span4_horz_l_12


IO_Tile_8_33

 (12 12)  (430 540)  (430 540)  routing T_8_33.span4_vert_43 <X> T_8_33.span4_horz_l_15


IO_Tile_9_33

 (4 0)  (454 528)  (454 528)  routing T_9_33.span4_vert_8 <X> T_9_33.lc_trk_g0_0
 (16 0)  (442 528)  (442 528)  IOB_0 IO Functioning bit
 (4 1)  (454 529)  (454 529)  routing T_9_33.span4_vert_8 <X> T_9_33.lc_trk_g0_0
 (6 1)  (456 529)  (456 529)  routing T_9_33.span4_vert_8 <X> T_9_33.lc_trk_g0_0
 (7 1)  (457 529)  (457 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (16 4)  (442 532)  (442 532)  IOB_0 IO Functioning bit
 (13 5)  (473 533)  (473 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (5 0)  (509 528)  (509 528)  routing T_10_33.span4_horz_r_1 <X> T_10_33.lc_trk_g0_1
 (7 0)  (511 528)  (511 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (11 0)  (525 528)  (525 528)  routing T_10_33.span4_horz_r_0 <X> T_10_33.span4_horz_l_12
 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (8 1)  (512 529)  (512 529)  routing T_10_33.span4_horz_r_1 <X> T_10_33.lc_trk_g0_1
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (4 2)  (562 531)  (562 531)  routing T_11_33.span4_horz_r_10 <X> T_11_33.lc_trk_g0_2
 (5 3)  (563 530)  (563 530)  routing T_11_33.span4_horz_r_10 <X> T_11_33.lc_trk_g0_2
 (7 3)  (565 530)  (565 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (12 5)  (580 533)  (580 533)  routing T_11_33.lc_trk_g0_2 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (12 10)  (580 539)  (580 539)  routing T_11_33.lc_trk_g1_4 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 539)  (581 539)  routing T_11_33.lc_trk_g1_4 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (562 541)  (562 541)  routing T_11_33.span4_horz_r_4 <X> T_11_33.lc_trk_g1_4
 (5 13)  (563 541)  (563 541)  routing T_11_33.span4_horz_r_4 <X> T_11_33.lc_trk_g1_4
 (7 13)  (565 541)  (565 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_13_33

 (5 0)  (671 528)  (671 528)  routing T_13_33.span4_horz_r_9 <X> T_13_33.lc_trk_g0_1
 (7 0)  (673 528)  (673 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (674 528)  (674 528)  routing T_13_33.span4_horz_r_9 <X> T_13_33.lc_trk_g0_1
 (15 4)  (691 532)  (691 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout
 (11 6)  (687 535)  (687 535)  routing T_13_33.span4_vert_13 <X> T_13_33.span4_horz_l_14
 (12 6)  (688 535)  (688 535)  routing T_13_33.span4_vert_13 <X> T_13_33.span4_horz_l_14


IO_Tile_14_33

 (11 0)  (741 528)  (741 528)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_l_12
 (12 0)  (742 528)  (742 528)  routing T_14_33.span4_vert_1 <X> T_14_33.span4_horz_l_12
 (11 2)  (741 531)  (741 531)  routing T_14_33.span4_vert_7 <X> T_14_33.span4_horz_l_13
 (12 2)  (742 531)  (742 531)  routing T_14_33.span4_vert_7 <X> T_14_33.span4_horz_l_13
 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6



IO_Tile_15_33

 (2 0)  (788 528)  (788 528)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_1

 (3 2)  (789 531)  (789 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_5

 (12 2)  (796 531)  (796 531)  routing T_15_33.span4_vert_31 <X> T_15_33.span4_horz_l_13
 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7



IO_Tile_16_33

 (3 2)  (843 531)  (843 531)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_5

 (13 6)  (851 535)  (851 535)  routing T_16_33.span4_horz_r_2 <X> T_16_33.span4_vert_13
 (14 6)  (852 535)  (852 535)  routing T_16_33.span4_horz_r_2 <X> T_16_33.span4_vert_13
 (1 8)  (841 536)  (841 536)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (16 8)  (820 536)  (820 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (839 537)  (839 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (2 9)  (842 537)  (842 537)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (841 538)  (841 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5



IO_Tile_19_33

 (6 0)  (1000 528)  (1000 528)  routing T_19_33.span4_vert_9 <X> T_19_33.lc_trk_g0_1
 (7 0)  (1001 528)  (1001 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1002 528)  (1002 528)  routing T_19_33.span4_vert_9 <X> T_19_33.lc_trk_g0_1
 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (8 1)  (1002 529)  (1002 529)  routing T_19_33.span4_vert_9 <X> T_19_33.lc_trk_g0_1
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g0_0
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1072 533)  (1072 533)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.fabout
 (14 7)  (1072 534)  (1072 534)  routing T_20_33.span4_horz_l_14 <X> T_20_33.span4_horz_r_2
 (4 8)  (1052 536)  (1052 536)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g1_0
 (5 9)  (1053 537)  (1053 537)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (4 14)  (1052 543)  (1052 543)  routing T_20_33.span4_vert_6 <X> T_20_33.lc_trk_g1_6
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (6 15)  (1054 542)  (1054 542)  routing T_20_33.span4_vert_6 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_6 lc_trk_g1_6


IO_Tile_22_33

 (11 0)  (1177 528)  (1177 528)  routing T_22_33.span4_horz_r_0 <X> T_22_33.span4_horz_l_12


IO_Tile_24_33

 (14 7)  (1288 534)  (1288 534)  routing T_24_33.span4_horz_l_14 <X> T_24_33.span4_horz_r_2


IO_Tile_26_33

 (11 0)  (1381 528)  (1381 528)  routing T_26_33.span4_vert_1 <X> T_26_33.span4_horz_l_12
 (12 0)  (1382 528)  (1382 528)  routing T_26_33.span4_vert_1 <X> T_26_33.span4_horz_l_12
 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (5 2)  (1365 531)  (1365 531)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g0_3
 (7 2)  (1367 531)  (1367 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (1368 531)  (1368 531)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g0_3
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_3 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (4 4)  (1418 532)  (1418 532)  routing T_27_33.span4_horz_r_12 <X> T_27_33.lc_trk_g0_4
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_4 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (5 5)  (1419 533)  (1419 533)  routing T_27_33.span4_horz_r_12 <X> T_27_33.lc_trk_g0_4
 (7 5)  (1421 533)  (1421 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (12 0)  (1490 528)  (1490 528)  routing T_28_33.span4_vert_25 <X> T_28_33.span4_horz_l_12
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (14 7)  (1492 534)  (1492 534)  routing T_28_33.span4_horz_l_14 <X> T_28_33.span4_horz_r_2
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1489 540)  (1489 540)  routing T_28_33.span4_vert_19 <X> T_28_33.span4_horz_l_15
 (12 12)  (1490 540)  (1490 540)  routing T_28_33.span4_vert_19 <X> T_28_33.span4_horz_l_15
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (4 14)  (1472 543)  (1472 543)  routing T_28_33.span4_vert_46 <X> T_28_33.lc_trk_g1_6
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit
 (4 15)  (1472 542)  (1472 542)  routing T_28_33.span4_vert_46 <X> T_28_33.lc_trk_g1_6
 (5 15)  (1473 542)  (1473 542)  routing T_28_33.span4_vert_46 <X> T_28_33.lc_trk_g1_6
 (6 15)  (1474 542)  (1474 542)  routing T_28_33.span4_vert_46 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_46 lc_trk_g1_6


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit
 (4 15)  (1526 542)  (1526 542)  routing T_29_33.span4_horz_r_6 <X> T_29_33.lc_trk_g1_6
 (5 15)  (1527 542)  (1527 542)  routing T_29_33.span4_horz_r_6 <X> T_29_33.lc_trk_g1_6
 (7 15)  (1529 542)  (1529 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_30_33

 (6 0)  (1582 528)  (1582 528)  routing T_30_33.span4_vert_1 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span4_vert_1 <X> T_30_33.lc_trk_g0_1
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (5 6)  (1635 535)  (1635 535)  routing T_31_33.span12_vert_7 <X> T_31_33.lc_trk_g0_7
 (7 6)  (1637 535)  (1637 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
 (8 6)  (1638 535)  (1638 535)  routing T_31_33.span12_vert_7 <X> T_31_33.lc_trk_g0_7
 (8 7)  (1638 534)  (1638 534)  routing T_31_33.span12_vert_7 <X> T_31_33.lc_trk_g0_7
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_6_32

 (8 0)  (296 512)  (296 512)  routing T_6_32.sp4_v_b_1 <X> T_6_32.sp4_h_r_1
 (9 0)  (297 512)  (297 512)  routing T_6_32.sp4_v_b_1 <X> T_6_32.sp4_h_r_1


RAM_Tile_8_32

 (7 0)  (403 512)  (403 512)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (422 512)  (422 512)  routing T_8_32.lc_trk_g0_6 <X> T_8_32.input0_0
 (7 1)  (403 513)  (403 513)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 513)  (418 513)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (419 513)  (419 513)  routing T_8_32.sp12_h_r_10 <X> T_8_32.lc_trk_g0_2
 (26 1)  (422 513)  (422 513)  routing T_8_32.lc_trk_g0_6 <X> T_8_32.input0_0
 (29 1)  (425 513)  (425 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (396 514)  (396 514)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (2 2)  (398 514)  (398 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 514)  (403 514)  Ram config bit: MEMT_bram_cbit_3

 (17 2)  (413 514)  (413 514)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (422 514)  (422 514)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.input0_1
 (0 3)  (396 515)  (396 515)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (7 3)  (403 515)  (403 515)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 515)  (414 515)  routing T_8_32.sp4_r_v_b_29 <X> T_8_32.lc_trk_g0_5
 (22 3)  (418 515)  (418 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (419 515)  (419 515)  routing T_8_32.sp4_h_r_6 <X> T_8_32.lc_trk_g0_6
 (24 3)  (420 515)  (420 515)  routing T_8_32.sp4_h_r_6 <X> T_8_32.lc_trk_g0_6
 (25 3)  (421 515)  (421 515)  routing T_8_32.sp4_h_r_6 <X> T_8_32.lc_trk_g0_6
 (28 3)  (424 515)  (424 515)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.input0_1
 (29 3)  (425 515)  (425 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (7 4)  (403 516)  (403 516)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (27 5)  (423 517)  (423 517)  routing T_8_32.lc_trk_g3_1 <X> T_8_32.input0_2
 (28 5)  (424 517)  (424 517)  routing T_8_32.lc_trk_g3_1 <X> T_8_32.input0_2
 (29 5)  (425 517)  (425 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (7 6)  (403 518)  (403 518)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (16 6)  (412 518)  (412 518)  routing T_8_32.sp4_v_b_5 <X> T_8_32.lc_trk_g1_5
 (17 6)  (413 518)  (413 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 518)  (414 518)  routing T_8_32.sp4_v_b_5 <X> T_8_32.lc_trk_g1_5
 (26 6)  (422 518)  (422 518)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_3
 (26 7)  (422 519)  (422 519)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_3
 (27 7)  (423 519)  (423 519)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_3
 (28 7)  (424 519)  (424 519)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.input0_3
 (29 7)  (425 519)  (425 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (16 8)  (412 520)  (412 520)  routing T_8_32.sp12_v_b_17 <X> T_8_32.lc_trk_g2_1
 (17 8)  (413 520)  (413 520)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_17 lc_trk_g2_1
 (29 8)  (425 520)  (425 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 520)  (426 520)  routing T_8_32.lc_trk_g0_5 <X> T_8_32.wire_bram/ram/WDATA_3
 (18 9)  (414 521)  (414 521)  routing T_8_32.sp12_v_b_17 <X> T_8_32.lc_trk_g2_1
 (22 9)  (418 521)  (418 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (419 521)  (419 521)  routing T_8_32.sp4_v_t_31 <X> T_8_32.lc_trk_g2_2
 (24 9)  (420 521)  (420 521)  routing T_8_32.sp4_v_t_31 <X> T_8_32.lc_trk_g2_2
 (26 9)  (422 521)  (422 521)  routing T_8_32.lc_trk_g0_2 <X> T_8_32.input0_4
 (29 9)  (425 521)  (425 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (41 9)  (437 521)  (437 521)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (4 10)  (400 522)  (400 522)  routing T_8_32.sp4_v_b_10 <X> T_8_32.sp4_v_t_43
 (6 10)  (402 522)  (402 522)  routing T_8_32.sp4_v_b_10 <X> T_8_32.sp4_v_t_43
 (14 10)  (410 522)  (410 522)  routing T_8_32.sp4_v_b_28 <X> T_8_32.lc_trk_g2_4
 (17 10)  (413 522)  (413 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (418 522)  (418 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (422 522)  (422 522)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input0_5
 (35 10)  (431 522)  (431 522)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input2_5
 (16 11)  (412 523)  (412 523)  routing T_8_32.sp4_v_b_28 <X> T_8_32.lc_trk_g2_4
 (17 11)  (413 523)  (413 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (414 523)  (414 523)  routing T_8_32.sp4_r_v_b_37 <X> T_8_32.lc_trk_g2_5
 (26 11)  (422 523)  (422 523)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input0_5
 (28 11)  (424 523)  (424 523)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input0_5
 (29 11)  (425 523)  (425 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (428 523)  (428 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (429 523)  (429 523)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input2_5
 (34 11)  (430 523)  (430 523)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input2_5
 (15 12)  (411 524)  (411 524)  routing T_8_32.sp4_h_r_25 <X> T_8_32.lc_trk_g3_1
 (16 12)  (412 524)  (412 524)  routing T_8_32.sp4_h_r_25 <X> T_8_32.lc_trk_g3_1
 (17 12)  (413 524)  (413 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (35 12)  (431 524)  (431 524)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.input2_6
 (14 13)  (410 525)  (410 525)  routing T_8_32.sp4_r_v_b_40 <X> T_8_32.lc_trk_g3_0
 (17 13)  (413 525)  (413 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (414 525)  (414 525)  routing T_8_32.sp4_h_r_25 <X> T_8_32.lc_trk_g3_1
 (26 13)  (422 525)  (422 525)  routing T_8_32.lc_trk_g2_2 <X> T_8_32.input0_6
 (28 13)  (424 525)  (424 525)  routing T_8_32.lc_trk_g2_2 <X> T_8_32.input0_6
 (29 13)  (425 525)  (425 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (428 525)  (428 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (430 525)  (430 525)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.input2_6
 (0 14)  (396 526)  (396 526)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.wire_bram/ram/WE
 (1 14)  (397 526)  (397 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 527)  (397 527)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.wire_bram/ram/WE
 (15 15)  (411 527)  (411 527)  routing T_8_32.sp4_v_t_33 <X> T_8_32.lc_trk_g3_4
 (16 15)  (412 527)  (412 527)  routing T_8_32.sp4_v_t_33 <X> T_8_32.lc_trk_g3_4
 (17 15)  (413 527)  (413 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (418 527)  (418 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (419 527)  (419 527)  routing T_8_32.sp4_v_b_46 <X> T_8_32.lc_trk_g3_6
 (24 15)  (420 527)  (420 527)  routing T_8_32.sp4_v_b_46 <X> T_8_32.lc_trk_g3_6
 (28 15)  (424 527)  (424 527)  routing T_8_32.lc_trk_g2_1 <X> T_8_32.input0_7
 (29 15)  (425 527)  (425 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (428 527)  (428 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (429 527)  (429 527)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.input2_7
 (34 15)  (430 527)  (430 527)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.input2_7


LogicTile_12_32

 (4 11)  (604 523)  (604 523)  routing T_12_32.sp4_v_b_1 <X> T_12_32.sp4_h_l_43


LogicTile_15_32

 (3 11)  (765 523)  (765 523)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_l_22
 (3 12)  (765 524)  (765 524)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_r_1
 (3 13)  (765 525)  (765 525)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_r_1


LogicTile_16_32

 (9 1)  (825 513)  (825 513)  routing T_16_32.sp4_v_t_36 <X> T_16_32.sp4_v_b_1


LogicTile_18_32

 (3 12)  (931 524)  (931 524)  routing T_18_32.sp12_v_b_1 <X> T_18_32.sp12_h_r_1
 (3 13)  (931 525)  (931 525)  routing T_18_32.sp12_v_b_1 <X> T_18_32.sp12_h_r_1


LogicTile_20_32

 (12 12)  (1048 524)  (1048 524)  routing T_20_32.sp4_v_b_5 <X> T_20_32.sp4_h_r_11
 (11 13)  (1047 525)  (1047 525)  routing T_20_32.sp4_v_b_5 <X> T_20_32.sp4_h_r_11
 (13 13)  (1049 525)  (1049 525)  routing T_20_32.sp4_v_b_5 <X> T_20_32.sp4_h_r_11


LogicTile_22_32

 (8 4)  (1152 516)  (1152 516)  routing T_22_32.sp4_v_b_10 <X> T_22_32.sp4_h_r_4
 (9 4)  (1153 516)  (1153 516)  routing T_22_32.sp4_v_b_10 <X> T_22_32.sp4_h_r_4
 (10 4)  (1154 516)  (1154 516)  routing T_22_32.sp4_v_b_10 <X> T_22_32.sp4_h_r_4


LogicTile_24_32

 (12 0)  (1264 512)  (1264 512)  routing T_24_32.sp4_h_l_46 <X> T_24_32.sp4_h_r_2
 (13 1)  (1265 513)  (1265 513)  routing T_24_32.sp4_h_l_46 <X> T_24_32.sp4_h_r_2
 (8 8)  (1260 520)  (1260 520)  routing T_24_32.sp4_v_b_1 <X> T_24_32.sp4_h_r_7
 (9 8)  (1261 520)  (1261 520)  routing T_24_32.sp4_v_b_1 <X> T_24_32.sp4_h_r_7
 (10 8)  (1262 520)  (1262 520)  routing T_24_32.sp4_v_b_1 <X> T_24_32.sp4_h_r_7


RAM_Tile_25_32

 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 512)  (1331 512)  routing T_25_32.sp4_h_l_7 <X> T_25_32.lc_trk_g0_2
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 513)  (1328 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 513)  (1329 513)  routing T_25_32.sp4_h_l_7 <X> T_25_32.lc_trk_g0_2
 (24 1)  (1330 513)  (1330 513)  routing T_25_32.sp4_h_l_7 <X> T_25_32.lc_trk_g0_2
 (25 1)  (1331 513)  (1331 513)  routing T_25_32.sp4_h_l_7 <X> T_25_32.lc_trk_g0_2
 (26 1)  (1332 513)  (1332 513)  routing T_25_32.lc_trk_g0_2 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (19 2)  (1325 514)  (1325 514)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (21 2)  (1327 514)  (1327 514)  routing T_25_32.sp4_v_t_2 <X> T_25_32.lc_trk_g0_7
 (22 2)  (1328 514)  (1328 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 514)  (1329 514)  routing T_25_32.sp4_v_t_2 <X> T_25_32.lc_trk_g0_7
 (26 2)  (1332 514)  (1332 514)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_1
 (0 3)  (1306 515)  (1306 515)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (1327 515)  (1327 515)  routing T_25_32.sp4_v_t_2 <X> T_25_32.lc_trk_g0_7
 (28 3)  (1334 515)  (1334 515)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (17 4)  (1323 516)  (1323 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 5)  (1333 517)  (1333 517)  routing T_25_32.lc_trk_g1_1 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (2 6)  (1308 518)  (1308 518)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_l_13 sp4_h_r_19
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (16 6)  (1322 518)  (1322 518)  routing T_25_32.sp12_h_l_18 <X> T_25_32.lc_trk_g1_5
 (17 6)  (1323 518)  (1323 518)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (1327 518)  (1327 518)  routing T_25_32.sp4_h_l_2 <X> T_25_32.lc_trk_g1_7
 (22 6)  (1328 518)  (1328 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1329 518)  (1329 518)  routing T_25_32.sp4_h_l_2 <X> T_25_32.lc_trk_g1_7
 (24 6)  (1330 518)  (1330 518)  routing T_25_32.sp4_h_l_2 <X> T_25_32.lc_trk_g1_7
 (18 7)  (1324 519)  (1324 519)  routing T_25_32.sp12_h_l_18 <X> T_25_32.lc_trk_g1_5
 (26 7)  (1332 519)  (1332 519)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input0_3
 (27 7)  (1333 519)  (1333 519)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input0_3
 (28 7)  (1334 519)  (1334 519)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (15 8)  (1321 520)  (1321 520)  routing T_25_32.sp4_h_l_28 <X> T_25_32.lc_trk_g2_1
 (16 8)  (1322 520)  (1322 520)  routing T_25_32.sp4_h_l_28 <X> T_25_32.lc_trk_g2_1
 (17 8)  (1323 520)  (1323 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 520)  (1324 520)  routing T_25_32.sp4_h_l_28 <X> T_25_32.lc_trk_g2_1
 (26 8)  (1332 520)  (1332 520)  routing T_25_32.lc_trk_g1_5 <X> T_25_32.input0_4
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 520)  (1336 520)  routing T_25_32.lc_trk_g0_7 <X> T_25_32.wire_bram/ram/WDATA_3
 (39 8)  (1345 520)  (1345 520)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (18 9)  (1324 521)  (1324 521)  routing T_25_32.sp4_h_l_28 <X> T_25_32.lc_trk_g2_1
 (27 9)  (1333 521)  (1333 521)  routing T_25_32.lc_trk_g1_5 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (1336 521)  (1336 521)  routing T_25_32.lc_trk_g0_7 <X> T_25_32.wire_bram/ram/WDATA_3
 (14 10)  (1320 522)  (1320 522)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g2_4
 (17 10)  (1323 522)  (1323 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1332 522)  (1332 522)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_5
 (35 10)  (1341 522)  (1341 522)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_5
 (16 11)  (1322 523)  (1322 523)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (1327 523)  (1327 523)  routing T_25_32.sp4_r_v_b_39 <X> T_25_32.lc_trk_g2_7
 (27 11)  (1333 523)  (1333 523)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_5
 (28 11)  (1334 523)  (1334 523)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (1339 523)  (1339 523)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_5
 (34 11)  (1340 523)  (1340 523)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_5
 (35 11)  (1341 523)  (1341 523)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_5
 (26 12)  (1332 524)  (1332 524)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_6
 (35 12)  (1341 524)  (1341 524)  routing T_25_32.lc_trk_g1_7 <X> T_25_32.input2_6
 (22 13)  (1328 525)  (1328 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1331 525)  (1331 525)  routing T_25_32.sp4_r_v_b_42 <X> T_25_32.lc_trk_g3_2
 (26 13)  (1332 525)  (1332 525)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_6
 (27 13)  (1333 525)  (1333 525)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_6
 (28 13)  (1334 525)  (1334 525)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 525)  (1340 525)  routing T_25_32.lc_trk_g1_7 <X> T_25_32.input2_6
 (35 13)  (1341 525)  (1341 525)  routing T_25_32.lc_trk_g1_7 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (22 14)  (1328 526)  (1328 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (35 14)  (1341 526)  (1341 526)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_7
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (17 15)  (1323 527)  (1323 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (1327 527)  (1327 527)  routing T_25_32.sp4_r_v_b_47 <X> T_25_32.lc_trk_g3_7
 (22 15)  (1328 527)  (1328 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1331 527)  (1331 527)  routing T_25_32.sp4_r_v_b_46 <X> T_25_32.lc_trk_g3_6
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g2_1 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 527)  (1339 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_7
 (35 15)  (1341 527)  (1341 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_7


LogicTile_28_32

 (11 14)  (1467 526)  (1467 526)  routing T_28_32.sp4_h_l_43 <X> T_28_32.sp4_v_t_46


LogicTile_3_31

 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_b_0 <X> T_3_31.sp12_h_r_0
 (3 5)  (129 501)  (129 501)  routing T_3_31.sp12_v_b_0 <X> T_3_31.sp12_h_r_0


LogicTile_5_31

 (5 0)  (239 496)  (239 496)  routing T_5_31.sp4_v_b_0 <X> T_5_31.sp4_h_r_0
 (6 1)  (240 497)  (240 497)  routing T_5_31.sp4_v_b_0 <X> T_5_31.sp4_h_r_0
 (2 12)  (236 508)  (236 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_6_31

 (19 1)  (307 497)  (307 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_7_31

 (3 3)  (345 499)  (345 499)  routing T_7_31.sp12_v_b_0 <X> T_7_31.sp12_h_l_23


RAM_Tile_8_31

 (21 0)  (417 496)  (417 496)  routing T_8_31.sp4_h_r_11 <X> T_8_31.lc_trk_g0_3
 (22 0)  (418 496)  (418 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (419 496)  (419 496)  routing T_8_31.sp4_h_r_11 <X> T_8_31.lc_trk_g0_3
 (24 0)  (420 496)  (420 496)  routing T_8_31.sp4_h_r_11 <X> T_8_31.lc_trk_g0_3
 (26 0)  (422 496)  (422 496)  routing T_8_31.lc_trk_g3_7 <X> T_8_31.input0_0
 (7 1)  (403 497)  (403 497)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 497)  (412 497)  routing T_8_31.sp12_h_r_8 <X> T_8_31.lc_trk_g0_0
 (17 1)  (413 497)  (413 497)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (422 497)  (422 497)  routing T_8_31.lc_trk_g3_7 <X> T_8_31.input0_0
 (27 1)  (423 497)  (423 497)  routing T_8_31.lc_trk_g3_7 <X> T_8_31.input0_0
 (28 1)  (424 497)  (424 497)  routing T_8_31.lc_trk_g3_7 <X> T_8_31.input0_0
 (29 1)  (425 497)  (425 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (2 2)  (398 498)  (398 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (15 2)  (411 498)  (411 498)  routing T_8_31.sp4_h_r_5 <X> T_8_31.lc_trk_g0_5
 (16 2)  (412 498)  (412 498)  routing T_8_31.sp4_h_r_5 <X> T_8_31.lc_trk_g0_5
 (17 2)  (413 498)  (413 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (2 3)  (398 499)  (398 499)  routing T_8_31.lc_trk_g0_0 <X> T_8_31.wire_bram/ram/RCLK
 (16 3)  (412 499)  (412 499)  routing T_8_31.sp12_h_r_12 <X> T_8_31.lc_trk_g0_4
 (17 3)  (413 499)  (413 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (414 499)  (414 499)  routing T_8_31.sp4_h_r_5 <X> T_8_31.lc_trk_g0_5
 (27 3)  (423 499)  (423 499)  routing T_8_31.lc_trk_g1_0 <X> T_8_31.input0_1
 (29 3)  (425 499)  (425 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (17 4)  (413 500)  (413 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (418 500)  (418 500)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (419 500)  (419 500)  routing T_8_31.sp12_h_r_11 <X> T_8_31.lc_trk_g1_3
 (17 5)  (413 501)  (413 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (19 5)  (415 501)  (415 501)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_b_9 sp4_v_b_16
 (22 5)  (418 501)  (418 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (423 501)  (423 501)  routing T_8_31.lc_trk_g1_1 <X> T_8_31.input0_2
 (29 5)  (425 501)  (425 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (25 6)  (421 502)  (421 502)  routing T_8_31.sp4_h_l_3 <X> T_8_31.lc_trk_g1_6
 (22 7)  (418 503)  (418 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (419 503)  (419 503)  routing T_8_31.sp4_h_l_3 <X> T_8_31.lc_trk_g1_6
 (24 7)  (420 503)  (420 503)  routing T_8_31.sp4_h_l_3 <X> T_8_31.lc_trk_g1_6
 (28 7)  (424 503)  (424 503)  routing T_8_31.lc_trk_g2_1 <X> T_8_31.input0_3
 (29 7)  (425 503)  (425 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (17 8)  (413 504)  (413 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (422 504)  (422 504)  routing T_8_31.lc_trk_g2_4 <X> T_8_31.input0_4
 (28 8)  (424 504)  (424 504)  routing T_8_31.lc_trk_g2_5 <X> T_8_31.wire_bram/ram/WDATA_11
 (29 8)  (425 504)  (425 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (426 504)  (426 504)  routing T_8_31.lc_trk_g2_5 <X> T_8_31.wire_bram/ram/WDATA_11
 (17 9)  (413 505)  (413 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (424 505)  (424 505)  routing T_8_31.lc_trk_g2_4 <X> T_8_31.input0_4
 (29 9)  (425 505)  (425 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (40 9)  (436 505)  (436 505)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (16 10)  (412 506)  (412 506)  routing T_8_31.sp12_v_t_18 <X> T_8_31.lc_trk_g2_5
 (17 10)  (413 506)  (413 506)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_18 lc_trk_g2_5
 (35 10)  (431 506)  (431 506)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_5
 (9 11)  (405 507)  (405 507)  routing T_8_31.sp4_v_b_7 <X> T_8_31.sp4_v_t_42
 (17 11)  (413 507)  (413 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (414 507)  (414 507)  routing T_8_31.sp12_v_t_18 <X> T_8_31.lc_trk_g2_5
 (26 11)  (422 507)  (422 507)  routing T_8_31.lc_trk_g0_3 <X> T_8_31.input0_5
 (29 11)  (425 507)  (425 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (428 507)  (428 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (430 507)  (430 507)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_5
 (35 11)  (431 507)  (431 507)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_5
 (28 13)  (424 509)  (424 509)  routing T_8_31.lc_trk_g2_0 <X> T_8_31.input0_6
 (29 13)  (425 509)  (425 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (428 509)  (428 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (430 509)  (430 509)  routing T_8_31.lc_trk_g1_3 <X> T_8_31.input2_6
 (35 13)  (431 509)  (431 509)  routing T_8_31.lc_trk_g1_3 <X> T_8_31.input2_6
 (1 14)  (397 510)  (397 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (4 14)  (400 510)  (400 510)  routing T_8_31.sp4_h_r_3 <X> T_8_31.sp4_v_t_44
 (6 14)  (402 510)  (402 510)  routing T_8_31.sp4_h_r_3 <X> T_8_31.sp4_v_t_44
 (22 14)  (418 510)  (418 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (422 510)  (422 510)  routing T_8_31.lc_trk_g0_5 <X> T_8_31.input0_7
 (1 15)  (397 511)  (397 511)  routing T_8_31.lc_trk_g0_4 <X> T_8_31.wire_bram/ram/RE
 (5 15)  (401 511)  (401 511)  routing T_8_31.sp4_h_r_3 <X> T_8_31.sp4_v_t_44
 (12 15)  (408 511)  (408 511)  routing T_8_31.sp4_h_l_46 <X> T_8_31.sp4_v_t_46
 (21 15)  (417 511)  (417 511)  routing T_8_31.sp4_r_v_b_47 <X> T_8_31.lc_trk_g3_7
 (29 15)  (425 511)  (425 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (428 511)  (428 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (430 511)  (430 511)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.input2_7
 (35 15)  (431 511)  (431 511)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.input2_7


LogicTile_9_31

 (19 1)  (457 497)  (457 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (5 3)  (443 499)  (443 499)  routing T_9_31.sp4_h_l_37 <X> T_9_31.sp4_v_t_37
 (19 5)  (457 501)  (457 501)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (11 6)  (449 502)  (449 502)  routing T_9_31.sp4_h_r_11 <X> T_9_31.sp4_v_t_40
 (13 6)  (451 502)  (451 502)  routing T_9_31.sp4_h_r_11 <X> T_9_31.sp4_v_t_40
 (12 7)  (450 503)  (450 503)  routing T_9_31.sp4_h_r_11 <X> T_9_31.sp4_v_t_40


LogicTile_11_31

 (5 6)  (551 502)  (551 502)  routing T_11_31.sp4_h_r_0 <X> T_11_31.sp4_h_l_38
 (4 7)  (550 503)  (550 503)  routing T_11_31.sp4_h_r_0 <X> T_11_31.sp4_h_l_38


LogicTile_12_31

 (19 1)  (619 497)  (619 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (6 7)  (606 503)  (606 503)  routing T_12_31.sp4_h_r_3 <X> T_12_31.sp4_h_l_38
 (13 7)  (613 503)  (613 503)  routing T_12_31.sp4_v_b_0 <X> T_12_31.sp4_h_l_40
 (19 12)  (619 508)  (619 508)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (12 14)  (612 510)  (612 510)  routing T_12_31.sp4_h_r_8 <X> T_12_31.sp4_h_l_46
 (13 15)  (613 511)  (613 511)  routing T_12_31.sp4_h_r_8 <X> T_12_31.sp4_h_l_46


LogicTile_13_31

 (13 15)  (667 511)  (667 511)  routing T_13_31.sp4_v_b_6 <X> T_13_31.sp4_h_l_46


LogicTile_14_31

 (3 3)  (711 499)  (711 499)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_l_23
 (8 12)  (716 508)  (716 508)  routing T_14_31.sp4_v_b_4 <X> T_14_31.sp4_h_r_10
 (9 12)  (717 508)  (717 508)  routing T_14_31.sp4_v_b_4 <X> T_14_31.sp4_h_r_10
 (10 12)  (718 508)  (718 508)  routing T_14_31.sp4_v_b_4 <X> T_14_31.sp4_h_r_10


LogicTile_15_31

 (0 2)  (762 498)  (762 498)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (2 2)  (764 498)  (764 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 498)  (776 498)  routing T_15_31.sp4_v_t_1 <X> T_15_31.lc_trk_g0_4
 (21 2)  (783 498)  (783 498)  routing T_15_31.sp4_h_l_10 <X> T_15_31.lc_trk_g0_7
 (22 2)  (784 498)  (784 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (785 498)  (785 498)  routing T_15_31.sp4_h_l_10 <X> T_15_31.lc_trk_g0_7
 (24 2)  (786 498)  (786 498)  routing T_15_31.sp4_h_l_10 <X> T_15_31.lc_trk_g0_7
 (28 2)  (790 498)  (790 498)  routing T_15_31.lc_trk_g2_6 <X> T_15_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 498)  (791 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 498)  (792 498)  routing T_15_31.lc_trk_g2_6 <X> T_15_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 498)  (794 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 498)  (795 498)  routing T_15_31.lc_trk_g3_1 <X> T_15_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 498)  (796 498)  routing T_15_31.lc_trk_g3_1 <X> T_15_31.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 498)  (797 498)  routing T_15_31.lc_trk_g0_7 <X> T_15_31.input_2_1
 (36 2)  (798 498)  (798 498)  LC_1 Logic Functioning bit
 (38 2)  (800 498)  (800 498)  LC_1 Logic Functioning bit
 (43 2)  (805 498)  (805 498)  LC_1 Logic Functioning bit
 (45 2)  (807 498)  (807 498)  LC_1 Logic Functioning bit
 (51 2)  (813 498)  (813 498)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (762 499)  (762 499)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (14 3)  (776 499)  (776 499)  routing T_15_31.sp4_v_t_1 <X> T_15_31.lc_trk_g0_4
 (16 3)  (778 499)  (778 499)  routing T_15_31.sp4_v_t_1 <X> T_15_31.lc_trk_g0_4
 (17 3)  (779 499)  (779 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (783 499)  (783 499)  routing T_15_31.sp4_h_l_10 <X> T_15_31.lc_trk_g0_7
 (27 3)  (789 499)  (789 499)  routing T_15_31.lc_trk_g3_0 <X> T_15_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 499)  (790 499)  routing T_15_31.lc_trk_g3_0 <X> T_15_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 499)  (791 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 499)  (792 499)  routing T_15_31.lc_trk_g2_6 <X> T_15_31.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 499)  (794 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 499)  (797 499)  routing T_15_31.lc_trk_g0_7 <X> T_15_31.input_2_1
 (36 3)  (798 499)  (798 499)  LC_1 Logic Functioning bit
 (38 3)  (800 499)  (800 499)  LC_1 Logic Functioning bit
 (39 3)  (801 499)  (801 499)  LC_1 Logic Functioning bit
 (41 3)  (803 499)  (803 499)  LC_1 Logic Functioning bit
 (43 3)  (805 499)  (805 499)  LC_1 Logic Functioning bit
 (3 4)  (765 500)  (765 500)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (21 4)  (783 500)  (783 500)  routing T_15_31.wire_logic_cluster/lc_3/out <X> T_15_31.lc_trk_g1_3
 (22 4)  (784 500)  (784 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (27 6)  (789 502)  (789 502)  routing T_15_31.lc_trk_g1_3 <X> T_15_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 502)  (791 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 502)  (793 502)  routing T_15_31.lc_trk_g3_7 <X> T_15_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 502)  (794 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 502)  (795 502)  routing T_15_31.lc_trk_g3_7 <X> T_15_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 502)  (796 502)  routing T_15_31.lc_trk_g3_7 <X> T_15_31.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 502)  (797 502)  routing T_15_31.lc_trk_g0_7 <X> T_15_31.input_2_3
 (36 6)  (798 502)  (798 502)  LC_3 Logic Functioning bit
 (37 6)  (799 502)  (799 502)  LC_3 Logic Functioning bit
 (38 6)  (800 502)  (800 502)  LC_3 Logic Functioning bit
 (39 6)  (801 502)  (801 502)  LC_3 Logic Functioning bit
 (41 6)  (803 502)  (803 502)  LC_3 Logic Functioning bit
 (45 6)  (807 502)  (807 502)  LC_3 Logic Functioning bit
 (46 6)  (808 502)  (808 502)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (814 502)  (814 502)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (789 503)  (789 503)  routing T_15_31.lc_trk_g3_0 <X> T_15_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 503)  (790 503)  routing T_15_31.lc_trk_g3_0 <X> T_15_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 503)  (791 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 503)  (792 503)  routing T_15_31.lc_trk_g1_3 <X> T_15_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 503)  (793 503)  routing T_15_31.lc_trk_g3_7 <X> T_15_31.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 503)  (794 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (797 503)  (797 503)  routing T_15_31.lc_trk_g0_7 <X> T_15_31.input_2_3
 (36 7)  (798 503)  (798 503)  LC_3 Logic Functioning bit
 (37 7)  (799 503)  (799 503)  LC_3 Logic Functioning bit
 (38 7)  (800 503)  (800 503)  LC_3 Logic Functioning bit
 (47 7)  (809 503)  (809 503)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (25 10)  (787 506)  (787 506)  routing T_15_31.sp12_v_b_6 <X> T_15_31.lc_trk_g2_6
 (9 11)  (771 507)  (771 507)  routing T_15_31.sp4_v_b_11 <X> T_15_31.sp4_v_t_42
 (10 11)  (772 507)  (772 507)  routing T_15_31.sp4_v_b_11 <X> T_15_31.sp4_v_t_42
 (22 11)  (784 507)  (784 507)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (786 507)  (786 507)  routing T_15_31.sp12_v_b_6 <X> T_15_31.lc_trk_g2_6
 (25 11)  (787 507)  (787 507)  routing T_15_31.sp12_v_b_6 <X> T_15_31.lc_trk_g2_6
 (17 12)  (779 508)  (779 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 508)  (780 508)  routing T_15_31.wire_logic_cluster/lc_1/out <X> T_15_31.lc_trk_g3_1
 (15 13)  (777 509)  (777 509)  routing T_15_31.sp4_v_t_29 <X> T_15_31.lc_trk_g3_0
 (16 13)  (778 509)  (778 509)  routing T_15_31.sp4_v_t_29 <X> T_15_31.lc_trk_g3_0
 (17 13)  (779 509)  (779 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (1 14)  (763 510)  (763 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 510)  (783 510)  routing T_15_31.sp12_v_b_7 <X> T_15_31.lc_trk_g3_7
 (22 14)  (784 510)  (784 510)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (786 510)  (786 510)  routing T_15_31.sp12_v_b_7 <X> T_15_31.lc_trk_g3_7
 (1 15)  (763 511)  (763 511)  routing T_15_31.lc_trk_g0_4 <X> T_15_31.wire_logic_cluster/lc_7/s_r
 (21 15)  (783 511)  (783 511)  routing T_15_31.sp12_v_b_7 <X> T_15_31.lc_trk_g3_7


LogicTile_16_31

 (3 2)  (819 498)  (819 498)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_h_l_23
 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (12 10)  (828 506)  (828 506)  routing T_16_31.sp4_v_b_8 <X> T_16_31.sp4_h_l_45
 (3 12)  (819 508)  (819 508)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1
 (3 13)  (819 509)  (819 509)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1
 (4 13)  (820 509)  (820 509)  routing T_16_31.sp4_v_t_41 <X> T_16_31.sp4_h_r_9


LogicTile_18_31

 (11 13)  (939 509)  (939 509)  routing T_18_31.sp4_h_l_46 <X> T_18_31.sp4_h_r_11


LogicTile_20_31

 (19 5)  (1055 501)  (1055 501)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (6 13)  (1042 509)  (1042 509)  routing T_20_31.sp4_h_l_44 <X> T_20_31.sp4_h_r_9


LogicTile_21_31

 (10 5)  (1100 501)  (1100 501)  routing T_21_31.sp4_h_r_11 <X> T_21_31.sp4_v_b_4
 (3 12)  (1093 508)  (1093 508)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_r_1
 (3 13)  (1093 509)  (1093 509)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_r_1


LogicTile_22_31

 (8 12)  (1152 508)  (1152 508)  routing T_22_31.sp4_v_b_4 <X> T_22_31.sp4_h_r_10
 (9 12)  (1153 508)  (1153 508)  routing T_22_31.sp4_v_b_4 <X> T_22_31.sp4_h_r_10
 (10 12)  (1154 508)  (1154 508)  routing T_22_31.sp4_v_b_4 <X> T_22_31.sp4_h_r_10
 (11 13)  (1155 509)  (1155 509)  routing T_22_31.sp4_h_l_46 <X> T_22_31.sp4_h_r_11


LogicTile_23_31

 (2 8)  (1200 504)  (1200 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 11)  (1201 507)  (1201 507)  routing T_23_31.sp12_v_b_1 <X> T_23_31.sp12_h_l_22
 (3 12)  (1201 508)  (1201 508)  routing T_23_31.sp12_v_b_1 <X> T_23_31.sp12_h_r_1
 (3 13)  (1201 509)  (1201 509)  routing T_23_31.sp12_v_b_1 <X> T_23_31.sp12_h_r_1


LogicTile_24_31

 (19 1)  (1271 497)  (1271 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (11 5)  (1263 501)  (1263 501)  routing T_24_31.sp4_h_l_44 <X> T_24_31.sp4_h_r_5
 (12 5)  (1264 501)  (1264 501)  routing T_24_31.sp4_h_r_5 <X> T_24_31.sp4_v_b_5
 (13 5)  (1265 501)  (1265 501)  routing T_24_31.sp4_h_l_44 <X> T_24_31.sp4_h_r_5
 (19 12)  (1271 508)  (1271 508)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


RAM_Tile_25_31

 (3 0)  (1309 496)  (1309 496)  routing T_25_31.sp12_h_r_0 <X> T_25_31.sp12_v_b_0
 (14 0)  (1320 496)  (1320 496)  routing T_25_31.sp4_h_r_16 <X> T_25_31.lc_trk_g0_0
 (16 0)  (1322 496)  (1322 496)  routing T_25_31.sp4_v_b_1 <X> T_25_31.lc_trk_g0_1
 (17 0)  (1323 496)  (1323 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 496)  (1324 496)  routing T_25_31.sp4_v_b_1 <X> T_25_31.lc_trk_g0_1
 (22 0)  (1328 496)  (1328 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1329 496)  (1329 496)  routing T_25_31.sp12_h_l_16 <X> T_25_31.lc_trk_g0_3
 (25 0)  (1331 496)  (1331 496)  routing T_25_31.sp4_v_b_2 <X> T_25_31.lc_trk_g0_2
 (3 1)  (1309 497)  (1309 497)  routing T_25_31.sp12_h_r_0 <X> T_25_31.sp12_v_b_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 497)  (1320 497)  routing T_25_31.sp4_h_r_16 <X> T_25_31.lc_trk_g0_0
 (15 1)  (1321 497)  (1321 497)  routing T_25_31.sp4_h_r_16 <X> T_25_31.lc_trk_g0_0
 (16 1)  (1322 497)  (1322 497)  routing T_25_31.sp4_h_r_16 <X> T_25_31.lc_trk_g0_0
 (17 1)  (1323 497)  (1323 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (21 1)  (1327 497)  (1327 497)  routing T_25_31.sp12_h_l_16 <X> T_25_31.lc_trk_g0_3
 (22 1)  (1328 497)  (1328 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1329 497)  (1329 497)  routing T_25_31.sp4_v_b_2 <X> T_25_31.lc_trk_g0_2
 (26 1)  (1332 497)  (1332 497)  routing T_25_31.lc_trk_g0_2 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (16 2)  (1322 498)  (1322 498)  routing T_25_31.sp4_v_b_5 <X> T_25_31.lc_trk_g0_5
 (17 2)  (1323 498)  (1323 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1324 498)  (1324 498)  routing T_25_31.sp4_v_b_5 <X> T_25_31.lc_trk_g0_5
 (21 2)  (1327 498)  (1327 498)  routing T_25_31.sp4_v_b_7 <X> T_25_31.lc_trk_g0_7
 (22 2)  (1328 498)  (1328 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1329 498)  (1329 498)  routing T_25_31.sp4_v_b_7 <X> T_25_31.lc_trk_g0_7
 (26 2)  (1332 498)  (1332 498)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_1
 (2 3)  (1308 499)  (1308 499)  routing T_25_31.lc_trk_g0_0 <X> T_25_31.wire_bram/ram/RCLK
 (26 3)  (1332 499)  (1332 499)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_1
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (16 4)  (1322 500)  (1322 500)  routing T_25_31.sp12_h_r_9 <X> T_25_31.lc_trk_g1_1
 (17 4)  (1323 500)  (1323 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (27 5)  (1333 501)  (1333 501)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.input0_2
 (28 5)  (1334 501)  (1334 501)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (17 6)  (1323 502)  (1323 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (1331 502)  (1331 502)  routing T_25_31.sp4_v_b_6 <X> T_25_31.lc_trk_g1_6
 (26 6)  (1332 502)  (1332 502)  routing T_25_31.lc_trk_g0_5 <X> T_25_31.input0_3
 (18 7)  (1324 503)  (1324 503)  routing T_25_31.sp4_r_v_b_29 <X> T_25_31.lc_trk_g1_5
 (22 7)  (1328 503)  (1328 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1329 503)  (1329 503)  routing T_25_31.sp4_v_b_6 <X> T_25_31.lc_trk_g1_6
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (15 8)  (1321 504)  (1321 504)  routing T_25_31.sp12_v_b_1 <X> T_25_31.lc_trk_g2_1
 (17 8)  (1323 504)  (1323 504)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (1324 504)  (1324 504)  routing T_25_31.sp12_v_b_1 <X> T_25_31.lc_trk_g2_1
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (37 8)  (1343 504)  (1343 504)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (18 9)  (1324 505)  (1324 505)  routing T_25_31.sp12_v_b_1 <X> T_25_31.lc_trk_g2_1
 (27 9)  (1333 505)  (1333 505)  routing T_25_31.lc_trk_g1_1 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (2 10)  (1308 506)  (1308 506)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (26 10)  (1332 506)  (1332 506)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input0_5
 (16 11)  (1322 507)  (1322 507)  routing T_25_31.sp12_v_t_11 <X> T_25_31.lc_trk_g2_4
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_11 lc_trk_g2_4
 (26 11)  (1332 507)  (1332 507)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (1339 507)  (1339 507)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input2_5
 (34 11)  (1340 507)  (1340 507)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input2_5
 (16 12)  (1322 508)  (1322 508)  routing T_25_31.sp12_v_b_9 <X> T_25_31.lc_trk_g3_1
 (17 12)  (1323 508)  (1323 508)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_9 lc_trk_g3_1
 (26 12)  (1332 508)  (1332 508)  routing T_25_31.lc_trk_g3_7 <X> T_25_31.input0_6
 (35 12)  (1341 508)  (1341 508)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input2_6
 (14 13)  (1320 509)  (1320 509)  routing T_25_31.sp4_h_r_24 <X> T_25_31.lc_trk_g3_0
 (15 13)  (1321 509)  (1321 509)  routing T_25_31.sp4_h_r_24 <X> T_25_31.lc_trk_g3_0
 (16 13)  (1322 509)  (1322 509)  routing T_25_31.sp4_h_r_24 <X> T_25_31.lc_trk_g3_0
 (17 13)  (1323 509)  (1323 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (1332 509)  (1332 509)  routing T_25_31.lc_trk_g3_7 <X> T_25_31.input0_6
 (27 13)  (1333 509)  (1333 509)  routing T_25_31.lc_trk_g3_7 <X> T_25_31.input0_6
 (28 13)  (1334 509)  (1334 509)  routing T_25_31.lc_trk_g3_7 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_4 input2_6
 (33 13)  (1339 509)  (1339 509)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input2_6
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (12 14)  (1318 510)  (1318 510)  routing T_25_31.sp4_v_t_40 <X> T_25_31.sp4_h_l_46
 (21 14)  (1327 510)  (1327 510)  routing T_25_31.sp4_h_r_47 <X> T_25_31.lc_trk_g3_7
 (22 14)  (1328 510)  (1328 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (1329 510)  (1329 510)  routing T_25_31.sp4_h_r_47 <X> T_25_31.lc_trk_g3_7
 (24 14)  (1330 510)  (1330 510)  routing T_25_31.sp4_h_r_47 <X> T_25_31.lc_trk_g3_7
 (0 15)  (1306 511)  (1306 511)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.wire_bram/ram/RE
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.wire_bram/ram/RE
 (11 15)  (1317 511)  (1317 511)  routing T_25_31.sp4_v_t_40 <X> T_25_31.sp4_h_l_46
 (13 15)  (1319 511)  (1319 511)  routing T_25_31.sp4_v_t_40 <X> T_25_31.sp4_h_l_46
 (21 15)  (1327 511)  (1327 511)  routing T_25_31.sp4_h_r_47 <X> T_25_31.lc_trk_g3_7
 (26 15)  (1332 511)  (1332 511)  routing T_25_31.lc_trk_g0_3 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 511)  (1339 511)  routing T_25_31.lc_trk_g2_1 <X> T_25_31.input2_7


LogicTile_26_31

 (19 1)  (1367 497)  (1367 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (11 2)  (1359 498)  (1359 498)  routing T_26_31.sp4_h_l_44 <X> T_26_31.sp4_v_t_39
 (8 11)  (1356 507)  (1356 507)  routing T_26_31.sp4_h_r_1 <X> T_26_31.sp4_v_t_42
 (9 11)  (1357 507)  (1357 507)  routing T_26_31.sp4_h_r_1 <X> T_26_31.sp4_v_t_42
 (10 11)  (1358 507)  (1358 507)  routing T_26_31.sp4_h_r_1 <X> T_26_31.sp4_v_t_42
 (9 15)  (1357 511)  (1357 511)  routing T_26_31.sp4_v_b_2 <X> T_26_31.sp4_v_t_47
 (10 15)  (1358 511)  (1358 511)  routing T_26_31.sp4_v_b_2 <X> T_26_31.sp4_v_t_47
 (12 15)  (1360 511)  (1360 511)  routing T_26_31.sp4_h_l_46 <X> T_26_31.sp4_v_t_46


LogicTile_27_31

 (3 4)  (1405 500)  (1405 500)  routing T_27_31.sp12_v_b_0 <X> T_27_31.sp12_h_r_0
 (3 5)  (1405 501)  (1405 501)  routing T_27_31.sp12_v_b_0 <X> T_27_31.sp12_h_r_0
 (19 13)  (1421 509)  (1421 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_31

 (10 3)  (1466 499)  (1466 499)  routing T_28_31.sp4_h_l_45 <X> T_28_31.sp4_v_t_36


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 481)  (13 481)  routing T_0_30.span4_vert_b_0 <X> T_0_30.lc_trk_g0_0
 (5 1)  (12 481)  (12 481)  routing T_0_30.span4_vert_b_0 <X> T_0_30.lc_trk_g0_0
 (7 1)  (10 481)  (10 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (6 6)  (11 486)  (11 486)  routing T_0_30.span4_horz_7 <X> T_0_30.lc_trk_g0_7
 (7 6)  (10 486)  (10 486)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (9 486)  (9 486)  routing T_0_30.span4_horz_7 <X> T_0_30.lc_trk_g0_7
 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_4_30

 (6 10)  (186 490)  (186 490)  routing T_4_30.sp4_v_b_3 <X> T_4_30.sp4_v_t_43
 (10 10)  (190 490)  (190 490)  routing T_4_30.sp4_v_b_2 <X> T_4_30.sp4_h_l_42
 (5 11)  (185 491)  (185 491)  routing T_4_30.sp4_v_b_3 <X> T_4_30.sp4_v_t_43


LogicTile_5_30

 (19 0)  (253 480)  (253 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


RAM_Tile_8_30

 (7 0)  (403 480)  (403 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 481)  (403 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 482)  (403 482)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 482)  (410 482)  routing T_8_30.sp4_v_b_4 <X> T_8_30.lc_trk_g0_4
 (17 2)  (413 482)  (413 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (0 3)  (396 483)  (396 483)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (7 3)  (403 483)  (403 483)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (412 483)  (412 483)  routing T_8_30.sp4_v_b_4 <X> T_8_30.lc_trk_g0_4
 (17 3)  (413 483)  (413 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (414 483)  (414 483)  routing T_8_30.sp4_r_v_b_29 <X> T_8_30.lc_trk_g0_5
 (7 4)  (403 484)  (403 484)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 485)  (403 485)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 486)  (403 486)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 487)  (403 487)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (9 7)  (405 487)  (405 487)  routing T_8_30.sp4_v_b_4 <X> T_8_30.sp4_v_t_41
 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 488)  (426 488)  routing T_8_30.lc_trk_g0_5 <X> T_8_30.wire_bram/ram/WDATA_3
 (41 9)  (437 489)  (437 489)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g0_4 <X> T_8_30.wire_bram/ram/WE


LogicTile_9_30

 (11 6)  (449 486)  (449 486)  routing T_9_30.sp4_v_b_2 <X> T_9_30.sp4_v_t_40
 (12 7)  (450 487)  (450 487)  routing T_9_30.sp4_v_b_2 <X> T_9_30.sp4_v_t_40
 (19 8)  (457 488)  (457 488)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (8 15)  (446 495)  (446 495)  routing T_9_30.sp4_v_b_7 <X> T_9_30.sp4_v_t_47
 (10 15)  (448 495)  (448 495)  routing T_9_30.sp4_v_b_7 <X> T_9_30.sp4_v_t_47


LogicTile_12_30

 (19 0)  (619 480)  (619 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_13_30

 (4 2)  (658 482)  (658 482)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_v_t_37
 (6 2)  (660 482)  (660 482)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_v_t_37


LogicTile_15_30

 (13 6)  (775 486)  (775 486)  routing T_15_30.sp4_v_b_5 <X> T_15_30.sp4_v_t_40
 (3 8)  (765 488)  (765 488)  routing T_15_30.sp12_v_t_22 <X> T_15_30.sp12_v_b_1


LogicTile_16_30

 (11 8)  (827 488)  (827 488)  routing T_16_30.sp4_v_t_37 <X> T_16_30.sp4_v_b_8
 (13 8)  (829 488)  (829 488)  routing T_16_30.sp4_v_t_37 <X> T_16_30.sp4_v_b_8
 (19 8)  (835 488)  (835 488)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_25_30

 (3 0)  (1309 480)  (1309 480)  routing T_25_30.sp12_h_r_0 <X> T_25_30.sp12_v_b_0
 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (3 1)  (1309 481)  (1309 481)  routing T_25_30.sp12_h_r_0 <X> T_25_30.sp12_v_b_0
 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (19 1)  (1325 481)  (1325 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 482)  (1320 482)  routing T_25_30.sp4_v_b_4 <X> T_25_30.lc_trk_g0_4
 (19 2)  (1325 482)  (1325 482)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (0 3)  (1306 483)  (1306 483)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 483)  (1322 483)  routing T_25_30.sp4_v_b_4 <X> T_25_30.lc_trk_g0_4
 (17 3)  (1323 483)  (1323 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (9 7)  (1315 487)  (1315 487)  routing T_25_30.sp4_v_b_4 <X> T_25_30.sp4_v_t_41
 (22 7)  (1328 487)  (1328 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1329 487)  (1329 487)  routing T_25_30.sp4_v_b_22 <X> T_25_30.lc_trk_g1_6
 (24 7)  (1330 487)  (1330 487)  routing T_25_30.sp4_v_b_22 <X> T_25_30.lc_trk_g1_6
 (27 8)  (1333 488)  (1333 488)  routing T_25_30.lc_trk_g1_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 488)  (1336 488)  routing T_25_30.lc_trk_g1_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (37 8)  (1343 488)  (1343 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (1336 489)  (1336 489)  routing T_25_30.lc_trk_g1_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g0_4 <X> T_25_30.wire_bram/ram/WE


LogicTile_28_30

 (4 10)  (1460 490)  (1460 490)  routing T_28_30.sp4_v_b_6 <X> T_28_30.sp4_v_t_43


IO_Tile_0_29

 (11 6)  (6 470)  (6 470)  routing T_0_29.span4_vert_b_2 <X> T_0_29.span4_vert_t_14


LogicTile_4_29

 (19 3)  (199 467)  (199 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (8 15)  (188 479)  (188 479)  routing T_4_29.sp4_v_b_7 <X> T_4_29.sp4_v_t_47
 (10 15)  (190 479)  (190 479)  routing T_4_29.sp4_v_b_7 <X> T_4_29.sp4_v_t_47


RAM_Tile_8_29

 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 465)  (410 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (15 1)  (411 465)  (411 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (16 1)  (412 465)  (412 465)  routing T_8_29.sp4_h_r_0 <X> T_8_29.lc_trk_g0_0
 (17 1)  (413 465)  (413 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 467)  (398 467)  routing T_8_29.lc_trk_g0_0 <X> T_8_29.wire_bram/ram/RCLK
 (14 3)  (410 467)  (410 467)  routing T_8_29.sp4_r_v_b_28 <X> T_8_29.lc_trk_g0_4
 (17 3)  (413 467)  (413 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (16 5)  (412 469)  (412 469)  routing T_8_29.sp12_h_r_8 <X> T_8_29.lc_trk_g1_0
 (17 5)  (413 469)  (413 469)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (27 8)  (423 472)  (423 472)  routing T_8_29.lc_trk_g1_0 <X> T_8_29.wire_bram/ram/WDATA_11
 (29 8)  (425 472)  (425 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (40 9)  (436 473)  (436 473)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (3 14)  (399 478)  (399 478)  routing T_8_29.sp12_v_b_1 <X> T_8_29.sp12_v_t_22
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g0_4 <X> T_8_29.wire_bram/ram/RE


LogicTile_9_29

 (13 2)  (451 466)  (451 466)  routing T_9_29.sp4_v_b_2 <X> T_9_29.sp4_v_t_39
 (13 10)  (451 474)  (451 474)  routing T_9_29.sp4_v_b_8 <X> T_9_29.sp4_v_t_45


LogicTile_12_29

 (4 3)  (604 467)  (604 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.sp4_h_l_37
 (6 3)  (606 467)  (606 467)  routing T_12_29.sp4_h_r_4 <X> T_12_29.sp4_h_l_37


LogicTile_13_29

 (19 4)  (673 468)  (673 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_14_29

 (9 3)  (717 467)  (717 467)  routing T_14_29.sp4_v_b_5 <X> T_14_29.sp4_v_t_36
 (10 3)  (718 467)  (718 467)  routing T_14_29.sp4_v_b_5 <X> T_14_29.sp4_v_t_36
 (9 11)  (717 475)  (717 475)  routing T_14_29.sp4_v_b_7 <X> T_14_29.sp4_v_t_42


LogicTile_15_29

 (3 4)  (765 468)  (765 468)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0
 (3 5)  (765 469)  (765 469)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0


LogicTile_16_29

 (3 3)  (819 467)  (819 467)  routing T_16_29.sp12_v_b_0 <X> T_16_29.sp12_h_l_23
 (9 4)  (825 468)  (825 468)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_r_4
 (9 5)  (825 469)  (825 469)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_v_b_4
 (8 6)  (824 470)  (824 470)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_l_41
 (9 6)  (825 470)  (825 470)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_l_41


LogicTile_17_29

 (3 0)  (877 464)  (877 464)  routing T_17_29.sp12_h_r_0 <X> T_17_29.sp12_v_b_0
 (3 1)  (877 465)  (877 465)  routing T_17_29.sp12_h_r_0 <X> T_17_29.sp12_v_b_0


LogicTile_19_29

 (4 14)  (986 478)  (986 478)  routing T_19_29.sp4_v_b_9 <X> T_19_29.sp4_v_t_44


LogicTile_20_29

 (8 4)  (1044 468)  (1044 468)  routing T_20_29.sp4_h_l_41 <X> T_20_29.sp4_h_r_4
 (4 10)  (1040 474)  (1040 474)  routing T_20_29.sp4_v_b_10 <X> T_20_29.sp4_v_t_43
 (6 10)  (1042 474)  (1042 474)  routing T_20_29.sp4_v_b_10 <X> T_20_29.sp4_v_t_43
 (3 12)  (1039 476)  (1039 476)  routing T_20_29.sp12_v_b_1 <X> T_20_29.sp12_h_r_1
 (3 13)  (1039 477)  (1039 477)  routing T_20_29.sp12_v_b_1 <X> T_20_29.sp12_h_r_1


LogicTile_23_29

 (2 8)  (1200 472)  (1200 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_29

 (8 4)  (1260 468)  (1260 468)  routing T_24_29.sp4_h_l_41 <X> T_24_29.sp4_h_r_4
 (8 5)  (1260 469)  (1260 469)  routing T_24_29.sp4_h_l_41 <X> T_24_29.sp4_v_b_4
 (9 5)  (1261 469)  (1261 469)  routing T_24_29.sp4_h_l_41 <X> T_24_29.sp4_v_b_4


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 467)  (1306 467)  routing T_25_29.lc_trk_g1_1 <X> T_25_29.wire_bram/ram/RCLK
 (2 3)  (1308 467)  (1308 467)  routing T_25_29.lc_trk_g1_1 <X> T_25_29.wire_bram/ram/RCLK
 (15 4)  (1321 468)  (1321 468)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (16 4)  (1322 468)  (1322 468)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (17 4)  (1323 468)  (1323 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 468)  (1324 468)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (18 5)  (1324 469)  (1324 469)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (22 5)  (1328 469)  (1328 469)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_9 lc_trk_g1_2
 (23 5)  (1329 469)  (1329 469)  routing T_25_29.sp12_h_l_9 <X> T_25_29.lc_trk_g1_2
 (17 6)  (1323 470)  (1323 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 8)  (1333 472)  (1333 472)  routing T_25_29.lc_trk_g1_2 <X> T_25_29.wire_bram/ram/WDATA_11
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 473)  (1336 473)  routing T_25_29.lc_trk_g1_2 <X> T_25_29.wire_bram/ram/WDATA_11
 (38 9)  (1344 473)  (1344 473)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 479)  (1306 479)  routing T_25_29.lc_trk_g1_5 <X> T_25_29.wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g1_5 <X> T_25_29.wire_bram/ram/RE


LogicTile_26_29

 (8 0)  (1356 464)  (1356 464)  routing T_26_29.sp4_v_b_7 <X> T_26_29.sp4_h_r_1
 (9 0)  (1357 464)  (1357 464)  routing T_26_29.sp4_v_b_7 <X> T_26_29.sp4_h_r_1
 (10 0)  (1358 464)  (1358 464)  routing T_26_29.sp4_v_b_7 <X> T_26_29.sp4_h_r_1
 (6 2)  (1354 466)  (1354 466)  routing T_26_29.sp4_v_b_9 <X> T_26_29.sp4_v_t_37
 (5 3)  (1353 467)  (1353 467)  routing T_26_29.sp4_v_b_9 <X> T_26_29.sp4_v_t_37
 (9 3)  (1357 467)  (1357 467)  routing T_26_29.sp4_v_b_5 <X> T_26_29.sp4_v_t_36
 (10 3)  (1358 467)  (1358 467)  routing T_26_29.sp4_v_b_5 <X> T_26_29.sp4_v_t_36
 (13 6)  (1361 470)  (1361 470)  routing T_26_29.sp4_v_b_5 <X> T_26_29.sp4_v_t_40
 (5 15)  (1353 479)  (1353 479)  routing T_26_29.sp4_h_l_44 <X> T_26_29.sp4_v_t_44


LogicTile_28_29

 (19 6)  (1475 470)  (1475 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_29

 (8 3)  (1572 467)  (1572 467)  routing T_30_29.sp4_h_l_36 <X> T_30_29.sp4_v_t_36


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 449)  (403 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 451)  (396 451)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (7 3)  (403 451)  (403 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 453)  (403 453)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 455)  (403 455)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 8)  (418 456)  (418 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (424 456)  (424 456)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.wire_bram/ram/WDATA_3
 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 456)  (433 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 457)  (426 457)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.wire_bram/ram/WDATA_3
 (14 10)  (410 458)  (410 458)  routing T_8_28.sp4_v_b_28 <X> T_8_28.lc_trk_g2_4
 (16 11)  (412 459)  (412 459)  routing T_8_28.sp4_v_b_28 <X> T_8_28.lc_trk_g2_4
 (17 11)  (413 459)  (413 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (396 462)  (396 462)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_bram/ram/WE
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (3 14)  (399 462)  (399 462)  routing T_8_28.sp12_h_r_1 <X> T_8_28.sp12_v_t_22
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_bram/ram/WE
 (3 15)  (399 463)  (399 463)  routing T_8_28.sp12_h_r_1 <X> T_8_28.sp12_v_t_22
 (9 15)  (405 463)  (405 463)  routing T_8_28.sp4_v_b_2 <X> T_8_28.sp4_v_t_47
 (10 15)  (406 463)  (406 463)  routing T_8_28.sp4_v_b_2 <X> T_8_28.sp4_v_t_47


LogicTile_9_28

 (19 2)  (457 450)  (457 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (5 12)  (443 460)  (443 460)  routing T_9_28.sp4_v_t_44 <X> T_9_28.sp4_h_r_9


LogicTile_13_28

 (11 5)  (665 453)  (665 453)  routing T_13_28.sp4_h_l_44 <X> T_13_28.sp4_h_r_5
 (13 5)  (667 453)  (667 453)  routing T_13_28.sp4_h_l_44 <X> T_13_28.sp4_h_r_5


LogicTile_14_28

 (3 4)  (711 452)  (711 452)  routing T_14_28.sp12_v_b_0 <X> T_14_28.sp12_h_r_0
 (3 5)  (711 453)  (711 453)  routing T_14_28.sp12_v_b_0 <X> T_14_28.sp12_h_r_0
 (19 7)  (727 455)  (727 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_15_28

 (21 0)  (783 448)  (783 448)  routing T_15_28.sp12_h_r_3 <X> T_15_28.lc_trk_g0_3
 (22 0)  (784 448)  (784 448)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (786 448)  (786 448)  routing T_15_28.sp12_h_r_3 <X> T_15_28.lc_trk_g0_3
 (21 1)  (783 449)  (783 449)  routing T_15_28.sp12_h_r_3 <X> T_15_28.lc_trk_g0_3
 (0 2)  (762 450)  (762 450)  routing T_15_28.glb_netwk_3 <X> T_15_28.wire_logic_cluster/lc_7/clk
 (2 2)  (764 450)  (764 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 451)  (762 451)  routing T_15_28.glb_netwk_3 <X> T_15_28.wire_logic_cluster/lc_7/clk
 (9 3)  (771 451)  (771 451)  routing T_15_28.sp4_v_b_5 <X> T_15_28.sp4_v_t_36
 (10 3)  (772 451)  (772 451)  routing T_15_28.sp4_v_b_5 <X> T_15_28.sp4_v_t_36
 (21 4)  (783 452)  (783 452)  routing T_15_28.wire_logic_cluster/lc_3/out <X> T_15_28.lc_trk_g1_3
 (22 4)  (784 452)  (784 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (16 6)  (778 454)  (778 454)  routing T_15_28.sp4_v_b_5 <X> T_15_28.lc_trk_g1_5
 (17 6)  (779 454)  (779 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (780 454)  (780 454)  routing T_15_28.sp4_v_b_5 <X> T_15_28.lc_trk_g1_5
 (26 6)  (788 454)  (788 454)  routing T_15_28.lc_trk_g2_5 <X> T_15_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 454)  (789 454)  routing T_15_28.lc_trk_g3_7 <X> T_15_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 454)  (790 454)  routing T_15_28.lc_trk_g3_7 <X> T_15_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 454)  (791 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 454)  (792 454)  routing T_15_28.lc_trk_g3_7 <X> T_15_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 454)  (794 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 454)  (796 454)  routing T_15_28.lc_trk_g1_3 <X> T_15_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 454)  (798 454)  LC_3 Logic Functioning bit
 (38 6)  (800 454)  (800 454)  LC_3 Logic Functioning bit
 (43 6)  (805 454)  (805 454)  LC_3 Logic Functioning bit
 (45 6)  (807 454)  (807 454)  LC_3 Logic Functioning bit
 (47 6)  (809 454)  (809 454)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (813 454)  (813 454)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (28 7)  (790 455)  (790 455)  routing T_15_28.lc_trk_g2_5 <X> T_15_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 455)  (791 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 455)  (792 455)  routing T_15_28.lc_trk_g3_7 <X> T_15_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 455)  (793 455)  routing T_15_28.lc_trk_g1_3 <X> T_15_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 455)  (794 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 455)  (797 455)  routing T_15_28.lc_trk_g0_3 <X> T_15_28.input_2_3
 (36 7)  (798 455)  (798 455)  LC_3 Logic Functioning bit
 (38 7)  (800 455)  (800 455)  LC_3 Logic Functioning bit
 (39 7)  (801 455)  (801 455)  LC_3 Logic Functioning bit
 (41 7)  (803 455)  (803 455)  LC_3 Logic Functioning bit
 (43 7)  (805 455)  (805 455)  LC_3 Logic Functioning bit
 (16 10)  (778 458)  (778 458)  routing T_15_28.sp4_v_t_16 <X> T_15_28.lc_trk_g2_5
 (17 10)  (779 458)  (779 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (780 458)  (780 458)  routing T_15_28.sp4_v_t_16 <X> T_15_28.lc_trk_g2_5
 (1 14)  (763 462)  (763 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (22 14)  (784 462)  (784 462)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (785 462)  (785 462)  routing T_15_28.sp12_v_t_12 <X> T_15_28.lc_trk_g3_7
 (0 15)  (762 463)  (762 463)  routing T_15_28.lc_trk_g1_5 <X> T_15_28.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 463)  (763 463)  routing T_15_28.lc_trk_g1_5 <X> T_15_28.wire_logic_cluster/lc_7/s_r


LogicTile_16_28

 (8 5)  (824 453)  (824 453)  routing T_16_28.sp4_v_t_36 <X> T_16_28.sp4_v_b_4
 (10 5)  (826 453)  (826 453)  routing T_16_28.sp4_v_t_36 <X> T_16_28.sp4_v_b_4
 (2 8)  (818 456)  (818 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_28

 (13 4)  (887 452)  (887 452)  routing T_17_28.sp4_h_l_40 <X> T_17_28.sp4_v_b_5
 (12 5)  (886 453)  (886 453)  routing T_17_28.sp4_h_l_40 <X> T_17_28.sp4_v_b_5


LogicTile_19_28

 (4 12)  (986 460)  (986 460)  routing T_19_28.sp4_h_l_44 <X> T_19_28.sp4_v_b_9
 (5 13)  (987 461)  (987 461)  routing T_19_28.sp4_h_l_44 <X> T_19_28.sp4_v_b_9
 (2 14)  (984 462)  (984 462)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_22_28

 (8 15)  (1152 463)  (1152 463)  routing T_22_28.sp4_h_l_47 <X> T_22_28.sp4_v_t_47


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 451)  (1306 451)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 7)  (1328 455)  (1328 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 455)  (1331 455)  routing T_25_28.sp4_r_v_b_30 <X> T_25_28.lc_trk_g1_6
 (27 8)  (1333 456)  (1333 456)  routing T_25_28.lc_trk_g1_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 456)  (1336 456)  routing T_25_28.lc_trk_g1_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (38 8)  (1344 456)  (1344 456)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (30 9)  (1336 457)  (1336 457)  routing T_25_28.lc_trk_g1_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (14 10)  (1320 458)  (1320 458)  routing T_25_28.sp4_v_b_28 <X> T_25_28.lc_trk_g2_4
 (16 11)  (1322 459)  (1322 459)  routing T_25_28.sp4_v_b_28 <X> T_25_28.lc_trk_g2_4
 (17 11)  (1323 459)  (1323 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE


LogicTile_26_28

 (19 7)  (1367 455)  (1367 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 434)  (13 434)  routing T_0_27.span4_vert_b_10 <X> T_0_27.lc_trk_g0_2
 (5 3)  (12 435)  (12 435)  routing T_0_27.span4_vert_b_10 <X> T_0_27.lc_trk_g0_2
 (7 3)  (10 435)  (10 435)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g0_2 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit
 (4 15)  (13 447)  (13 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (5 15)  (12 447)  (12 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (7 15)  (10 447)  (10 447)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


RAM_Tile_8_27

 (17 0)  (413 432)  (413 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (5 1)  (401 433)  (401 433)  routing T_8_27.sp4_h_r_0 <X> T_8_27.sp4_v_b_0
 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 433)  (410 433)  routing T_8_27.sp4_h_r_0 <X> T_8_27.lc_trk_g0_0
 (15 1)  (411 433)  (411 433)  routing T_8_27.sp4_h_r_0 <X> T_8_27.lc_trk_g0_0
 (16 1)  (412 433)  (412 433)  routing T_8_27.sp4_h_r_0 <X> T_8_27.lc_trk_g0_0
 (17 1)  (413 433)  (413 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (414 433)  (414 433)  routing T_8_27.sp4_r_v_b_34 <X> T_8_27.lc_trk_g0_1
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 435)  (398 435)  routing T_8_27.lc_trk_g0_0 <X> T_8_27.wire_bram/ram/RCLK
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (38 8)  (434 440)  (434 440)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (14 10)  (410 442)  (410 442)  routing T_8_27.sp4_h_r_44 <X> T_8_27.lc_trk_g2_4
 (8 11)  (404 443)  (404 443)  routing T_8_27.sp4_h_r_7 <X> T_8_27.sp4_v_t_42
 (9 11)  (405 443)  (405 443)  routing T_8_27.sp4_h_r_7 <X> T_8_27.sp4_v_t_42
 (14 11)  (410 443)  (410 443)  routing T_8_27.sp4_h_r_44 <X> T_8_27.lc_trk_g2_4
 (15 11)  (411 443)  (411 443)  routing T_8_27.sp4_h_r_44 <X> T_8_27.lc_trk_g2_4
 (16 11)  (412 443)  (412 443)  routing T_8_27.sp4_h_r_44 <X> T_8_27.lc_trk_g2_4
 (17 11)  (413 443)  (413 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (396 446)  (396 446)  routing T_8_27.lc_trk_g2_4 <X> T_8_27.wire_bram/ram/RE
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g2_4 <X> T_8_27.wire_bram/ram/RE


LogicTile_9_27

 (4 2)  (442 434)  (442 434)  routing T_9_27.sp4_h_r_6 <X> T_9_27.sp4_v_t_37
 (6 2)  (444 434)  (444 434)  routing T_9_27.sp4_h_r_6 <X> T_9_27.sp4_v_t_37
 (11 2)  (449 434)  (449 434)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_v_t_39
 (5 3)  (443 435)  (443 435)  routing T_9_27.sp4_h_r_6 <X> T_9_27.sp4_v_t_37
 (9 3)  (447 435)  (447 435)  routing T_9_27.sp4_v_b_1 <X> T_9_27.sp4_v_t_36
 (12 3)  (450 435)  (450 435)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_v_t_39
 (2 4)  (440 436)  (440 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (441 436)  (441 436)  routing T_9_27.sp12_v_b_0 <X> T_9_27.sp12_h_r_0
 (3 5)  (441 437)  (441 437)  routing T_9_27.sp12_v_b_0 <X> T_9_27.sp12_h_r_0
 (3 6)  (441 438)  (441 438)  routing T_9_27.sp12_v_b_0 <X> T_9_27.sp12_v_t_23
 (9 7)  (447 439)  (447 439)  routing T_9_27.sp4_v_b_4 <X> T_9_27.sp4_v_t_41
 (4 14)  (442 446)  (442 446)  routing T_9_27.sp4_v_b_9 <X> T_9_27.sp4_v_t_44
 (4 15)  (442 447)  (442 447)  routing T_9_27.sp4_v_b_4 <X> T_9_27.sp4_h_l_44


LogicTile_12_27

 (4 3)  (604 435)  (604 435)  routing T_12_27.sp4_h_r_4 <X> T_12_27.sp4_h_l_37
 (6 3)  (606 435)  (606 435)  routing T_12_27.sp4_h_r_4 <X> T_12_27.sp4_h_l_37
 (3 4)  (603 436)  (603 436)  routing T_12_27.sp12_v_b_0 <X> T_12_27.sp12_h_r_0
 (3 5)  (603 437)  (603 437)  routing T_12_27.sp12_v_b_0 <X> T_12_27.sp12_h_r_0


LogicTile_13_27

 (4 10)  (658 442)  (658 442)  routing T_13_27.sp4_h_r_0 <X> T_13_27.sp4_v_t_43
 (6 10)  (660 442)  (660 442)  routing T_13_27.sp4_h_r_0 <X> T_13_27.sp4_v_t_43
 (4 11)  (658 443)  (658 443)  routing T_13_27.sp4_v_b_1 <X> T_13_27.sp4_h_l_43
 (5 11)  (659 443)  (659 443)  routing T_13_27.sp4_h_r_0 <X> T_13_27.sp4_v_t_43


LogicTile_14_27

 (9 7)  (717 439)  (717 439)  routing T_14_27.sp4_v_b_4 <X> T_14_27.sp4_v_t_41
 (8 12)  (716 444)  (716 444)  routing T_14_27.sp4_v_b_4 <X> T_14_27.sp4_h_r_10
 (9 12)  (717 444)  (717 444)  routing T_14_27.sp4_v_b_4 <X> T_14_27.sp4_h_r_10
 (10 12)  (718 444)  (718 444)  routing T_14_27.sp4_v_b_4 <X> T_14_27.sp4_h_r_10


LogicTile_15_27

 (0 2)  (762 434)  (762 434)  routing T_15_27.glb_netwk_3 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (2 2)  (764 434)  (764 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 435)  (762 435)  routing T_15_27.glb_netwk_3 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (3 3)  (765 435)  (765 435)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_l_23
 (3 4)  (765 436)  (765 436)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (14 6)  (776 438)  (776 438)  routing T_15_27.wire_logic_cluster/lc_4/out <X> T_15_27.lc_trk_g1_4
 (16 6)  (778 438)  (778 438)  routing T_15_27.sp4_v_b_13 <X> T_15_27.lc_trk_g1_5
 (17 6)  (779 438)  (779 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 438)  (780 438)  routing T_15_27.sp4_v_b_13 <X> T_15_27.lc_trk_g1_5
 (21 6)  (783 438)  (783 438)  routing T_15_27.sp4_h_l_10 <X> T_15_27.lc_trk_g1_7
 (22 6)  (784 438)  (784 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 438)  (785 438)  routing T_15_27.sp4_h_l_10 <X> T_15_27.lc_trk_g1_7
 (24 6)  (786 438)  (786 438)  routing T_15_27.sp4_h_l_10 <X> T_15_27.lc_trk_g1_7
 (17 7)  (779 439)  (779 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 439)  (780 439)  routing T_15_27.sp4_v_b_13 <X> T_15_27.lc_trk_g1_5
 (21 7)  (783 439)  (783 439)  routing T_15_27.sp4_h_l_10 <X> T_15_27.lc_trk_g1_7
 (22 8)  (784 440)  (784 440)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (785 440)  (785 440)  routing T_15_27.sp12_v_b_11 <X> T_15_27.lc_trk_g2_3
 (27 8)  (789 440)  (789 440)  routing T_15_27.lc_trk_g1_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 440)  (791 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 440)  (792 440)  routing T_15_27.lc_trk_g1_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 440)  (794 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 440)  (795 440)  routing T_15_27.lc_trk_g2_3 <X> T_15_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 440)  (797 440)  routing T_15_27.lc_trk_g1_7 <X> T_15_27.input_2_4
 (36 8)  (798 440)  (798 440)  LC_4 Logic Functioning bit
 (37 8)  (799 440)  (799 440)  LC_4 Logic Functioning bit
 (38 8)  (800 440)  (800 440)  LC_4 Logic Functioning bit
 (39 8)  (801 440)  (801 440)  LC_4 Logic Functioning bit
 (41 8)  (803 440)  (803 440)  LC_4 Logic Functioning bit
 (45 8)  (807 440)  (807 440)  LC_4 Logic Functioning bit
 (46 8)  (808 440)  (808 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (814 440)  (814 440)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (777 441)  (777 441)  routing T_15_27.sp4_v_t_29 <X> T_15_27.lc_trk_g2_0
 (16 9)  (778 441)  (778 441)  routing T_15_27.sp4_v_t_29 <X> T_15_27.lc_trk_g2_0
 (17 9)  (779 441)  (779 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (790 441)  (790 441)  routing T_15_27.lc_trk_g2_0 <X> T_15_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 441)  (791 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 441)  (793 441)  routing T_15_27.lc_trk_g2_3 <X> T_15_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 441)  (794 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (796 441)  (796 441)  routing T_15_27.lc_trk_g1_7 <X> T_15_27.input_2_4
 (35 9)  (797 441)  (797 441)  routing T_15_27.lc_trk_g1_7 <X> T_15_27.input_2_4
 (36 9)  (798 441)  (798 441)  LC_4 Logic Functioning bit
 (37 9)  (799 441)  (799 441)  LC_4 Logic Functioning bit
 (38 9)  (800 441)  (800 441)  LC_4 Logic Functioning bit
 (1 14)  (763 446)  (763 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (773 446)  (773 446)  routing T_15_27.sp4_v_b_3 <X> T_15_27.sp4_v_t_46
 (13 14)  (775 446)  (775 446)  routing T_15_27.sp4_v_b_3 <X> T_15_27.sp4_v_t_46
 (0 15)  (762 447)  (762 447)  routing T_15_27.lc_trk_g1_5 <X> T_15_27.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 447)  (763 447)  routing T_15_27.lc_trk_g1_5 <X> T_15_27.wire_logic_cluster/lc_7/s_r


LogicTile_16_27

 (3 4)  (819 436)  (819 436)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0
 (3 5)  (819 437)  (819 437)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_r_0
 (9 5)  (825 437)  (825 437)  routing T_16_27.sp4_v_t_41 <X> T_16_27.sp4_v_b_4
 (3 6)  (819 438)  (819 438)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_v_t_23
 (8 6)  (824 438)  (824 438)  routing T_16_27.sp4_v_t_41 <X> T_16_27.sp4_h_l_41
 (9 6)  (825 438)  (825 438)  routing T_16_27.sp4_v_t_41 <X> T_16_27.sp4_h_l_41
 (9 7)  (825 439)  (825 439)  routing T_16_27.sp4_v_b_8 <X> T_16_27.sp4_v_t_41
 (10 7)  (826 439)  (826 439)  routing T_16_27.sp4_v_b_8 <X> T_16_27.sp4_v_t_41


LogicTile_19_27

 (2 12)  (984 444)  (984 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_21_27

 (9 5)  (1099 437)  (1099 437)  routing T_21_27.sp4_v_t_41 <X> T_21_27.sp4_v_b_4


LogicTile_22_27

 (2 4)  (1146 436)  (1146 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (10 7)  (1154 439)  (1154 439)  routing T_22_27.sp4_h_l_46 <X> T_22_27.sp4_v_t_41
 (2 12)  (1146 444)  (1146 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_27

 (2 8)  (1200 440)  (1200 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_27

 (12 4)  (1264 436)  (1264 436)  routing T_24_27.sp4_v_t_40 <X> T_24_27.sp4_h_r_5


RAM_Tile_25_27

 (14 0)  (1320 432)  (1320 432)  routing T_25_27.sp4_h_r_16 <X> T_25_27.lc_trk_g0_0
 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 433)  (1320 433)  routing T_25_27.sp4_h_r_16 <X> T_25_27.lc_trk_g0_0
 (15 1)  (1321 433)  (1321 433)  routing T_25_27.sp4_h_r_16 <X> T_25_27.lc_trk_g0_0
 (16 1)  (1322 433)  (1322 433)  routing T_25_27.sp4_h_r_16 <X> T_25_27.lc_trk_g0_0
 (17 1)  (1323 433)  (1323 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (1308 435)  (1308 435)  routing T_25_27.lc_trk_g0_0 <X> T_25_27.wire_bram/ram/RCLK
 (11 4)  (1317 436)  (1317 436)  routing T_25_27.sp4_h_l_46 <X> T_25_27.sp4_v_b_5
 (13 4)  (1319 436)  (1319 436)  routing T_25_27.sp4_h_l_46 <X> T_25_27.sp4_v_b_5
 (12 5)  (1318 437)  (1318 437)  routing T_25_27.sp4_h_l_46 <X> T_25_27.sp4_v_b_5
 (11 6)  (1317 438)  (1317 438)  routing T_25_27.sp4_v_b_2 <X> T_25_27.sp4_v_t_40
 (17 6)  (1323 438)  (1323 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (12 7)  (1318 439)  (1318 439)  routing T_25_27.sp4_v_b_2 <X> T_25_27.sp4_v_t_40
 (18 7)  (1324 439)  (1324 439)  routing T_25_27.sp4_r_v_b_29 <X> T_25_27.lc_trk_g1_5
 (21 8)  (1327 440)  (1327 440)  routing T_25_27.sp4_v_b_35 <X> T_25_27.lc_trk_g2_3
 (22 8)  (1328 440)  (1328 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 440)  (1329 440)  routing T_25_27.sp4_v_b_35 <X> T_25_27.lc_trk_g2_3
 (28 8)  (1334 440)  (1334 440)  routing T_25_27.lc_trk_g2_3 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (21 9)  (1327 441)  (1327 441)  routing T_25_27.sp4_v_b_35 <X> T_25_27.lc_trk_g2_3
 (30 9)  (1336 441)  (1336 441)  routing T_25_27.lc_trk_g2_3 <X> T_25_27.wire_bram/ram/WDATA_11
 (39 9)  (1345 441)  (1345 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (6 10)  (1312 442)  (1312 442)  routing T_25_27.sp4_v_b_3 <X> T_25_27.sp4_v_t_43
 (5 11)  (1311 443)  (1311 443)  routing T_25_27.sp4_v_b_3 <X> T_25_27.sp4_v_t_43
 (8 11)  (1314 443)  (1314 443)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_v_t_42
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (13 14)  (1319 446)  (1319 446)  routing T_25_27.sp4_v_b_11 <X> T_25_27.sp4_v_t_46
 (0 15)  (1306 447)  (1306 447)  routing T_25_27.lc_trk_g1_5 <X> T_25_27.wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g1_5 <X> T_25_27.wire_bram/ram/RE


LogicTile_26_27

 (11 2)  (1359 434)  (1359 434)  routing T_26_27.sp4_h_l_44 <X> T_26_27.sp4_v_t_39


IO_Tile_0_26

 (11 0)  (6 416)  (6 416)  routing T_0_26.span4_horz_1 <X> T_0_26.span4_vert_t_12
 (12 0)  (5 416)  (5 416)  routing T_0_26.span4_horz_1 <X> T_0_26.span4_vert_t_12


LogicTile_1_26

 (19 13)  (37 429)  (37 429)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_4_26

 (13 2)  (193 418)  (193 418)  routing T_4_26.sp4_v_b_2 <X> T_4_26.sp4_v_t_39


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 417)  (403 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 418)  (410 418)  routing T_8_26.sp4_v_b_4 <X> T_8_26.lc_trk_g0_4
 (0 3)  (396 419)  (396 419)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (7 3)  (403 419)  (403 419)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (412 419)  (412 419)  routing T_8_26.sp4_v_b_4 <X> T_8_26.lc_trk_g0_4
 (17 3)  (413 419)  (413 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (8 7)  (404 423)  (404 423)  routing T_8_26.sp4_v_b_1 <X> T_8_26.sp4_v_t_41
 (10 7)  (406 423)  (406 423)  routing T_8_26.sp4_v_b_1 <X> T_8_26.sp4_v_t_41
 (22 8)  (418 424)  (418 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (424 424)  (424 424)  routing T_8_26.lc_trk_g2_3 <X> T_8_26.wire_bram/ram/WDATA_3
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (40 8)  (436 424)  (436 424)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_25
 (21 9)  (417 425)  (417 425)  routing T_8_26.sp4_r_v_b_35 <X> T_8_26.lc_trk_g2_3
 (30 9)  (426 425)  (426 425)  routing T_8_26.lc_trk_g2_3 <X> T_8_26.wire_bram/ram/WDATA_3
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g0_4 <X> T_8_26.wire_bram/ram/WE


LogicTile_9_26

 (11 2)  (449 418)  (449 418)  routing T_9_26.sp4_v_b_6 <X> T_9_26.sp4_v_t_39
 (13 2)  (451 418)  (451 418)  routing T_9_26.sp4_v_b_6 <X> T_9_26.sp4_v_t_39
 (9 11)  (447 427)  (447 427)  routing T_9_26.sp4_v_b_11 <X> T_9_26.sp4_v_t_42
 (10 11)  (448 427)  (448 427)  routing T_9_26.sp4_v_b_11 <X> T_9_26.sp4_v_t_42
 (5 12)  (443 428)  (443 428)  routing T_9_26.sp4_v_t_44 <X> T_9_26.sp4_h_r_9


LogicTile_13_26

 (19 1)  (673 417)  (673 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 3)  (657 419)  (657 419)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_l_23
 (4 12)  (658 428)  (658 428)  routing T_13_26.sp4_h_l_44 <X> T_13_26.sp4_v_b_9
 (5 13)  (659 429)  (659 429)  routing T_13_26.sp4_h_l_44 <X> T_13_26.sp4_v_b_9


LogicTile_15_26

 (11 6)  (773 422)  (773 422)  routing T_15_26.sp4_v_b_9 <X> T_15_26.sp4_v_t_40
 (13 6)  (775 422)  (775 422)  routing T_15_26.sp4_v_b_9 <X> T_15_26.sp4_v_t_40


LogicTile_16_26

 (9 5)  (825 421)  (825 421)  routing T_16_26.sp4_v_t_45 <X> T_16_26.sp4_v_b_4
 (10 5)  (826 421)  (826 421)  routing T_16_26.sp4_v_t_45 <X> T_16_26.sp4_v_b_4
 (19 8)  (835 424)  (835 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_17_26

 (11 12)  (885 428)  (885 428)  routing T_17_26.sp4_h_r_6 <X> T_17_26.sp4_v_b_11


LogicTile_21_26

 (6 11)  (1096 427)  (1096 427)  routing T_21_26.sp4_h_r_6 <X> T_21_26.sp4_h_l_43


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (19 2)  (1325 418)  (1325 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (0 3)  (1306 419)  (1306 419)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (15 5)  (1321 421)  (1321 421)  routing T_25_26.sp4_v_b_16 <X> T_25_26.lc_trk_g1_0
 (16 5)  (1322 421)  (1322 421)  routing T_25_26.sp4_v_b_16 <X> T_25_26.lc_trk_g1_0
 (17 5)  (1323 421)  (1323 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (17 6)  (1323 422)  (1323 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (8 7)  (1314 423)  (1314 423)  routing T_25_26.sp4_v_b_1 <X> T_25_26.sp4_v_t_41
 (10 7)  (1316 423)  (1316 423)  routing T_25_26.sp4_v_b_1 <X> T_25_26.sp4_v_t_41
 (18 7)  (1324 423)  (1324 423)  routing T_25_26.sp4_r_v_b_29 <X> T_25_26.lc_trk_g1_5
 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g1_0 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 424)  (1345 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (5 10)  (1311 426)  (1311 426)  routing T_25_26.sp4_v_t_37 <X> T_25_26.sp4_h_l_43
 (4 11)  (1310 427)  (1310 427)  routing T_25_26.sp4_v_t_37 <X> T_25_26.sp4_h_l_43
 (6 11)  (1312 427)  (1312 427)  routing T_25_26.sp4_v_t_37 <X> T_25_26.sp4_h_l_43
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (4 10)  (1352 426)  (1352 426)  routing T_26_26.sp4_v_b_6 <X> T_26_26.sp4_v_t_43


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_5 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g1_5 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 406)  (6 406)  routing T_0_25.span4_horz_13 <X> T_0_25.span4_vert_t_14
 (12 6)  (5 406)  (5 406)  routing T_0_25.span4_horz_13 <X> T_0_25.span4_vert_t_14
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_2 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (6 11)  (11 411)  (11 411)  routing T_0_25.span12_horz_10 <X> T_0_25.lc_trk_g1_2
 (7 11)  (10 411)  (10 411)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g1_2 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 412)  (12 412)  routing T_0_25.span4_vert_b_13 <X> T_0_25.lc_trk_g1_5
 (7 12)  (10 412)  (10 412)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 412)  (9 412)  routing T_0_25.span4_vert_b_13 <X> T_0_25.lc_trk_g1_5
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (6 3)  (132 403)  (132 403)  routing T_3_25.sp4_h_r_0 <X> T_3_25.sp4_h_l_37


LogicTile_4_25

 (9 11)  (189 411)  (189 411)  routing T_4_25.sp4_v_b_11 <X> T_4_25.sp4_v_t_42
 (10 11)  (190 411)  (190 411)  routing T_4_25.sp4_v_b_11 <X> T_4_25.sp4_v_t_42


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25

 (6 3)  (348 403)  (348 403)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_h_l_37
 (3 10)  (345 410)  (345 410)  routing T_7_25.sp12_h_r_1 <X> T_7_25.sp12_h_l_22
 (3 11)  (345 411)  (345 411)  routing T_7_25.sp12_h_r_1 <X> T_7_25.sp12_h_l_22


RAM_Tile_8_25

 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (19 1)  (415 401)  (415 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_b_12
 (0 2)  (396 402)  (396 402)  routing T_8_25.lc_trk_g2_0 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 403)  (398 403)  routing T_8_25.lc_trk_g2_0 <X> T_8_25.wire_bram/ram/RCLK
 (14 3)  (410 403)  (410 403)  routing T_8_25.sp4_r_v_b_28 <X> T_8_25.lc_trk_g0_4
 (17 3)  (413 403)  (413 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (13 5)  (409 405)  (409 405)  routing T_8_25.sp4_v_t_37 <X> T_8_25.sp4_h_r_5
 (22 5)  (418 405)  (418 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (14 8)  (410 408)  (410 408)  routing T_8_25.sp4_v_t_13 <X> T_8_25.lc_trk_g2_0
 (27 8)  (423 408)  (423 408)  routing T_8_25.lc_trk_g1_2 <X> T_8_25.wire_bram/ram/WDATA_11
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (16 9)  (412 409)  (412 409)  routing T_8_25.sp4_v_t_13 <X> T_8_25.lc_trk_g2_0
 (17 9)  (413 409)  (413 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (30 9)  (426 409)  (426 409)  routing T_8_25.lc_trk_g1_2 <X> T_8_25.wire_bram/ram/WDATA_11
 (41 9)  (437 409)  (437 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (7 10)  (403 410)  (403 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g0_4 <X> T_8_25.wire_bram/ram/RE


LogicTile_9_25

 (11 10)  (449 410)  (449 410)  routing T_9_25.sp4_h_r_2 <X> T_9_25.sp4_v_t_45
 (13 10)  (451 410)  (451 410)  routing T_9_25.sp4_h_r_2 <X> T_9_25.sp4_v_t_45
 (12 11)  (450 411)  (450 411)  routing T_9_25.sp4_h_r_2 <X> T_9_25.sp4_v_t_45
 (9 15)  (447 415)  (447 415)  routing T_9_25.sp4_v_b_2 <X> T_9_25.sp4_v_t_47
 (10 15)  (448 415)  (448 415)  routing T_9_25.sp4_v_b_2 <X> T_9_25.sp4_v_t_47


LogicTile_10_25

 (19 14)  (511 414)  (511 414)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_11_25

 (5 2)  (551 402)  (551 402)  routing T_11_25.sp4_h_r_9 <X> T_11_25.sp4_h_l_37
 (4 3)  (550 403)  (550 403)  routing T_11_25.sp4_h_r_9 <X> T_11_25.sp4_h_l_37
 (3 12)  (549 412)  (549 412)  routing T_11_25.sp12_v_b_1 <X> T_11_25.sp12_h_r_1
 (3 13)  (549 413)  (549 413)  routing T_11_25.sp12_v_b_1 <X> T_11_25.sp12_h_r_1


LogicTile_12_25

 (11 5)  (611 405)  (611 405)  routing T_12_25.sp4_h_l_40 <X> T_12_25.sp4_h_r_5


LogicTile_13_25

 (14 1)  (668 401)  (668 401)  routing T_13_25.sp12_h_r_16 <X> T_13_25.lc_trk_g0_0
 (16 1)  (670 401)  (670 401)  routing T_13_25.sp12_h_r_16 <X> T_13_25.lc_trk_g0_0
 (17 1)  (671 401)  (671 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (3 4)  (657 404)  (657 404)  routing T_13_25.sp12_v_b_0 <X> T_13_25.sp12_h_r_0
 (14 4)  (668 404)  (668 404)  routing T_13_25.sp4_h_l_5 <X> T_13_25.lc_trk_g1_0
 (3 5)  (657 405)  (657 405)  routing T_13_25.sp12_v_b_0 <X> T_13_25.sp12_h_r_0
 (14 5)  (668 405)  (668 405)  routing T_13_25.sp4_h_l_5 <X> T_13_25.lc_trk_g1_0
 (15 5)  (669 405)  (669 405)  routing T_13_25.sp4_h_l_5 <X> T_13_25.lc_trk_g1_0
 (16 5)  (670 405)  (670 405)  routing T_13_25.sp4_h_l_5 <X> T_13_25.lc_trk_g1_0
 (17 5)  (671 405)  (671 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 8)  (676 408)  (676 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 408)  (677 408)  routing T_13_25.sp4_v_t_30 <X> T_13_25.lc_trk_g2_3
 (24 8)  (678 408)  (678 408)  routing T_13_25.sp4_v_t_30 <X> T_13_25.lc_trk_g2_3
 (27 12)  (681 412)  (681 412)  routing T_13_25.lc_trk_g1_0 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 412)  (683 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 412)  (686 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 412)  (687 412)  routing T_13_25.lc_trk_g2_3 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 412)  (690 412)  LC_6 Logic Functioning bit
 (38 12)  (692 412)  (692 412)  LC_6 Logic Functioning bit
 (41 12)  (695 412)  (695 412)  LC_6 Logic Functioning bit
 (43 12)  (697 412)  (697 412)  LC_6 Logic Functioning bit
 (52 12)  (706 412)  (706 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (29 13)  (683 413)  (683 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 413)  (685 413)  routing T_13_25.lc_trk_g2_3 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 413)  (691 413)  LC_6 Logic Functioning bit
 (39 13)  (693 413)  (693 413)  LC_6 Logic Functioning bit
 (41 13)  (695 413)  (695 413)  LC_6 Logic Functioning bit
 (43 13)  (697 413)  (697 413)  LC_6 Logic Functioning bit


LogicTile_14_25

 (8 0)  (716 400)  (716 400)  routing T_14_25.sp4_v_b_1 <X> T_14_25.sp4_h_r_1
 (9 0)  (717 400)  (717 400)  routing T_14_25.sp4_v_b_1 <X> T_14_25.sp4_h_r_1
 (11 6)  (719 406)  (719 406)  routing T_14_25.sp4_h_r_11 <X> T_14_25.sp4_v_t_40
 (13 6)  (721 406)  (721 406)  routing T_14_25.sp4_h_r_11 <X> T_14_25.sp4_v_t_40
 (12 7)  (720 407)  (720 407)  routing T_14_25.sp4_h_r_11 <X> T_14_25.sp4_v_t_40


LogicTile_15_25

 (0 2)  (762 402)  (762 402)  routing T_15_25.lc_trk_g2_0 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (776 402)  (776 402)  routing T_15_25.sp4_h_l_1 <X> T_15_25.lc_trk_g0_4
 (2 3)  (764 403)  (764 403)  routing T_15_25.lc_trk_g2_0 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (15 3)  (777 403)  (777 403)  routing T_15_25.sp4_h_l_1 <X> T_15_25.lc_trk_g0_4
 (16 3)  (778 403)  (778 403)  routing T_15_25.sp4_h_l_1 <X> T_15_25.lc_trk_g0_4
 (17 3)  (779 403)  (779 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (3 4)  (765 404)  (765 404)  routing T_15_25.sp12_v_b_0 <X> T_15_25.sp12_h_r_0
 (3 5)  (765 405)  (765 405)  routing T_15_25.sp12_v_b_0 <X> T_15_25.sp12_h_r_0
 (31 6)  (793 406)  (793 406)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 406)  (794 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 406)  (795 406)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 406)  (796 406)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 406)  (798 406)  LC_3 Logic Functioning bit
 (37 6)  (799 406)  (799 406)  LC_3 Logic Functioning bit
 (38 6)  (800 406)  (800 406)  LC_3 Logic Functioning bit
 (39 6)  (801 406)  (801 406)  LC_3 Logic Functioning bit
 (45 6)  (807 406)  (807 406)  LC_3 Logic Functioning bit
 (46 6)  (808 406)  (808 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (814 406)  (814 406)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (793 407)  (793 407)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 407)  (798 407)  LC_3 Logic Functioning bit
 (37 7)  (799 407)  (799 407)  LC_3 Logic Functioning bit
 (38 7)  (800 407)  (800 407)  LC_3 Logic Functioning bit
 (39 7)  (801 407)  (801 407)  LC_3 Logic Functioning bit
 (14 9)  (776 409)  (776 409)  routing T_15_25.sp4_r_v_b_32 <X> T_15_25.lc_trk_g2_0
 (17 9)  (779 409)  (779 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (7 10)  (769 410)  (769 410)  Column buffer control bit: LH_colbuf_cntl_3

 (1 14)  (763 414)  (763 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (784 414)  (784 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (1 15)  (763 415)  (763 415)  routing T_15_25.lc_trk_g0_4 <X> T_15_25.wire_logic_cluster/lc_7/s_r
 (6 15)  (768 415)  (768 415)  routing T_15_25.sp4_h_r_9 <X> T_15_25.sp4_h_l_44


LogicTile_16_25

 (4 0)  (820 400)  (820 400)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_0
 (6 0)  (822 400)  (822 400)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_0
 (0 2)  (816 402)  (816 402)  routing T_16_25.lc_trk_g2_0 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (818 403)  (818 403)  routing T_16_25.lc_trk_g2_0 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 404)  (849 404)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 404)  (850 404)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 404)  (852 404)  LC_2 Logic Functioning bit
 (37 4)  (853 404)  (853 404)  LC_2 Logic Functioning bit
 (38 4)  (854 404)  (854 404)  LC_2 Logic Functioning bit
 (39 4)  (855 404)  (855 404)  LC_2 Logic Functioning bit
 (45 4)  (861 404)  (861 404)  LC_2 Logic Functioning bit
 (46 4)  (862 404)  (862 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (9 5)  (825 405)  (825 405)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_4
 (31 5)  (847 405)  (847 405)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 405)  (852 405)  LC_2 Logic Functioning bit
 (37 5)  (853 405)  (853 405)  LC_2 Logic Functioning bit
 (38 5)  (854 405)  (854 405)  LC_2 Logic Functioning bit
 (39 5)  (855 405)  (855 405)  LC_2 Logic Functioning bit
 (14 8)  (830 408)  (830 408)  routing T_16_25.sp4_v_t_21 <X> T_16_25.lc_trk_g2_0
 (14 9)  (830 409)  (830 409)  routing T_16_25.sp4_v_t_21 <X> T_16_25.lc_trk_g2_0
 (16 9)  (832 409)  (832 409)  routing T_16_25.sp4_v_t_21 <X> T_16_25.lc_trk_g2_0
 (17 9)  (833 409)  (833 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (4 13)  (820 413)  (820 413)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_h_r_9
 (22 13)  (838 413)  (838 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (839 413)  (839 413)  routing T_16_25.sp12_v_b_18 <X> T_16_25.lc_trk_g3_2
 (25 13)  (841 413)  (841 413)  routing T_16_25.sp12_v_b_18 <X> T_16_25.lc_trk_g3_2
 (0 14)  (816 414)  (816 414)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 414)  (817 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (832 414)  (832 414)  routing T_16_25.sp4_v_b_37 <X> T_16_25.lc_trk_g3_5
 (17 14)  (833 414)  (833 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (834 414)  (834 414)  routing T_16_25.sp4_v_b_37 <X> T_16_25.lc_trk_g3_5
 (0 15)  (816 415)  (816 415)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 415)  (817 415)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 415)  (834 415)  routing T_16_25.sp4_v_b_37 <X> T_16_25.lc_trk_g3_5


LogicTile_17_25

 (3 2)  (877 402)  (877 402)  routing T_17_25.sp12_h_r_0 <X> T_17_25.sp12_h_l_23
 (3 3)  (877 403)  (877 403)  routing T_17_25.sp12_h_r_0 <X> T_17_25.sp12_h_l_23
 (16 6)  (890 406)  (890 406)  routing T_17_25.sp12_h_r_13 <X> T_17_25.lc_trk_g1_5
 (17 6)  (891 406)  (891 406)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 8)  (896 408)  (896 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (897 408)  (897 408)  routing T_17_25.sp12_v_b_19 <X> T_17_25.lc_trk_g2_3
 (15 9)  (889 409)  (889 409)  routing T_17_25.sp4_v_t_29 <X> T_17_25.lc_trk_g2_0
 (16 9)  (890 409)  (890 409)  routing T_17_25.sp4_v_t_29 <X> T_17_25.lc_trk_g2_0
 (17 9)  (891 409)  (891 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (895 409)  (895 409)  routing T_17_25.sp12_v_b_19 <X> T_17_25.lc_trk_g2_3
 (28 14)  (902 414)  (902 414)  routing T_17_25.lc_trk_g2_0 <X> T_17_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 414)  (903 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 414)  (905 414)  routing T_17_25.lc_trk_g1_5 <X> T_17_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 414)  (906 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 414)  (908 414)  routing T_17_25.lc_trk_g1_5 <X> T_17_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 414)  (910 414)  LC_7 Logic Functioning bit
 (38 14)  (912 414)  (912 414)  LC_7 Logic Functioning bit
 (41 14)  (915 414)  (915 414)  LC_7 Logic Functioning bit
 (43 14)  (917 414)  (917 414)  LC_7 Logic Functioning bit
 (52 14)  (926 414)  (926 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (900 415)  (900 415)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 415)  (902 415)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 415)  (903 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 415)  (911 415)  LC_7 Logic Functioning bit
 (39 15)  (913 415)  (913 415)  LC_7 Logic Functioning bit
 (41 15)  (915 415)  (915 415)  LC_7 Logic Functioning bit
 (43 15)  (917 415)  (917 415)  LC_7 Logic Functioning bit


LogicTile_18_25

 (0 2)  (928 402)  (928 402)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 2)  (930 402)  (930 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 403)  (928 403)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 3)  (930 403)  (930 403)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (14 3)  (942 403)  (942 403)  routing T_18_25.sp4_h_r_4 <X> T_18_25.lc_trk_g0_4
 (15 3)  (943 403)  (943 403)  routing T_18_25.sp4_h_r_4 <X> T_18_25.lc_trk_g0_4
 (16 3)  (944 403)  (944 403)  routing T_18_25.sp4_h_r_4 <X> T_18_25.lc_trk_g0_4
 (17 3)  (945 403)  (945 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (937 404)  (937 404)  routing T_18_25.sp4_h_l_36 <X> T_18_25.sp4_h_r_4
 (10 4)  (938 404)  (938 404)  routing T_18_25.sp4_h_l_36 <X> T_18_25.sp4_h_r_4
 (15 12)  (943 412)  (943 412)  routing T_18_25.sp4_h_r_33 <X> T_18_25.lc_trk_g3_1
 (16 12)  (944 412)  (944 412)  routing T_18_25.sp4_h_r_33 <X> T_18_25.lc_trk_g3_1
 (17 12)  (945 412)  (945 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 412)  (946 412)  routing T_18_25.sp4_h_r_33 <X> T_18_25.lc_trk_g3_1
 (1 14)  (929 414)  (929 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 414)  (943 414)  routing T_18_25.sp12_v_t_2 <X> T_18_25.lc_trk_g3_5
 (17 14)  (945 414)  (945 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (946 414)  (946 414)  routing T_18_25.sp12_v_t_2 <X> T_18_25.lc_trk_g3_5
 (31 14)  (959 414)  (959 414)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 414)  (960 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 414)  (961 414)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 414)  (962 414)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 414)  (964 414)  LC_7 Logic Functioning bit
 (37 14)  (965 414)  (965 414)  LC_7 Logic Functioning bit
 (38 14)  (966 414)  (966 414)  LC_7 Logic Functioning bit
 (39 14)  (967 414)  (967 414)  LC_7 Logic Functioning bit
 (45 14)  (973 414)  (973 414)  LC_7 Logic Functioning bit
 (48 14)  (976 414)  (976 414)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (980 414)  (980 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (929 415)  (929 415)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (18 15)  (946 415)  (946 415)  routing T_18_25.sp12_v_t_2 <X> T_18_25.lc_trk_g3_5
 (36 15)  (964 415)  (964 415)  LC_7 Logic Functioning bit
 (37 15)  (965 415)  (965 415)  LC_7 Logic Functioning bit
 (38 15)  (966 415)  (966 415)  LC_7 Logic Functioning bit
 (39 15)  (967 415)  (967 415)  LC_7 Logic Functioning bit


LogicTile_19_25

 (16 4)  (998 404)  (998 404)  routing T_19_25.sp12_h_l_14 <X> T_19_25.lc_trk_g1_1
 (17 4)  (999 404)  (999 404)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (18 5)  (1000 405)  (1000 405)  routing T_19_25.sp12_h_l_14 <X> T_19_25.lc_trk_g1_1
 (22 10)  (1004 410)  (1004 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1005 410)  (1005 410)  routing T_19_25.sp4_h_r_31 <X> T_19_25.lc_trk_g2_7
 (24 10)  (1006 410)  (1006 410)  routing T_19_25.sp4_h_r_31 <X> T_19_25.lc_trk_g2_7
 (15 11)  (997 411)  (997 411)  routing T_19_25.sp4_v_t_33 <X> T_19_25.lc_trk_g2_4
 (16 11)  (998 411)  (998 411)  routing T_19_25.sp4_v_t_33 <X> T_19_25.lc_trk_g2_4
 (17 11)  (999 411)  (999 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1003 411)  (1003 411)  routing T_19_25.sp4_h_r_31 <X> T_19_25.lc_trk_g2_7
 (26 14)  (1008 414)  (1008 414)  routing T_19_25.lc_trk_g2_7 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 414)  (1010 414)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 414)  (1011 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 414)  (1012 414)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 414)  (1014 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 414)  (1016 414)  routing T_19_25.lc_trk_g1_1 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 414)  (1018 414)  LC_7 Logic Functioning bit
 (38 14)  (1020 414)  (1020 414)  LC_7 Logic Functioning bit
 (41 14)  (1023 414)  (1023 414)  LC_7 Logic Functioning bit
 (43 14)  (1025 414)  (1025 414)  LC_7 Logic Functioning bit
 (52 14)  (1034 414)  (1034 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (987 415)  (987 415)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_t_44
 (26 15)  (1008 415)  (1008 415)  routing T_19_25.lc_trk_g2_7 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 415)  (1010 415)  routing T_19_25.lc_trk_g2_7 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 415)  (1011 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (1019 415)  (1019 415)  LC_7 Logic Functioning bit
 (39 15)  (1021 415)  (1021 415)  LC_7 Logic Functioning bit
 (41 15)  (1023 415)  (1023 415)  LC_7 Logic Functioning bit
 (43 15)  (1025 415)  (1025 415)  LC_7 Logic Functioning bit


LogicTile_20_25

 (9 15)  (1045 415)  (1045 415)  routing T_20_25.sp4_v_b_2 <X> T_20_25.sp4_v_t_47
 (10 15)  (1046 415)  (1046 415)  routing T_20_25.sp4_v_b_2 <X> T_20_25.sp4_v_t_47


LogicTile_21_25

 (8 10)  (1098 410)  (1098 410)  routing T_21_25.sp4_h_r_11 <X> T_21_25.sp4_h_l_42
 (10 10)  (1100 410)  (1100 410)  routing T_21_25.sp4_h_r_11 <X> T_21_25.sp4_h_l_42


LogicTile_22_25

 (3 4)  (1147 404)  (1147 404)  routing T_22_25.sp12_v_b_0 <X> T_22_25.sp12_h_r_0
 (3 5)  (1147 405)  (1147 405)  routing T_22_25.sp12_v_b_0 <X> T_22_25.sp12_h_r_0


LogicTile_23_25

 (2 8)  (1200 408)  (1200 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_25

 (9 4)  (1261 404)  (1261 404)  routing T_24_25.sp4_v_t_41 <X> T_24_25.sp4_h_r_4


RAM_Tile_25_25

 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (19 1)  (1325 401)  (1325 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_b_12
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (21 2)  (1327 402)  (1327 402)  routing T_25_25.sp12_h_r_7 <X> T_25_25.lc_trk_g0_7
 (22 2)  (1328 402)  (1328 402)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_7 lc_trk_g0_7
 (24 2)  (1330 402)  (1330 402)  routing T_25_25.sp12_h_r_7 <X> T_25_25.lc_trk_g0_7
 (0 3)  (1306 403)  (1306 403)  routing T_25_25.lc_trk_g1_1 <X> T_25_25.wire_bram/ram/RCLK
 (2 3)  (1308 403)  (1308 403)  routing T_25_25.lc_trk_g1_1 <X> T_25_25.wire_bram/ram/RCLK
 (21 3)  (1327 403)  (1327 403)  routing T_25_25.sp12_h_r_7 <X> T_25_25.lc_trk_g0_7
 (15 4)  (1321 404)  (1321 404)  routing T_25_25.sp4_h_r_17 <X> T_25_25.lc_trk_g1_1
 (16 4)  (1322 404)  (1322 404)  routing T_25_25.sp4_h_r_17 <X> T_25_25.lc_trk_g1_1
 (17 4)  (1323 404)  (1323 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 404)  (1324 404)  routing T_25_25.sp4_h_r_17 <X> T_25_25.lc_trk_g1_1
 (18 5)  (1324 405)  (1324 405)  routing T_25_25.sp4_h_r_17 <X> T_25_25.lc_trk_g1_1
 (17 6)  (1323 406)  (1323 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (3 7)  (1309 407)  (1309 407)  routing T_25_25.sp12_h_l_23 <X> T_25_25.sp12_v_t_23
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 408)  (1336 408)  routing T_25_25.lc_trk_g0_7 <X> T_25_25.wire_bram/ram/WDATA_11
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g0_7 <X> T_25_25.wire_bram/ram/WDATA_11
 (38 9)  (1344 409)  (1344 409)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (7 10)  (1313 410)  (1313 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (11 14)  (1317 414)  (1317 414)  routing T_25_25.sp4_v_b_3 <X> T_25_25.sp4_v_t_46
 (12 14)  (1318 414)  (1318 414)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_h_l_46
 (13 14)  (1319 414)  (1319 414)  routing T_25_25.sp4_v_b_3 <X> T_25_25.sp4_v_t_46
 (0 15)  (1306 415)  (1306 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (11 15)  (1317 415)  (1317 415)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_h_l_46
 (13 15)  (1319 415)  (1319 415)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_h_l_46


LogicTile_26_25

 (13 6)  (1361 406)  (1361 406)  routing T_26_25.sp4_v_b_5 <X> T_26_25.sp4_v_t_40
 (5 15)  (1353 415)  (1353 415)  routing T_26_25.sp4_h_l_44 <X> T_26_25.sp4_v_t_44


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 2)  (6 386)  (6 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13
 (12 2)  (5 386)  (5 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13
 (11 6)  (6 390)  (6 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14
 (12 6)  (5 390)  (5 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24

 (6 3)  (132 387)  (132 387)  routing T_3_24.sp4_h_r_0 <X> T_3_24.sp4_h_l_37


LogicTile_4_24

 (9 10)  (189 394)  (189 394)  routing T_4_24.sp4_h_r_4 <X> T_4_24.sp4_h_l_42
 (10 10)  (190 394)  (190 394)  routing T_4_24.sp4_h_r_4 <X> T_4_24.sp4_h_l_42
 (19 12)  (199 396)  (199 396)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (407 386)  (407 386)  routing T_8_24.sp4_h_r_8 <X> T_8_24.sp4_v_t_39
 (13 2)  (409 386)  (409 386)  routing T_8_24.sp4_h_r_8 <X> T_8_24.sp4_v_t_39
 (0 3)  (396 387)  (396 387)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (12 3)  (408 387)  (408 387)  routing T_8_24.sp4_h_r_8 <X> T_8_24.sp4_v_t_39
 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (8 6)  (404 390)  (404 390)  routing T_8_24.sp4_h_r_8 <X> T_8_24.sp4_h_l_41
 (10 6)  (406 390)  (406 390)  routing T_8_24.sp4_h_r_8 <X> T_8_24.sp4_h_l_41
 (15 6)  (411 390)  (411 390)  routing T_8_24.sp4_h_l_8 <X> T_8_24.lc_trk_g1_5
 (16 6)  (412 390)  (412 390)  routing T_8_24.sp4_h_l_8 <X> T_8_24.lc_trk_g1_5
 (17 6)  (413 390)  (413 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_l_8 lc_trk_g1_5
 (18 6)  (414 390)  (414 390)  routing T_8_24.sp4_h_l_8 <X> T_8_24.lc_trk_g1_5
 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (18 7)  (414 391)  (414 391)  routing T_8_24.sp4_h_l_8 <X> T_8_24.lc_trk_g1_5
 (27 8)  (423 392)  (423 392)  routing T_8_24.lc_trk_g3_6 <X> T_8_24.wire_bram/ram/WDATA_3
 (28 8)  (424 392)  (424 392)  routing T_8_24.lc_trk_g3_6 <X> T_8_24.wire_bram/ram/WDATA_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (426 392)  (426 392)  routing T_8_24.lc_trk_g3_6 <X> T_8_24.wire_bram/ram/WDATA_3
 (37 8)  (433 392)  (433 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 393)  (426 393)  routing T_8_24.lc_trk_g3_6 <X> T_8_24.wire_bram/ram/WDATA_3
 (7 10)  (403 394)  (403 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (25 14)  (421 398)  (421 398)  routing T_8_24.sp4_h_l_27 <X> T_8_24.lc_trk_g3_6
 (0 15)  (396 399)  (396 399)  routing T_8_24.lc_trk_g1_5 <X> T_8_24.wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g1_5 <X> T_8_24.wire_bram/ram/WE
 (22 15)  (418 399)  (418 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (419 399)  (419 399)  routing T_8_24.sp4_h_l_27 <X> T_8_24.lc_trk_g3_6
 (24 15)  (420 399)  (420 399)  routing T_8_24.sp4_h_l_27 <X> T_8_24.lc_trk_g3_6


LogicTile_9_24

 (8 5)  (446 389)  (446 389)  routing T_9_24.sp4_v_t_36 <X> T_9_24.sp4_v_b_4
 (10 5)  (448 389)  (448 389)  routing T_9_24.sp4_v_t_36 <X> T_9_24.sp4_v_b_4
 (5 6)  (443 390)  (443 390)  routing T_9_24.sp4_v_b_3 <X> T_9_24.sp4_h_l_38
 (7 10)  (445 394)  (445 394)  Column buffer control bit: LH_colbuf_cntl_3

 (11 14)  (449 398)  (449 398)  routing T_9_24.sp4_v_b_3 <X> T_9_24.sp4_v_t_46
 (13 14)  (451 398)  (451 398)  routing T_9_24.sp4_v_b_3 <X> T_9_24.sp4_v_t_46


LogicTile_10_24



LogicTile_11_24

 (11 11)  (557 395)  (557 395)  routing T_11_24.sp4_h_r_8 <X> T_11_24.sp4_h_l_45


LogicTile_12_24

 (11 11)  (611 395)  (611 395)  routing T_12_24.sp4_h_r_8 <X> T_12_24.sp4_h_l_45


LogicTile_13_24

 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (21 2)  (675 386)  (675 386)  routing T_13_24.sp4_v_b_7 <X> T_13_24.lc_trk_g0_7
 (22 2)  (676 386)  (676 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (677 386)  (677 386)  routing T_13_24.sp4_v_b_7 <X> T_13_24.lc_trk_g0_7
 (0 3)  (654 387)  (654 387)  routing T_13_24.lc_trk_g1_1 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 3)  (656 387)  (656 387)  routing T_13_24.lc_trk_g1_1 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (15 4)  (669 388)  (669 388)  routing T_13_24.sp4_h_l_4 <X> T_13_24.lc_trk_g1_1
 (16 4)  (670 388)  (670 388)  routing T_13_24.sp4_h_l_4 <X> T_13_24.lc_trk_g1_1
 (17 4)  (671 388)  (671 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 388)  (672 388)  routing T_13_24.sp4_h_l_4 <X> T_13_24.lc_trk_g1_1
 (31 4)  (685 388)  (685 388)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 388)  (686 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 388)  (690 388)  LC_2 Logic Functioning bit
 (37 4)  (691 388)  (691 388)  LC_2 Logic Functioning bit
 (38 4)  (692 388)  (692 388)  LC_2 Logic Functioning bit
 (39 4)  (693 388)  (693 388)  LC_2 Logic Functioning bit
 (45 4)  (699 388)  (699 388)  LC_2 Logic Functioning bit
 (47 4)  (701 388)  (701 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (705 388)  (705 388)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (706 388)  (706 388)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (18 5)  (672 389)  (672 389)  routing T_13_24.sp4_h_l_4 <X> T_13_24.lc_trk_g1_1
 (31 5)  (685 389)  (685 389)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 389)  (690 389)  LC_2 Logic Functioning bit
 (37 5)  (691 389)  (691 389)  LC_2 Logic Functioning bit
 (38 5)  (692 389)  (692 389)  LC_2 Logic Functioning bit
 (39 5)  (693 389)  (693 389)  LC_2 Logic Functioning bit
 (4 10)  (658 394)  (658 394)  routing T_13_24.sp4_v_b_6 <X> T_13_24.sp4_v_t_43
 (17 11)  (671 395)  (671 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (654 398)  (654 398)  routing T_13_24.lc_trk_g2_4 <X> T_13_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 398)  (655 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 399)  (655 399)  routing T_13_24.lc_trk_g2_4 <X> T_13_24.wire_logic_cluster/lc_7/s_r


LogicTile_14_24



LogicTile_15_24

 (6 2)  (768 386)  (768 386)  routing T_15_24.sp4_v_b_9 <X> T_15_24.sp4_v_t_37
 (17 2)  (779 386)  (779 386)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (5 3)  (767 387)  (767 387)  routing T_15_24.sp4_v_b_9 <X> T_15_24.sp4_v_t_37
 (11 6)  (773 390)  (773 390)  routing T_15_24.sp4_v_b_9 <X> T_15_24.sp4_v_t_40
 (13 6)  (775 390)  (775 390)  routing T_15_24.sp4_v_b_9 <X> T_15_24.sp4_v_t_40
 (26 6)  (788 390)  (788 390)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (36 6)  (798 390)  (798 390)  LC_3 Logic Functioning bit
 (38 6)  (800 390)  (800 390)  LC_3 Logic Functioning bit
 (41 6)  (803 390)  (803 390)  LC_3 Logic Functioning bit
 (43 6)  (805 390)  (805 390)  LC_3 Logic Functioning bit
 (52 6)  (814 390)  (814 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (29 7)  (791 391)  (791 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (799 391)  (799 391)  LC_3 Logic Functioning bit
 (39 7)  (801 391)  (801 391)  LC_3 Logic Functioning bit
 (40 7)  (802 391)  (802 391)  LC_3 Logic Functioning bit
 (42 7)  (804 391)  (804 391)  LC_3 Logic Functioning bit
 (51 7)  (813 391)  (813 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (0 8)  (762 392)  (762 392)  routing T_15_24.glb_netwk_3 <X> T_15_24.glb2local_1
 (1 8)  (763 392)  (763 392)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_3 glb2local_1
 (0 9)  (762 393)  (762 393)  routing T_15_24.glb_netwk_3 <X> T_15_24.glb2local_1
 (3 10)  (765 394)  (765 394)  routing T_15_24.sp12_v_t_22 <X> T_15_24.sp12_h_l_22
 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (774 394)  (774 394)  routing T_15_24.sp4_v_b_8 <X> T_15_24.sp4_h_l_45


LogicTile_16_24

 (4 0)  (820 384)  (820 384)  routing T_16_24.sp4_v_t_41 <X> T_16_24.sp4_v_b_0
 (6 0)  (822 384)  (822 384)  routing T_16_24.sp4_v_t_41 <X> T_16_24.sp4_v_b_0
 (0 2)  (816 386)  (816 386)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (4 2)  (820 386)  (820 386)  routing T_16_24.sp4_v_b_4 <X> T_16_24.sp4_v_t_37
 (6 2)  (822 386)  (822 386)  routing T_16_24.sp4_v_b_4 <X> T_16_24.sp4_v_t_37
 (14 2)  (830 386)  (830 386)  routing T_16_24.sp4_v_b_4 <X> T_16_24.lc_trk_g0_4
 (0 3)  (816 387)  (816 387)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 3)  (818 387)  (818 387)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (16 3)  (832 387)  (832 387)  routing T_16_24.sp4_v_b_4 <X> T_16_24.lc_trk_g0_4
 (17 3)  (833 387)  (833 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (8 6)  (824 390)  (824 390)  routing T_16_24.sp4_v_t_41 <X> T_16_24.sp4_h_l_41
 (9 6)  (825 390)  (825 390)  routing T_16_24.sp4_v_t_41 <X> T_16_24.sp4_h_l_41
 (15 7)  (831 391)  (831 391)  routing T_16_24.sp4_v_t_9 <X> T_16_24.lc_trk_g1_4
 (16 7)  (832 391)  (832 391)  routing T_16_24.sp4_v_t_9 <X> T_16_24.lc_trk_g1_4
 (17 7)  (833 391)  (833 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (2 8)  (818 392)  (818 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (31 8)  (847 392)  (847 392)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 392)  (850 392)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 392)  (852 392)  LC_4 Logic Functioning bit
 (37 8)  (853 392)  (853 392)  LC_4 Logic Functioning bit
 (38 8)  (854 392)  (854 392)  LC_4 Logic Functioning bit
 (39 8)  (855 392)  (855 392)  LC_4 Logic Functioning bit
 (45 8)  (861 392)  (861 392)  LC_4 Logic Functioning bit
 (47 8)  (863 392)  (863 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (36 9)  (852 393)  (852 393)  LC_4 Logic Functioning bit
 (37 9)  (853 393)  (853 393)  LC_4 Logic Functioning bit
 (38 9)  (854 393)  (854 393)  LC_4 Logic Functioning bit
 (39 9)  (855 393)  (855 393)  LC_4 Logic Functioning bit
 (46 9)  (862 393)  (862 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (11 11)  (827 395)  (827 395)  routing T_16_24.sp4_h_r_8 <X> T_16_24.sp4_h_l_45
 (15 12)  (831 396)  (831 396)  routing T_16_24.sp4_v_t_28 <X> T_16_24.lc_trk_g3_1
 (16 12)  (832 396)  (832 396)  routing T_16_24.sp4_v_t_28 <X> T_16_24.lc_trk_g3_1
 (17 12)  (833 396)  (833 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 399)  (817 399)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_7/s_r


LogicTile_17_24



LogicTile_18_24



LogicTile_19_24

 (10 1)  (992 385)  (992 385)  routing T_19_24.sp4_h_r_8 <X> T_19_24.sp4_v_b_1
 (4 4)  (986 388)  (986 388)  routing T_19_24.sp4_h_l_44 <X> T_19_24.sp4_v_b_3
 (6 4)  (988 388)  (988 388)  routing T_19_24.sp4_h_l_44 <X> T_19_24.sp4_v_b_3
 (3 5)  (985 389)  (985 389)  routing T_19_24.sp12_h_l_23 <X> T_19_24.sp12_h_r_0
 (5 5)  (987 389)  (987 389)  routing T_19_24.sp4_h_l_44 <X> T_19_24.sp4_v_b_3


LogicTile_20_24

 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24

 (11 11)  (1209 395)  (1209 395)  routing T_23_24.sp4_h_r_0 <X> T_23_24.sp4_h_l_45
 (13 11)  (1211 395)  (1211 395)  routing T_23_24.sp4_h_r_0 <X> T_23_24.sp4_h_l_45


LogicTile_24_24



RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 387)  (1306 387)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (17 6)  (1323 390)  (1323 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (28 8)  (1334 392)  (1334 392)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 392)  (1336 392)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_3
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_3
 (37 9)  (1343 393)  (1343 393)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (7 10)  (1313 394)  (1313 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (22 10)  (1328 394)  (1328 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1329 394)  (1329 394)  routing T_25_24.sp12_v_b_23 <X> T_25_24.lc_trk_g2_7
 (21 11)  (1327 395)  (1327 395)  routing T_25_24.sp12_v_b_23 <X> T_25_24.lc_trk_g2_7
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 399)  (1306 399)  routing T_25_24.lc_trk_g1_5 <X> T_25_24.wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g1_5 <X> T_25_24.wire_bram/ram/WE


LogicTile_26_24

 (13 6)  (1361 390)  (1361 390)  routing T_26_24.sp4_v_b_5 <X> T_26_24.sp4_v_t_40


LogicTile_27_24



LogicTile_28_24

 (3 7)  (1459 391)  (1459 391)  routing T_28_24.sp12_h_l_23 <X> T_28_24.sp12_v_t_23


LogicTile_29_24



LogicTile_30_24



LogicTile_31_24

 (3 7)  (1621 391)  (1621 391)  routing T_31_24.sp12_h_l_23 <X> T_31_24.sp12_v_t_23


LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_23

 (13 1)  (4 369)  (4 369)  routing T_0_23.span4_horz_1 <X> T_0_23.span4_vert_b_0
 (14 1)  (3 369)  (3 369)  routing T_0_23.span4_horz_1 <X> T_0_23.span4_vert_b_0


LogicTile_1_23

 (19 13)  (37 381)  (37 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_3_23

 (3 8)  (129 376)  (129 376)  routing T_3_23.sp12_h_r_1 <X> T_3_23.sp12_v_b_1
 (3 9)  (129 377)  (129 377)  routing T_3_23.sp12_h_r_1 <X> T_3_23.sp12_v_b_1


RAM_Tile_8_23

 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 369)  (412 369)  routing T_8_23.sp12_h_r_8 <X> T_8_23.lc_trk_g0_0
 (17 1)  (413 369)  (413 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 371)  (398 371)  routing T_8_23.lc_trk_g0_0 <X> T_8_23.wire_bram/ram/RCLK
 (14 3)  (410 371)  (410 371)  routing T_8_23.sp12_h_r_20 <X> T_8_23.lc_trk_g0_4
 (16 3)  (412 371)  (412 371)  routing T_8_23.sp12_h_r_20 <X> T_8_23.lc_trk_g0_4
 (17 3)  (413 371)  (413 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (3 4)  (399 372)  (399 372)  routing T_8_23.sp12_v_t_23 <X> T_8_23.sp12_h_r_0
 (22 5)  (418 373)  (418 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (421 373)  (421 373)  routing T_8_23.sp4_r_v_b_26 <X> T_8_23.lc_trk_g1_2
 (27 8)  (423 376)  (423 376)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.wire_bram/ram/WDATA_11
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (39 8)  (435 376)  (435 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (426 377)  (426 377)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.wire_bram/ram/WDATA_11
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (3 14)  (399 382)  (399 382)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_t_22
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g0_4 <X> T_8_23.wire_bram/ram/RE
 (3 15)  (399 383)  (399 383)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_t_22


LogicTile_9_23

 (8 3)  (446 371)  (446 371)  routing T_9_23.sp4_v_b_10 <X> T_9_23.sp4_v_t_36
 (10 3)  (448 371)  (448 371)  routing T_9_23.sp4_v_b_10 <X> T_9_23.sp4_v_t_36
 (8 7)  (446 375)  (446 375)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_v_t_41
 (10 7)  (448 375)  (448 375)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_v_t_41
 (3 14)  (441 382)  (441 382)  routing T_9_23.sp12_v_b_1 <X> T_9_23.sp12_v_t_22
 (6 14)  (444 382)  (444 382)  routing T_9_23.sp4_v_b_6 <X> T_9_23.sp4_v_t_44
 (13 14)  (451 382)  (451 382)  routing T_9_23.sp4_v_b_11 <X> T_9_23.sp4_v_t_46
 (5 15)  (443 383)  (443 383)  routing T_9_23.sp4_v_b_6 <X> T_9_23.sp4_v_t_44


LogicTile_10_23

 (3 2)  (495 370)  (495 370)  routing T_10_23.sp12_h_r_0 <X> T_10_23.sp12_h_l_23
 (3 3)  (495 371)  (495 371)  routing T_10_23.sp12_h_r_0 <X> T_10_23.sp12_h_l_23


LogicTile_13_23

 (3 3)  (657 371)  (657 371)  routing T_13_23.sp12_v_b_0 <X> T_13_23.sp12_h_l_23
 (11 8)  (665 376)  (665 376)  routing T_13_23.sp4_h_r_3 <X> T_13_23.sp4_v_b_8
 (3 12)  (657 380)  (657 380)  routing T_13_23.sp12_v_b_1 <X> T_13_23.sp12_h_r_1
 (12 12)  (666 380)  (666 380)  routing T_13_23.sp4_v_b_5 <X> T_13_23.sp4_h_r_11
 (3 13)  (657 381)  (657 381)  routing T_13_23.sp12_v_b_1 <X> T_13_23.sp12_h_r_1
 (11 13)  (665 381)  (665 381)  routing T_13_23.sp4_v_b_5 <X> T_13_23.sp4_h_r_11
 (13 13)  (667 381)  (667 381)  routing T_13_23.sp4_v_b_5 <X> T_13_23.sp4_h_r_11


LogicTile_14_23

 (2 4)  (710 372)  (710 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 7)  (716 375)  (716 375)  routing T_14_23.sp4_v_b_1 <X> T_14_23.sp4_v_t_41
 (10 7)  (718 375)  (718 375)  routing T_14_23.sp4_v_b_1 <X> T_14_23.sp4_v_t_41
 (8 8)  (716 376)  (716 376)  routing T_14_23.sp4_v_b_1 <X> T_14_23.sp4_h_r_7
 (9 8)  (717 376)  (717 376)  routing T_14_23.sp4_v_b_1 <X> T_14_23.sp4_h_r_7
 (10 8)  (718 376)  (718 376)  routing T_14_23.sp4_v_b_1 <X> T_14_23.sp4_h_r_7


LogicTile_15_23

 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 371)  (762 371)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (15 3)  (777 371)  (777 371)  routing T_15_23.sp4_v_t_9 <X> T_15_23.lc_trk_g0_4
 (16 3)  (778 371)  (778 371)  routing T_15_23.sp4_v_t_9 <X> T_15_23.lc_trk_g0_4
 (17 3)  (779 371)  (779 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 4)  (783 372)  (783 372)  routing T_15_23.wire_logic_cluster/lc_3/out <X> T_15_23.lc_trk_g1_3
 (22 4)  (784 372)  (784 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 372)  (787 372)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g1_2
 (22 5)  (784 373)  (784 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 373)  (785 373)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g1_2
 (24 5)  (786 373)  (786 373)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g1_2
 (25 5)  (787 373)  (787 373)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g1_2
 (3 6)  (765 374)  (765 374)  routing T_15_23.sp12_v_b_0 <X> T_15_23.sp12_v_t_23
 (26 6)  (788 374)  (788 374)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 374)  (789 374)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 374)  (791 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 374)  (793 374)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 374)  (794 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 374)  (795 374)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 374)  (796 374)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 374)  (798 374)  LC_3 Logic Functioning bit
 (37 6)  (799 374)  (799 374)  LC_3 Logic Functioning bit
 (38 6)  (800 374)  (800 374)  LC_3 Logic Functioning bit
 (39 6)  (801 374)  (801 374)  LC_3 Logic Functioning bit
 (41 6)  (803 374)  (803 374)  LC_3 Logic Functioning bit
 (45 6)  (807 374)  (807 374)  LC_3 Logic Functioning bit
 (47 6)  (809 374)  (809 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (810 374)  (810 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (27 7)  (789 375)  (789 375)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 375)  (790 375)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 375)  (791 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 375)  (792 375)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 375)  (794 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (796 375)  (796 375)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.input_2_3
 (35 7)  (797 375)  (797 375)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.input_2_3
 (36 7)  (798 375)  (798 375)  LC_3 Logic Functioning bit
 (37 7)  (799 375)  (799 375)  LC_3 Logic Functioning bit
 (38 7)  (800 375)  (800 375)  LC_3 Logic Functioning bit
 (3 10)  (765 378)  (765 378)  routing T_15_23.sp12_v_t_22 <X> T_15_23.sp12_h_l_22
 (1 14)  (763 382)  (763 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 382)  (777 382)  routing T_15_23.sp12_v_t_2 <X> T_15_23.lc_trk_g3_5
 (17 14)  (779 382)  (779 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (780 382)  (780 382)  routing T_15_23.sp12_v_t_2 <X> T_15_23.lc_trk_g3_5
 (1 15)  (763 383)  (763 383)  routing T_15_23.lc_trk_g0_4 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (15 15)  (777 383)  (777 383)  routing T_15_23.sp4_v_t_33 <X> T_15_23.lc_trk_g3_4
 (16 15)  (778 383)  (778 383)  routing T_15_23.sp4_v_t_33 <X> T_15_23.lc_trk_g3_4
 (17 15)  (779 383)  (779 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (780 383)  (780 383)  routing T_15_23.sp12_v_t_2 <X> T_15_23.lc_trk_g3_5


LogicTile_16_23

 (3 0)  (819 368)  (819 368)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_v_b_0
 (28 0)  (844 368)  (844 368)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 368)  (847 368)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 368)  (849 368)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 368)  (850 368)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 368)  (852 368)  LC_0 Logic Functioning bit
 (37 0)  (853 368)  (853 368)  LC_0 Logic Functioning bit
 (38 0)  (854 368)  (854 368)  LC_0 Logic Functioning bit
 (39 0)  (855 368)  (855 368)  LC_0 Logic Functioning bit
 (41 0)  (857 368)  (857 368)  LC_0 Logic Functioning bit
 (43 0)  (859 368)  (859 368)  LC_0 Logic Functioning bit
 (26 1)  (842 369)  (842 369)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 369)  (843 369)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 369)  (844 369)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 369)  (846 369)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 369)  (847 369)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 369)  (852 369)  LC_0 Logic Functioning bit
 (38 1)  (854 369)  (854 369)  LC_0 Logic Functioning bit
 (3 2)  (819 370)  (819 370)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_l_23
 (3 4)  (819 372)  (819 372)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_r_0
 (9 5)  (825 373)  (825 373)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_4
 (10 5)  (826 373)  (826 373)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_4
 (21 8)  (837 376)  (837 376)  routing T_16_23.sp4_v_t_14 <X> T_16_23.lc_trk_g2_3
 (22 8)  (838 376)  (838 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 376)  (839 376)  routing T_16_23.sp4_v_t_14 <X> T_16_23.lc_trk_g2_3
 (22 12)  (838 380)  (838 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (22 15)  (838 383)  (838 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 383)  (841 383)  routing T_16_23.sp4_r_v_b_46 <X> T_16_23.lc_trk_g3_6


LogicTile_17_23

 (3 0)  (877 368)  (877 368)  routing T_17_23.sp12_h_r_0 <X> T_17_23.sp12_v_b_0
 (12 0)  (886 368)  (886 368)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_h_r_2
 (3 1)  (877 369)  (877 369)  routing T_17_23.sp12_h_r_0 <X> T_17_23.sp12_v_b_0
 (8 1)  (882 369)  (882 369)  routing T_17_23.sp4_h_l_42 <X> T_17_23.sp4_v_b_1
 (9 1)  (883 369)  (883 369)  routing T_17_23.sp4_h_l_42 <X> T_17_23.sp4_v_b_1
 (10 1)  (884 369)  (884 369)  routing T_17_23.sp4_h_l_42 <X> T_17_23.sp4_v_b_1
 (13 1)  (887 369)  (887 369)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_h_r_2
 (6 7)  (880 375)  (880 375)  routing T_17_23.sp4_h_r_3 <X> T_17_23.sp4_h_l_38
 (11 8)  (885 376)  (885 376)  routing T_17_23.sp4_h_r_3 <X> T_17_23.sp4_v_b_8


LogicTile_18_23

 (25 6)  (953 374)  (953 374)  routing T_18_23.sp4_h_l_11 <X> T_18_23.lc_trk_g1_6
 (28 6)  (956 374)  (956 374)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 374)  (958 374)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 374)  (961 374)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 374)  (963 374)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.input_2_3
 (36 6)  (964 374)  (964 374)  LC_3 Logic Functioning bit
 (38 6)  (966 374)  (966 374)  LC_3 Logic Functioning bit
 (42 6)  (970 374)  (970 374)  LC_3 Logic Functioning bit
 (22 7)  (950 375)  (950 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (951 375)  (951 375)  routing T_18_23.sp4_h_l_11 <X> T_18_23.lc_trk_g1_6
 (24 7)  (952 375)  (952 375)  routing T_18_23.sp4_h_l_11 <X> T_18_23.lc_trk_g1_6
 (25 7)  (953 375)  (953 375)  routing T_18_23.sp4_h_l_11 <X> T_18_23.lc_trk_g1_6
 (28 7)  (956 375)  (956 375)  routing T_18_23.lc_trk_g2_1 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 375)  (960 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (962 375)  (962 375)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.input_2_3
 (35 7)  (963 375)  (963 375)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.input_2_3
 (36 7)  (964 375)  (964 375)  LC_3 Logic Functioning bit
 (37 7)  (965 375)  (965 375)  LC_3 Logic Functioning bit
 (38 7)  (966 375)  (966 375)  LC_3 Logic Functioning bit
 (39 7)  (967 375)  (967 375)  LC_3 Logic Functioning bit
 (43 7)  (971 375)  (971 375)  LC_3 Logic Functioning bit
 (14 8)  (942 376)  (942 376)  routing T_18_23.rgt_op_0 <X> T_18_23.lc_trk_g2_0
 (17 8)  (945 376)  (945 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (15 9)  (943 377)  (943 377)  routing T_18_23.rgt_op_0 <X> T_18_23.lc_trk_g2_0
 (17 9)  (945 377)  (945 377)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (14 11)  (942 379)  (942 379)  routing T_18_23.sp4_r_v_b_36 <X> T_18_23.lc_trk_g2_4
 (17 11)  (945 379)  (945 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (19 15)  (947 383)  (947 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_23

 (27 0)  (1009 368)  (1009 368)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 368)  (1012 368)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 368)  (1015 368)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 368)  (1016 368)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 368)  (1018 368)  LC_0 Logic Functioning bit
 (37 0)  (1019 368)  (1019 368)  LC_0 Logic Functioning bit
 (38 0)  (1020 368)  (1020 368)  LC_0 Logic Functioning bit
 (41 0)  (1023 368)  (1023 368)  LC_0 Logic Functioning bit
 (43 0)  (1025 368)  (1025 368)  LC_0 Logic Functioning bit
 (27 1)  (1009 369)  (1009 369)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 369)  (1010 369)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 369)  (1011 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 369)  (1013 369)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 369)  (1014 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 369)  (1016 369)  routing T_19_23.lc_trk_g1_1 <X> T_19_23.input_2_0
 (36 1)  (1018 369)  (1018 369)  LC_0 Logic Functioning bit
 (39 1)  (1021 369)  (1021 369)  LC_0 Logic Functioning bit
 (40 1)  (1022 369)  (1022 369)  LC_0 Logic Functioning bit
 (16 4)  (998 372)  (998 372)  routing T_19_23.sp4_v_b_9 <X> T_19_23.lc_trk_g1_1
 (17 4)  (999 372)  (999 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1000 372)  (1000 372)  routing T_19_23.sp4_v_b_9 <X> T_19_23.lc_trk_g1_1
 (18 5)  (1000 373)  (1000 373)  routing T_19_23.sp4_v_b_9 <X> T_19_23.lc_trk_g1_1
 (15 7)  (997 375)  (997 375)  routing T_19_23.sp4_v_t_9 <X> T_19_23.lc_trk_g1_4
 (16 7)  (998 375)  (998 375)  routing T_19_23.sp4_v_t_9 <X> T_19_23.lc_trk_g1_4
 (17 7)  (999 375)  (999 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (16 12)  (998 380)  (998 380)  routing T_19_23.sp4_v_b_33 <X> T_19_23.lc_trk_g3_1
 (17 12)  (999 380)  (999 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 380)  (1000 380)  routing T_19_23.sp4_v_b_33 <X> T_19_23.lc_trk_g3_1
 (25 12)  (1007 380)  (1007 380)  routing T_19_23.sp4_h_r_34 <X> T_19_23.lc_trk_g3_2
 (18 13)  (1000 381)  (1000 381)  routing T_19_23.sp4_v_b_33 <X> T_19_23.lc_trk_g3_1
 (22 13)  (1004 381)  (1004 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1005 381)  (1005 381)  routing T_19_23.sp4_h_r_34 <X> T_19_23.lc_trk_g3_2
 (24 13)  (1006 381)  (1006 381)  routing T_19_23.sp4_h_r_34 <X> T_19_23.lc_trk_g3_2


LogicTile_20_23

 (3 15)  (1039 383)  (1039 383)  routing T_20_23.sp12_h_l_22 <X> T_20_23.sp12_v_t_22


LogicTile_21_23

 (10 1)  (1100 369)  (1100 369)  routing T_21_23.sp4_h_r_8 <X> T_21_23.sp4_v_b_1
 (8 12)  (1098 380)  (1098 380)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_h_r_10
 (10 12)  (1100 380)  (1100 380)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_h_r_10
 (8 14)  (1098 382)  (1098 382)  routing T_21_23.sp4_v_t_41 <X> T_21_23.sp4_h_l_47
 (9 14)  (1099 382)  (1099 382)  routing T_21_23.sp4_v_t_41 <X> T_21_23.sp4_h_l_47
 (10 14)  (1100 382)  (1100 382)  routing T_21_23.sp4_v_t_41 <X> T_21_23.sp4_h_l_47
 (11 15)  (1101 383)  (1101 383)  routing T_21_23.sp4_h_r_11 <X> T_21_23.sp4_h_l_46


LogicTile_22_23

 (3 3)  (1147 371)  (1147 371)  routing T_22_23.sp12_v_b_0 <X> T_22_23.sp12_h_l_23
 (2 4)  (1146 372)  (1146 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_23

 (2 8)  (1254 376)  (1254 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_23

 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 369)  (1314 369)  routing T_25_23.sp4_h_l_42 <X> T_25_23.sp4_v_b_1
 (9 1)  (1315 369)  (1315 369)  routing T_25_23.sp4_h_l_42 <X> T_25_23.sp4_v_b_1
 (10 1)  (1316 369)  (1316 369)  routing T_25_23.sp4_h_l_42 <X> T_25_23.sp4_v_b_1
 (0 2)  (1306 370)  (1306 370)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 371)  (1306 371)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/RCLK
 (2 3)  (1308 371)  (1308 371)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/RCLK
 (3 6)  (1309 374)  (1309 374)  routing T_25_23.sp12_v_b_0 <X> T_25_23.sp12_v_t_23
 (6 6)  (1312 374)  (1312 374)  routing T_25_23.sp4_h_l_47 <X> T_25_23.sp4_v_t_38
 (17 6)  (1323 374)  (1323 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1324 375)  (1324 375)  routing T_25_23.sp4_r_v_b_29 <X> T_25_23.lc_trk_g1_5
 (27 8)  (1333 376)  (1333 376)  routing T_25_23.lc_trk_g3_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (28 8)  (1334 376)  (1334 376)  routing T_25_23.lc_trk_g3_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g3_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (30 9)  (1336 377)  (1336 377)  routing T_25_23.lc_trk_g3_6 <X> T_25_23.wire_bram/ram/WDATA_11
 (38 9)  (1344 377)  (1344 377)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (12 10)  (1318 378)  (1318 378)  routing T_25_23.sp4_v_t_45 <X> T_25_23.sp4_h_l_45
 (11 11)  (1317 379)  (1317 379)  routing T_25_23.sp4_v_t_45 <X> T_25_23.sp4_h_l_45
 (15 12)  (1321 380)  (1321 380)  routing T_25_23.sp4_h_r_33 <X> T_25_23.lc_trk_g3_1
 (16 12)  (1322 380)  (1322 380)  routing T_25_23.sp4_h_r_33 <X> T_25_23.lc_trk_g3_1
 (17 12)  (1323 380)  (1323 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 380)  (1324 380)  routing T_25_23.sp4_h_r_33 <X> T_25_23.lc_trk_g3_1
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (11 14)  (1317 382)  (1317 382)  routing T_25_23.sp4_v_b_3 <X> T_25_23.sp4_v_t_46
 (12 14)  (1318 382)  (1318 382)  routing T_25_23.sp4_v_b_11 <X> T_25_23.sp4_h_l_46
 (13 14)  (1319 382)  (1319 382)  routing T_25_23.sp4_v_b_3 <X> T_25_23.sp4_v_t_46
 (0 15)  (1306 383)  (1306 383)  routing T_25_23.lc_trk_g1_5 <X> T_25_23.wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g1_5 <X> T_25_23.wire_bram/ram/RE
 (3 15)  (1309 383)  (1309 383)  routing T_25_23.sp12_h_l_22 <X> T_25_23.sp12_v_t_22
 (22 15)  (1328 383)  (1328 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1329 383)  (1329 383)  routing T_25_23.sp12_v_b_14 <X> T_25_23.lc_trk_g3_6


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (4 4)  (13 356)  (13 356)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g0_4
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g0_4 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (5 5)  (12 357)  (12 357)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g0_4
 (7 5)  (10 357)  (10 357)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit
 (4 15)  (13 367)  (13 367)  routing T_0_22.span12_horz_22 <X> T_0_22.lc_trk_g1_6
 (6 15)  (11 367)  (11 367)  routing T_0_22.span12_horz_22 <X> T_0_22.lc_trk_g1_6
 (7 15)  (10 367)  (10 367)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_22 lc_trk_g1_6


LogicTile_1_22

 (3 10)  (21 362)  (21 362)  routing T_1_22.sp12_h_r_1 <X> T_1_22.sp12_h_l_22
 (3 11)  (21 363)  (21 363)  routing T_1_22.sp12_h_r_1 <X> T_1_22.sp12_h_l_22


LogicTile_4_22

 (13 2)  (193 354)  (193 354)  routing T_4_22.sp4_h_r_2 <X> T_4_22.sp4_v_t_39
 (12 3)  (192 355)  (192 355)  routing T_4_22.sp4_h_r_2 <X> T_4_22.sp4_v_t_39


LogicTile_5_22

 (19 14)  (253 366)  (253 366)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


RAM_Tile_8_22

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (418 352)  (418 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (7 1)  (403 353)  (403 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 355)  (396 355)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (7 3)  (403 355)  (403 355)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (9 7)  (405 359)  (405 359)  routing T_8_22.sp4_v_b_4 <X> T_8_22.sp4_v_t_41
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (37 8)  (433 360)  (433 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 361)  (426 361)  routing T_8_22.lc_trk_g0_3 <X> T_8_22.wire_bram/ram/WDATA_3
 (10 12)  (406 364)  (406 364)  routing T_8_22.sp4_v_t_40 <X> T_8_22.sp4_h_r_10
 (0 14)  (396 366)  (396 366)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 366)  (412 366)  routing T_8_22.sp4_v_b_37 <X> T_8_22.lc_trk_g3_5
 (17 14)  (413 366)  (413 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (414 366)  (414 366)  routing T_8_22.sp4_v_b_37 <X> T_8_22.lc_trk_g3_5
 (0 15)  (396 367)  (396 367)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (18 15)  (414 367)  (414 367)  routing T_8_22.sp4_v_b_37 <X> T_8_22.lc_trk_g3_5


LogicTile_9_22

 (4 10)  (442 362)  (442 362)  routing T_9_22.sp4_v_b_6 <X> T_9_22.sp4_v_t_43
 (11 14)  (449 366)  (449 366)  routing T_9_22.sp4_v_b_3 <X> T_9_22.sp4_v_t_46
 (13 14)  (451 366)  (451 366)  routing T_9_22.sp4_v_b_3 <X> T_9_22.sp4_v_t_46


LogicTile_12_22

 (9 0)  (609 352)  (609 352)  routing T_12_22.sp4_h_l_47 <X> T_12_22.sp4_h_r_1
 (10 0)  (610 352)  (610 352)  routing T_12_22.sp4_h_l_47 <X> T_12_22.sp4_h_r_1
 (3 4)  (603 356)  (603 356)  routing T_12_22.sp12_v_b_0 <X> T_12_22.sp12_h_r_0
 (3 5)  (603 357)  (603 357)  routing T_12_22.sp12_v_b_0 <X> T_12_22.sp12_h_r_0


LogicTile_13_22

 (13 1)  (667 353)  (667 353)  routing T_13_22.sp4_v_t_44 <X> T_13_22.sp4_h_r_2
 (14 2)  (668 354)  (668 354)  routing T_13_22.sp4_h_l_1 <X> T_13_22.lc_trk_g0_4
 (15 3)  (669 355)  (669 355)  routing T_13_22.sp4_h_l_1 <X> T_13_22.lc_trk_g0_4
 (16 3)  (670 355)  (670 355)  routing T_13_22.sp4_h_l_1 <X> T_13_22.lc_trk_g0_4
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 4)  (680 356)  (680 356)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 356)  (682 356)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 356)  (687 356)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 356)  (688 356)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (41 4)  (695 356)  (695 356)  LC_2 Logic Functioning bit
 (43 4)  (697 356)  (697 356)  LC_2 Logic Functioning bit
 (19 5)  (673 357)  (673 357)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 357)  (684 357)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 357)  (685 357)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 357)  (691 357)  LC_2 Logic Functioning bit
 (39 5)  (693 357)  (693 357)  LC_2 Logic Functioning bit
 (41 5)  (695 357)  (695 357)  LC_2 Logic Functioning bit
 (43 5)  (697 357)  (697 357)  LC_2 Logic Functioning bit
 (22 8)  (676 360)  (676 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (677 360)  (677 360)  routing T_13_22.sp12_v_b_11 <X> T_13_22.lc_trk_g2_3
 (3 11)  (657 363)  (657 363)  routing T_13_22.sp12_v_b_1 <X> T_13_22.sp12_h_l_22
 (25 14)  (679 366)  (679 366)  routing T_13_22.sp4_v_b_30 <X> T_13_22.lc_trk_g3_6
 (22 15)  (676 367)  (676 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 367)  (677 367)  routing T_13_22.sp4_v_b_30 <X> T_13_22.lc_trk_g3_6


LogicTile_14_22

 (3 10)  (711 362)  (711 362)  routing T_14_22.sp12_h_r_1 <X> T_14_22.sp12_h_l_22
 (3 11)  (711 363)  (711 363)  routing T_14_22.sp12_h_r_1 <X> T_14_22.sp12_h_l_22
 (3 14)  (711 366)  (711 366)  routing T_14_22.sp12_h_r_1 <X> T_14_22.sp12_v_t_22
 (3 15)  (711 367)  (711 367)  routing T_14_22.sp12_h_r_1 <X> T_14_22.sp12_v_t_22


LogicTile_15_22

 (3 6)  (765 358)  (765 358)  routing T_15_22.sp12_v_b_0 <X> T_15_22.sp12_v_t_23
 (3 14)  (765 366)  (765 366)  routing T_15_22.sp12_v_b_1 <X> T_15_22.sp12_v_t_22
 (6 14)  (768 366)  (768 366)  routing T_15_22.sp4_v_b_6 <X> T_15_22.sp4_v_t_44
 (5 15)  (767 367)  (767 367)  routing T_15_22.sp4_v_b_6 <X> T_15_22.sp4_v_t_44


LogicTile_16_22

 (4 0)  (820 352)  (820 352)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_v_b_0
 (6 0)  (822 352)  (822 352)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_v_b_0
 (16 1)  (832 353)  (832 353)  routing T_16_22.sp12_h_r_8 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (0 2)  (816 354)  (816 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (816 355)  (816 355)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 3)  (818 355)  (818 355)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (22 3)  (838 355)  (838 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 355)  (841 355)  routing T_16_22.sp4_r_v_b_30 <X> T_16_22.lc_trk_g0_6
 (9 4)  (825 356)  (825 356)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_h_r_4
 (17 5)  (833 357)  (833 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (16 8)  (832 360)  (832 360)  routing T_16_22.sp4_v_t_12 <X> T_16_22.lc_trk_g2_1
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 360)  (834 360)  routing T_16_22.sp4_v_t_12 <X> T_16_22.lc_trk_g2_1
 (27 10)  (843 362)  (843 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 362)  (846 362)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 362)  (847 362)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (41 10)  (857 362)  (857 362)  LC_5 Logic Functioning bit
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (28 11)  (844 363)  (844 363)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 363)  (846 363)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 363)  (847 363)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (41 11)  (857 363)  (857 363)  LC_5 Logic Functioning bit
 (43 11)  (859 363)  (859 363)  LC_5 Logic Functioning bit
 (15 12)  (831 364)  (831 364)  routing T_16_22.sp4_v_t_28 <X> T_16_22.lc_trk_g3_1
 (16 12)  (832 364)  (832 364)  routing T_16_22.sp4_v_t_28 <X> T_16_22.lc_trk_g3_1
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (843 364)  (843 364)  routing T_16_22.lc_trk_g1_0 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 364)  (847 364)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 364)  (849 364)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 364)  (850 364)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 364)  (852 364)  LC_6 Logic Functioning bit
 (38 12)  (854 364)  (854 364)  LC_6 Logic Functioning bit
 (42 12)  (858 364)  (858 364)  LC_6 Logic Functioning bit
 (45 12)  (861 364)  (861 364)  LC_6 Logic Functioning bit
 (50 12)  (866 364)  (866 364)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 364)  (867 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (820 365)  (820 365)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_h_r_9
 (29 13)  (845 365)  (845 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 365)  (852 365)  LC_6 Logic Functioning bit
 (37 13)  (853 365)  (853 365)  LC_6 Logic Functioning bit
 (38 13)  (854 365)  (854 365)  LC_6 Logic Functioning bit
 (39 13)  (855 365)  (855 365)  LC_6 Logic Functioning bit
 (43 13)  (859 365)  (859 365)  LC_6 Logic Functioning bit
 (3 14)  (819 366)  (819 366)  routing T_16_22.sp12_v_b_1 <X> T_16_22.sp12_v_t_22
 (14 14)  (830 366)  (830 366)  routing T_16_22.rgt_op_4 <X> T_16_22.lc_trk_g3_4
 (21 14)  (837 366)  (837 366)  routing T_16_22.sp4_h_r_39 <X> T_16_22.lc_trk_g3_7
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 366)  (839 366)  routing T_16_22.sp4_h_r_39 <X> T_16_22.lc_trk_g3_7
 (24 14)  (840 366)  (840 366)  routing T_16_22.sp4_h_r_39 <X> T_16_22.lc_trk_g3_7
 (8 15)  (824 367)  (824 367)  routing T_16_22.sp4_h_r_10 <X> T_16_22.sp4_v_t_47
 (9 15)  (825 367)  (825 367)  routing T_16_22.sp4_h_r_10 <X> T_16_22.sp4_v_t_47
 (15 15)  (831 367)  (831 367)  routing T_16_22.rgt_op_4 <X> T_16_22.lc_trk_g3_4
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_17_22

 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (897 356)  (897 356)  routing T_17_22.sp12_h_r_11 <X> T_17_22.lc_trk_g1_3
 (3 6)  (877 358)  (877 358)  routing T_17_22.sp12_h_r_0 <X> T_17_22.sp12_v_t_23
 (3 7)  (877 359)  (877 359)  routing T_17_22.sp12_h_r_0 <X> T_17_22.sp12_v_t_23
 (22 8)  (896 360)  (896 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (897 360)  (897 360)  routing T_17_22.sp12_v_b_19 <X> T_17_22.lc_trk_g2_3
 (26 8)  (900 360)  (900 360)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 360)  (901 360)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 360)  (902 360)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 360)  (907 360)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (37 8)  (911 360)  (911 360)  LC_4 Logic Functioning bit
 (38 8)  (912 360)  (912 360)  LC_4 Logic Functioning bit
 (41 8)  (915 360)  (915 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (21 9)  (895 361)  (895 361)  routing T_17_22.sp12_v_b_19 <X> T_17_22.lc_trk_g2_3
 (26 9)  (900 361)  (900 361)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 361)  (901 361)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 361)  (902 361)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 361)  (905 361)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 361)  (906 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (908 361)  (908 361)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.input_2_4
 (35 9)  (909 361)  (909 361)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.input_2_4
 (36 9)  (910 361)  (910 361)  LC_4 Logic Functioning bit
 (39 9)  (913 361)  (913 361)  LC_4 Logic Functioning bit
 (40 9)  (914 361)  (914 361)  LC_4 Logic Functioning bit
 (14 13)  (888 365)  (888 365)  routing T_17_22.tnl_op_0 <X> T_17_22.lc_trk_g3_0
 (15 13)  (889 365)  (889 365)  routing T_17_22.tnl_op_0 <X> T_17_22.lc_trk_g3_0
 (17 13)  (891 365)  (891 365)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 14)  (895 366)  (895 366)  routing T_17_22.sp4_v_t_18 <X> T_17_22.lc_trk_g3_7
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 366)  (897 366)  routing T_17_22.sp4_v_t_18 <X> T_17_22.lc_trk_g3_7


LogicTile_18_22

 (15 1)  (943 353)  (943 353)  routing T_18_22.bot_op_0 <X> T_18_22.lc_trk_g0_0
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (928 354)  (928 354)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (26 2)  (954 354)  (954 354)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 354)  (962 354)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 354)  (964 354)  LC_1 Logic Functioning bit
 (38 2)  (966 354)  (966 354)  LC_1 Logic Functioning bit
 (45 2)  (973 354)  (973 354)  LC_1 Logic Functioning bit
 (0 3)  (928 355)  (928 355)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 3)  (930 355)  (930 355)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (27 3)  (955 355)  (955 355)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 355)  (957 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 355)  (959 355)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 355)  (964 355)  LC_1 Logic Functioning bit
 (37 3)  (965 355)  (965 355)  LC_1 Logic Functioning bit
 (38 3)  (966 355)  (966 355)  LC_1 Logic Functioning bit
 (39 3)  (967 355)  (967 355)  LC_1 Logic Functioning bit
 (41 3)  (969 355)  (969 355)  LC_1 Logic Functioning bit
 (43 3)  (971 355)  (971 355)  LC_1 Logic Functioning bit
 (47 3)  (975 355)  (975 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 356)  (952 356)  routing T_18_22.top_op_3 <X> T_18_22.lc_trk_g1_3
 (21 5)  (949 357)  (949 357)  routing T_18_22.top_op_3 <X> T_18_22.lc_trk_g1_3
 (16 7)  (944 359)  (944 359)  routing T_18_22.sp12_h_r_12 <X> T_18_22.lc_trk_g1_4
 (17 7)  (945 359)  (945 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (2 12)  (930 364)  (930 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (943 364)  (943 364)  routing T_18_22.sp4_h_r_33 <X> T_18_22.lc_trk_g3_1
 (16 12)  (944 364)  (944 364)  routing T_18_22.sp4_h_r_33 <X> T_18_22.lc_trk_g3_1
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 364)  (946 364)  routing T_18_22.sp4_h_r_33 <X> T_18_22.lc_trk_g3_1


LogicTile_19_22

 (0 2)  (982 354)  (982 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 354)  (1016 354)  routing T_19_22.lc_trk_g1_1 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 354)  (1018 354)  LC_1 Logic Functioning bit
 (37 2)  (1019 354)  (1019 354)  LC_1 Logic Functioning bit
 (38 2)  (1020 354)  (1020 354)  LC_1 Logic Functioning bit
 (39 2)  (1021 354)  (1021 354)  LC_1 Logic Functioning bit
 (45 2)  (1027 354)  (1027 354)  LC_1 Logic Functioning bit
 (47 2)  (1029 354)  (1029 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (982 355)  (982 355)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 3)  (984 355)  (984 355)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (8 3)  (990 355)  (990 355)  routing T_19_22.sp4_v_b_10 <X> T_19_22.sp4_v_t_36
 (10 3)  (992 355)  (992 355)  routing T_19_22.sp4_v_b_10 <X> T_19_22.sp4_v_t_36
 (14 3)  (996 355)  (996 355)  routing T_19_22.sp4_r_v_b_28 <X> T_19_22.lc_trk_g0_4
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (36 3)  (1018 355)  (1018 355)  LC_1 Logic Functioning bit
 (37 3)  (1019 355)  (1019 355)  LC_1 Logic Functioning bit
 (38 3)  (1020 355)  (1020 355)  LC_1 Logic Functioning bit
 (39 3)  (1021 355)  (1021 355)  LC_1 Logic Functioning bit
 (15 4)  (997 356)  (997 356)  routing T_19_22.bot_op_1 <X> T_19_22.lc_trk_g1_1
 (17 4)  (999 356)  (999 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (15 12)  (997 364)  (997 364)  routing T_19_22.sp4_h_r_41 <X> T_19_22.lc_trk_g3_1
 (16 12)  (998 364)  (998 364)  routing T_19_22.sp4_h_r_41 <X> T_19_22.lc_trk_g3_1
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 364)  (1000 364)  routing T_19_22.sp4_h_r_41 <X> T_19_22.lc_trk_g3_1
 (18 13)  (1000 365)  (1000 365)  routing T_19_22.sp4_h_r_41 <X> T_19_22.lc_trk_g3_1
 (1 14)  (983 366)  (983 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (983 367)  (983 367)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.wire_logic_cluster/lc_7/s_r


LogicTile_21_22

 (13 12)  (1103 364)  (1103 364)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_v_b_11
 (12 13)  (1102 365)  (1102 365)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_v_b_11


RAM_Tile_25_22

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 355)  (1306 355)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (17 6)  (1323 358)  (1323 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (1331 358)  (1331 358)  routing T_25_22.sp4_v_b_14 <X> T_25_22.lc_trk_g1_6
 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (18 7)  (1324 359)  (1324 359)  routing T_25_22.sp4_r_v_b_29 <X> T_25_22.lc_trk_g1_5
 (22 7)  (1328 359)  (1328 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (1329 359)  (1329 359)  routing T_25_22.sp4_v_b_14 <X> T_25_22.lc_trk_g1_6
 (25 7)  (1331 359)  (1331 359)  routing T_25_22.sp4_v_b_14 <X> T_25_22.lc_trk_g1_6
 (27 8)  (1333 360)  (1333 360)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 360)  (1336 360)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (30 9)  (1336 361)  (1336 361)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (38 9)  (1344 361)  (1344 361)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 367)  (1306 367)  routing T_25_22.lc_trk_g1_5 <X> T_25_22.wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g1_5 <X> T_25_22.wire_bram/ram/WE


LogicTile_26_22

 (4 10)  (1352 362)  (1352 362)  routing T_26_22.sp4_v_b_6 <X> T_26_22.sp4_v_t_43
 (3 15)  (1351 367)  (1351 367)  routing T_26_22.sp12_h_l_22 <X> T_26_22.sp12_v_t_22


IO_Tile_0_21

 (4 0)  (13 336)  (13 336)  routing T_0_21.span4_vert_b_8 <X> T_0_21.lc_trk_g0_0
 (11 0)  (6 336)  (6 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (12 0)  (5 336)  (5 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 337)  (12 337)  routing T_0_21.span4_vert_b_8 <X> T_0_21.lc_trk_g0_0
 (7 1)  (10 337)  (10 337)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (16 4)  (1 340)  (1 340)  IOB_0 IO Functioning bit
 (13 5)  (4 341)  (4 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (4 10)  (13 346)  (13 346)  routing T_0_21.span4_horz_10 <X> T_0_21.lc_trk_g1_2
 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_2 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (4 11)  (13 347)  (13 347)  routing T_0_21.span4_horz_10 <X> T_0_21.lc_trk_g1_2
 (6 11)  (11 347)  (11 347)  routing T_0_21.span4_horz_10 <X> T_0_21.lc_trk_g1_2
 (7 11)  (10 347)  (10 347)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (12 11)  (5 347)  (5 347)  routing T_0_21.lc_trk_g1_2 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (16 14)  (1 350)  (1 350)  IOB_1 IO Functioning bit


LogicTile_4_21

 (8 2)  (188 338)  (188 338)  routing T_4_21.sp4_h_r_5 <X> T_4_21.sp4_h_l_36
 (10 2)  (190 338)  (190 338)  routing T_4_21.sp4_h_r_5 <X> T_4_21.sp4_h_l_36
 (8 14)  (188 350)  (188 350)  routing T_4_21.sp4_h_r_10 <X> T_4_21.sp4_h_l_47
 (11 14)  (191 350)  (191 350)  routing T_4_21.sp4_h_r_5 <X> T_4_21.sp4_v_t_46
 (13 14)  (193 350)  (193 350)  routing T_4_21.sp4_h_r_5 <X> T_4_21.sp4_v_t_46
 (12 15)  (192 351)  (192 351)  routing T_4_21.sp4_h_r_5 <X> T_4_21.sp4_v_t_46


RAM_Tile_8_21

 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 337)  (410 337)  routing T_8_21.sp4_h_r_0 <X> T_8_21.lc_trk_g0_0
 (15 1)  (411 337)  (411 337)  routing T_8_21.sp4_h_r_0 <X> T_8_21.lc_trk_g0_0
 (16 1)  (412 337)  (412 337)  routing T_8_21.sp4_h_r_0 <X> T_8_21.lc_trk_g0_0
 (17 1)  (413 337)  (413 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (4 2)  (400 338)  (400 338)  routing T_8_21.sp4_v_b_0 <X> T_8_21.sp4_v_t_37
 (2 3)  (398 339)  (398 339)  routing T_8_21.lc_trk_g0_0 <X> T_8_21.wire_bram/ram/RCLK
 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_t_23 <X> T_8_21.sp12_h_r_0
 (11 7)  (407 343)  (407 343)  routing T_8_21.sp4_h_r_9 <X> T_8_21.sp4_h_l_40
 (13 7)  (409 343)  (409 343)  routing T_8_21.sp4_h_r_9 <X> T_8_21.sp4_h_l_40
 (22 7)  (418 343)  (418 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (8 8)  (404 344)  (404 344)  routing T_8_21.sp4_v_b_1 <X> T_8_21.sp4_h_r_7
 (9 8)  (405 344)  (405 344)  routing T_8_21.sp4_v_b_1 <X> T_8_21.sp4_h_r_7
 (10 8)  (406 344)  (406 344)  routing T_8_21.sp4_v_b_1 <X> T_8_21.sp4_h_r_7
 (27 8)  (423 344)  (423 344)  routing T_8_21.lc_trk_g1_6 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 344)  (426 344)  routing T_8_21.lc_trk_g1_6 <X> T_8_21.wire_bram/ram/WDATA_11
 (30 9)  (426 345)  (426 345)  routing T_8_21.lc_trk_g1_6 <X> T_8_21.wire_bram/ram/WDATA_11
 (41 9)  (437 345)  (437 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (14 11)  (410 347)  (410 347)  routing T_8_21.sp4_h_r_28 <X> T_8_21.lc_trk_g2_4
 (15 11)  (411 347)  (411 347)  routing T_8_21.sp4_h_r_28 <X> T_8_21.lc_trk_g2_4
 (16 11)  (412 347)  (412 347)  routing T_8_21.sp4_h_r_28 <X> T_8_21.lc_trk_g2_4
 (17 11)  (413 347)  (413 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_28 lc_trk_g2_4
 (0 14)  (396 350)  (396 350)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_bram/ram/RE
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (8 14)  (404 350)  (404 350)  routing T_8_21.sp4_h_r_2 <X> T_8_21.sp4_h_l_47
 (10 14)  (406 350)  (406 350)  routing T_8_21.sp4_h_r_2 <X> T_8_21.sp4_h_l_47
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_bram/ram/RE


LogicTile_9_21

 (11 2)  (449 338)  (449 338)  routing T_9_21.sp4_v_b_6 <X> T_9_21.sp4_v_t_39
 (13 2)  (451 338)  (451 338)  routing T_9_21.sp4_v_b_6 <X> T_9_21.sp4_v_t_39
 (11 4)  (449 340)  (449 340)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_v_b_5
 (13 4)  (451 340)  (451 340)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_v_b_5
 (14 10)  (452 346)  (452 346)  routing T_9_21.sp4_v_t_17 <X> T_9_21.lc_trk_g2_4
 (27 10)  (465 346)  (465 346)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 346)  (466 346)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 346)  (469 346)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 346)  (471 346)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (37 10)  (475 346)  (475 346)  LC_5 Logic Functioning bit
 (38 10)  (476 346)  (476 346)  LC_5 Logic Functioning bit
 (39 10)  (477 346)  (477 346)  LC_5 Logic Functioning bit
 (41 10)  (479 346)  (479 346)  LC_5 Logic Functioning bit
 (43 10)  (481 346)  (481 346)  LC_5 Logic Functioning bit
 (47 10)  (485 346)  (485 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (16 11)  (454 347)  (454 347)  routing T_9_21.sp4_v_t_17 <X> T_9_21.lc_trk_g2_4
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 11)  (464 347)  (464 347)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 347)  (465 347)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 347)  (466 347)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 347)  (474 347)  LC_5 Logic Functioning bit
 (38 11)  (476 347)  (476 347)  LC_5 Logic Functioning bit
 (15 12)  (453 348)  (453 348)  routing T_9_21.sp4_v_t_28 <X> T_9_21.lc_trk_g3_1
 (16 12)  (454 348)  (454 348)  routing T_9_21.sp4_v_t_28 <X> T_9_21.lc_trk_g3_1
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 13)  (460 349)  (460 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (461 349)  (461 349)  routing T_9_21.sp4_v_b_42 <X> T_9_21.lc_trk_g3_2
 (24 13)  (462 349)  (462 349)  routing T_9_21.sp4_v_b_42 <X> T_9_21.lc_trk_g3_2


LogicTile_10_21

 (8 6)  (500 342)  (500 342)  routing T_10_21.sp4_h_r_8 <X> T_10_21.sp4_h_l_41
 (10 6)  (502 342)  (502 342)  routing T_10_21.sp4_h_r_8 <X> T_10_21.sp4_h_l_41


LogicTile_12_21

 (12 2)  (612 338)  (612 338)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_h_l_39
 (4 3)  (604 339)  (604 339)  routing T_12_21.sp4_h_r_4 <X> T_12_21.sp4_h_l_37
 (6 3)  (606 339)  (606 339)  routing T_12_21.sp4_h_r_4 <X> T_12_21.sp4_h_l_37
 (13 3)  (613 339)  (613 339)  routing T_12_21.sp4_h_r_11 <X> T_12_21.sp4_h_l_39
 (4 5)  (604 341)  (604 341)  routing T_12_21.sp4_h_l_42 <X> T_12_21.sp4_h_r_3
 (6 5)  (606 341)  (606 341)  routing T_12_21.sp4_h_l_42 <X> T_12_21.sp4_h_r_3
 (6 15)  (606 351)  (606 351)  routing T_12_21.sp4_h_r_9 <X> T_12_21.sp4_h_l_44


LogicTile_13_21

 (22 1)  (676 337)  (676 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 337)  (678 337)  routing T_13_21.bot_op_2 <X> T_13_21.lc_trk_g0_2
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (654 339)  (654 339)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 3)  (656 339)  (656 339)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (3 4)  (657 340)  (657 340)  routing T_13_21.sp12_v_b_0 <X> T_13_21.sp12_h_r_0
 (15 4)  (669 340)  (669 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (16 4)  (670 340)  (670 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 340)  (672 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (3 5)  (657 341)  (657 341)  routing T_13_21.sp12_v_b_0 <X> T_13_21.sp12_h_r_0
 (18 5)  (672 341)  (672 341)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 341)  (678 341)  routing T_13_21.top_op_2 <X> T_13_21.lc_trk_g1_2
 (25 5)  (679 341)  (679 341)  routing T_13_21.top_op_2 <X> T_13_21.lc_trk_g1_2
 (14 6)  (668 342)  (668 342)  routing T_13_21.sp4_v_b_4 <X> T_13_21.lc_trk_g1_4
 (16 7)  (670 343)  (670 343)  routing T_13_21.sp4_v_b_4 <X> T_13_21.lc_trk_g1_4
 (17 7)  (671 343)  (671 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (28 10)  (682 346)  (682 346)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 346)  (684 346)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 346)  (689 346)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.input_2_5
 (36 10)  (690 346)  (690 346)  LC_5 Logic Functioning bit
 (37 10)  (691 346)  (691 346)  LC_5 Logic Functioning bit
 (38 10)  (692 346)  (692 346)  LC_5 Logic Functioning bit
 (41 10)  (695 346)  (695 346)  LC_5 Logic Functioning bit
 (45 10)  (699 346)  (699 346)  LC_5 Logic Functioning bit
 (51 10)  (705 346)  (705 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (668 347)  (668 347)  routing T_13_21.sp12_v_b_20 <X> T_13_21.lc_trk_g2_4
 (16 11)  (670 347)  (670 347)  routing T_13_21.sp12_v_b_20 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (680 347)  (680 347)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 347)  (681 347)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 347)  (685 347)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 347)  (686 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 347)  (688 347)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.input_2_5
 (36 11)  (690 347)  (690 347)  LC_5 Logic Functioning bit
 (37 11)  (691 347)  (691 347)  LC_5 Logic Functioning bit
 (39 11)  (693 347)  (693 347)  LC_5 Logic Functioning bit
 (41 11)  (695 347)  (695 347)  LC_5 Logic Functioning bit
 (8 12)  (662 348)  (662 348)  routing T_13_21.sp4_v_b_4 <X> T_13_21.sp4_h_r_10
 (9 12)  (663 348)  (663 348)  routing T_13_21.sp4_v_b_4 <X> T_13_21.sp4_h_r_10
 (10 12)  (664 348)  (664 348)  routing T_13_21.sp4_v_b_4 <X> T_13_21.sp4_h_r_10


LogicTile_14_21

 (9 0)  (717 336)  (717 336)  routing T_14_21.sp4_v_t_36 <X> T_14_21.sp4_h_r_1
 (8 3)  (716 339)  (716 339)  routing T_14_21.sp4_v_b_10 <X> T_14_21.sp4_v_t_36
 (10 3)  (718 339)  (718 339)  routing T_14_21.sp4_v_b_10 <X> T_14_21.sp4_v_t_36
 (2 4)  (710 340)  (710 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 11)  (719 347)  (719 347)  routing T_14_21.sp4_h_r_8 <X> T_14_21.sp4_h_l_45


LogicTile_16_21

 (4 0)  (820 336)  (820 336)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_v_b_0
 (6 0)  (822 336)  (822 336)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_v_b_0
 (14 0)  (830 336)  (830 336)  routing T_16_21.sp4_v_b_0 <X> T_16_21.lc_trk_g0_0
 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (16 1)  (832 337)  (832 337)  routing T_16_21.sp4_v_b_0 <X> T_16_21.lc_trk_g0_0
 (17 1)  (833 337)  (833 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (818 339)  (818 339)  routing T_16_21.lc_trk_g0_0 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (9 4)  (825 340)  (825 340)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_r_4
 (15 4)  (831 340)  (831 340)  routing T_16_21.sp4_h_r_1 <X> T_16_21.lc_trk_g1_1
 (16 4)  (832 340)  (832 340)  routing T_16_21.sp4_h_r_1 <X> T_16_21.lc_trk_g1_1
 (17 4)  (833 340)  (833 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (9 5)  (825 341)  (825 341)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_v_b_4
 (13 5)  (829 341)  (829 341)  routing T_16_21.sp4_v_t_37 <X> T_16_21.sp4_h_r_5
 (18 5)  (834 341)  (834 341)  routing T_16_21.sp4_h_r_1 <X> T_16_21.lc_trk_g1_1
 (8 6)  (824 342)  (824 342)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_l_41
 (9 6)  (825 342)  (825 342)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_l_41
 (14 6)  (830 342)  (830 342)  routing T_16_21.sp4_v_t_1 <X> T_16_21.lc_trk_g1_4
 (27 6)  (843 342)  (843 342)  routing T_16_21.lc_trk_g1_1 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 342)  (849 342)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (42 6)  (858 342)  (858 342)  LC_3 Logic Functioning bit
 (5 7)  (821 343)  (821 343)  routing T_16_21.sp4_h_l_38 <X> T_16_21.sp4_v_t_38
 (14 7)  (830 343)  (830 343)  routing T_16_21.sp4_v_t_1 <X> T_16_21.lc_trk_g1_4
 (16 7)  (832 343)  (832 343)  routing T_16_21.sp4_v_t_1 <X> T_16_21.lc_trk_g1_4
 (17 7)  (833 343)  (833 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 343)  (843 343)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 343)  (844 343)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 343)  (848 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (38 7)  (854 343)  (854 343)  LC_3 Logic Functioning bit
 (39 7)  (855 343)  (855 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (28 8)  (844 344)  (844 344)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 344)  (846 344)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 344)  (847 344)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 344)  (850 344)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 344)  (852 344)  LC_4 Logic Functioning bit
 (37 8)  (853 344)  (853 344)  LC_4 Logic Functioning bit
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (42 8)  (858 344)  (858 344)  LC_4 Logic Functioning bit
 (45 8)  (861 344)  (861 344)  LC_4 Logic Functioning bit
 (50 8)  (866 344)  (866 344)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (832 345)  (832 345)  routing T_16_21.sp12_v_b_8 <X> T_16_21.lc_trk_g2_0
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (30 9)  (846 345)  (846 345)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 345)  (852 345)  LC_4 Logic Functioning bit
 (37 9)  (853 345)  (853 345)  LC_4 Logic Functioning bit
 (38 9)  (854 345)  (854 345)  LC_4 Logic Functioning bit
 (42 9)  (858 345)  (858 345)  LC_4 Logic Functioning bit
 (21 10)  (837 346)  (837 346)  routing T_16_21.sp4_h_l_34 <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 346)  (839 346)  routing T_16_21.sp4_h_l_34 <X> T_16_21.lc_trk_g2_7
 (24 10)  (840 346)  (840 346)  routing T_16_21.sp4_h_l_34 <X> T_16_21.lc_trk_g2_7
 (21 11)  (837 347)  (837 347)  routing T_16_21.sp4_h_l_34 <X> T_16_21.lc_trk_g2_7
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 349)  (841 349)  routing T_16_21.sp4_r_v_b_42 <X> T_16_21.lc_trk_g3_2
 (12 14)  (828 350)  (828 350)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_h_l_46
 (6 15)  (822 351)  (822 351)  routing T_16_21.sp4_h_r_9 <X> T_16_21.sp4_h_l_44


LogicTile_17_21

 (8 1)  (882 337)  (882 337)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_1
 (9 1)  (883 337)  (883 337)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_1
 (10 1)  (884 337)  (884 337)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_1
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 339)  (874 339)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 3)  (876 339)  (876 339)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (15 4)  (889 340)  (889 340)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g1_1
 (16 4)  (890 340)  (890 340)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g1_1
 (17 4)  (891 340)  (891 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 340)  (892 340)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g1_1
 (31 4)  (905 340)  (905 340)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 340)  (907 340)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 340)  (908 340)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 340)  (910 340)  LC_2 Logic Functioning bit
 (37 4)  (911 340)  (911 340)  LC_2 Logic Functioning bit
 (38 4)  (912 340)  (912 340)  LC_2 Logic Functioning bit
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (45 4)  (919 340)  (919 340)  LC_2 Logic Functioning bit
 (46 4)  (920 340)  (920 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (892 341)  (892 341)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g1_1
 (31 5)  (905 341)  (905 341)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 341)  (910 341)  LC_2 Logic Functioning bit
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (38 5)  (912 341)  (912 341)  LC_2 Logic Functioning bit
 (39 5)  (913 341)  (913 341)  LC_2 Logic Functioning bit
 (14 10)  (888 346)  (888 346)  routing T_17_21.sp4_h_r_36 <X> T_17_21.lc_trk_g2_4
 (15 11)  (889 347)  (889 347)  routing T_17_21.sp4_h_r_36 <X> T_17_21.lc_trk_g2_4
 (16 11)  (890 347)  (890 347)  routing T_17_21.sp4_h_r_36 <X> T_17_21.lc_trk_g2_4
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (8 12)  (882 348)  (882 348)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_h_r_10
 (19 13)  (893 349)  (893 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (874 350)  (874 350)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 350)  (875 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 351)  (875 351)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (897 351)  (897 351)  routing T_17_21.sp12_v_b_14 <X> T_17_21.lc_trk_g3_6


LogicTile_18_21

 (26 0)  (954 336)  (954 336)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 336)  (956 336)  routing T_18_21.lc_trk_g2_1 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 336)  (959 336)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 336)  (962 336)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 336)  (963 336)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.input_2_0
 (36 0)  (964 336)  (964 336)  LC_0 Logic Functioning bit
 (38 0)  (966 336)  (966 336)  LC_0 Logic Functioning bit
 (42 0)  (970 336)  (970 336)  LC_0 Logic Functioning bit
 (28 1)  (956 337)  (956 337)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 337)  (959 337)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 337)  (960 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (39 1)  (967 337)  (967 337)  LC_0 Logic Functioning bit
 (42 1)  (970 337)  (970 337)  LC_0 Logic Functioning bit
 (15 3)  (943 339)  (943 339)  routing T_18_21.sp4_v_t_9 <X> T_18_21.lc_trk_g0_4
 (16 3)  (944 339)  (944 339)  routing T_18_21.sp4_v_t_9 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (25 6)  (953 342)  (953 342)  routing T_18_21.sp4_v_t_3 <X> T_18_21.lc_trk_g1_6
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (951 343)  (951 343)  routing T_18_21.sp4_v_t_3 <X> T_18_21.lc_trk_g1_6
 (25 7)  (953 343)  (953 343)  routing T_18_21.sp4_v_t_3 <X> T_18_21.lc_trk_g1_6
 (17 8)  (945 344)  (945 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (946 345)  (946 345)  routing T_18_21.sp4_r_v_b_33 <X> T_18_21.lc_trk_g2_1
 (11 11)  (939 347)  (939 347)  routing T_18_21.sp4_h_r_0 <X> T_18_21.sp4_h_l_45
 (13 11)  (941 347)  (941 347)  routing T_18_21.sp4_h_r_0 <X> T_18_21.sp4_h_l_45
 (14 11)  (942 347)  (942 347)  routing T_18_21.sp4_r_v_b_36 <X> T_18_21.lc_trk_g2_4
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4


LogicTile_19_21

 (27 0)  (1009 336)  (1009 336)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 336)  (1012 336)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 336)  (1016 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 336)  (1018 336)  LC_0 Logic Functioning bit
 (37 0)  (1019 336)  (1019 336)  LC_0 Logic Functioning bit
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (41 0)  (1023 336)  (1023 336)  LC_0 Logic Functioning bit
 (43 0)  (1025 336)  (1025 336)  LC_0 Logic Functioning bit
 (27 1)  (1009 337)  (1009 337)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 337)  (1010 337)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 337)  (1012 337)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1015 337)  (1015 337)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_0
 (35 1)  (1017 337)  (1017 337)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_0
 (36 1)  (1018 337)  (1018 337)  LC_0 Logic Functioning bit
 (39 1)  (1021 337)  (1021 337)  LC_0 Logic Functioning bit
 (40 1)  (1022 337)  (1022 337)  LC_0 Logic Functioning bit
 (0 2)  (982 338)  (982 338)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (28 2)  (1010 338)  (1010 338)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 338)  (1012 338)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 338)  (1013 338)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 338)  (1018 338)  LC_1 Logic Functioning bit
 (37 2)  (1019 338)  (1019 338)  LC_1 Logic Functioning bit
 (43 2)  (1025 338)  (1025 338)  LC_1 Logic Functioning bit
 (45 2)  (1027 338)  (1027 338)  LC_1 Logic Functioning bit
 (50 2)  (1032 338)  (1032 338)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (984 339)  (984 339)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 339)  (1004 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 339)  (1005 339)  routing T_19_21.sp4_v_b_22 <X> T_19_21.lc_trk_g0_6
 (24 3)  (1006 339)  (1006 339)  routing T_19_21.sp4_v_b_22 <X> T_19_21.lc_trk_g0_6
 (26 3)  (1008 339)  (1008 339)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 339)  (1009 339)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 339)  (1010 339)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 339)  (1012 339)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 339)  (1013 339)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 339)  (1018 339)  LC_1 Logic Functioning bit
 (37 3)  (1019 339)  (1019 339)  LC_1 Logic Functioning bit
 (38 3)  (1020 339)  (1020 339)  LC_1 Logic Functioning bit
 (41 3)  (1023 339)  (1023 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (22 7)  (1004 343)  (1004 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1005 343)  (1005 343)  routing T_19_21.sp12_h_l_21 <X> T_19_21.lc_trk_g1_6
 (25 7)  (1007 343)  (1007 343)  routing T_19_21.sp12_h_l_21 <X> T_19_21.lc_trk_g1_6
 (5 8)  (987 344)  (987 344)  routing T_19_21.sp4_v_b_6 <X> T_19_21.sp4_h_r_6
 (14 8)  (996 344)  (996 344)  routing T_19_21.sp4_h_r_40 <X> T_19_21.lc_trk_g2_0
 (25 8)  (1007 344)  (1007 344)  routing T_19_21.sp4_h_r_34 <X> T_19_21.lc_trk_g2_2
 (6 9)  (988 345)  (988 345)  routing T_19_21.sp4_v_b_6 <X> T_19_21.sp4_h_r_6
 (14 9)  (996 345)  (996 345)  routing T_19_21.sp4_h_r_40 <X> T_19_21.lc_trk_g2_0
 (15 9)  (997 345)  (997 345)  routing T_19_21.sp4_h_r_40 <X> T_19_21.lc_trk_g2_0
 (16 9)  (998 345)  (998 345)  routing T_19_21.sp4_h_r_40 <X> T_19_21.lc_trk_g2_0
 (17 9)  (999 345)  (999 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1004 345)  (1004 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 345)  (1005 345)  routing T_19_21.sp4_h_r_34 <X> T_19_21.lc_trk_g2_2
 (24 9)  (1006 345)  (1006 345)  routing T_19_21.sp4_h_r_34 <X> T_19_21.lc_trk_g2_2
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1005 347)  (1005 347)  routing T_19_21.sp12_v_t_21 <X> T_19_21.lc_trk_g2_6
 (25 11)  (1007 347)  (1007 347)  routing T_19_21.sp12_v_t_21 <X> T_19_21.lc_trk_g2_6
 (14 12)  (996 348)  (996 348)  routing T_19_21.rgt_op_0 <X> T_19_21.lc_trk_g3_0
 (16 12)  (998 348)  (998 348)  routing T_19_21.sp4_v_b_33 <X> T_19_21.lc_trk_g3_1
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 348)  (1000 348)  routing T_19_21.sp4_v_b_33 <X> T_19_21.lc_trk_g3_1
 (25 12)  (1007 348)  (1007 348)  routing T_19_21.sp4_h_r_34 <X> T_19_21.lc_trk_g3_2
 (15 13)  (997 349)  (997 349)  routing T_19_21.rgt_op_0 <X> T_19_21.lc_trk_g3_0
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (1000 349)  (1000 349)  routing T_19_21.sp4_v_b_33 <X> T_19_21.lc_trk_g3_1
 (22 13)  (1004 349)  (1004 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1005 349)  (1005 349)  routing T_19_21.sp4_h_r_34 <X> T_19_21.lc_trk_g3_2
 (24 13)  (1006 349)  (1006 349)  routing T_19_21.sp4_h_r_34 <X> T_19_21.lc_trk_g3_2
 (6 14)  (988 350)  (988 350)  routing T_19_21.sp4_v_b_6 <X> T_19_21.sp4_v_t_44
 (5 15)  (987 351)  (987 351)  routing T_19_21.sp4_v_b_6 <X> T_19_21.sp4_v_t_44


LogicTile_20_21

 (27 0)  (1063 336)  (1063 336)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 336)  (1064 336)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 336)  (1066 336)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 336)  (1069 336)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 336)  (1070 336)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (37 0)  (1073 336)  (1073 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (39 0)  (1075 336)  (1075 336)  LC_0 Logic Functioning bit
 (41 0)  (1077 336)  (1077 336)  LC_0 Logic Functioning bit
 (43 0)  (1079 336)  (1079 336)  LC_0 Logic Functioning bit
 (26 1)  (1062 337)  (1062 337)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 337)  (1063 337)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 337)  (1066 337)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (1072 337)  (1072 337)  LC_0 Logic Functioning bit
 (38 1)  (1074 337)  (1074 337)  LC_0 Logic Functioning bit
 (11 2)  (1047 338)  (1047 338)  routing T_20_21.sp4_h_l_44 <X> T_20_21.sp4_v_t_39
 (21 4)  (1057 340)  (1057 340)  routing T_20_21.sp4_h_r_19 <X> T_20_21.lc_trk_g1_3
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1059 340)  (1059 340)  routing T_20_21.sp4_h_r_19 <X> T_20_21.lc_trk_g1_3
 (24 4)  (1060 340)  (1060 340)  routing T_20_21.sp4_h_r_19 <X> T_20_21.lc_trk_g1_3
 (21 5)  (1057 341)  (1057 341)  routing T_20_21.sp4_h_r_19 <X> T_20_21.lc_trk_g1_3
 (17 13)  (1053 349)  (1053 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 15)  (1058 351)  (1058 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_22_21

 (5 0)  (1149 336)  (1149 336)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_h_r_0
 (6 1)  (1150 337)  (1150 337)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_h_r_0
 (5 2)  (1149 338)  (1149 338)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_h_l_37


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.lc_trk_g3_1 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 339)  (1306 339)  routing T_25_21.lc_trk_g3_1 <X> T_25_21.wire_bram/ram/RCLK
 (2 3)  (1308 339)  (1308 339)  routing T_25_21.lc_trk_g3_1 <X> T_25_21.wire_bram/ram/RCLK
 (4 6)  (1310 342)  (1310 342)  routing T_25_21.sp4_v_b_7 <X> T_25_21.sp4_v_t_38
 (6 6)  (1312 342)  (1312 342)  routing T_25_21.sp4_v_b_7 <X> T_25_21.sp4_v_t_38
 (3 7)  (1309 343)  (1309 343)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_t_23
 (22 8)  (1328 344)  (1328 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_3 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (30 9)  (1336 345)  (1336 345)  routing T_25_21.lc_trk_g2_3 <X> T_25_21.wire_bram/ram/WDATA_11
 (38 9)  (1344 345)  (1344 345)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (16 12)  (1322 348)  (1322 348)  routing T_25_21.sp4_v_b_25 <X> T_25_21.lc_trk_g3_1
 (17 12)  (1323 348)  (1323 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 348)  (1324 348)  routing T_25_21.sp4_v_b_25 <X> T_25_21.lc_trk_g3_1
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 350)  (1321 350)  routing T_25_21.sp4_h_r_37 <X> T_25_21.lc_trk_g3_5
 (16 14)  (1322 350)  (1322 350)  routing T_25_21.sp4_h_r_37 <X> T_25_21.lc_trk_g3_5
 (17 14)  (1323 350)  (1323 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 350)  (1324 350)  routing T_25_21.sp4_h_r_37 <X> T_25_21.lc_trk_g3_5
 (0 15)  (1306 351)  (1306 351)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE


LogicTile_26_21

 (11 6)  (1359 342)  (1359 342)  routing T_26_21.sp4_h_l_37 <X> T_26_21.sp4_v_t_40


IO_Tile_0_20

 (12 10)  (5 330)  (5 330)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 330)  (4 330)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (12 11)  (5 331)  (5 331)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (4 14)  (13 334)  (13 334)  routing T_0_20.span4_vert_b_14 <X> T_0_20.lc_trk_g1_6
 (16 14)  (1 334)  (1 334)  IOB_1 IO Functioning bit
 (5 15)  (12 335)  (12 335)  routing T_0_20.span4_vert_b_14 <X> T_0_20.lc_trk_g1_6
 (7 15)  (10 335)  (10 335)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


RAM_Tile_8_20

 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (19 0)  (415 320)  (415 320)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (7 1)  (403 321)  (403 321)  Ram config bit: MEMT_bram_cbit_0

 (10 1)  (406 321)  (406 321)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_v_b_1
 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (17 2)  (413 322)  (413 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (0 3)  (396 323)  (396 323)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (7 3)  (403 323)  (403 323)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 323)  (414 323)  routing T_8_20.sp4_r_v_b_29 <X> T_8_20.lc_trk_g0_5
 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 328)  (426 328)  routing T_8_20.lc_trk_g0_5 <X> T_8_20.wire_bram/ram/WDATA_3
 (37 8)  (433 328)  (433 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (14 10)  (410 330)  (410 330)  routing T_8_20.sp4_v_b_28 <X> T_8_20.lc_trk_g2_4
 (16 11)  (412 331)  (412 331)  routing T_8_20.sp4_v_b_28 <X> T_8_20.lc_trk_g2_4
 (17 11)  (413 331)  (413 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (396 334)  (396 334)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WE
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WE


LogicTile_9_20

 (26 0)  (464 320)  (464 320)  routing T_9_20.lc_trk_g0_4 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 320)  (465 320)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 320)  (471 320)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 320)  (472 320)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 320)  (474 320)  LC_0 Logic Functioning bit
 (37 0)  (475 320)  (475 320)  LC_0 Logic Functioning bit
 (38 0)  (476 320)  (476 320)  LC_0 Logic Functioning bit
 (39 0)  (477 320)  (477 320)  LC_0 Logic Functioning bit
 (41 0)  (479 320)  (479 320)  LC_0 Logic Functioning bit
 (43 0)  (481 320)  (481 320)  LC_0 Logic Functioning bit
 (47 0)  (485 320)  (485 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (474 321)  (474 321)  LC_0 Logic Functioning bit
 (38 1)  (476 321)  (476 321)  LC_0 Logic Functioning bit
 (14 2)  (452 322)  (452 322)  routing T_9_20.sp4_v_b_4 <X> T_9_20.lc_trk_g0_4
 (16 3)  (454 323)  (454 323)  routing T_9_20.sp4_v_b_4 <X> T_9_20.lc_trk_g0_4
 (17 3)  (455 323)  (455 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (15 5)  (453 325)  (453 325)  routing T_9_20.sp4_v_t_5 <X> T_9_20.lc_trk_g1_0
 (16 5)  (454 325)  (454 325)  routing T_9_20.sp4_v_t_5 <X> T_9_20.lc_trk_g1_0
 (17 5)  (455 325)  (455 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (4 6)  (442 326)  (442 326)  routing T_9_20.sp4_v_b_7 <X> T_9_20.sp4_v_t_38
 (6 6)  (444 326)  (444 326)  routing T_9_20.sp4_v_b_7 <X> T_9_20.sp4_v_t_38
 (8 11)  (446 331)  (446 331)  routing T_9_20.sp4_v_b_4 <X> T_9_20.sp4_v_t_42
 (10 11)  (448 331)  (448 331)  routing T_9_20.sp4_v_b_4 <X> T_9_20.sp4_v_t_42
 (14 12)  (452 332)  (452 332)  routing T_9_20.sp4_v_b_24 <X> T_9_20.lc_trk_g3_0
 (16 13)  (454 333)  (454 333)  routing T_9_20.sp4_v_b_24 <X> T_9_20.lc_trk_g3_0
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_10_20

 (22 1)  (514 321)  (514 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (515 321)  (515 321)  routing T_10_20.sp4_h_r_2 <X> T_10_20.lc_trk_g0_2
 (24 1)  (516 321)  (516 321)  routing T_10_20.sp4_h_r_2 <X> T_10_20.lc_trk_g0_2
 (25 1)  (517 321)  (517 321)  routing T_10_20.sp4_h_r_2 <X> T_10_20.lc_trk_g0_2
 (0 2)  (492 322)  (492 322)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 323)  (494 323)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 4)  (493 324)  (493 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 325)  (493 325)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_7/cen
 (14 8)  (506 328)  (506 328)  routing T_10_20.sp4_h_l_21 <X> T_10_20.lc_trk_g2_0
 (15 9)  (507 329)  (507 329)  routing T_10_20.sp4_h_l_21 <X> T_10_20.lc_trk_g2_0
 (16 9)  (508 329)  (508 329)  routing T_10_20.sp4_h_l_21 <X> T_10_20.lc_trk_g2_0
 (17 9)  (509 329)  (509 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (37 12)  (529 332)  (529 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (39 12)  (531 332)  (531 332)  LC_6 Logic Functioning bit
 (45 12)  (537 332)  (537 332)  LC_6 Logic Functioning bit
 (14 13)  (506 333)  (506 333)  routing T_10_20.sp4_h_r_24 <X> T_10_20.lc_trk_g3_0
 (15 13)  (507 333)  (507 333)  routing T_10_20.sp4_h_r_24 <X> T_10_20.lc_trk_g3_0
 (16 13)  (508 333)  (508 333)  routing T_10_20.sp4_h_r_24 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (37 13)  (529 333)  (529 333)  LC_6 Logic Functioning bit
 (38 13)  (530 333)  (530 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (51 13)  (543 333)  (543 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (492 334)  (492 334)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 334)  (493 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (492 335)  (492 335)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 335)  (493 335)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (510 335)  (510 335)  routing T_10_20.sp4_r_v_b_45 <X> T_10_20.lc_trk_g3_5


LogicTile_12_20

 (14 1)  (614 321)  (614 321)  routing T_12_20.sp4_h_r_0 <X> T_12_20.lc_trk_g0_0
 (15 1)  (615 321)  (615 321)  routing T_12_20.sp4_h_r_0 <X> T_12_20.lc_trk_g0_0
 (16 1)  (616 321)  (616 321)  routing T_12_20.sp4_h_r_0 <X> T_12_20.lc_trk_g0_0
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (5 2)  (605 322)  (605 322)  routing T_12_20.sp4_v_b_0 <X> T_12_20.sp4_h_l_37
 (2 3)  (602 323)  (602 323)  routing T_12_20.lc_trk_g0_0 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (0 4)  (600 324)  (600 324)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_7/cen
 (1 4)  (601 324)  (601 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (621 324)  (621 324)  routing T_12_20.sp4_v_b_11 <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (623 324)  (623 324)  routing T_12_20.sp4_v_b_11 <X> T_12_20.lc_trk_g1_3
 (1 5)  (601 325)  (601 325)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_7/cen
 (21 5)  (621 325)  (621 325)  routing T_12_20.sp4_v_b_11 <X> T_12_20.lc_trk_g1_3
 (9 6)  (609 326)  (609 326)  routing T_12_20.sp4_v_b_4 <X> T_12_20.sp4_h_l_41
 (13 8)  (613 328)  (613 328)  routing T_12_20.sp4_h_l_45 <X> T_12_20.sp4_v_b_8
 (12 9)  (612 329)  (612 329)  routing T_12_20.sp4_h_l_45 <X> T_12_20.sp4_v_b_8
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 329)  (623 329)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g2_2
 (24 9)  (624 329)  (624 329)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g2_2
 (25 9)  (625 329)  (625 329)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g2_2
 (11 11)  (611 331)  (611 331)  routing T_12_20.sp4_h_r_0 <X> T_12_20.sp4_h_l_45
 (13 11)  (613 331)  (613 331)  routing T_12_20.sp4_h_r_0 <X> T_12_20.sp4_h_l_45
 (15 11)  (615 331)  (615 331)  routing T_12_20.sp4_v_t_33 <X> T_12_20.lc_trk_g2_4
 (16 11)  (616 331)  (616 331)  routing T_12_20.sp4_v_t_33 <X> T_12_20.lc_trk_g2_4
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (8 13)  (608 333)  (608 333)  routing T_12_20.sp4_h_l_41 <X> T_12_20.sp4_v_b_10
 (9 13)  (609 333)  (609 333)  routing T_12_20.sp4_h_l_41 <X> T_12_20.sp4_v_b_10
 (10 13)  (610 333)  (610 333)  routing T_12_20.sp4_h_l_41 <X> T_12_20.sp4_v_b_10
 (0 14)  (600 334)  (600 334)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 334)  (634 334)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (38 14)  (638 334)  (638 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (45 14)  (645 334)  (645 334)  LC_7 Logic Functioning bit
 (47 14)  (647 334)  (647 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (1 15)  (601 335)  (601 335)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (31 15)  (631 335)  (631 335)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 335)  (636 335)  LC_7 Logic Functioning bit
 (37 15)  (637 335)  (637 335)  LC_7 Logic Functioning bit
 (38 15)  (638 335)  (638 335)  LC_7 Logic Functioning bit
 (39 15)  (639 335)  (639 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (19 3)  (673 323)  (673 323)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (15 4)  (669 324)  (669 324)  routing T_13_20.sp4_v_b_17 <X> T_13_20.lc_trk_g1_1
 (16 4)  (670 324)  (670 324)  routing T_13_20.sp4_v_b_17 <X> T_13_20.lc_trk_g1_1
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (679 324)  (679 324)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g1_2
 (26 4)  (680 324)  (680 324)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 324)  (681 324)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (14 5)  (668 325)  (668 325)  routing T_13_20.sp12_h_r_16 <X> T_13_20.lc_trk_g1_0
 (16 5)  (670 325)  (670 325)  routing T_13_20.sp12_h_r_16 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g1_2
 (26 5)  (680 325)  (680 325)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 325)  (681 325)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 325)  (688 325)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.input_2_2
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (21 6)  (675 326)  (675 326)  routing T_13_20.sp4_v_b_7 <X> T_13_20.lc_trk_g1_7
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (677 326)  (677 326)  routing T_13_20.sp4_v_b_7 <X> T_13_20.lc_trk_g1_7
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (39 6)  (693 326)  (693 326)  LC_3 Logic Functioning bit
 (40 6)  (694 326)  (694 326)  LC_3 Logic Functioning bit
 (42 6)  (696 326)  (696 326)  LC_3 Logic Functioning bit
 (46 6)  (700 326)  (700 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (701 326)  (701 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (707 326)  (707 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 327)  (682 327)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (38 7)  (692 327)  (692 327)  LC_3 Logic Functioning bit
 (41 7)  (695 327)  (695 327)  LC_3 Logic Functioning bit
 (43 7)  (697 327)  (697 327)  LC_3 Logic Functioning bit
 (22 8)  (676 328)  (676 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (6 10)  (660 330)  (660 330)  routing T_13_20.sp4_v_b_3 <X> T_13_20.sp4_v_t_43
 (5 11)  (659 331)  (659 331)  routing T_13_20.sp4_v_b_3 <X> T_13_20.sp4_v_t_43


LogicTile_14_20

 (5 0)  (713 320)  (713 320)  routing T_14_20.sp4_v_b_6 <X> T_14_20.sp4_h_r_0
 (4 1)  (712 321)  (712 321)  routing T_14_20.sp4_v_b_6 <X> T_14_20.sp4_h_r_0
 (6 1)  (714 321)  (714 321)  routing T_14_20.sp4_v_b_6 <X> T_14_20.sp4_h_r_0
 (0 2)  (708 322)  (708 322)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (710 323)  (710 323)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (13 3)  (721 323)  (721 323)  routing T_14_20.sp4_v_b_9 <X> T_14_20.sp4_h_l_39
 (0 4)  (708 324)  (708 324)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (722 324)  (722 324)  routing T_14_20.sp4_v_b_0 <X> T_14_20.lc_trk_g1_0
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (16 5)  (724 325)  (724 325)  routing T_14_20.sp4_v_b_0 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (16 6)  (724 326)  (724 326)  routing T_14_20.sp4_v_b_5 <X> T_14_20.lc_trk_g1_5
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 326)  (726 326)  routing T_14_20.sp4_v_b_5 <X> T_14_20.lc_trk_g1_5
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (37 6)  (745 326)  (745 326)  LC_3 Logic Functioning bit
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (39 6)  (747 326)  (747 326)  LC_3 Logic Functioning bit
 (45 6)  (753 326)  (753 326)  LC_3 Logic Functioning bit
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (37 7)  (745 327)  (745 327)  LC_3 Logic Functioning bit
 (38 7)  (746 327)  (746 327)  LC_3 Logic Functioning bit
 (39 7)  (747 327)  (747 327)  LC_3 Logic Functioning bit
 (48 7)  (756 327)  (756 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (733 328)  (733 328)  routing T_14_20.sp12_v_t_1 <X> T_14_20.lc_trk_g2_2
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (14 9)  (722 329)  (722 329)  routing T_14_20.sp4_h_r_24 <X> T_14_20.lc_trk_g2_0
 (15 9)  (723 329)  (723 329)  routing T_14_20.sp4_h_r_24 <X> T_14_20.lc_trk_g2_0
 (16 9)  (724 329)  (724 329)  routing T_14_20.sp4_h_r_24 <X> T_14_20.lc_trk_g2_0
 (17 9)  (725 329)  (725 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (732 329)  (732 329)  routing T_14_20.sp12_v_t_1 <X> T_14_20.lc_trk_g2_2
 (25 9)  (733 329)  (733 329)  routing T_14_20.sp12_v_t_1 <X> T_14_20.lc_trk_g2_2
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (38 9)  (746 329)  (746 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (48 9)  (756 329)  (756 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (733 330)  (733 330)  routing T_14_20.sp12_v_b_6 <X> T_14_20.lc_trk_g2_6
 (31 10)  (739 330)  (739 330)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 330)  (741 330)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 330)  (744 330)  LC_5 Logic Functioning bit
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (45 10)  (753 330)  (753 330)  LC_5 Logic Functioning bit
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (732 331)  (732 331)  routing T_14_20.sp12_v_b_6 <X> T_14_20.lc_trk_g2_6
 (25 11)  (733 331)  (733 331)  routing T_14_20.sp12_v_b_6 <X> T_14_20.lc_trk_g2_6
 (31 11)  (739 331)  (739 331)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 331)  (744 331)  LC_5 Logic Functioning bit
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (38 11)  (746 331)  (746 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (45 12)  (753 332)  (753 332)  LC_6 Logic Functioning bit
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (37 13)  (745 333)  (745 333)  LC_6 Logic Functioning bit
 (38 13)  (746 333)  (746 333)  LC_6 Logic Functioning bit
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (51 13)  (759 333)  (759 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (708 334)  (708 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (724 334)  (724 334)  routing T_14_20.sp4_v_t_16 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 334)  (726 334)  routing T_14_20.sp4_v_t_16 <X> T_14_20.lc_trk_g3_5
 (0 15)  (708 335)  (708 335)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 335)  (709 335)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (731 335)  (731 335)  routing T_14_20.sp12_v_t_21 <X> T_14_20.lc_trk_g3_6
 (25 15)  (733 335)  (733 335)  routing T_14_20.sp12_v_t_21 <X> T_14_20.lc_trk_g3_6


LogicTile_15_20

 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 322)  (792 322)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 322)  (793 322)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 322)  (795 322)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (51 2)  (813 322)  (813 322)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 323)  (789 323)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (41 3)  (803 323)  (803 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (3 6)  (765 326)  (765 326)  routing T_15_20.sp12_v_b_0 <X> T_15_20.sp12_v_t_23
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp12_h_r_13 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 6)  (787 326)  (787 326)  routing T_15_20.sp4_v_t_3 <X> T_15_20.lc_trk_g1_6
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 327)  (785 327)  routing T_15_20.sp4_v_t_3 <X> T_15_20.lc_trk_g1_6
 (25 7)  (787 327)  (787 327)  routing T_15_20.sp4_v_t_3 <X> T_15_20.lc_trk_g1_6
 (3 8)  (765 328)  (765 328)  routing T_15_20.sp12_v_t_22 <X> T_15_20.sp12_v_b_1
 (11 10)  (773 330)  (773 330)  routing T_15_20.sp4_v_b_5 <X> T_15_20.sp4_v_t_45
 (25 10)  (787 330)  (787 330)  routing T_15_20.sp12_v_b_6 <X> T_15_20.lc_trk_g2_6
 (12 11)  (774 331)  (774 331)  routing T_15_20.sp4_v_b_5 <X> T_15_20.sp4_v_t_45
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (786 331)  (786 331)  routing T_15_20.sp12_v_b_6 <X> T_15_20.lc_trk_g2_6
 (25 11)  (787 331)  (787 331)  routing T_15_20.sp12_v_b_6 <X> T_15_20.lc_trk_g2_6
 (4 14)  (766 334)  (766 334)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_v_t_44
 (6 14)  (768 334)  (768 334)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_v_t_44


LogicTile_16_20

 (4 0)  (820 320)  (820 320)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_v_b_0
 (0 2)  (816 322)  (816 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (821 322)  (821 322)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_h_l_37
 (0 3)  (816 323)  (816 323)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 3)  (818 323)  (818 323)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (6 3)  (822 323)  (822 323)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_h_l_37
 (8 3)  (824 323)  (824 323)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_v_t_36
 (9 3)  (825 323)  (825 323)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_v_t_36
 (14 3)  (830 323)  (830 323)  routing T_16_20.top_op_4 <X> T_16_20.lc_trk_g0_4
 (15 3)  (831 323)  (831 323)  routing T_16_20.top_op_4 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (16 6)  (832 326)  (832 326)  routing T_16_20.sp12_h_l_18 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (39 6)  (855 326)  (855 326)  LC_3 Logic Functioning bit
 (45 6)  (861 326)  (861 326)  LC_3 Logic Functioning bit
 (52 6)  (868 326)  (868 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (10 7)  (826 327)  (826 327)  routing T_16_20.sp4_h_l_46 <X> T_16_20.sp4_v_t_41
 (18 7)  (834 327)  (834 327)  routing T_16_20.sp12_h_l_18 <X> T_16_20.lc_trk_g1_5
 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (38 7)  (854 327)  (854 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (48 7)  (864 327)  (864 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (2 8)  (818 328)  (818 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 12)  (831 332)  (831 332)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g3_1
 (16 12)  (832 332)  (832 332)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g3_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (11 13)  (827 333)  (827 333)  routing T_16_20.sp4_h_l_46 <X> T_16_20.sp4_h_r_11
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 335)  (816 335)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 335)  (817 335)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r


LogicTile_17_20

 (3 8)  (877 328)  (877 328)  routing T_17_20.sp12_v_t_22 <X> T_17_20.sp12_v_b_1
 (6 10)  (880 330)  (880 330)  routing T_17_20.sp4_v_b_3 <X> T_17_20.sp4_v_t_43
 (5 11)  (879 331)  (879 331)  routing T_17_20.sp4_v_b_3 <X> T_17_20.sp4_v_t_43
 (9 11)  (883 331)  (883 331)  routing T_17_20.sp4_v_b_7 <X> T_17_20.sp4_v_t_42
 (19 13)  (893 333)  (893 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_20

 (6 1)  (934 321)  (934 321)  routing T_18_20.sp4_h_l_37 <X> T_18_20.sp4_h_r_0


LogicTile_19_20

 (11 12)  (993 332)  (993 332)  routing T_19_20.sp4_v_t_38 <X> T_19_20.sp4_v_b_11
 (13 12)  (995 332)  (995 332)  routing T_19_20.sp4_v_t_38 <X> T_19_20.sp4_v_b_11
 (5 15)  (987 335)  (987 335)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_t_44


LogicTile_20_20

 (10 7)  (1046 327)  (1046 327)  routing T_20_20.sp4_h_l_46 <X> T_20_20.sp4_v_t_41


LogicTile_22_20

 (6 1)  (1150 321)  (1150 321)  routing T_22_20.sp4_h_l_37 <X> T_22_20.sp4_h_r_0
 (11 9)  (1155 329)  (1155 329)  routing T_22_20.sp4_h_l_37 <X> T_22_20.sp4_h_r_8
 (13 9)  (1157 329)  (1157 329)  routing T_22_20.sp4_h_l_37 <X> T_22_20.sp4_h_r_8


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 323)  (1306 323)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 7)  (1328 327)  (1328 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 327)  (1331 327)  routing T_25_20.sp4_r_v_b_30 <X> T_25_20.lc_trk_g1_6
 (27 8)  (1333 328)  (1333 328)  routing T_25_20.lc_trk_g1_6 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 328)  (1336 328)  routing T_25_20.lc_trk_g1_6 <X> T_25_20.wire_bram/ram/WDATA_3
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g1_6 <X> T_25_20.wire_bram/ram/WDATA_3
 (38 9)  (1344 329)  (1344 329)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 334)  (1321 334)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g3_5
 (16 14)  (1322 334)  (1322 334)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g3_5
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 334)  (1324 334)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g3_5
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (18 15)  (1324 335)  (1324 335)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g3_5


LogicTile_26_20

 (11 6)  (1359 326)  (1359 326)  routing T_26_20.sp4_h_l_37 <X> T_26_20.sp4_v_t_40


IO_Tile_0_19

 (11 6)  (6 310)  (6 310)  routing T_0_19.span4_horz_13 <X> T_0_19.span4_vert_t_14
 (12 6)  (5 310)  (5 310)  routing T_0_19.span4_horz_13 <X> T_0_19.span4_vert_t_14


LogicTile_3_19

 (5 2)  (131 306)  (131 306)  routing T_3_19.sp4_v_b_0 <X> T_3_19.sp4_h_l_37
 (3 6)  (129 310)  (129 310)  routing T_3_19.sp12_h_r_0 <X> T_3_19.sp12_v_t_23
 (3 7)  (129 311)  (129 311)  routing T_3_19.sp12_h_r_0 <X> T_3_19.sp12_v_t_23


LogicTile_4_19

 (3 14)  (183 318)  (183 318)  routing T_4_19.sp12_h_r_1 <X> T_4_19.sp12_v_t_22
 (3 15)  (183 319)  (183 319)  routing T_4_19.sp12_h_r_1 <X> T_4_19.sp12_v_t_22


LogicTile_5_19

 (3 6)  (237 310)  (237 310)  routing T_5_19.sp12_h_r_0 <X> T_5_19.sp12_v_t_23
 (3 7)  (237 311)  (237 311)  routing T_5_19.sp12_h_r_0 <X> T_5_19.sp12_v_t_23


LogicTile_6_19

 (2 0)  (290 304)  (290 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 14)  (291 318)  (291 318)  routing T_6_19.sp12_h_r_1 <X> T_6_19.sp12_v_t_22
 (3 15)  (291 319)  (291 319)  routing T_6_19.sp12_h_r_1 <X> T_6_19.sp12_v_t_22


LogicTile_7_19

 (3 6)  (345 310)  (345 310)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_t_23
 (3 7)  (345 311)  (345 311)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_t_23


RAM_Tile_8_19

 (16 0)  (412 304)  (412 304)  routing T_8_19.sp4_v_b_1 <X> T_8_19.lc_trk_g0_1
 (17 0)  (413 304)  (413 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (414 304)  (414 304)  routing T_8_19.sp4_v_b_1 <X> T_8_19.lc_trk_g0_1
 (5 1)  (401 305)  (401 305)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_b_0
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 305)  (410 305)  routing T_8_19.sp4_h_r_0 <X> T_8_19.lc_trk_g0_0
 (15 1)  (411 305)  (411 305)  routing T_8_19.sp4_h_r_0 <X> T_8_19.lc_trk_g0_0
 (16 1)  (412 305)  (412 305)  routing T_8_19.sp4_h_r_0 <X> T_8_19.lc_trk_g0_0
 (17 1)  (413 305)  (413 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 307)  (398 307)  routing T_8_19.lc_trk_g0_0 <X> T_8_19.wire_bram/ram/RCLK
 (16 3)  (412 307)  (412 307)  routing T_8_19.sp12_h_r_12 <X> T_8_19.lc_trk_g0_4
 (17 3)  (413 307)  (413 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (37 8)  (433 312)  (433 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g0_4 <X> T_8_19.wire_bram/ram/RE


LogicTile_9_19

 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 304)  (473 304)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.input_2_0
 (38 0)  (476 304)  (476 304)  LC_0 Logic Functioning bit
 (39 0)  (477 304)  (477 304)  LC_0 Logic Functioning bit
 (41 0)  (479 304)  (479 304)  LC_0 Logic Functioning bit
 (52 0)  (490 304)  (490 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (466 305)  (466 305)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 305)  (470 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (472 305)  (472 305)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.input_2_0
 (35 1)  (473 305)  (473 305)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.input_2_0
 (38 1)  (476 305)  (476 305)  LC_0 Logic Functioning bit
 (15 2)  (453 306)  (453 306)  routing T_9_19.sp4_h_r_5 <X> T_9_19.lc_trk_g0_5
 (16 2)  (454 306)  (454 306)  routing T_9_19.sp4_h_r_5 <X> T_9_19.lc_trk_g0_5
 (17 2)  (455 306)  (455 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (9 3)  (447 307)  (447 307)  routing T_9_19.sp4_v_b_5 <X> T_9_19.sp4_v_t_36
 (10 3)  (448 307)  (448 307)  routing T_9_19.sp4_v_b_5 <X> T_9_19.sp4_v_t_36
 (18 3)  (456 307)  (456 307)  routing T_9_19.sp4_h_r_5 <X> T_9_19.lc_trk_g0_5
 (13 4)  (451 308)  (451 308)  routing T_9_19.sp4_h_l_40 <X> T_9_19.sp4_v_b_5
 (14 4)  (452 308)  (452 308)  routing T_9_19.sp4_h_r_8 <X> T_9_19.lc_trk_g1_0
 (12 5)  (450 309)  (450 309)  routing T_9_19.sp4_h_l_40 <X> T_9_19.sp4_v_b_5
 (15 5)  (453 309)  (453 309)  routing T_9_19.sp4_h_r_8 <X> T_9_19.lc_trk_g1_0
 (16 5)  (454 309)  (454 309)  routing T_9_19.sp4_h_r_8 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (3 6)  (441 310)  (441 310)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_v_t_23
 (21 6)  (459 310)  (459 310)  routing T_9_19.sp4_h_l_2 <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (461 310)  (461 310)  routing T_9_19.sp4_h_l_2 <X> T_9_19.lc_trk_g1_7
 (24 6)  (462 310)  (462 310)  routing T_9_19.sp4_h_l_2 <X> T_9_19.lc_trk_g1_7
 (3 7)  (441 311)  (441 311)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_v_t_23
 (9 7)  (447 311)  (447 311)  routing T_9_19.sp4_v_b_4 <X> T_9_19.sp4_v_t_41
 (14 8)  (452 312)  (452 312)  routing T_9_19.sp4_v_t_21 <X> T_9_19.lc_trk_g2_0
 (14 9)  (452 313)  (452 313)  routing T_9_19.sp4_v_t_21 <X> T_9_19.lc_trk_g2_0
 (16 9)  (454 313)  (454 313)  routing T_9_19.sp4_v_t_21 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (4 10)  (442 314)  (442 314)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_v_t_43
 (6 10)  (444 314)  (444 314)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_v_t_43
 (5 11)  (443 315)  (443 315)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_v_t_43
 (3 14)  (441 318)  (441 318)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22
 (13 14)  (451 318)  (451 318)  routing T_9_19.sp4_h_r_11 <X> T_9_19.sp4_v_t_46
 (3 15)  (441 319)  (441 319)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22
 (8 15)  (446 319)  (446 319)  routing T_9_19.sp4_h_r_4 <X> T_9_19.sp4_v_t_47
 (9 15)  (447 319)  (447 319)  routing T_9_19.sp4_h_r_4 <X> T_9_19.sp4_v_t_47
 (10 15)  (448 319)  (448 319)  routing T_9_19.sp4_h_r_4 <X> T_9_19.sp4_v_t_47
 (12 15)  (450 319)  (450 319)  routing T_9_19.sp4_h_r_11 <X> T_9_19.sp4_v_t_46


LogicTile_10_19

 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 304)  (526 304)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (38 0)  (530 304)  (530 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (47 0)  (539 304)  (539 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (38 1)  (530 305)  (530 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (0 2)  (492 306)  (492 306)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 307)  (494 307)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (0 4)  (492 308)  (492 308)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (1 4)  (493 308)  (493 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (492 309)  (492 309)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (1 5)  (493 309)  (493 309)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (22 5)  (514 309)  (514 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (515 309)  (515 309)  routing T_10_19.sp4_h_r_2 <X> T_10_19.lc_trk_g1_2
 (24 5)  (516 309)  (516 309)  routing T_10_19.sp4_h_r_2 <X> T_10_19.lc_trk_g1_2
 (25 5)  (517 309)  (517 309)  routing T_10_19.sp4_h_r_2 <X> T_10_19.lc_trk_g1_2
 (14 9)  (506 313)  (506 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (15 9)  (507 313)  (507 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (16 9)  (508 313)  (508 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (17 9)  (509 313)  (509 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 12)  (513 316)  (513 316)  routing T_10_19.sp4_v_t_22 <X> T_10_19.lc_trk_g3_3
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (515 316)  (515 316)  routing T_10_19.sp4_v_t_22 <X> T_10_19.lc_trk_g3_3
 (21 13)  (513 317)  (513 317)  routing T_10_19.sp4_v_t_22 <X> T_10_19.lc_trk_g3_3
 (0 14)  (492 318)  (492 318)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 318)  (507 318)  routing T_10_19.sp4_h_l_24 <X> T_10_19.lc_trk_g3_5
 (16 14)  (508 318)  (508 318)  routing T_10_19.sp4_h_l_24 <X> T_10_19.lc_trk_g3_5
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 318)  (510 318)  routing T_10_19.sp4_h_l_24 <X> T_10_19.lc_trk_g3_5
 (0 15)  (492 319)  (492 319)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 319)  (493 319)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/s_r


LogicTile_11_19

 (8 0)  (554 304)  (554 304)  routing T_11_19.sp4_v_b_7 <X> T_11_19.sp4_h_r_1
 (9 0)  (555 304)  (555 304)  routing T_11_19.sp4_v_b_7 <X> T_11_19.sp4_h_r_1
 (10 0)  (556 304)  (556 304)  routing T_11_19.sp4_v_b_7 <X> T_11_19.sp4_h_r_1
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 304)  (580 304)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (42 0)  (588 304)  (588 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (53 0)  (599 304)  (599 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.input_2_0
 (35 1)  (581 305)  (581 305)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.input_2_0
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (42 1)  (588 305)  (588 305)  LC_0 Logic Functioning bit
 (43 1)  (589 305)  (589 305)  LC_0 Logic Functioning bit
 (48 1)  (594 305)  (594 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (5 2)  (551 306)  (551 306)  routing T_11_19.sp4_v_b_0 <X> T_11_19.sp4_h_l_37
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 6)  (571 310)  (571 310)  routing T_11_19.sp4_h_l_11 <X> T_11_19.lc_trk_g1_6
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (569 311)  (569 311)  routing T_11_19.sp4_h_l_11 <X> T_11_19.lc_trk_g1_6
 (24 7)  (570 311)  (570 311)  routing T_11_19.sp4_h_l_11 <X> T_11_19.lc_trk_g1_6
 (25 7)  (571 311)  (571 311)  routing T_11_19.sp4_h_l_11 <X> T_11_19.lc_trk_g1_6
 (11 10)  (557 314)  (557 314)  routing T_11_19.sp4_v_b_0 <X> T_11_19.sp4_v_t_45
 (13 10)  (559 314)  (559 314)  routing T_11_19.sp4_v_b_0 <X> T_11_19.sp4_v_t_45
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 315)  (571 315)  routing T_11_19.sp4_r_v_b_38 <X> T_11_19.lc_trk_g2_6
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 317)  (569 317)  routing T_11_19.sp4_h_l_15 <X> T_11_19.lc_trk_g3_2
 (24 13)  (570 317)  (570 317)  routing T_11_19.sp4_h_l_15 <X> T_11_19.lc_trk_g3_2
 (25 13)  (571 317)  (571 317)  routing T_11_19.sp4_h_l_15 <X> T_11_19.lc_trk_g3_2


LogicTile_12_19

 (4 0)  (604 304)  (604 304)  routing T_12_19.sp4_h_l_37 <X> T_12_19.sp4_v_b_0
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (5 1)  (605 305)  (605 305)  routing T_12_19.sp4_h_l_37 <X> T_12_19.sp4_v_b_0
 (4 3)  (604 307)  (604 307)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_h_l_37
 (6 3)  (606 307)  (606 307)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_h_l_37
 (13 3)  (613 307)  (613 307)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_h_l_39
 (8 5)  (608 309)  (608 309)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_v_b_4
 (3 6)  (603 310)  (603 310)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_v_t_23
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.bnr_op_5 <X> T_12_19.lc_trk_g1_5
 (21 6)  (621 310)  (621 310)  routing T_12_19.bnr_op_7 <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (3 7)  (603 311)  (603 311)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_v_t_23
 (18 7)  (618 311)  (618 311)  routing T_12_19.bnr_op_5 <X> T_12_19.lc_trk_g1_5
 (21 7)  (621 311)  (621 311)  routing T_12_19.bnr_op_7 <X> T_12_19.lc_trk_g1_7
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (621 313)  (621 313)  routing T_12_19.sp4_r_v_b_35 <X> T_12_19.lc_trk_g2_3
 (3 14)  (603 318)  (603 318)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22
 (4 14)  (604 318)  (604 318)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_v_t_44
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (39 14)  (639 318)  (639 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (48 14)  (648 318)  (648 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (3 15)  (603 319)  (603 319)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (635 319)  (635 319)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.input_2_7
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (47 15)  (647 319)  (647 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_13_19

 (5 2)  (659 306)  (659 306)  routing T_13_19.sp4_v_b_0 <X> T_13_19.sp4_h_l_37
 (12 2)  (666 306)  (666 306)  routing T_13_19.sp4_v_b_2 <X> T_13_19.sp4_h_l_39
 (14 2)  (668 306)  (668 306)  routing T_13_19.sp4_v_t_1 <X> T_13_19.lc_trk_g0_4
 (14 3)  (668 307)  (668 307)  routing T_13_19.sp4_v_t_1 <X> T_13_19.lc_trk_g0_4
 (16 3)  (670 307)  (670 307)  routing T_13_19.sp4_v_t_1 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (9 5)  (663 309)  (663 309)  routing T_13_19.sp4_v_t_45 <X> T_13_19.sp4_v_b_4
 (10 5)  (664 309)  (664 309)  routing T_13_19.sp4_v_t_45 <X> T_13_19.sp4_v_b_4
 (10 6)  (664 310)  (664 310)  routing T_13_19.sp4_v_b_11 <X> T_13_19.sp4_h_l_41
 (11 7)  (665 311)  (665 311)  routing T_13_19.sp4_h_r_9 <X> T_13_19.sp4_h_l_40
 (13 7)  (667 311)  (667 311)  routing T_13_19.sp4_h_r_9 <X> T_13_19.sp4_h_l_40
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (15 8)  (669 312)  (669 312)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g2_1
 (16 10)  (670 314)  (670 314)  routing T_13_19.sp12_v_t_10 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (679 314)  (679 314)  routing T_13_19.sp12_v_b_6 <X> T_13_19.lc_trk_g2_6
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 314)  (689 314)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_5
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (13 11)  (667 315)  (667 315)  routing T_13_19.sp4_v_b_3 <X> T_13_19.sp4_h_l_45
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (678 315)  (678 315)  routing T_13_19.sp12_v_b_6 <X> T_13_19.lc_trk_g2_6
 (25 11)  (679 315)  (679 315)  routing T_13_19.sp12_v_b_6 <X> T_13_19.lc_trk_g2_6
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (688 315)  (688 315)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_5
 (35 11)  (689 315)  (689 315)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_5
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (51 11)  (705 315)  (705 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (42 12)  (696 316)  (696 316)  LC_6 Logic Functioning bit
 (48 12)  (702 316)  (702 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (704 316)  (704 316)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (706 316)  (706 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (657 317)  (657 317)  routing T_13_19.sp12_h_l_22 <X> T_13_19.sp12_h_r_1
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit


LogicTile_14_19

 (3 0)  (711 304)  (711 304)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_v_b_0
 (21 0)  (729 304)  (729 304)  routing T_14_19.sp4_v_b_11 <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 304)  (731 304)  routing T_14_19.sp4_v_b_11 <X> T_14_19.lc_trk_g0_3
 (3 1)  (711 305)  (711 305)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_v_b_0
 (14 1)  (722 305)  (722 305)  routing T_14_19.sp12_h_r_16 <X> T_14_19.lc_trk_g0_0
 (16 1)  (724 305)  (724 305)  routing T_14_19.sp12_h_r_16 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (729 305)  (729 305)  routing T_14_19.sp4_v_b_11 <X> T_14_19.lc_trk_g0_3
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 305)  (731 305)  routing T_14_19.sp4_v_b_18 <X> T_14_19.lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.sp4_v_b_18 <X> T_14_19.lc_trk_g0_2
 (3 2)  (711 306)  (711 306)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_h_l_23
 (12 2)  (720 306)  (720 306)  routing T_14_19.sp4_v_b_2 <X> T_14_19.sp4_h_l_39
 (15 2)  (723 306)  (723 306)  routing T_14_19.top_op_5 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (733 306)  (733 306)  routing T_14_19.sp4_v_t_3 <X> T_14_19.lc_trk_g0_6
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (53 2)  (761 306)  (761 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (3 3)  (711 307)  (711 307)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_h_l_23
 (9 3)  (717 307)  (717 307)  routing T_14_19.sp4_v_b_1 <X> T_14_19.sp4_v_t_36
 (18 3)  (726 307)  (726 307)  routing T_14_19.top_op_5 <X> T_14_19.lc_trk_g0_5
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 307)  (731 307)  routing T_14_19.sp4_v_t_3 <X> T_14_19.lc_trk_g0_6
 (25 3)  (733 307)  (733 307)  routing T_14_19.sp4_v_t_3 <X> T_14_19.lc_trk_g0_6
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (21 4)  (729 308)  (729 308)  routing T_14_19.bnr_op_3 <X> T_14_19.lc_trk_g1_3
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (46 4)  (754 308)  (754 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (756 308)  (756 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (723 309)  (723 309)  routing T_14_19.bot_op_0 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (729 309)  (729 309)  routing T_14_19.bnr_op_3 <X> T_14_19.lc_trk_g1_3
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (3 6)  (711 310)  (711 310)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_v_t_23
 (3 7)  (711 311)  (711 311)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_v_t_23
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.bot_op_6 <X> T_14_19.lc_trk_g1_6
 (8 8)  (716 312)  (716 312)  routing T_14_19.sp4_v_b_1 <X> T_14_19.sp4_h_r_7
 (9 8)  (717 312)  (717 312)  routing T_14_19.sp4_v_b_1 <X> T_14_19.sp4_h_r_7
 (10 8)  (718 312)  (718 312)  routing T_14_19.sp4_v_b_1 <X> T_14_19.sp4_h_r_7
 (15 8)  (723 312)  (723 312)  routing T_14_19.sp4_v_t_28 <X> T_14_19.lc_trk_g2_1
 (16 8)  (724 312)  (724 312)  routing T_14_19.sp4_v_t_28 <X> T_14_19.lc_trk_g2_1
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (48 11)  (756 315)  (756 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (723 316)  (723 316)  routing T_14_19.sp12_v_b_1 <X> T_14_19.lc_trk_g3_1
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.sp12_v_b_1 <X> T_14_19.lc_trk_g3_1
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp4_v_t_30 <X> T_14_19.lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.sp4_v_t_30 <X> T_14_19.lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.sp4_v_b_26 <X> T_14_19.lc_trk_g3_2
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (47 12)  (755 316)  (755 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (756 316)  (756 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (758 316)  (758 316)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (726 317)  (726 317)  routing T_14_19.sp12_v_b_1 <X> T_14_19.lc_trk_g3_1
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (731 317)  (731 317)  routing T_14_19.sp4_v_b_26 <X> T_14_19.lc_trk_g3_2
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (3 14)  (711 318)  (711 318)  routing T_14_19.sp12_v_b_1 <X> T_14_19.sp12_v_t_22
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (39 14)  (747 318)  (747 318)  LC_7 Logic Functioning bit
 (47 14)  (755 318)  (755 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (13 15)  (721 319)  (721 319)  routing T_14_19.sp4_v_b_6 <X> T_14_19.sp4_h_l_46
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 319)  (735 319)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 319)  (740 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (741 319)  (741 319)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.input_2_7
 (34 15)  (742 319)  (742 319)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.input_2_7
 (35 15)  (743 319)  (743 319)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.input_2_7
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (39 15)  (747 319)  (747 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (3 0)  (765 304)  (765 304)  routing T_15_19.sp12_v_t_23 <X> T_15_19.sp12_v_b_0
 (11 0)  (773 304)  (773 304)  routing T_15_19.sp4_v_t_43 <X> T_15_19.sp4_v_b_2
 (13 0)  (775 304)  (775 304)  routing T_15_19.sp4_v_t_43 <X> T_15_19.sp4_v_b_2
 (25 0)  (787 304)  (787 304)  routing T_15_19.sp4_h_l_7 <X> T_15_19.lc_trk_g0_2
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (38 0)  (800 304)  (800 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (45 0)  (807 304)  (807 304)  LC_0 Logic Functioning bit
 (52 0)  (814 304)  (814 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 305)  (785 305)  routing T_15_19.sp4_h_l_7 <X> T_15_19.lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.sp4_h_l_7 <X> T_15_19.lc_trk_g0_2
 (25 1)  (787 305)  (787 305)  routing T_15_19.sp4_h_l_7 <X> T_15_19.lc_trk_g0_2
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 305)  (789 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 305)  (792 305)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 305)  (797 305)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.input_2_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 306)  (776 306)  routing T_15_19.sp4_v_t_1 <X> T_15_19.lc_trk_g0_4
 (16 2)  (778 306)  (778 306)  routing T_15_19.sp4_v_b_5 <X> T_15_19.lc_trk_g0_5
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (780 306)  (780 306)  routing T_15_19.sp4_v_b_5 <X> T_15_19.lc_trk_g0_5
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 306)  (785 306)  routing T_15_19.sp4_v_b_23 <X> T_15_19.lc_trk_g0_7
 (24 2)  (786 306)  (786 306)  routing T_15_19.sp4_v_b_23 <X> T_15_19.lc_trk_g0_7
 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (14 3)  (776 307)  (776 307)  routing T_15_19.sp4_v_t_1 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_v_t_1 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (9 4)  (771 308)  (771 308)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_h_r_4
 (10 4)  (772 308)  (772 308)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_h_r_4
 (14 4)  (776 308)  (776 308)  routing T_15_19.wire_logic_cluster/lc_0/out <X> T_15_19.lc_trk_g1_0
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (47 4)  (809 308)  (809 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (814 308)  (814 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 309)  (797 309)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.input_2_2
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (14 6)  (776 310)  (776 310)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g1_4
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (3 8)  (765 312)  (765 312)  routing T_15_19.sp12_v_t_22 <X> T_15_19.sp12_v_b_1
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 312)  (785 312)  routing T_15_19.sp4_v_t_30 <X> T_15_19.lc_trk_g2_3
 (24 8)  (786 312)  (786 312)  routing T_15_19.sp4_v_t_30 <X> T_15_19.lc_trk_g2_3
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 312)  (792 312)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (47 8)  (809 312)  (809 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (810 312)  (810 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (785 313)  (785 313)  routing T_15_19.sp12_v_b_18 <X> T_15_19.lc_trk_g2_2
 (25 9)  (787 313)  (787 313)  routing T_15_19.sp12_v_b_18 <X> T_15_19.lc_trk_g2_2
 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (797 313)  (797 313)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.input_2_4
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (48 9)  (810 313)  (810 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (776 314)  (776 314)  routing T_15_19.sp12_v_t_3 <X> T_15_19.lc_trk_g2_4
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 314)  (780 314)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g2_5
 (21 10)  (783 314)  (783 314)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (797 314)  (797 314)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.input_2_5
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (47 10)  (809 314)  (809 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (810 314)  (810 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (776 315)  (776 315)  routing T_15_19.sp12_v_t_3 <X> T_15_19.lc_trk_g2_4
 (15 11)  (777 315)  (777 315)  routing T_15_19.sp12_v_t_3 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (26 11)  (788 315)  (788 315)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 315)  (793 315)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 315)  (795 315)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.input_2_5
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (41 11)  (803 315)  (803 315)  LC_5 Logic Functioning bit
 (42 11)  (804 315)  (804 315)  LC_5 Logic Functioning bit
 (43 11)  (805 315)  (805 315)  LC_5 Logic Functioning bit
 (48 11)  (810 315)  (810 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_v_t_30 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_v_t_30 <X> T_15_19.lc_trk_g3_3
 (25 12)  (787 316)  (787 316)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g3_2
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 316)  (792 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 316)  (796 316)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (39 12)  (801 316)  (801 316)  LC_6 Logic Functioning bit
 (41 12)  (803 316)  (803 316)  LC_6 Logic Functioning bit
 (45 12)  (807 316)  (807 316)  LC_6 Logic Functioning bit
 (48 12)  (810 316)  (810 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (814 316)  (814 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 317)  (789 317)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 317)  (792 317)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 317)  (797 317)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.input_2_6
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (38 13)  (800 317)  (800 317)  LC_6 Logic Functioning bit
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 318)  (776 318)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g3_4
 (25 14)  (787 318)  (787 318)  routing T_15_19.wire_logic_cluster/lc_6/out <X> T_15_19.lc_trk_g3_6
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 318)  (797 318)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_7
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (47 14)  (809 318)  (809 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (814 318)  (814 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (763 319)  (763 319)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 319)  (776 319)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g3_4
 (16 15)  (778 319)  (778 319)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 319)  (788 319)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 319)  (792 319)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 319)  (794 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 319)  (795 319)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_7
 (35 15)  (797 319)  (797 319)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_7
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (38 15)  (800 319)  (800 319)  LC_7 Logic Functioning bit
 (42 15)  (804 319)  (804 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (14 0)  (830 304)  (830 304)  routing T_16_19.sp4_v_b_8 <X> T_16_19.lc_trk_g0_0
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 304)  (840 304)  routing T_16_19.bot_op_3 <X> T_16_19.lc_trk_g0_3
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (52 0)  (868 304)  (868 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (830 305)  (830 305)  routing T_16_19.sp4_v_b_8 <X> T_16_19.lc_trk_g0_0
 (16 1)  (832 305)  (832 305)  routing T_16_19.sp4_v_b_8 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 305)  (846 305)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (25 2)  (841 306)  (841 306)  routing T_16_19.sp4_v_b_6 <X> T_16_19.lc_trk_g0_6
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (839 307)  (839 307)  routing T_16_19.sp4_v_b_6 <X> T_16_19.lc_trk_g0_6
 (14 4)  (830 308)  (830 308)  routing T_16_19.sp4_v_b_0 <X> T_16_19.lc_trk_g1_0
 (26 4)  (842 308)  (842 308)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 308)  (851 308)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_2
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (42 4)  (858 308)  (858 308)  LC_2 Logic Functioning bit
 (9 5)  (825 309)  (825 309)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_v_b_4
 (16 5)  (832 309)  (832 309)  routing T_16_19.sp4_v_b_0 <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (841 309)  (841 309)  routing T_16_19.sp4_r_v_b_26 <X> T_16_19.lc_trk_g1_2
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 309)  (848 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (849 309)  (849 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_2
 (34 5)  (850 309)  (850 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_2
 (35 5)  (851 309)  (851 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_2
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (51 5)  (867 309)  (867 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (824 310)  (824 310)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_l_41
 (9 6)  (825 310)  (825 310)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_l_41
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (47 6)  (863 310)  (863 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (819 311)  (819 311)  routing T_16_19.sp12_h_l_23 <X> T_16_19.sp12_v_t_23
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (849 311)  (849 311)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.input_2_3
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (15 8)  (831 312)  (831 312)  routing T_16_19.tnl_op_1 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (837 312)  (837 312)  routing T_16_19.rgt_op_3 <X> T_16_19.lc_trk_g2_3
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 312)  (840 312)  routing T_16_19.rgt_op_3 <X> T_16_19.lc_trk_g2_3
 (18 9)  (834 313)  (834 313)  routing T_16_19.tnl_op_1 <X> T_16_19.lc_trk_g2_1
 (22 9)  (838 313)  (838 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (3 10)  (819 314)  (819 314)  routing T_16_19.sp12_v_t_22 <X> T_16_19.sp12_h_l_22
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (21 14)  (837 318)  (837 318)  routing T_16_19.sp4_h_r_39 <X> T_16_19.lc_trk_g3_7
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp4_h_r_39 <X> T_16_19.lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.sp4_h_r_39 <X> T_16_19.lc_trk_g3_7


LogicTile_17_19

 (12 2)  (886 306)  (886 306)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_l_39
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 309)  (897 309)  routing T_17_19.sp4_v_b_18 <X> T_17_19.lc_trk_g1_2
 (24 5)  (898 309)  (898 309)  routing T_17_19.sp4_v_b_18 <X> T_17_19.lc_trk_g1_2
 (3 6)  (877 310)  (877 310)  routing T_17_19.sp12_v_b_0 <X> T_17_19.sp12_v_t_23
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 310)  (907 310)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (41 6)  (915 310)  (915 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (897 311)  (897 311)  routing T_17_19.sp4_v_b_22 <X> T_17_19.lc_trk_g1_6
 (24 7)  (898 311)  (898 311)  routing T_17_19.sp4_v_b_22 <X> T_17_19.lc_trk_g1_6
 (26 7)  (900 311)  (900 311)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 311)  (901 311)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 311)  (908 311)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.input_2_3
 (35 7)  (909 311)  (909 311)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.input_2_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (40 7)  (914 311)  (914 311)  LC_3 Logic Functioning bit
 (13 8)  (887 312)  (887 312)  routing T_17_19.sp4_v_t_45 <X> T_17_19.sp4_v_b_8
 (14 8)  (888 312)  (888 312)  routing T_17_19.sp4_v_b_24 <X> T_17_19.lc_trk_g2_0
 (16 9)  (890 313)  (890 313)  routing T_17_19.sp4_v_b_24 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp12_v_b_20 <X> T_17_19.lc_trk_g2_4
 (16 11)  (890 315)  (890 315)  routing T_17_19.sp12_v_b_20 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4


LogicTile_18_19

 (26 6)  (954 310)  (954 310)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 310)  (956 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 310)  (958 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 310)  (961 310)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (38 6)  (966 310)  (966 310)  LC_3 Logic Functioning bit
 (41 6)  (969 310)  (969 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (22 7)  (950 311)  (950 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (953 311)  (953 311)  routing T_18_19.sp4_r_v_b_30 <X> T_18_19.lc_trk_g1_6
 (26 7)  (954 311)  (954 311)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 311)  (955 311)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 311)  (958 311)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 311)  (960 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (961 311)  (961 311)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.input_2_3
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (39 7)  (967 311)  (967 311)  LC_3 Logic Functioning bit
 (40 7)  (968 311)  (968 311)  LC_3 Logic Functioning bit
 (51 7)  (979 311)  (979 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (943 312)  (943 312)  routing T_18_19.sp4_h_r_41 <X> T_18_19.lc_trk_g2_1
 (16 8)  (944 312)  (944 312)  routing T_18_19.sp4_h_r_41 <X> T_18_19.lc_trk_g2_1
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 312)  (946 312)  routing T_18_19.sp4_h_r_41 <X> T_18_19.lc_trk_g2_1
 (18 9)  (946 313)  (946 313)  routing T_18_19.sp4_h_r_41 <X> T_18_19.lc_trk_g2_1
 (22 11)  (950 315)  (950 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 315)  (953 315)  routing T_18_19.sp4_r_v_b_38 <X> T_18_19.lc_trk_g2_6
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_19_19

 (22 2)  (1004 306)  (1004 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1005 306)  (1005 306)  routing T_19_19.sp4_h_r_7 <X> T_19_19.lc_trk_g0_7
 (24 2)  (1006 306)  (1006 306)  routing T_19_19.sp4_h_r_7 <X> T_19_19.lc_trk_g0_7
 (16 3)  (998 307)  (998 307)  routing T_19_19.sp12_h_r_12 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (1003 307)  (1003 307)  routing T_19_19.sp4_h_r_7 <X> T_19_19.lc_trk_g0_7
 (22 3)  (1004 307)  (1004 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 307)  (1005 307)  routing T_19_19.sp4_v_b_22 <X> T_19_19.lc_trk_g0_6
 (24 3)  (1006 307)  (1006 307)  routing T_19_19.sp4_v_b_22 <X> T_19_19.lc_trk_g0_6
 (8 5)  (990 309)  (990 309)  routing T_19_19.sp4_h_l_41 <X> T_19_19.sp4_v_b_4
 (9 5)  (991 309)  (991 309)  routing T_19_19.sp4_h_l_41 <X> T_19_19.sp4_v_b_4
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1005 310)  (1005 310)  routing T_19_19.sp12_h_r_23 <X> T_19_19.lc_trk_g1_7
 (21 7)  (1003 311)  (1003 311)  routing T_19_19.sp12_h_r_23 <X> T_19_19.lc_trk_g1_7
 (9 8)  (991 312)  (991 312)  routing T_19_19.sp4_h_l_41 <X> T_19_19.sp4_h_r_7
 (10 8)  (992 312)  (992 312)  routing T_19_19.sp4_h_l_41 <X> T_19_19.sp4_h_r_7
 (26 10)  (1008 314)  (1008 314)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 314)  (1009 314)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 314)  (1012 314)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 314)  (1013 314)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 314)  (1017 314)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.input_2_5
 (36 10)  (1018 314)  (1018 314)  LC_5 Logic Functioning bit
 (37 10)  (1019 314)  (1019 314)  LC_5 Logic Functioning bit
 (38 10)  (1020 314)  (1020 314)  LC_5 Logic Functioning bit
 (41 10)  (1023 314)  (1023 314)  LC_5 Logic Functioning bit
 (43 10)  (1025 314)  (1025 314)  LC_5 Logic Functioning bit
 (22 11)  (1004 315)  (1004 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1008 315)  (1008 315)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 315)  (1009 315)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 315)  (1010 315)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 315)  (1014 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1017 315)  (1017 315)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.input_2_5
 (36 11)  (1018 315)  (1018 315)  LC_5 Logic Functioning bit
 (39 11)  (1021 315)  (1021 315)  LC_5 Logic Functioning bit
 (40 11)  (1022 315)  (1022 315)  LC_5 Logic Functioning bit
 (48 11)  (1030 315)  (1030 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (6 14)  (988 318)  (988 318)  routing T_19_19.sp4_h_l_41 <X> T_19_19.sp4_v_t_44
 (25 14)  (1007 318)  (1007 318)  routing T_19_19.sp4_v_b_30 <X> T_19_19.lc_trk_g3_6
 (26 14)  (1008 318)  (1008 318)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 318)  (1012 318)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 318)  (1015 318)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (37 14)  (1019 318)  (1019 318)  LC_7 Logic Functioning bit
 (38 14)  (1020 318)  (1020 318)  LC_7 Logic Functioning bit
 (39 14)  (1021 318)  (1021 318)  LC_7 Logic Functioning bit
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (43 14)  (1025 318)  (1025 318)  LC_7 Logic Functioning bit
 (51 14)  (1033 318)  (1033 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1005 319)  (1005 319)  routing T_19_19.sp4_v_b_30 <X> T_19_19.lc_trk_g3_6
 (26 15)  (1008 319)  (1008 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 319)  (1009 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 319)  (1010 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 319)  (1012 319)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 319)  (1013 319)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (38 15)  (1020 319)  (1020 319)  LC_7 Logic Functioning bit


LogicTile_21_19

 (8 5)  (1098 309)  (1098 309)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_v_b_4
 (10 5)  (1100 309)  (1100 309)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_v_b_4
 (3 15)  (1093 319)  (1093 319)  routing T_21_19.sp12_h_l_22 <X> T_21_19.sp12_v_t_22


LogicTile_22_19

 (36 8)  (1180 312)  (1180 312)  LC_4 Logic Functioning bit
 (37 8)  (1181 312)  (1181 312)  LC_4 Logic Functioning bit
 (38 8)  (1182 312)  (1182 312)  LC_4 Logic Functioning bit
 (39 8)  (1183 312)  (1183 312)  LC_4 Logic Functioning bit
 (40 8)  (1184 312)  (1184 312)  LC_4 Logic Functioning bit
 (41 8)  (1185 312)  (1185 312)  LC_4 Logic Functioning bit
 (42 8)  (1186 312)  (1186 312)  LC_4 Logic Functioning bit
 (43 8)  (1187 312)  (1187 312)  LC_4 Logic Functioning bit
 (48 8)  (1192 312)  (1192 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (1196 312)  (1196 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (1180 313)  (1180 313)  LC_4 Logic Functioning bit
 (37 9)  (1181 313)  (1181 313)  LC_4 Logic Functioning bit
 (38 9)  (1182 313)  (1182 313)  LC_4 Logic Functioning bit
 (39 9)  (1183 313)  (1183 313)  LC_4 Logic Functioning bit
 (40 9)  (1184 313)  (1184 313)  LC_4 Logic Functioning bit
 (41 9)  (1185 313)  (1185 313)  LC_4 Logic Functioning bit
 (42 9)  (1186 313)  (1186 313)  LC_4 Logic Functioning bit
 (43 9)  (1187 313)  (1187 313)  LC_4 Logic Functioning bit
 (46 9)  (1190 313)  (1190 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (1192 313)  (1192 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1195 313)  (1195 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24


LogicTile_23_19

 (3 15)  (1201 319)  (1201 319)  routing T_23_19.sp12_h_l_22 <X> T_23_19.sp12_v_t_22


LogicTile_24_19

 (3 15)  (1255 319)  (1255 319)  routing T_24_19.sp12_h_l_22 <X> T_24_19.sp12_v_t_22


RAM_Tile_25_19

 (9 0)  (1315 304)  (1315 304)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_h_r_1
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 305)  (1315 305)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_v_b_1
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (3 2)  (1309 306)  (1309 306)  routing T_25_19.sp12_v_t_23 <X> T_25_19.sp12_h_l_23
 (0 3)  (1306 307)  (1306 307)  routing T_25_19.lc_trk_g1_1 <X> T_25_19.wire_bram/ram/RCLK
 (2 3)  (1308 307)  (1308 307)  routing T_25_19.lc_trk_g1_1 <X> T_25_19.wire_bram/ram/RCLK
 (15 4)  (1321 308)  (1321 308)  routing T_25_19.sp4_h_r_1 <X> T_25_19.lc_trk_g1_1
 (16 4)  (1322 308)  (1322 308)  routing T_25_19.sp4_h_r_1 <X> T_25_19.lc_trk_g1_1
 (17 4)  (1323 308)  (1323 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1324 309)  (1324 309)  routing T_25_19.sp4_h_r_1 <X> T_25_19.lc_trk_g1_1
 (6 6)  (1312 310)  (1312 310)  routing T_25_19.sp4_v_b_0 <X> T_25_19.sp4_v_t_38
 (5 7)  (1311 311)  (1311 311)  routing T_25_19.sp4_v_b_0 <X> T_25_19.sp4_v_t_38
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 312)  (1336 312)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.wire_bram/ram/WDATA_11
 (39 8)  (1345 312)  (1345 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 313)  (1336 313)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.wire_bram/ram/WDATA_11
 (21 10)  (1327 314)  (1327 314)  routing T_25_19.sp4_v_b_31 <X> T_25_19.lc_trk_g2_7
 (22 10)  (1328 314)  (1328 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 314)  (1329 314)  routing T_25_19.sp4_v_b_31 <X> T_25_19.lc_trk_g2_7
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (11 14)  (1317 318)  (1317 318)  routing T_25_19.sp4_v_b_8 <X> T_25_19.sp4_v_t_46
 (15 14)  (1321 318)  (1321 318)  routing T_25_19.sp4_h_r_45 <X> T_25_19.lc_trk_g3_5
 (16 14)  (1322 318)  (1322 318)  routing T_25_19.sp4_h_r_45 <X> T_25_19.lc_trk_g3_5
 (17 14)  (1323 318)  (1323 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 318)  (1324 318)  routing T_25_19.sp4_h_r_45 <X> T_25_19.lc_trk_g3_5
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (3 15)  (1309 319)  (1309 319)  routing T_25_19.sp12_h_l_22 <X> T_25_19.sp12_v_t_22
 (12 15)  (1318 319)  (1318 319)  routing T_25_19.sp4_v_b_8 <X> T_25_19.sp4_v_t_46
 (18 15)  (1324 319)  (1324 319)  routing T_25_19.sp4_h_r_45 <X> T_25_19.lc_trk_g3_5


LogicTile_26_19

 (11 0)  (1359 304)  (1359 304)  routing T_26_19.sp4_h_l_45 <X> T_26_19.sp4_v_b_2
 (13 0)  (1361 304)  (1361 304)  routing T_26_19.sp4_h_l_45 <X> T_26_19.sp4_v_b_2
 (12 1)  (1360 305)  (1360 305)  routing T_26_19.sp4_h_l_45 <X> T_26_19.sp4_v_b_2
 (3 15)  (1351 319)  (1351 319)  routing T_26_19.sp12_h_l_22 <X> T_26_19.sp12_v_t_22


LogicTile_27_19

 (3 7)  (1405 311)  (1405 311)  routing T_27_19.sp12_h_l_23 <X> T_27_19.sp12_v_t_23


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (12 10)  (5 298)  (5 298)  routing T_0_18.lc_trk_g1_4 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 298)  (4 298)  routing T_0_18.lc_trk_g1_4 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 300)  (13 300)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g1_4
 (5 13)  (12 301)  (12 301)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g1_4
 (7 13)  (10 301)  (10 301)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (5 14)  (12 302)  (12 302)  routing T_0_18.span4_vert_b_15 <X> T_0_18.lc_trk_g1_7
 (7 14)  (10 302)  (10 302)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 302)  (9 302)  routing T_0_18.span4_vert_b_15 <X> T_0_18.lc_trk_g1_7
 (16 14)  (1 302)  (1 302)  IOB_1 IO Functioning bit


LogicTile_3_18

 (19 0)  (145 288)  (145 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_6_18

 (21 0)  (309 288)  (309 288)  routing T_6_18.wire_logic_cluster/lc_3/out <X> T_6_18.lc_trk_g0_3
 (22 0)  (310 288)  (310 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (288 290)  (288 290)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (36 2)  (324 290)  (324 290)  LC_1 Logic Functioning bit
 (38 2)  (326 290)  (326 290)  LC_1 Logic Functioning bit
 (41 2)  (329 290)  (329 290)  LC_1 Logic Functioning bit
 (43 2)  (331 290)  (331 290)  LC_1 Logic Functioning bit
 (45 2)  (333 290)  (333 290)  LC_1 Logic Functioning bit
 (2 3)  (290 291)  (290 291)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (14 3)  (302 291)  (302 291)  routing T_6_18.sp4_h_r_4 <X> T_6_18.lc_trk_g0_4
 (15 3)  (303 291)  (303 291)  routing T_6_18.sp4_h_r_4 <X> T_6_18.lc_trk_g0_4
 (16 3)  (304 291)  (304 291)  routing T_6_18.sp4_h_r_4 <X> T_6_18.lc_trk_g0_4
 (17 3)  (305 291)  (305 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (28 3)  (316 291)  (316 291)  routing T_6_18.lc_trk_g2_1 <X> T_6_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 291)  (317 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (325 291)  (325 291)  LC_1 Logic Functioning bit
 (39 3)  (327 291)  (327 291)  LC_1 Logic Functioning bit
 (40 3)  (328 291)  (328 291)  LC_1 Logic Functioning bit
 (42 3)  (330 291)  (330 291)  LC_1 Logic Functioning bit
 (44 3)  (332 291)  (332 291)  LC_1 Logic Functioning bit
 (1 4)  (289 292)  (289 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (310 292)  (310 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 292)  (324 292)  LC_2 Logic Functioning bit
 (37 4)  (325 292)  (325 292)  LC_2 Logic Functioning bit
 (38 4)  (326 292)  (326 292)  LC_2 Logic Functioning bit
 (39 4)  (327 292)  (327 292)  LC_2 Logic Functioning bit
 (45 4)  (333 292)  (333 292)  LC_2 Logic Functioning bit
 (0 5)  (288 293)  (288 293)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_7/cen
 (1 5)  (289 293)  (289 293)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_7/cen
 (31 5)  (319 293)  (319 293)  routing T_6_18.lc_trk_g0_3 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 293)  (324 293)  LC_2 Logic Functioning bit
 (37 5)  (325 293)  (325 293)  LC_2 Logic Functioning bit
 (38 5)  (326 293)  (326 293)  LC_2 Logic Functioning bit
 (39 5)  (327 293)  (327 293)  LC_2 Logic Functioning bit
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 294)  (321 294)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 294)  (322 294)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 294)  (324 294)  LC_3 Logic Functioning bit
 (37 6)  (325 294)  (325 294)  LC_3 Logic Functioning bit
 (38 6)  (326 294)  (326 294)  LC_3 Logic Functioning bit
 (39 6)  (327 294)  (327 294)  LC_3 Logic Functioning bit
 (45 6)  (333 294)  (333 294)  LC_3 Logic Functioning bit
 (36 7)  (324 295)  (324 295)  LC_3 Logic Functioning bit
 (37 7)  (325 295)  (325 295)  LC_3 Logic Functioning bit
 (38 7)  (326 295)  (326 295)  LC_3 Logic Functioning bit
 (39 7)  (327 295)  (327 295)  LC_3 Logic Functioning bit
 (44 7)  (332 295)  (332 295)  LC_3 Logic Functioning bit
 (14 8)  (302 296)  (302 296)  routing T_6_18.sp4_h_l_21 <X> T_6_18.lc_trk_g2_0
 (15 8)  (303 296)  (303 296)  routing T_6_18.rgt_op_1 <X> T_6_18.lc_trk_g2_1
 (17 8)  (305 296)  (305 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (306 296)  (306 296)  routing T_6_18.rgt_op_1 <X> T_6_18.lc_trk_g2_1
 (15 9)  (303 297)  (303 297)  routing T_6_18.sp4_h_l_21 <X> T_6_18.lc_trk_g2_0
 (16 9)  (304 297)  (304 297)  routing T_6_18.sp4_h_l_21 <X> T_6_18.lc_trk_g2_0
 (17 9)  (305 297)  (305 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (17 12)  (305 300)  (305 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 300)  (306 300)  routing T_6_18.wire_logic_cluster/lc_1/out <X> T_6_18.lc_trk_g3_1
 (1 14)  (289 302)  (289 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (289 303)  (289 303)  routing T_6_18.lc_trk_g0_4 <X> T_6_18.wire_logic_cluster/lc_7/s_r


LogicTile_7_18

 (15 1)  (357 289)  (357 289)  routing T_7_18.bot_op_0 <X> T_7_18.lc_trk_g0_0
 (17 1)  (359 289)  (359 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (29 2)  (371 290)  (371 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (378 290)  (378 290)  LC_1 Logic Functioning bit
 (38 2)  (380 290)  (380 290)  LC_1 Logic Functioning bit
 (41 2)  (383 290)  (383 290)  LC_1 Logic Functioning bit
 (43 2)  (385 290)  (385 290)  LC_1 Logic Functioning bit
 (45 2)  (387 290)  (387 290)  LC_1 Logic Functioning bit
 (0 3)  (342 291)  (342 291)  routing T_7_18.lc_trk_g1_1 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 3)  (344 291)  (344 291)  routing T_7_18.lc_trk_g1_1 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (15 3)  (357 291)  (357 291)  routing T_7_18.sp4_v_t_9 <X> T_7_18.lc_trk_g0_4
 (16 3)  (358 291)  (358 291)  routing T_7_18.sp4_v_t_9 <X> T_7_18.lc_trk_g0_4
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 3)  (378 291)  (378 291)  LC_1 Logic Functioning bit
 (38 3)  (380 291)  (380 291)  LC_1 Logic Functioning bit
 (41 3)  (383 291)  (383 291)  LC_1 Logic Functioning bit
 (43 3)  (385 291)  (385 291)  LC_1 Logic Functioning bit
 (1 4)  (343 292)  (343 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (17 4)  (359 292)  (359 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (363 292)  (363 292)  routing T_7_18.sp4_v_b_3 <X> T_7_18.lc_trk_g1_3
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (365 292)  (365 292)  routing T_7_18.sp4_v_b_3 <X> T_7_18.lc_trk_g1_3
 (0 5)  (342 293)  (342 293)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (1 5)  (343 293)  (343 293)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (18 5)  (360 293)  (360 293)  routing T_7_18.sp4_r_v_b_25 <X> T_7_18.lc_trk_g1_1
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (343 303)  (343 303)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_18

 (7 0)  (403 288)  (403 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 289)  (403 289)  Ram config bit: MEMT_bram_cbit_0

 (10 1)  (406 289)  (406 289)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_v_b_1
 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 290)  (403 290)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 290)  (410 290)  routing T_8_18.sp4_v_b_4 <X> T_8_18.lc_trk_g0_4
 (0 3)  (396 291)  (396 291)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (7 3)  (403 291)  (403 291)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (412 291)  (412 291)  routing T_8_18.sp4_v_b_4 <X> T_8_18.lc_trk_g0_4
 (17 3)  (413 291)  (413 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (7 4)  (403 292)  (403 292)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 294)  (403 294)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (9 7)  (405 295)  (405 295)  routing T_8_18.sp4_v_b_4 <X> T_8_18.sp4_v_t_41
 (22 7)  (418 295)  (418 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 8)  (423 296)  (423 296)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.wire_bram/ram/WDATA_3
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (426 296)  (426 296)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.wire_bram/ram/WDATA_3
 (37 8)  (433 296)  (433 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 297)  (426 297)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.wire_bram/ram/WDATA_3
 (11 11)  (407 299)  (407 299)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_h_l_45
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g0_4 <X> T_8_18.wire_bram/ram/WE


LogicTile_9_18

 (4 2)  (442 290)  (442 290)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_v_t_37
 (6 2)  (444 290)  (444 290)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_v_t_37
 (4 6)  (442 294)  (442 294)  routing T_9_18.sp4_h_r_9 <X> T_9_18.sp4_v_t_38
 (6 6)  (444 294)  (444 294)  routing T_9_18.sp4_h_r_9 <X> T_9_18.sp4_v_t_38
 (11 6)  (449 294)  (449 294)  routing T_9_18.sp4_v_b_2 <X> T_9_18.sp4_v_t_40
 (5 7)  (443 295)  (443 295)  routing T_9_18.sp4_h_r_9 <X> T_9_18.sp4_v_t_38
 (12 7)  (450 295)  (450 295)  routing T_9_18.sp4_v_b_2 <X> T_9_18.sp4_v_t_40
 (4 10)  (442 298)  (442 298)  routing T_9_18.sp4_v_b_6 <X> T_9_18.sp4_v_t_43


LogicTile_10_18

 (9 4)  (501 292)  (501 292)  routing T_10_18.sp4_v_t_41 <X> T_10_18.sp4_h_r_4
 (9 6)  (501 294)  (501 294)  routing T_10_18.sp4_v_b_4 <X> T_10_18.sp4_h_l_41


LogicTile_11_18

 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (42 0)  (588 288)  (588 288)  LC_0 Logic Functioning bit
 (44 0)  (590 288)  (590 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (39 1)  (585 289)  (585 289)  LC_0 Logic Functioning bit
 (41 1)  (587 289)  (587 289)  LC_0 Logic Functioning bit
 (42 1)  (588 289)  (588 289)  LC_0 Logic Functioning bit
 (47 1)  (593 289)  (593 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (595 289)  (595 289)  Carry_In_Mux bit 

 (51 1)  (597 289)  (597 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 290)  (546 290)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (25 2)  (571 290)  (571 290)  routing T_11_18.sp4_h_l_11 <X> T_11_18.lc_trk_g0_6
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (41 2)  (587 290)  (587 290)  LC_1 Logic Functioning bit
 (42 2)  (588 290)  (588 290)  LC_1 Logic Functioning bit
 (44 2)  (590 290)  (590 290)  LC_1 Logic Functioning bit
 (45 2)  (591 290)  (591 290)  LC_1 Logic Functioning bit
 (46 2)  (592 290)  (592 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (548 291)  (548 291)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 291)  (569 291)  routing T_11_18.sp4_h_l_11 <X> T_11_18.lc_trk_g0_6
 (24 3)  (570 291)  (570 291)  routing T_11_18.sp4_h_l_11 <X> T_11_18.lc_trk_g0_6
 (25 3)  (571 291)  (571 291)  routing T_11_18.sp4_h_l_11 <X> T_11_18.lc_trk_g0_6
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (41 3)  (587 291)  (587 291)  LC_1 Logic Functioning bit
 (42 3)  (588 291)  (588 291)  LC_1 Logic Functioning bit
 (25 4)  (571 292)  (571 292)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g1_2
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (42 4)  (588 292)  (588 292)  LC_2 Logic Functioning bit
 (44 4)  (590 292)  (590 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (41 5)  (587 293)  (587 293)  LC_2 Logic Functioning bit
 (42 5)  (588 293)  (588 293)  LC_2 Logic Functioning bit
 (51 5)  (597 293)  (597 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (42 6)  (588 294)  (588 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (46 6)  (592 294)  (592 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (41 7)  (587 295)  (587 295)  LC_3 Logic Functioning bit
 (42 7)  (588 295)  (588 295)  LC_3 Logic Functioning bit
 (48 7)  (594 295)  (594 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 9)  (560 297)  (560 297)  routing T_11_18.sp4_r_v_b_32 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (14 12)  (560 300)  (560 300)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g3_0
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g3_1
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (546 302)  (546 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 302)  (561 302)  routing T_11_18.sp4_h_l_24 <X> T_11_18.lc_trk_g3_5
 (16 14)  (562 302)  (562 302)  routing T_11_18.sp4_h_l_24 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (564 302)  (564 302)  routing T_11_18.sp4_h_l_24 <X> T_11_18.lc_trk_g3_5
 (0 15)  (546 303)  (546 303)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 303)  (547 303)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/s_r


LogicTile_12_18

 (21 0)  (621 288)  (621 288)  routing T_12_18.sp4_v_b_11 <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (623 288)  (623 288)  routing T_12_18.sp4_v_b_11 <X> T_12_18.lc_trk_g0_3
 (14 1)  (614 289)  (614 289)  routing T_12_18.sp4_h_r_0 <X> T_12_18.lc_trk_g0_0
 (15 1)  (615 289)  (615 289)  routing T_12_18.sp4_h_r_0 <X> T_12_18.lc_trk_g0_0
 (16 1)  (616 289)  (616 289)  routing T_12_18.sp4_h_r_0 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (621 289)  (621 289)  routing T_12_18.sp4_v_b_11 <X> T_12_18.lc_trk_g0_3
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (602 291)  (602 291)  routing T_12_18.lc_trk_g0_0 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (4 3)  (604 291)  (604 291)  routing T_12_18.sp4_v_b_7 <X> T_12_18.sp4_h_l_37
 (15 3)  (615 291)  (615 291)  routing T_12_18.sp4_v_t_9 <X> T_12_18.lc_trk_g0_4
 (16 3)  (616 291)  (616 291)  routing T_12_18.sp4_v_t_9 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (0 4)  (600 292)  (600 292)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (603 292)  (603 292)  routing T_12_18.sp12_v_b_0 <X> T_12_18.sp12_h_r_0
 (11 4)  (611 292)  (611 292)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_v_b_5
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (3 5)  (603 293)  (603 293)  routing T_12_18.sp12_v_b_0 <X> T_12_18.sp12_h_r_0
 (4 6)  (604 294)  (604 294)  routing T_12_18.sp4_h_r_3 <X> T_12_18.sp4_v_t_38
 (5 7)  (605 295)  (605 295)  routing T_12_18.sp4_h_r_3 <X> T_12_18.sp4_v_t_38
 (11 8)  (611 296)  (611 296)  routing T_12_18.sp4_h_r_3 <X> T_12_18.sp4_v_b_8
 (25 8)  (625 296)  (625 296)  routing T_12_18.sp4_v_t_23 <X> T_12_18.lc_trk_g2_2
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (52 8)  (652 296)  (652 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 297)  (623 297)  routing T_12_18.sp4_v_t_23 <X> T_12_18.lc_trk_g2_2
 (25 9)  (625 297)  (625 297)  routing T_12_18.sp4_v_t_23 <X> T_12_18.lc_trk_g2_2
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (46 9)  (646 297)  (646 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (651 297)  (651 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (653 297)  (653 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 11)  (611 299)  (611 299)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_h_l_45
 (13 11)  (613 299)  (613 299)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_h_l_45
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (15 11)  (615 299)  (615 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 301)  (623 301)  routing T_12_18.sp4_h_l_15 <X> T_12_18.lc_trk_g3_2
 (24 13)  (624 301)  (624 301)  routing T_12_18.sp4_h_l_15 <X> T_12_18.lc_trk_g3_2
 (25 13)  (625 301)  (625 301)  routing T_12_18.sp4_h_l_15 <X> T_12_18.lc_trk_g3_2
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 303)  (601 303)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r


LogicTile_13_18

 (11 0)  (665 288)  (665 288)  routing T_13_18.sp4_h_l_45 <X> T_13_18.sp4_v_b_2
 (13 0)  (667 288)  (667 288)  routing T_13_18.sp4_h_l_45 <X> T_13_18.sp4_v_b_2
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (12 1)  (666 289)  (666 289)  routing T_13_18.sp4_h_l_45 <X> T_13_18.sp4_v_b_2
 (21 1)  (675 289)  (675 289)  routing T_13_18.sp4_r_v_b_32 <X> T_13_18.lc_trk_g0_3
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.bot_op_2 <X> T_13_18.lc_trk_g0_2
 (21 2)  (675 290)  (675 290)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g0_7
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (679 290)  (679 290)  routing T_13_18.sp4_h_r_14 <X> T_13_18.lc_trk_g0_6
 (21 3)  (675 291)  (675 291)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g0_7
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 291)  (677 291)  routing T_13_18.sp4_h_r_14 <X> T_13_18.lc_trk_g0_6
 (24 3)  (678 291)  (678 291)  routing T_13_18.sp4_h_r_14 <X> T_13_18.lc_trk_g0_6
 (13 8)  (667 296)  (667 296)  routing T_13_18.sp4_h_l_45 <X> T_13_18.sp4_v_b_8
 (12 9)  (666 297)  (666 297)  routing T_13_18.sp4_h_l_45 <X> T_13_18.sp4_v_b_8
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (3 12)  (657 300)  (657 300)  routing T_13_18.sp12_v_b_1 <X> T_13_18.sp12_h_r_1
 (25 12)  (679 300)  (679 300)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g3_2
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (3 13)  (657 301)  (657 301)  routing T_13_18.sp12_v_b_1 <X> T_13_18.sp12_h_r_1
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 301)  (677 301)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g3_2
 (25 13)  (679 301)  (679 301)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g3_2
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (5 14)  (659 302)  (659 302)  routing T_13_18.sp4_v_b_9 <X> T_13_18.sp4_h_l_44
 (25 14)  (679 302)  (679 302)  routing T_13_18.sp4_h_r_46 <X> T_13_18.lc_trk_g3_6
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_h_r_46 <X> T_13_18.lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.sp4_h_r_46 <X> T_13_18.lc_trk_g3_6
 (25 15)  (679 303)  (679 303)  routing T_13_18.sp4_h_r_46 <X> T_13_18.lc_trk_g3_6
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (41 0)  (749 288)  (749 288)  LC_0 Logic Functioning bit
 (43 0)  (751 288)  (751 288)  LC_0 Logic Functioning bit
 (51 0)  (759 288)  (759 288)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (8 1)  (716 289)  (716 289)  routing T_14_18.sp4_h_l_42 <X> T_14_18.sp4_v_b_1
 (9 1)  (717 289)  (717 289)  routing T_14_18.sp4_h_l_42 <X> T_14_18.sp4_v_b_1
 (10 1)  (718 289)  (718 289)  routing T_14_18.sp4_h_l_42 <X> T_14_18.sp4_v_b_1
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (12 2)  (720 290)  (720 290)  routing T_14_18.sp4_v_b_2 <X> T_14_18.sp4_h_l_39
 (11 6)  (719 294)  (719 294)  routing T_14_18.sp4_v_b_9 <X> T_14_18.sp4_v_t_40
 (13 6)  (721 294)  (721 294)  routing T_14_18.sp4_v_b_9 <X> T_14_18.sp4_v_t_40
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.bot_op_7 <X> T_14_18.lc_trk_g1_7
 (15 7)  (723 295)  (723 295)  routing T_14_18.bot_op_4 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (731 296)  (731 296)  routing T_14_18.sp12_v_b_11 <X> T_14_18.lc_trk_g2_3
 (8 9)  (716 297)  (716 297)  routing T_14_18.sp4_h_l_42 <X> T_14_18.sp4_v_b_7
 (9 9)  (717 297)  (717 297)  routing T_14_18.sp4_h_l_42 <X> T_14_18.sp4_v_b_7
 (4 10)  (712 298)  (712 298)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_v_t_43
 (6 10)  (714 298)  (714 298)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_v_t_43
 (13 12)  (721 300)  (721 300)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_v_b_11
 (21 12)  (729 300)  (729 300)  routing T_14_18.rgt_op_3 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.rgt_op_3 <X> T_14_18.lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.sp12_v_t_1 <X> T_14_18.lc_trk_g3_2
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (12 13)  (720 301)  (720 301)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_v_b_11
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.sp12_v_t_1 <X> T_14_18.lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.sp12_v_t_1 <X> T_14_18.lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (731 303)  (731 303)  routing T_14_18.sp4_v_b_46 <X> T_14_18.lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.sp4_v_b_46 <X> T_14_18.lc_trk_g3_6


LogicTile_15_18

 (25 0)  (787 288)  (787 288)  routing T_15_18.sp4_v_b_10 <X> T_15_18.lc_trk_g0_2
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 289)  (785 289)  routing T_15_18.sp4_v_b_10 <X> T_15_18.lc_trk_g0_2
 (25 1)  (787 289)  (787 289)  routing T_15_18.sp4_v_b_10 <X> T_15_18.lc_trk_g0_2
 (0 2)  (762 290)  (762 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (762 291)  (762 291)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 3)  (764 291)  (764 291)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (9 3)  (771 291)  (771 291)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_v_t_36
 (10 3)  (772 291)  (772 291)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_v_t_36
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (777 292)  (777 292)  routing T_15_18.bot_op_1 <X> T_15_18.lc_trk_g1_1
 (17 4)  (779 292)  (779 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (48 6)  (810 294)  (810 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (44 7)  (806 295)  (806 295)  LC_3 Logic Functioning bit
 (47 7)  (809 295)  (809 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (810 295)  (810 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (813 295)  (813 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 8)  (765 296)  (765 296)  routing T_15_18.sp12_v_t_22 <X> T_15_18.sp12_v_b_1
 (6 10)  (768 298)  (768 298)  routing T_15_18.sp4_v_b_3 <X> T_15_18.sp4_v_t_43
 (5 11)  (767 299)  (767 299)  routing T_15_18.sp4_v_b_3 <X> T_15_18.sp4_v_t_43
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (780 301)  (780 301)  routing T_15_18.sp4_r_v_b_41 <X> T_15_18.lc_trk_g3_1
 (0 14)  (762 302)  (762 302)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (762 303)  (762 303)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r


LogicTile_16_18

 (2 0)  (818 288)  (818 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (821 288)  (821 288)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_h_r_0
 (5 2)  (821 290)  (821 290)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_h_l_37
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 290)  (840 290)  routing T_16_18.bot_op_7 <X> T_16_18.lc_trk_g0_7
 (6 3)  (822 291)  (822 291)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_h_l_37
 (6 4)  (822 292)  (822 292)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_v_b_3
 (21 4)  (837 292)  (837 292)  routing T_16_18.lft_op_3 <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.lft_op_3 <X> T_16_18.lc_trk_g1_3
 (5 5)  (821 293)  (821 293)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_v_b_3
 (21 6)  (837 294)  (837 294)  routing T_16_18.sp4_v_b_15 <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (839 294)  (839 294)  routing T_16_18.sp4_v_b_15 <X> T_16_18.lc_trk_g1_7
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (48 6)  (864 294)  (864 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (21 7)  (837 295)  (837 295)  routing T_16_18.sp4_v_b_15 <X> T_16_18.lc_trk_g1_7
 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (37 7)  (853 295)  (853 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (39 7)  (855 295)  (855 295)  LC_3 Logic Functioning bit
 (40 7)  (856 295)  (856 295)  LC_3 Logic Functioning bit
 (42 7)  (858 295)  (858 295)  LC_3 Logic Functioning bit
 (2 8)  (818 296)  (818 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (13 8)  (829 296)  (829 296)  routing T_16_18.sp4_h_l_45 <X> T_16_18.sp4_v_b_8
 (12 9)  (828 297)  (828 297)  routing T_16_18.sp4_h_l_45 <X> T_16_18.sp4_v_b_8
 (12 12)  (828 300)  (828 300)  routing T_16_18.sp4_h_l_45 <X> T_16_18.sp4_h_r_11
 (13 13)  (829 301)  (829 301)  routing T_16_18.sp4_h_l_45 <X> T_16_18.sp4_h_r_11


LogicTile_17_18

 (4 2)  (878 290)  (878 290)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_v_t_37
 (19 2)  (893 290)  (893 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 293)  (897 293)  routing T_17_18.sp4_h_r_2 <X> T_17_18.lc_trk_g1_2
 (24 5)  (898 293)  (898 293)  routing T_17_18.sp4_h_r_2 <X> T_17_18.lc_trk_g1_2
 (25 5)  (899 293)  (899 293)  routing T_17_18.sp4_h_r_2 <X> T_17_18.lc_trk_g1_2
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 298)  (902 298)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 298)  (904 298)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 298)  (905 298)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 298)  (908 298)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 298)  (909 298)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_5
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (42 10)  (916 298)  (916 298)  LC_5 Logic Functioning bit
 (26 11)  (900 299)  (900 299)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 299)  (901 299)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 299)  (904 299)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 299)  (905 299)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 299)  (906 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (907 299)  (907 299)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_5
 (34 11)  (908 299)  (908 299)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_5
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (37 11)  (911 299)  (911 299)  LC_5 Logic Functioning bit
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (39 11)  (913 299)  (913 299)  LC_5 Logic Functioning bit
 (42 11)  (916 299)  (916 299)  LC_5 Logic Functioning bit
 (14 14)  (888 302)  (888 302)  routing T_17_18.sp4_v_b_36 <X> T_17_18.lc_trk_g3_4
 (21 14)  (895 302)  (895 302)  routing T_17_18.sp4_v_t_18 <X> T_17_18.lc_trk_g3_7
 (22 14)  (896 302)  (896 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 302)  (897 302)  routing T_17_18.sp4_v_t_18 <X> T_17_18.lc_trk_g3_7
 (14 15)  (888 303)  (888 303)  routing T_17_18.sp4_v_b_36 <X> T_17_18.lc_trk_g3_4
 (16 15)  (890 303)  (890 303)  routing T_17_18.sp4_v_b_36 <X> T_17_18.lc_trk_g3_4
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_18_18

 (6 0)  (934 288)  (934 288)  routing T_18_18.sp4_h_r_7 <X> T_18_18.sp4_v_b_0
 (0 2)  (928 290)  (928 290)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (955 290)  (955 290)  routing T_18_18.lc_trk_g1_1 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 290)  (959 290)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 290)  (962 290)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 290)  (964 290)  LC_1 Logic Functioning bit
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (38 2)  (966 290)  (966 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (41 2)  (969 290)  (969 290)  LC_1 Logic Functioning bit
 (43 2)  (971 290)  (971 290)  LC_1 Logic Functioning bit
 (45 2)  (973 290)  (973 290)  LC_1 Logic Functioning bit
 (52 2)  (980 290)  (980 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (930 291)  (930 291)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (26 3)  (954 291)  (954 291)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 291)  (956 291)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 291)  (957 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (38 3)  (966 291)  (966 291)  LC_1 Logic Functioning bit
 (17 4)  (945 292)  (945 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (946 292)  (946 292)  routing T_18_18.bnr_op_1 <X> T_18_18.lc_trk_g1_1
 (18 5)  (946 293)  (946 293)  routing T_18_18.bnr_op_1 <X> T_18_18.lc_trk_g1_1
 (15 6)  (943 294)  (943 294)  routing T_18_18.lft_op_5 <X> T_18_18.lc_trk_g1_5
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 294)  (946 294)  routing T_18_18.lft_op_5 <X> T_18_18.lc_trk_g1_5
 (21 8)  (949 296)  (949 296)  routing T_18_18.sp4_h_r_35 <X> T_18_18.lc_trk_g2_3
 (22 8)  (950 296)  (950 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (951 296)  (951 296)  routing T_18_18.sp4_h_r_35 <X> T_18_18.lc_trk_g2_3
 (24 8)  (952 296)  (952 296)  routing T_18_18.sp4_h_r_35 <X> T_18_18.lc_trk_g2_3
 (14 9)  (942 297)  (942 297)  routing T_18_18.sp4_h_r_24 <X> T_18_18.lc_trk_g2_0
 (15 9)  (943 297)  (943 297)  routing T_18_18.sp4_h_r_24 <X> T_18_18.lc_trk_g2_0
 (16 9)  (944 297)  (944 297)  routing T_18_18.sp4_h_r_24 <X> T_18_18.lc_trk_g2_0
 (17 9)  (945 297)  (945 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (4 14)  (932 302)  (932 302)  routing T_18_18.sp4_h_r_3 <X> T_18_18.sp4_v_t_44
 (6 14)  (934 302)  (934 302)  routing T_18_18.sp4_h_r_3 <X> T_18_18.sp4_v_t_44
 (5 15)  (933 303)  (933 303)  routing T_18_18.sp4_h_r_3 <X> T_18_18.sp4_v_t_44


LogicTile_19_18

 (2 4)  (984 292)  (984 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 4)  (986 292)  (986 292)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_3
 (6 4)  (988 292)  (988 292)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_3
 (5 5)  (987 293)  (987 293)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_3
 (4 6)  (986 294)  (986 294)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_t_38
 (5 7)  (987 295)  (987 295)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_t_38
 (10 15)  (992 303)  (992 303)  routing T_19_18.sp4_h_l_40 <X> T_19_18.sp4_v_t_47
 (19 15)  (1001 303)  (1001 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_18

 (12 2)  (1102 290)  (1102 290)  routing T_21_18.sp4_h_r_11 <X> T_21_18.sp4_h_l_39
 (13 3)  (1103 291)  (1103 291)  routing T_21_18.sp4_h_r_11 <X> T_21_18.sp4_h_l_39
 (13 6)  (1103 294)  (1103 294)  routing T_21_18.sp4_h_r_5 <X> T_21_18.sp4_v_t_40
 (12 7)  (1102 295)  (1102 295)  routing T_21_18.sp4_h_r_5 <X> T_21_18.sp4_v_t_40


LogicTile_23_18

 (5 6)  (1203 294)  (1203 294)  routing T_23_18.sp4_h_r_0 <X> T_23_18.sp4_h_l_38
 (4 7)  (1202 295)  (1202 295)  routing T_23_18.sp4_h_r_0 <X> T_23_18.sp4_h_l_38


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (19 0)  (1325 288)  (1325 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 290)  (1309 290)  routing T_25_18.sp12_v_t_23 <X> T_25_18.sp12_h_l_23
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 291)  (1306 291)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 291)  (1321 291)  routing T_25_18.sp4_v_b_20 <X> T_25_18.lc_trk_g0_4
 (16 3)  (1322 291)  (1322 291)  routing T_25_18.sp4_v_b_20 <X> T_25_18.lc_trk_g0_4
 (17 3)  (1323 291)  (1323 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (13 7)  (1319 295)  (1319 295)  routing T_25_18.sp4_v_b_0 <X> T_25_18.sp4_h_l_40
 (22 8)  (1328 296)  (1328 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1329 296)  (1329 296)  routing T_25_18.sp12_v_b_11 <X> T_25_18.lc_trk_g2_3
 (28 8)  (1334 296)  (1334 296)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.wire_bram/ram/WDATA_3
 (37 9)  (1343 297)  (1343 297)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (12 14)  (1318 302)  (1318 302)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_h_l_46
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g0_4 <X> T_25_18.wire_bram/ram/WE
 (3 15)  (1309 303)  (1309 303)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_t_22
 (11 15)  (1317 303)  (1317 303)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_h_l_46
 (13 15)  (1319 303)  (1319 303)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_h_l_46


LogicTile_26_18

 (4 10)  (1352 298)  (1352 298)  routing T_26_18.sp4_v_b_6 <X> T_26_18.sp4_v_t_43


LogicTile_29_18

 (3 3)  (1513 291)  (1513 291)  routing T_29_18.sp12_v_b_0 <X> T_29_18.sp12_h_l_23


IO_Tile_0_17

 (11 0)  (6 272)  (6 272)  routing T_0_17.span4_horz_1 <X> T_0_17.span4_vert_t_12
 (12 0)  (5 272)  (5 272)  routing T_0_17.span4_horz_1 <X> T_0_17.span4_vert_t_12
 (12 12)  (5 284)  (5 284)  routing T_0_17.span4_horz_43 <X> T_0_17.span4_vert_t_15


LogicTile_1_17

 (5 10)  (23 282)  (23 282)  routing T_1_17.sp4_h_r_3 <X> T_1_17.sp4_h_l_43
 (4 11)  (22 283)  (22 283)  routing T_1_17.sp4_h_r_3 <X> T_1_17.sp4_h_l_43


LogicTile_2_17

 (19 15)  (91 287)  (91 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_4_17

 (9 2)  (189 274)  (189 274)  routing T_4_17.sp4_h_r_10 <X> T_4_17.sp4_h_l_36
 (10 2)  (190 274)  (190 274)  routing T_4_17.sp4_h_r_10 <X> T_4_17.sp4_h_l_36


LogicTile_7_17

 (31 0)  (373 272)  (373 272)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 272)  (376 272)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 272)  (378 272)  LC_0 Logic Functioning bit
 (37 0)  (379 272)  (379 272)  LC_0 Logic Functioning bit
 (38 0)  (380 272)  (380 272)  LC_0 Logic Functioning bit
 (39 0)  (381 272)  (381 272)  LC_0 Logic Functioning bit
 (45 0)  (387 272)  (387 272)  LC_0 Logic Functioning bit
 (17 1)  (359 273)  (359 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (364 273)  (364 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (365 273)  (365 273)  routing T_7_17.sp4_v_b_18 <X> T_7_17.lc_trk_g0_2
 (24 1)  (366 273)  (366 273)  routing T_7_17.sp4_v_b_18 <X> T_7_17.lc_trk_g0_2
 (36 1)  (378 273)  (378 273)  LC_0 Logic Functioning bit
 (37 1)  (379 273)  (379 273)  LC_0 Logic Functioning bit
 (38 1)  (380 273)  (380 273)  LC_0 Logic Functioning bit
 (39 1)  (381 273)  (381 273)  LC_0 Logic Functioning bit
 (44 1)  (386 273)  (386 273)  LC_0 Logic Functioning bit
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (344 275)  (344 275)  routing T_7_17.lc_trk_g0_0 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (1 4)  (343 276)  (343 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (343 277)  (343 277)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.wire_logic_cluster/lc_7/cen
 (17 6)  (359 278)  (359 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (15 7)  (357 279)  (357 279)  routing T_7_17.bot_op_4 <X> T_7_17.lc_trk_g1_4
 (17 7)  (359 279)  (359 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (360 279)  (360 279)  routing T_7_17.sp4_r_v_b_29 <X> T_7_17.lc_trk_g1_5
 (31 8)  (373 280)  (373 280)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 280)  (375 280)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 280)  (376 280)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 280)  (378 280)  LC_4 Logic Functioning bit
 (37 8)  (379 280)  (379 280)  LC_4 Logic Functioning bit
 (38 8)  (380 280)  (380 280)  LC_4 Logic Functioning bit
 (39 8)  (381 280)  (381 280)  LC_4 Logic Functioning bit
 (45 8)  (387 280)  (387 280)  LC_4 Logic Functioning bit
 (47 8)  (389 280)  (389 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (31 9)  (373 281)  (373 281)  routing T_7_17.lc_trk_g3_6 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 281)  (378 281)  LC_4 Logic Functioning bit
 (37 9)  (379 281)  (379 281)  LC_4 Logic Functioning bit
 (38 9)  (380 281)  (380 281)  LC_4 Logic Functioning bit
 (39 9)  (381 281)  (381 281)  LC_4 Logic Functioning bit
 (32 12)  (374 284)  (374 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 284)  (375 284)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 284)  (376 284)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 284)  (378 284)  LC_6 Logic Functioning bit
 (37 12)  (379 284)  (379 284)  LC_6 Logic Functioning bit
 (38 12)  (380 284)  (380 284)  LC_6 Logic Functioning bit
 (39 12)  (381 284)  (381 284)  LC_6 Logic Functioning bit
 (45 12)  (387 284)  (387 284)  LC_6 Logic Functioning bit
 (22 13)  (364 285)  (364 285)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (366 285)  (366 285)  routing T_7_17.tnl_op_2 <X> T_7_17.lc_trk_g3_2
 (25 13)  (367 285)  (367 285)  routing T_7_17.tnl_op_2 <X> T_7_17.lc_trk_g3_2
 (31 13)  (373 285)  (373 285)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 285)  (378 285)  LC_6 Logic Functioning bit
 (37 13)  (379 285)  (379 285)  LC_6 Logic Functioning bit
 (38 13)  (380 285)  (380 285)  LC_6 Logic Functioning bit
 (39 13)  (381 285)  (381 285)  LC_6 Logic Functioning bit
 (44 13)  (386 285)  (386 285)  LC_6 Logic Functioning bit
 (1 14)  (343 286)  (343 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (367 286)  (367 286)  routing T_7_17.wire_logic_cluster/lc_6/out <X> T_7_17.lc_trk_g3_6
 (0 15)  (342 287)  (342 287)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 287)  (343 287)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (22 15)  (364 287)  (364 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_8_17

 (5 1)  (401 273)  (401 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_b_0
 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 273)  (410 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.lc_trk_g0_0
 (15 1)  (411 273)  (411 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.lc_trk_g0_0
 (16 1)  (412 273)  (412 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.lc_trk_g0_0
 (17 1)  (413 273)  (413 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 275)  (398 275)  routing T_8_17.lc_trk_g0_0 <X> T_8_17.wire_bram/ram/RCLK
 (9 3)  (405 275)  (405 275)  routing T_8_17.sp4_v_b_5 <X> T_8_17.sp4_v_t_36
 (10 3)  (406 275)  (406 275)  routing T_8_17.sp4_v_b_5 <X> T_8_17.sp4_v_t_36
 (17 6)  (413 278)  (413 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (414 279)  (414 279)  routing T_8_17.sp4_r_v_b_29 <X> T_8_17.lc_trk_g1_5
 (3 8)  (399 280)  (399 280)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_b_1
 (28 8)  (424 280)  (424 280)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (426 280)  (426 280)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.wire_bram/ram/WDATA_11
 (37 8)  (433 280)  (433 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (3 9)  (399 281)  (399 281)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_b_1
 (15 10)  (411 282)  (411 282)  routing T_8_17.rgt_op_5 <X> T_8_17.lc_trk_g2_5
 (17 10)  (413 282)  (413 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (414 282)  (414 282)  routing T_8_17.rgt_op_5 <X> T_8_17.lc_trk_g2_5
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (3 14)  (399 286)  (399 286)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_t_22
 (8 14)  (404 286)  (404 286)  routing T_8_17.sp4_h_r_2 <X> T_8_17.sp4_h_l_47
 (10 14)  (406 286)  (406 286)  routing T_8_17.sp4_h_r_2 <X> T_8_17.sp4_h_l_47
 (0 15)  (396 287)  (396 287)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.wire_bram/ram/RE
 (3 15)  (399 287)  (399 287)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_t_22


LogicTile_9_17

 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_3 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (459 274)  (459 274)  routing T_9_17.sp4_h_l_2 <X> T_9_17.lc_trk_g0_7
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (461 274)  (461 274)  routing T_9_17.sp4_h_l_2 <X> T_9_17.lc_trk_g0_7
 (24 2)  (462 274)  (462 274)  routing T_9_17.sp4_h_l_2 <X> T_9_17.lc_trk_g0_7
 (26 2)  (464 274)  (464 274)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (38 2)  (476 274)  (476 274)  LC_1 Logic Functioning bit
 (41 2)  (479 274)  (479 274)  LC_1 Logic Functioning bit
 (43 2)  (481 274)  (481 274)  LC_1 Logic Functioning bit
 (45 2)  (483 274)  (483 274)  LC_1 Logic Functioning bit
 (0 3)  (438 275)  (438 275)  routing T_9_17.glb_netwk_3 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (26 3)  (464 275)  (464 275)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (475 275)  (475 275)  LC_1 Logic Functioning bit
 (39 3)  (477 275)  (477 275)  LC_1 Logic Functioning bit
 (40 3)  (478 275)  (478 275)  LC_1 Logic Functioning bit
 (42 3)  (480 275)  (480 275)  LC_1 Logic Functioning bit
 (21 6)  (459 278)  (459 278)  routing T_9_17.wire_logic_cluster/lc_7/out <X> T_9_17.lc_trk_g1_7
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (4 10)  (442 282)  (442 282)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_t_43
 (6 10)  (444 282)  (444 282)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_t_43
 (13 10)  (451 282)  (451 282)  routing T_9_17.sp4_h_r_8 <X> T_9_17.sp4_v_t_45
 (31 10)  (469 282)  (469 282)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (37 10)  (475 282)  (475 282)  LC_5 Logic Functioning bit
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (39 10)  (477 282)  (477 282)  LC_5 Logic Functioning bit
 (45 10)  (483 282)  (483 282)  LC_5 Logic Functioning bit
 (47 10)  (485 282)  (485 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (443 283)  (443 283)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_t_43
 (12 11)  (450 283)  (450 283)  routing T_9_17.sp4_h_r_8 <X> T_9_17.sp4_v_t_45
 (31 11)  (469 283)  (469 283)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 283)  (474 283)  LC_5 Logic Functioning bit
 (37 11)  (475 283)  (475 283)  LC_5 Logic Functioning bit
 (38 11)  (476 283)  (476 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (5 12)  (443 284)  (443 284)  routing T_9_17.sp4_v_t_44 <X> T_9_17.sp4_h_r_9
 (17 12)  (455 284)  (455 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 284)  (456 284)  routing T_9_17.wire_logic_cluster/lc_1/out <X> T_9_17.lc_trk_g3_1
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 286)  (471 286)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 286)  (472 286)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (37 14)  (475 286)  (475 286)  LC_7 Logic Functioning bit
 (38 14)  (476 286)  (476 286)  LC_7 Logic Functioning bit
 (39 14)  (477 286)  (477 286)  LC_7 Logic Functioning bit
 (45 14)  (483 286)  (483 286)  LC_7 Logic Functioning bit
 (36 15)  (474 287)  (474 287)  LC_7 Logic Functioning bit
 (37 15)  (475 287)  (475 287)  LC_7 Logic Functioning bit
 (38 15)  (476 287)  (476 287)  LC_7 Logic Functioning bit
 (39 15)  (477 287)  (477 287)  LC_7 Logic Functioning bit


LogicTile_10_17

 (13 14)  (505 286)  (505 286)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_v_t_46
 (12 15)  (504 287)  (504 287)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_v_t_46


LogicTile_11_17

 (8 0)  (554 272)  (554 272)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_h_r_1
 (9 0)  (555 272)  (555 272)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_h_r_1
 (10 0)  (556 272)  (556 272)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_h_r_1
 (11 0)  (557 272)  (557 272)  routing T_11_17.sp4_h_r_9 <X> T_11_17.sp4_v_b_2
 (25 0)  (571 272)  (571 272)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 272)  (574 272)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (42 0)  (588 272)  (588 272)  LC_0 Logic Functioning bit
 (44 0)  (590 272)  (590 272)  LC_0 Logic Functioning bit
 (45 0)  (591 272)  (591 272)  LC_0 Logic Functioning bit
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 273)  (569 273)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (24 1)  (570 273)  (570 273)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (25 1)  (571 273)  (571 273)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (41 1)  (587 273)  (587 273)  LC_0 Logic Functioning bit
 (42 1)  (588 273)  (588 273)  LC_0 Logic Functioning bit
 (50 1)  (596 273)  (596 273)  Carry_In_Mux bit 

 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (41 2)  (587 274)  (587 274)  LC_1 Logic Functioning bit
 (42 2)  (588 274)  (588 274)  LC_1 Logic Functioning bit
 (44 2)  (590 274)  (590 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (46 2)  (592 274)  (592 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (548 275)  (548 275)  routing T_11_17.lc_trk_g0_0 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (14 3)  (560 275)  (560 275)  routing T_11_17.sp4_h_r_4 <X> T_11_17.lc_trk_g0_4
 (15 3)  (561 275)  (561 275)  routing T_11_17.sp4_h_r_4 <X> T_11_17.lc_trk_g0_4
 (16 3)  (562 275)  (562 275)  routing T_11_17.sp4_h_r_4 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (21 4)  (567 276)  (567 276)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g1_3
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (573 276)  (573 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 276)  (576 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (41 4)  (587 276)  (587 276)  LC_2 Logic Functioning bit
 (42 4)  (588 276)  (588 276)  LC_2 Logic Functioning bit
 (44 4)  (590 276)  (590 276)  LC_2 Logic Functioning bit
 (45 4)  (591 276)  (591 276)  LC_2 Logic Functioning bit
 (46 4)  (592 276)  (592 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (42 5)  (588 277)  (588 277)  LC_2 Logic Functioning bit
 (14 6)  (560 278)  (560 278)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g1_4
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 278)  (564 278)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g1_5
 (25 6)  (571 278)  (571 278)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g1_6
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (39 6)  (585 278)  (585 278)  LC_3 Logic Functioning bit
 (41 6)  (587 278)  (587 278)  LC_3 Logic Functioning bit
 (42 6)  (588 278)  (588 278)  LC_3 Logic Functioning bit
 (44 6)  (590 278)  (590 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (14 7)  (560 279)  (560 279)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g1_4
 (15 7)  (561 279)  (561 279)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g1_4
 (16 7)  (562 279)  (562 279)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 279)  (582 279)  LC_3 Logic Functioning bit
 (39 7)  (585 279)  (585 279)  LC_3 Logic Functioning bit
 (41 7)  (587 279)  (587 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 280)  (576 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (42 8)  (588 280)  (588 280)  LC_4 Logic Functioning bit
 (44 8)  (590 280)  (590 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (4 9)  (550 281)  (550 281)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_h_r_6
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (27 10)  (573 282)  (573 282)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (39 10)  (585 282)  (585 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (42 10)  (588 282)  (588 282)  LC_5 Logic Functioning bit
 (44 10)  (590 282)  (590 282)  LC_5 Logic Functioning bit
 (45 10)  (591 282)  (591 282)  LC_5 Logic Functioning bit
 (51 10)  (597 282)  (597 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (39 11)  (585 283)  (585 283)  LC_5 Logic Functioning bit
 (41 11)  (587 283)  (587 283)  LC_5 Logic Functioning bit
 (42 11)  (588 283)  (588 283)  LC_5 Logic Functioning bit
 (14 12)  (560 284)  (560 284)  routing T_11_17.wire_logic_cluster/lc_0/out <X> T_11_17.lc_trk_g3_0
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (42 12)  (588 284)  (588 284)  LC_6 Logic Functioning bit
 (44 12)  (590 284)  (590 284)  LC_6 Logic Functioning bit
 (45 12)  (591 284)  (591 284)  LC_6 Logic Functioning bit
 (51 12)  (597 284)  (597 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (576 285)  (576 285)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (41 13)  (587 285)  (587 285)  LC_6 Logic Functioning bit
 (42 13)  (588 285)  (588 285)  LC_6 Logic Functioning bit
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 286)  (560 286)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g3_4
 (21 14)  (567 286)  (567 286)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g3_7
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (39 14)  (585 286)  (585 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (42 14)  (588 286)  (588 286)  LC_7 Logic Functioning bit
 (44 14)  (590 286)  (590 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (1 15)  (547 287)  (547 287)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 287)  (582 287)  LC_7 Logic Functioning bit
 (39 15)  (585 287)  (585 287)  LC_7 Logic Functioning bit
 (41 15)  (587 287)  (587 287)  LC_7 Logic Functioning bit
 (42 15)  (588 287)  (588 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (21 0)  (621 272)  (621 272)  routing T_12_17.lft_op_3 <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 272)  (624 272)  routing T_12_17.lft_op_3 <X> T_12_17.lc_trk_g0_3
 (25 0)  (625 272)  (625 272)  routing T_12_17.lft_op_2 <X> T_12_17.lc_trk_g0_2
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 273)  (624 273)  routing T_12_17.lft_op_2 <X> T_12_17.lc_trk_g0_2
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (12 2)  (612 274)  (612 274)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_h_l_39
 (21 2)  (621 274)  (621 274)  routing T_12_17.lft_op_7 <X> T_12_17.lc_trk_g0_7
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 274)  (624 274)  routing T_12_17.lft_op_7 <X> T_12_17.lc_trk_g0_7
 (25 2)  (625 274)  (625 274)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g0_6
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (47 2)  (647 274)  (647 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (1 3)  (601 275)  (601 275)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 3)  (603 275)  (603 275)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_h_l_23
 (6 3)  (606 275)  (606 275)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_h_l_37
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g0_6
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 275)  (633 275)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.input_2_1
 (34 3)  (634 275)  (634 275)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.input_2_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (48 3)  (648 275)  (648 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (612 276)  (612 276)  routing T_12_17.sp4_v_b_11 <X> T_12_17.sp4_h_r_5
 (14 4)  (614 276)  (614 276)  routing T_12_17.lft_op_0 <X> T_12_17.lc_trk_g1_0
 (15 4)  (615 276)  (615 276)  routing T_12_17.lft_op_1 <X> T_12_17.lc_trk_g1_1
 (17 4)  (617 276)  (617 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 276)  (618 276)  routing T_12_17.lft_op_1 <X> T_12_17.lc_trk_g1_1
 (25 4)  (625 276)  (625 276)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g1_2
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (50 4)  (650 276)  (650 276)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (608 277)  (608 277)  routing T_12_17.sp4_h_r_4 <X> T_12_17.sp4_v_b_4
 (11 5)  (611 277)  (611 277)  routing T_12_17.sp4_v_b_11 <X> T_12_17.sp4_h_r_5
 (13 5)  (613 277)  (613 277)  routing T_12_17.sp4_v_b_11 <X> T_12_17.sp4_h_r_5
 (15 5)  (615 277)  (615 277)  routing T_12_17.lft_op_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 277)  (623 277)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g1_2
 (24 5)  (624 277)  (624 277)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g1_2
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (48 5)  (648 277)  (648 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (614 278)  (614 278)  routing T_12_17.lft_op_4 <X> T_12_17.lc_trk_g1_4
 (15 6)  (615 278)  (615 278)  routing T_12_17.lft_op_5 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.lft_op_5 <X> T_12_17.lc_trk_g1_5
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (15 7)  (615 279)  (615 279)  routing T_12_17.lft_op_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 279)  (635 279)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.input_2_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (2 8)  (602 280)  (602 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (21 8)  (621 280)  (621 280)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 280)  (634 280)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g2_2
 (25 9)  (625 281)  (625 281)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g2_2
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 281)  (630 281)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (635 281)  (635 281)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.input_2_4
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (26 10)  (626 282)  (626 282)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 282)  (630 282)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 282)  (634 282)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (37 10)  (637 282)  (637 282)  LC_5 Logic Functioning bit
 (38 10)  (638 282)  (638 282)  LC_5 Logic Functioning bit
 (39 10)  (639 282)  (639 282)  LC_5 Logic Functioning bit
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (42 10)  (642 282)  (642 282)  LC_5 Logic Functioning bit
 (43 10)  (643 282)  (643 282)  LC_5 Logic Functioning bit
 (50 10)  (650 282)  (650 282)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 283)  (630 283)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 283)  (636 283)  LC_5 Logic Functioning bit
 (37 11)  (637 283)  (637 283)  LC_5 Logic Functioning bit
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (39 11)  (639 283)  (639 283)  LC_5 Logic Functioning bit
 (40 11)  (640 283)  (640 283)  LC_5 Logic Functioning bit
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (42 11)  (642 283)  (642 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (14 12)  (614 284)  (614 284)  routing T_12_17.sp4_h_r_40 <X> T_12_17.lc_trk_g3_0
 (15 12)  (615 284)  (615 284)  routing T_12_17.tnl_op_1 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.tnl_op_3 <X> T_12_17.lc_trk_g3_3
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (39 12)  (639 284)  (639 284)  LC_6 Logic Functioning bit
 (50 12)  (650 284)  (650 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (614 285)  (614 285)  routing T_12_17.sp4_h_r_40 <X> T_12_17.lc_trk_g3_0
 (15 13)  (615 285)  (615 285)  routing T_12_17.sp4_h_r_40 <X> T_12_17.lc_trk_g3_0
 (16 13)  (616 285)  (616 285)  routing T_12_17.sp4_h_r_40 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (618 285)  (618 285)  routing T_12_17.tnl_op_1 <X> T_12_17.lc_trk_g3_1
 (21 13)  (621 285)  (621 285)  routing T_12_17.tnl_op_3 <X> T_12_17.lc_trk_g3_3
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 285)  (624 285)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g3_2
 (25 13)  (625 285)  (625 285)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g3_2
 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (52 13)  (652 285)  (652 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (37 14)  (637 286)  (637 286)  LC_7 Logic Functioning bit
 (38 14)  (638 286)  (638 286)  LC_7 Logic Functioning bit
 (39 14)  (639 286)  (639 286)  LC_7 Logic Functioning bit
 (41 14)  (641 286)  (641 286)  LC_7 Logic Functioning bit
 (42 14)  (642 286)  (642 286)  LC_7 Logic Functioning bit
 (43 14)  (643 286)  (643 286)  LC_7 Logic Functioning bit
 (53 14)  (653 286)  (653 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 287)  (632 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (634 287)  (634 287)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.input_2_7
 (36 15)  (636 287)  (636 287)  LC_7 Logic Functioning bit
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (38 15)  (638 287)  (638 287)  LC_7 Logic Functioning bit
 (39 15)  (639 287)  (639 287)  LC_7 Logic Functioning bit
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (12 0)  (666 272)  (666 272)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_h_r_2
 (21 0)  (675 272)  (675 272)  routing T_13_17.sp4_v_b_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (677 272)  (677 272)  routing T_13_17.sp4_v_b_3 <X> T_13_17.lc_trk_g0_3
 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.input_2_0
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 273)  (688 273)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.input_2_0
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (15 2)  (669 274)  (669 274)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 274)  (678 274)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g0_7
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (50 2)  (704 274)  (704 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 275)  (654 275)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 3)  (656 275)  (656 275)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (4 3)  (658 275)  (658 275)  routing T_13_17.sp4_v_b_7 <X> T_13_17.sp4_h_l_37
 (15 3)  (669 275)  (669 275)  routing T_13_17.bot_op_4 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (672 275)  (672 275)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g0_5
 (21 3)  (675 275)  (675 275)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g0_7
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.top_op_6 <X> T_13_17.lc_trk_g0_6
 (25 3)  (679 275)  (679 275)  routing T_13_17.top_op_6 <X> T_13_17.lc_trk_g0_6
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (9 4)  (663 276)  (663 276)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_r_4
 (14 4)  (668 276)  (668 276)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (15 4)  (669 276)  (669 276)  routing T_13_17.sp4_h_l_4 <X> T_13_17.lc_trk_g1_1
 (16 4)  (670 276)  (670 276)  routing T_13_17.sp4_h_l_4 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 276)  (672 276)  routing T_13_17.sp4_h_l_4 <X> T_13_17.lc_trk_g1_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (15 5)  (669 277)  (669 277)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (672 277)  (672 277)  routing T_13_17.sp4_h_l_4 <X> T_13_17.lc_trk_g1_1
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 277)  (687 277)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_2
 (35 5)  (689 277)  (689 277)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_2
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (53 5)  (707 277)  (707 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (666 278)  (666 278)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_l_40
 (21 6)  (675 278)  (675 278)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 278)  (677 278)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g1_7
 (25 6)  (679 278)  (679 278)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g1_6
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (21 7)  (675 279)  (675 279)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g1_7
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_3
 (34 7)  (688 279)  (688 279)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (14 8)  (668 280)  (668 280)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g2_0
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (47 8)  (701 280)  (701 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp12_v_t_9 <X> T_13_17.lc_trk_g2_2
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 281)  (682 281)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 281)  (684 281)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (51 9)  (705 281)  (705 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.bnl_op_5 <X> T_13_17.lc_trk_g2_5
 (21 10)  (675 282)  (675 282)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g2_7
 (25 10)  (679 282)  (679 282)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g2_6
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (13 11)  (667 283)  (667 283)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_h_l_45
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (672 283)  (672 283)  routing T_13_17.bnl_op_5 <X> T_13_17.lc_trk_g2_5
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (4 12)  (658 284)  (658 284)  routing T_13_17.sp4_h_l_44 <X> T_13_17.sp4_v_b_9
 (5 12)  (659 284)  (659 284)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_h_r_9
 (16 12)  (670 284)  (670 284)  routing T_13_17.sp12_v_t_14 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (25 12)  (679 284)  (679 284)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g3_2
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (4 13)  (658 285)  (658 285)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_h_r_9
 (5 13)  (659 285)  (659 285)  routing T_13_17.sp4_h_l_44 <X> T_13_17.sp4_v_b_9
 (6 13)  (660 285)  (660 285)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_h_r_9
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (672 285)  (672 285)  routing T_13_17.sp12_v_t_14 <X> T_13_17.lc_trk_g3_1
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 285)  (677 285)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g3_2
 (24 13)  (678 285)  (678 285)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g3_2
 (25 13)  (679 285)  (679 285)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g3_2
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (11 14)  (665 286)  (665 286)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_v_t_46
 (13 14)  (667 286)  (667 286)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_v_t_46
 (14 14)  (668 286)  (668 286)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g3_4
 (21 14)  (675 286)  (675 286)  routing T_13_17.bnl_op_7 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (14 15)  (668 287)  (668 287)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g3_4
 (15 15)  (669 287)  (669 287)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g3_4
 (16 15)  (670 287)  (670 287)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (675 287)  (675 287)  routing T_13_17.bnl_op_7 <X> T_13_17.lc_trk_g3_7
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (677 287)  (677 287)  routing T_13_17.sp4_h_r_30 <X> T_13_17.lc_trk_g3_6
 (24 15)  (678 287)  (678 287)  routing T_13_17.sp4_h_r_30 <X> T_13_17.lc_trk_g3_6
 (25 15)  (679 287)  (679 287)  routing T_13_17.sp4_h_r_30 <X> T_13_17.lc_trk_g3_6


LogicTile_14_17

 (12 0)  (720 272)  (720 272)  routing T_14_17.sp4_h_l_46 <X> T_14_17.sp4_h_r_2
 (13 1)  (721 273)  (721 273)  routing T_14_17.sp4_h_l_46 <X> T_14_17.sp4_h_r_2
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.bot_op_2 <X> T_14_17.lc_trk_g0_2
 (0 2)  (708 274)  (708 274)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (13 2)  (721 274)  (721 274)  routing T_14_17.sp4_v_b_2 <X> T_14_17.sp4_v_t_39
 (14 2)  (722 274)  (722 274)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g0_4
 (16 2)  (724 274)  (724 274)  routing T_14_17.sp4_v_b_5 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (726 274)  (726 274)  routing T_14_17.sp4_v_b_5 <X> T_14_17.lc_trk_g0_5
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 274)  (731 274)  routing T_14_17.sp4_v_b_23 <X> T_14_17.lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.sp4_v_b_23 <X> T_14_17.lc_trk_g0_7
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (2 3)  (710 275)  (710 275)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (47 3)  (755 275)  (755 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 4)  (710 276)  (710 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (719 276)  (719 276)  routing T_14_17.sp4_v_t_39 <X> T_14_17.sp4_v_b_5
 (15 4)  (723 276)  (723 276)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g1_1
 (12 5)  (720 277)  (720 277)  routing T_14_17.sp4_v_t_39 <X> T_14_17.sp4_v_b_5
 (15 6)  (723 278)  (723 278)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g1_5
 (21 6)  (729 278)  (729 278)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (731 278)  (731 278)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g1_7
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 279)  (731 279)  routing T_14_17.sp4_v_b_22 <X> T_14_17.lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.sp4_v_b_22 <X> T_14_17.lc_trk_g1_6
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (51 7)  (759 279)  (759 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (50 8)  (758 280)  (758 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (759 280)  (759 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (722 281)  (722 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (42 9)  (750 281)  (750 281)  LC_4 Logic Functioning bit
 (15 10)  (723 282)  (723 282)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g2_5
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (729 282)  (729 282)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 282)  (743 282)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.input_2_5
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (51 10)  (759 282)  (759 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (726 283)  (726 283)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g2_5
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 283)  (743 283)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.input_2_5
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (51 11)  (759 283)  (759 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (729 285)  (729 285)  routing T_14_17.sp4_r_v_b_43 <X> T_14_17.lc_trk_g3_3
 (12 14)  (720 286)  (720 286)  routing T_14_17.sp4_v_b_11 <X> T_14_17.sp4_h_l_46
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp12_v_t_12 <X> T_14_17.lc_trk_g3_7
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 286)  (743 286)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.input_2_7
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (51 14)  (759 286)  (759 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 287)  (740 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 287)  (742 287)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.input_2_7
 (35 15)  (743 287)  (743 287)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.input_2_7
 (48 15)  (756 287)  (756 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (759 287)  (759 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (760 287)  (760 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_17

 (3 0)  (765 272)  (765 272)  routing T_15_17.sp12_v_t_23 <X> T_15_17.sp12_v_b_0
 (8 0)  (770 272)  (770 272)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_h_r_1
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_v_b_18 <X> T_15_17.lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.sp4_v_b_18 <X> T_15_17.lc_trk_g0_2
 (0 2)  (762 274)  (762 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (0 3)  (762 275)  (762 275)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 3)  (764 275)  (764 275)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (44 3)  (806 275)  (806 275)  LC_1 Logic Functioning bit
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (766 276)  (766 276)  routing T_15_17.sp4_v_t_38 <X> T_15_17.sp4_v_b_3
 (21 4)  (783 276)  (783 276)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (14 5)  (776 277)  (776 277)  routing T_15_17.sp12_h_r_16 <X> T_15_17.lc_trk_g1_0
 (16 5)  (778 277)  (778 277)  routing T_15_17.sp12_h_r_16 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (14 6)  (776 278)  (776 278)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g1_4
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (37 6)  (799 278)  (799 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 279)  (780 279)  routing T_15_17.sp4_r_v_b_29 <X> T_15_17.lc_trk_g1_5
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (37 7)  (799 279)  (799 279)  LC_3 Logic Functioning bit
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (38 8)  (800 280)  (800 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (38 9)  (800 281)  (800 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (44 9)  (806 281)  (806 281)  LC_4 Logic Functioning bit
 (25 10)  (787 282)  (787 282)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g2_6
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (777 284)  (777 284)  routing T_15_17.sp4_h_r_41 <X> T_15_17.lc_trk_g3_1
 (16 12)  (778 284)  (778 284)  routing T_15_17.sp4_h_r_41 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.sp4_h_r_41 <X> T_15_17.lc_trk_g3_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (18 13)  (780 285)  (780 285)  routing T_15_17.sp4_h_r_41 <X> T_15_17.lc_trk_g3_1
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (38 13)  (800 285)  (800 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (44 13)  (806 285)  (806 285)  LC_6 Logic Functioning bit
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 287)  (762 287)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r


LogicTile_16_17

 (3 0)  (819 272)  (819 272)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_b_0
 (5 0)  (821 272)  (821 272)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_h_r_0
 (3 1)  (819 273)  (819 273)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_b_0
 (14 1)  (830 273)  (830 273)  routing T_16_17.sp4_h_r_0 <X> T_16_17.lc_trk_g0_0
 (15 1)  (831 273)  (831 273)  routing T_16_17.sp4_h_r_0 <X> T_16_17.lc_trk_g0_0
 (16 1)  (832 273)  (832 273)  routing T_16_17.sp4_h_r_0 <X> T_16_17.lc_trk_g0_0
 (17 1)  (833 273)  (833 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (819 274)  (819 274)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_h_l_23
 (5 2)  (821 274)  (821 274)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_h_l_37
 (2 3)  (818 275)  (818 275)  routing T_16_17.lc_trk_g0_0 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (3 3)  (819 275)  (819 275)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_h_l_23
 (6 3)  (822 275)  (822 275)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_h_l_37
 (0 4)  (816 276)  (816 276)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (9 5)  (825 277)  (825 277)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_v_b_4
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (8 6)  (824 278)  (824 278)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_41
 (9 6)  (825 278)  (825 278)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_41
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (11 8)  (827 280)  (827 280)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_v_b_8
 (13 8)  (829 280)  (829 280)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_v_b_8
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g2_2
 (25 9)  (841 281)  (841 281)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g2_2
 (21 12)  (837 284)  (837 284)  routing T_16_17.bnl_op_3 <X> T_16_17.lc_trk_g3_3
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (837 285)  (837 285)  routing T_16_17.bnl_op_3 <X> T_16_17.lc_trk_g3_3
 (0 14)  (816 286)  (816 286)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (832 286)  (832 286)  routing T_16_17.sp4_v_t_16 <X> T_16_17.lc_trk_g3_5
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 286)  (834 286)  routing T_16_17.sp4_v_t_16 <X> T_16_17.lc_trk_g3_5
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (37 14)  (853 286)  (853 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (39 14)  (855 286)  (855 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (0 15)  (816 287)  (816 287)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 287)  (817 287)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (14 0)  (888 272)  (888 272)  routing T_17_17.sp12_h_r_0 <X> T_17_17.lc_trk_g0_0
 (14 1)  (888 273)  (888 273)  routing T_17_17.sp12_h_r_0 <X> T_17_17.lc_trk_g0_0
 (15 1)  (889 273)  (889 273)  routing T_17_17.sp12_h_r_0 <X> T_17_17.lc_trk_g0_0
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (874 274)  (874 274)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (6 2)  (880 274)  (880 274)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_t_37
 (11 2)  (885 274)  (885 274)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_t_39
 (16 2)  (890 274)  (890 274)  routing T_17_17.sp4_v_b_5 <X> T_17_17.lc_trk_g0_5
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (892 274)  (892 274)  routing T_17_17.sp4_v_b_5 <X> T_17_17.lc_trk_g0_5
 (22 2)  (896 274)  (896 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (897 274)  (897 274)  routing T_17_17.sp4_h_r_7 <X> T_17_17.lc_trk_g0_7
 (24 2)  (898 274)  (898 274)  routing T_17_17.sp4_h_r_7 <X> T_17_17.lc_trk_g0_7
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 274)  (908 274)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (41 2)  (915 274)  (915 274)  LC_1 Logic Functioning bit
 (2 3)  (876 275)  (876 275)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (21 3)  (895 275)  (895 275)  routing T_17_17.sp4_h_r_7 <X> T_17_17.lc_trk_g0_7
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 275)  (898 275)  routing T_17_17.bot_op_6 <X> T_17_17.lc_trk_g0_6
 (28 3)  (902 275)  (902 275)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 275)  (906 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (907 275)  (907 275)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.input_2_1
 (34 3)  (908 275)  (908 275)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.input_2_1
 (35 3)  (909 275)  (909 275)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.input_2_1
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (39 3)  (913 275)  (913 275)  LC_1 Logic Functioning bit
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (43 3)  (917 275)  (917 275)  LC_1 Logic Functioning bit
 (15 4)  (889 276)  (889 276)  routing T_17_17.sp4_v_b_17 <X> T_17_17.lc_trk_g1_1
 (16 4)  (890 276)  (890 276)  routing T_17_17.sp4_v_b_17 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 276)  (904 276)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 276)  (905 276)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (909 276)  (909 276)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.input_2_2
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 277)  (902 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 277)  (906 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (908 277)  (908 277)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.input_2_2
 (35 5)  (909 277)  (909 277)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.input_2_2
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (897 278)  (897 278)  routing T_17_17.sp4_h_r_7 <X> T_17_17.lc_trk_g1_7
 (24 6)  (898 278)  (898 278)  routing T_17_17.sp4_h_r_7 <X> T_17_17.lc_trk_g1_7
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 278)  (904 278)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 278)  (905 278)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (50 6)  (924 278)  (924 278)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (926 278)  (926 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (895 279)  (895 279)  routing T_17_17.sp4_h_r_7 <X> T_17_17.lc_trk_g1_7
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (41 7)  (915 279)  (915 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (9 8)  (883 280)  (883 280)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_h_r_7
 (10 8)  (884 280)  (884 280)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_h_r_7
 (14 8)  (888 280)  (888 280)  routing T_17_17.sp4_v_t_21 <X> T_17_17.lc_trk_g2_0
 (15 8)  (889 280)  (889 280)  routing T_17_17.sp4_h_r_25 <X> T_17_17.lc_trk_g2_1
 (16 8)  (890 280)  (890 280)  routing T_17_17.sp4_h_r_25 <X> T_17_17.lc_trk_g2_1
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (14 9)  (888 281)  (888 281)  routing T_17_17.sp4_v_t_21 <X> T_17_17.lc_trk_g2_0
 (16 9)  (890 281)  (890 281)  routing T_17_17.sp4_v_t_21 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (892 281)  (892 281)  routing T_17_17.sp4_h_r_25 <X> T_17_17.lc_trk_g2_1
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 281)  (897 281)  routing T_17_17.sp4_v_b_42 <X> T_17_17.lc_trk_g2_2
 (24 9)  (898 281)  (898 281)  routing T_17_17.sp4_v_b_42 <X> T_17_17.lc_trk_g2_2
 (15 10)  (889 282)  (889 282)  routing T_17_17.rgt_op_5 <X> T_17_17.lc_trk_g2_5
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 282)  (892 282)  routing T_17_17.rgt_op_5 <X> T_17_17.lc_trk_g2_5
 (25 10)  (899 282)  (899 282)  routing T_17_17.sp12_v_b_6 <X> T_17_17.lc_trk_g2_6
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (898 283)  (898 283)  routing T_17_17.sp12_v_b_6 <X> T_17_17.lc_trk_g2_6
 (25 11)  (899 283)  (899 283)  routing T_17_17.sp12_v_b_6 <X> T_17_17.lc_trk_g2_6
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 285)  (897 285)  routing T_17_17.sp4_v_b_42 <X> T_17_17.lc_trk_g3_2
 (24 13)  (898 285)  (898 285)  routing T_17_17.sp4_v_b_42 <X> T_17_17.lc_trk_g3_2


LogicTile_18_17

 (16 6)  (944 278)  (944 278)  routing T_18_17.sp4_v_b_13 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (946 278)  (946 278)  routing T_18_17.sp4_v_b_13 <X> T_18_17.lc_trk_g1_5
 (18 7)  (946 279)  (946 279)  routing T_18_17.sp4_v_b_13 <X> T_18_17.lc_trk_g1_5
 (26 10)  (954 282)  (954 282)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 282)  (956 282)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 282)  (958 282)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 282)  (959 282)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 282)  (962 282)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 282)  (964 282)  LC_5 Logic Functioning bit
 (37 10)  (965 282)  (965 282)  LC_5 Logic Functioning bit
 (38 10)  (966 282)  (966 282)  LC_5 Logic Functioning bit
 (39 10)  (967 282)  (967 282)  LC_5 Logic Functioning bit
 (41 10)  (969 282)  (969 282)  LC_5 Logic Functioning bit
 (43 10)  (971 282)  (971 282)  LC_5 Logic Functioning bit
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (955 283)  (955 283)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 283)  (958 283)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (38 11)  (966 283)  (966 283)  LC_5 Logic Functioning bit
 (14 14)  (942 286)  (942 286)  routing T_18_17.sp4_h_r_36 <X> T_18_17.lc_trk_g3_4
 (15 15)  (943 287)  (943 287)  routing T_18_17.sp4_h_r_36 <X> T_18_17.lc_trk_g3_4
 (16 15)  (944 287)  (944 287)  routing T_18_17.sp4_h_r_36 <X> T_18_17.lc_trk_g3_4
 (17 15)  (945 287)  (945 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_19_17

 (8 0)  (990 272)  (990 272)  routing T_19_17.sp4_h_l_36 <X> T_19_17.sp4_h_r_1
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 274)  (1012 274)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 274)  (1015 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 274)  (1016 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (38 2)  (1020 274)  (1020 274)  LC_1 Logic Functioning bit
 (42 2)  (1024 274)  (1024 274)  LC_1 Logic Functioning bit
 (27 3)  (1009 275)  (1009 275)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1015 275)  (1015 275)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.input_2_1
 (34 3)  (1016 275)  (1016 275)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.input_2_1
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (38 3)  (1020 275)  (1020 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (6 10)  (988 282)  (988 282)  routing T_19_17.sp4_h_l_36 <X> T_19_17.sp4_v_t_43
 (14 10)  (996 282)  (996 282)  routing T_19_17.sp4_v_t_17 <X> T_19_17.lc_trk_g2_4
 (16 11)  (998 283)  (998 283)  routing T_19_17.sp4_v_t_17 <X> T_19_17.lc_trk_g2_4
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (14 12)  (996 284)  (996 284)  routing T_19_17.sp4_h_l_21 <X> T_19_17.lc_trk_g3_0
 (15 12)  (997 284)  (997 284)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.rgt_op_1 <X> T_19_17.lc_trk_g3_1
 (15 13)  (997 285)  (997 285)  routing T_19_17.sp4_h_l_21 <X> T_19_17.lc_trk_g3_0
 (16 13)  (998 285)  (998 285)  routing T_19_17.sp4_h_l_21 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (2 14)  (984 286)  (984 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_20_17

 (31 0)  (1067 272)  (1067 272)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 272)  (1069 272)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (37 0)  (1073 272)  (1073 272)  LC_0 Logic Functioning bit
 (38 0)  (1074 272)  (1074 272)  LC_0 Logic Functioning bit
 (39 0)  (1075 272)  (1075 272)  LC_0 Logic Functioning bit
 (45 0)  (1081 272)  (1081 272)  LC_0 Logic Functioning bit
 (47 0)  (1083 272)  (1083 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (1072 273)  (1072 273)  LC_0 Logic Functioning bit
 (37 1)  (1073 273)  (1073 273)  LC_0 Logic Functioning bit
 (38 1)  (1074 273)  (1074 273)  LC_0 Logic Functioning bit
 (39 1)  (1075 273)  (1075 273)  LC_0 Logic Functioning bit
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 274)  (1062 274)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 274)  (1064 274)  routing T_20_17.lc_trk_g2_0 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 274)  (1072 274)  LC_1 Logic Functioning bit
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (38 2)  (1074 274)  (1074 274)  LC_1 Logic Functioning bit
 (41 2)  (1077 274)  (1077 274)  LC_1 Logic Functioning bit
 (43 2)  (1079 274)  (1079 274)  LC_1 Logic Functioning bit
 (0 3)  (1036 275)  (1036 275)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 275)  (1050 275)  routing T_20_17.sp4_r_v_b_28 <X> T_20_17.lc_trk_g0_4
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (1063 275)  (1063 275)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 275)  (1068 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1069 275)  (1069 275)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.input_2_1
 (34 3)  (1070 275)  (1070 275)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.input_2_1
 (35 3)  (1071 275)  (1071 275)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.input_2_1
 (36 3)  (1072 275)  (1072 275)  LC_1 Logic Functioning bit
 (39 3)  (1075 275)  (1075 275)  LC_1 Logic Functioning bit
 (40 3)  (1076 275)  (1076 275)  LC_1 Logic Functioning bit
 (14 6)  (1050 278)  (1050 278)  routing T_20_17.sp4_h_l_1 <X> T_20_17.lc_trk_g1_4
 (15 7)  (1051 279)  (1051 279)  routing T_20_17.sp4_h_l_1 <X> T_20_17.lc_trk_g1_4
 (16 7)  (1052 279)  (1052 279)  routing T_20_17.sp4_h_l_1 <X> T_20_17.lc_trk_g1_4
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 280)  (1069 280)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 280)  (1070 280)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (37 8)  (1073 280)  (1073 280)  LC_4 Logic Functioning bit
 (38 8)  (1074 280)  (1074 280)  LC_4 Logic Functioning bit
 (39 8)  (1075 280)  (1075 280)  LC_4 Logic Functioning bit
 (45 8)  (1081 280)  (1081 280)  LC_4 Logic Functioning bit
 (14 9)  (1050 281)  (1050 281)  routing T_20_17.sp12_v_b_16 <X> T_20_17.lc_trk_g2_0
 (16 9)  (1052 281)  (1052 281)  routing T_20_17.sp12_v_b_16 <X> T_20_17.lc_trk_g2_0
 (17 9)  (1053 281)  (1053 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (36 9)  (1072 281)  (1072 281)  LC_4 Logic Functioning bit
 (37 9)  (1073 281)  (1073 281)  LC_4 Logic Functioning bit
 (38 9)  (1074 281)  (1074 281)  LC_4 Logic Functioning bit
 (39 9)  (1075 281)  (1075 281)  LC_4 Logic Functioning bit
 (14 10)  (1050 282)  (1050 282)  routing T_20_17.wire_logic_cluster/lc_4/out <X> T_20_17.lc_trk_g2_4
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 282)  (1054 282)  routing T_20_17.wire_logic_cluster/lc_5/out <X> T_20_17.lc_trk_g2_5
 (31 10)  (1067 282)  (1067 282)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 282)  (1069 282)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (39 10)  (1075 282)  (1075 282)  LC_5 Logic Functioning bit
 (45 10)  (1081 282)  (1081 282)  LC_5 Logic Functioning bit
 (17 11)  (1053 283)  (1053 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (36 11)  (1072 283)  (1072 283)  LC_5 Logic Functioning bit
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (38 11)  (1074 283)  (1074 283)  LC_5 Logic Functioning bit
 (39 11)  (1075 283)  (1075 283)  LC_5 Logic Functioning bit
 (14 12)  (1050 284)  (1050 284)  routing T_20_17.sp4_v_t_21 <X> T_20_17.lc_trk_g3_0
 (14 13)  (1050 285)  (1050 285)  routing T_20_17.sp4_v_t_21 <X> T_20_17.lc_trk_g3_0
 (16 13)  (1052 285)  (1052 285)  routing T_20_17.sp4_v_t_21 <X> T_20_17.lc_trk_g3_0
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (1058 285)  (1058 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 285)  (1061 285)  routing T_20_17.sp4_r_v_b_42 <X> T_20_17.lc_trk_g3_2
 (3 15)  (1039 287)  (1039 287)  routing T_20_17.sp12_h_l_22 <X> T_20_17.sp12_v_t_22


LogicTile_21_17

 (12 10)  (1102 282)  (1102 282)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_45
 (13 11)  (1103 283)  (1103 283)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_45


LogicTile_22_17

 (5 0)  (1149 272)  (1149 272)  routing T_22_17.sp4_v_t_37 <X> T_22_17.sp4_h_r_0
 (2 4)  (1146 276)  (1146 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 5)  (1152 277)  (1152 277)  routing T_22_17.sp4_h_l_47 <X> T_22_17.sp4_v_b_4
 (9 5)  (1153 277)  (1153 277)  routing T_22_17.sp4_h_l_47 <X> T_22_17.sp4_v_b_4
 (10 5)  (1154 277)  (1154 277)  routing T_22_17.sp4_h_l_47 <X> T_22_17.sp4_v_b_4
 (4 9)  (1148 281)  (1148 281)  routing T_22_17.sp4_h_l_47 <X> T_22_17.sp4_h_r_6
 (6 9)  (1150 281)  (1150 281)  routing T_22_17.sp4_h_l_47 <X> T_22_17.sp4_h_r_6


RAM_Tile_25_17

 (19 0)  (1325 272)  (1325 272)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 275)  (1306 275)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.wire_bram/ram/RCLK
 (2 3)  (1308 275)  (1308 275)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.wire_bram/ram/RCLK
 (3 7)  (1309 279)  (1309 279)  routing T_25_17.sp12_h_l_23 <X> T_25_17.sp12_v_t_23
 (13 7)  (1319 279)  (1319 279)  routing T_25_17.sp4_v_b_0 <X> T_25_17.sp4_h_l_40
 (27 8)  (1333 280)  (1333 280)  routing T_25_17.lc_trk_g3_2 <X> T_25_17.wire_bram/ram/WDATA_11
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g3_2 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (8 9)  (1314 281)  (1314 281)  routing T_25_17.sp4_h_l_42 <X> T_25_17.sp4_v_b_7
 (9 9)  (1315 281)  (1315 281)  routing T_25_17.sp4_h_l_42 <X> T_25_17.sp4_v_b_7
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g3_2 <X> T_25_17.wire_bram/ram/WDATA_11
 (38 9)  (1344 281)  (1344 281)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (8 11)  (1314 283)  (1314 283)  routing T_25_17.sp4_h_l_42 <X> T_25_17.sp4_v_t_42
 (16 12)  (1322 284)  (1322 284)  routing T_25_17.sp4_v_b_25 <X> T_25_17.lc_trk_g3_1
 (17 12)  (1323 284)  (1323 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 284)  (1324 284)  routing T_25_17.sp4_v_b_25 <X> T_25_17.lc_trk_g3_1
 (25 12)  (1331 284)  (1331 284)  routing T_25_17.sp12_v_t_1 <X> T_25_17.lc_trk_g3_2
 (22 13)  (1328 285)  (1328 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1330 285)  (1330 285)  routing T_25_17.sp12_v_t_1 <X> T_25_17.lc_trk_g3_2
 (25 13)  (1331 285)  (1331 285)  routing T_25_17.sp12_v_t_1 <X> T_25_17.lc_trk_g3_2
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 286)  (1321 286)  routing T_25_17.sp4_h_r_37 <X> T_25_17.lc_trk_g3_5
 (16 14)  (1322 286)  (1322 286)  routing T_25_17.sp4_h_r_37 <X> T_25_17.lc_trk_g3_5
 (17 14)  (1323 286)  (1323 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 286)  (1324 286)  routing T_25_17.sp4_h_r_37 <X> T_25_17.lc_trk_g3_5
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE


LogicTile_26_17

 (4 0)  (1352 272)  (1352 272)  routing T_26_17.sp4_h_l_43 <X> T_26_17.sp4_v_b_0
 (6 0)  (1354 272)  (1354 272)  routing T_26_17.sp4_h_l_43 <X> T_26_17.sp4_v_b_0
 (5 1)  (1353 273)  (1353 273)  routing T_26_17.sp4_h_l_43 <X> T_26_17.sp4_v_b_0
 (11 14)  (1359 286)  (1359 286)  routing T_26_17.sp4_h_l_43 <X> T_26_17.sp4_v_t_46


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g0_4 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit
 (4 5)  (13 261)  (13 261)  routing T_0_16.span12_horz_20 <X> T_0_16.lc_trk_g0_4
 (6 5)  (11 261)  (11 261)  routing T_0_16.span12_horz_20 <X> T_0_16.lc_trk_g0_4
 (7 5)  (10 261)  (10 261)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0


LogicTile_2_16

 (3 2)  (75 258)  (75 258)  routing T_2_16.sp12_h_r_0 <X> T_2_16.sp12_h_l_23
 (3 3)  (75 259)  (75 259)  routing T_2_16.sp12_h_r_0 <X> T_2_16.sp12_h_l_23


LogicTile_7_16

 (2 2)  (344 258)  (344 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (342 259)  (342 259)  routing T_7_16.lc_trk_g1_1 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 3)  (344 259)  (344 259)  routing T_7_16.lc_trk_g1_1 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (0 4)  (342 260)  (342 260)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (1 4)  (343 260)  (343 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (359 260)  (359 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (0 5)  (342 261)  (342 261)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (1 5)  (343 261)  (343 261)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (18 5)  (360 261)  (360 261)  routing T_7_16.sp4_r_v_b_25 <X> T_7_16.lc_trk_g1_1
 (15 7)  (357 263)  (357 263)  routing T_7_16.sp4_v_t_9 <X> T_7_16.lc_trk_g1_4
 (16 7)  (358 263)  (358 263)  routing T_7_16.sp4_v_t_9 <X> T_7_16.lc_trk_g1_4
 (17 7)  (359 263)  (359 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (31 8)  (373 264)  (373 264)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 264)  (374 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 264)  (376 264)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 264)  (378 264)  LC_4 Logic Functioning bit
 (37 8)  (379 264)  (379 264)  LC_4 Logic Functioning bit
 (38 8)  (380 264)  (380 264)  LC_4 Logic Functioning bit
 (39 8)  (381 264)  (381 264)  LC_4 Logic Functioning bit
 (45 8)  (387 264)  (387 264)  LC_4 Logic Functioning bit
 (36 9)  (378 265)  (378 265)  LC_4 Logic Functioning bit
 (37 9)  (379 265)  (379 265)  LC_4 Logic Functioning bit
 (38 9)  (380 265)  (380 265)  LC_4 Logic Functioning bit
 (39 9)  (381 265)  (381 265)  LC_4 Logic Functioning bit
 (44 9)  (386 265)  (386 265)  LC_4 Logic Functioning bit
 (15 11)  (357 267)  (357 267)  routing T_7_16.sp4_v_t_33 <X> T_7_16.lc_trk_g2_4
 (16 11)  (358 267)  (358 267)  routing T_7_16.sp4_v_t_33 <X> T_7_16.lc_trk_g2_4
 (17 11)  (359 267)  (359 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 12)  (363 268)  (363 268)  routing T_7_16.sp4_v_t_14 <X> T_7_16.lc_trk_g3_3
 (22 12)  (364 268)  (364 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (365 268)  (365 268)  routing T_7_16.sp4_v_t_14 <X> T_7_16.lc_trk_g3_3
 (0 14)  (342 270)  (342 270)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 270)  (343 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (343 271)  (343 271)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (5 1)  (401 257)  (401 257)  routing T_8_16.sp4_h_r_0 <X> T_8_16.sp4_v_b_0
 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 258)  (410 258)  routing T_8_16.sp4_h_r_20 <X> T_8_16.lc_trk_g0_4
 (0 3)  (396 259)  (396 259)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 259)  (410 259)  routing T_8_16.sp4_h_r_20 <X> T_8_16.lc_trk_g0_4
 (15 3)  (411 259)  (411 259)  routing T_8_16.sp4_h_r_20 <X> T_8_16.lc_trk_g0_4
 (16 3)  (412 259)  (412 259)  routing T_8_16.sp4_h_r_20 <X> T_8_16.lc_trk_g0_4
 (17 3)  (413 259)  (413 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_20 lc_trk_g0_4
 (7 4)  (403 260)  (403 260)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 261)  (403 261)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 262)  (403 262)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 263)  (403 263)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 8)  (418 264)  (418 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (424 264)  (424 264)  routing T_8_16.lc_trk_g2_3 <X> T_8_16.wire_bram/ram/WDATA_3
 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (41 8)  (437 264)  (437 264)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (30 9)  (426 265)  (426 265)  routing T_8_16.lc_trk_g2_3 <X> T_8_16.wire_bram/ram/WDATA_3
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g0_4 <X> T_8_16.wire_bram/ram/WE


LogicTile_9_16

 (8 7)  (446 263)  (446 263)  routing T_9_16.sp4_h_r_10 <X> T_9_16.sp4_v_t_41
 (9 7)  (447 263)  (447 263)  routing T_9_16.sp4_h_r_10 <X> T_9_16.sp4_v_t_41
 (10 7)  (448 263)  (448 263)  routing T_9_16.sp4_h_r_10 <X> T_9_16.sp4_v_t_41
 (9 11)  (447 267)  (447 267)  routing T_9_16.sp4_v_b_11 <X> T_9_16.sp4_v_t_42
 (10 11)  (448 267)  (448 267)  routing T_9_16.sp4_v_b_11 <X> T_9_16.sp4_v_t_42


LogicTile_10_16

 (0 2)  (492 258)  (492 258)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 259)  (494 259)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 4)  (493 260)  (493 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 260)  (513 260)  routing T_10_16.sp4_h_r_11 <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (515 260)  (515 260)  routing T_10_16.sp4_h_r_11 <X> T_10_16.lc_trk_g1_3
 (24 4)  (516 260)  (516 260)  routing T_10_16.sp4_h_r_11 <X> T_10_16.lc_trk_g1_3
 (0 5)  (492 261)  (492 261)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (1 5)  (493 261)  (493 261)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (22 6)  (514 262)  (514 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (515 262)  (515 262)  routing T_10_16.sp4_h_r_7 <X> T_10_16.lc_trk_g1_7
 (24 6)  (516 262)  (516 262)  routing T_10_16.sp4_h_r_7 <X> T_10_16.lc_trk_g1_7
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 262)  (525 262)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 262)  (528 262)  LC_3 Logic Functioning bit
 (37 6)  (529 262)  (529 262)  LC_3 Logic Functioning bit
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (39 6)  (531 262)  (531 262)  LC_3 Logic Functioning bit
 (45 6)  (537 262)  (537 262)  LC_3 Logic Functioning bit
 (21 7)  (513 263)  (513 263)  routing T_10_16.sp4_h_r_7 <X> T_10_16.lc_trk_g1_7
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (37 7)  (529 263)  (529 263)  LC_3 Logic Functioning bit
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (39 7)  (531 263)  (531 263)  LC_3 Logic Functioning bit
 (14 9)  (506 265)  (506 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (15 9)  (507 265)  (507 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (16 9)  (508 265)  (508 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 10)  (506 266)  (506 266)  routing T_10_16.sp4_v_t_17 <X> T_10_16.lc_trk_g2_4
 (16 11)  (508 267)  (508 267)  routing T_10_16.sp4_v_t_17 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (15 12)  (507 268)  (507 268)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g3_1
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 268)  (510 268)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g3_1
 (0 14)  (492 270)  (492 270)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (523 270)  (523 270)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 270)  (526 270)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 270)  (528 270)  LC_7 Logic Functioning bit
 (37 14)  (529 270)  (529 270)  LC_7 Logic Functioning bit
 (38 14)  (530 270)  (530 270)  LC_7 Logic Functioning bit
 (39 14)  (531 270)  (531 270)  LC_7 Logic Functioning bit
 (45 14)  (537 270)  (537 270)  LC_7 Logic Functioning bit
 (1 15)  (493 271)  (493 271)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (31 15)  (523 271)  (523 271)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 271)  (528 271)  LC_7 Logic Functioning bit
 (37 15)  (529 271)  (529 271)  LC_7 Logic Functioning bit
 (38 15)  (530 271)  (530 271)  LC_7 Logic Functioning bit
 (39 15)  (531 271)  (531 271)  LC_7 Logic Functioning bit
 (46 15)  (538 271)  (538 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_16

 (10 0)  (556 256)  (556 256)  routing T_11_16.sp4_v_t_45 <X> T_11_16.sp4_h_r_1
 (21 0)  (567 256)  (567 256)  routing T_11_16.lft_op_3 <X> T_11_16.lc_trk_g0_3
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 256)  (570 256)  routing T_11_16.lft_op_3 <X> T_11_16.lc_trk_g0_3
 (25 0)  (571 256)  (571 256)  routing T_11_16.sp4_h_r_10 <X> T_11_16.lc_trk_g0_2
 (4 1)  (550 257)  (550 257)  routing T_11_16.sp4_v_t_42 <X> T_11_16.sp4_h_r_0
 (13 1)  (559 257)  (559 257)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_h_r_2
 (14 1)  (560 257)  (560 257)  routing T_11_16.sp4_r_v_b_35 <X> T_11_16.lc_trk_g0_0
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (569 257)  (569 257)  routing T_11_16.sp4_h_r_10 <X> T_11_16.lc_trk_g0_2
 (24 1)  (570 257)  (570 257)  routing T_11_16.sp4_h_r_10 <X> T_11_16.lc_trk_g0_2
 (0 2)  (546 258)  (546 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 258)  (580 258)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (37 2)  (583 258)  (583 258)  LC_1 Logic Functioning bit
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (39 2)  (585 258)  (585 258)  LC_1 Logic Functioning bit
 (41 2)  (587 258)  (587 258)  LC_1 Logic Functioning bit
 (43 2)  (589 258)  (589 258)  LC_1 Logic Functioning bit
 (45 2)  (591 258)  (591 258)  LC_1 Logic Functioning bit
 (47 2)  (593 258)  (593 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (598 258)  (598 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (546 259)  (546 259)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 3)  (548 259)  (548 259)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (26 3)  (572 259)  (572 259)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 259)  (577 259)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (39 3)  (585 259)  (585 259)  LC_1 Logic Functioning bit
 (47 3)  (593 259)  (593 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (594 259)  (594 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (597 259)  (597 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (547 260)  (547 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (569 260)  (569 260)  routing T_11_16.sp4_h_r_3 <X> T_11_16.lc_trk_g1_3
 (24 4)  (570 260)  (570 260)  routing T_11_16.sp4_h_r_3 <X> T_11_16.lc_trk_g1_3
 (1 5)  (547 261)  (547 261)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (21 5)  (567 261)  (567 261)  routing T_11_16.sp4_h_r_3 <X> T_11_16.lc_trk_g1_3
 (15 6)  (561 262)  (561 262)  routing T_11_16.sp4_h_r_5 <X> T_11_16.lc_trk_g1_5
 (16 6)  (562 262)  (562 262)  routing T_11_16.sp4_h_r_5 <X> T_11_16.lc_trk_g1_5
 (17 6)  (563 262)  (563 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (15 7)  (561 263)  (561 263)  routing T_11_16.sp4_v_t_9 <X> T_11_16.lc_trk_g1_4
 (16 7)  (562 263)  (562 263)  routing T_11_16.sp4_v_t_9 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (564 263)  (564 263)  routing T_11_16.sp4_h_r_5 <X> T_11_16.lc_trk_g1_5
 (26 10)  (572 266)  (572 266)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 266)  (580 266)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (39 10)  (585 266)  (585 266)  LC_5 Logic Functioning bit
 (41 10)  (587 266)  (587 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (45 10)  (591 266)  (591 266)  LC_5 Logic Functioning bit
 (46 10)  (592 266)  (592 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (597 266)  (597 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (573 267)  (573 267)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (48 11)  (594 267)  (594 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (10 12)  (556 268)  (556 268)  routing T_11_16.sp4_v_t_40 <X> T_11_16.sp4_h_r_10
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (564 269)  (564 269)  routing T_11_16.sp4_r_v_b_41 <X> T_11_16.lc_trk_g3_1
 (0 14)  (546 270)  (546 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (551 270)  (551 270)  routing T_11_16.sp4_h_r_6 <X> T_11_16.sp4_h_l_44
 (16 14)  (562 270)  (562 270)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 270)  (564 270)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5
 (0 15)  (546 271)  (546 271)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 271)  (547 271)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (4 15)  (550 271)  (550 271)  routing T_11_16.sp4_h_r_6 <X> T_11_16.sp4_h_l_44
 (18 15)  (564 271)  (564 271)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5


LogicTile_12_16

 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 256)  (624 256)  routing T_12_16.bot_op_3 <X> T_12_16.lc_trk_g0_3
 (25 0)  (625 256)  (625 256)  routing T_12_16.sp4_v_b_10 <X> T_12_16.lc_trk_g0_2
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (5 1)  (605 257)  (605 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.sp4_v_b_0
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 257)  (623 257)  routing T_12_16.sp4_v_b_10 <X> T_12_16.lc_trk_g0_2
 (25 1)  (625 257)  (625 257)  routing T_12_16.sp4_v_b_10 <X> T_12_16.lc_trk_g0_2
 (30 1)  (630 257)  (630 257)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (43 1)  (643 257)  (643 257)  LC_0 Logic Functioning bit
 (14 2)  (614 258)  (614 258)  routing T_12_16.sp4_v_t_1 <X> T_12_16.lc_trk_g0_4
 (19 2)  (619 258)  (619 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (621 258)  (621 258)  routing T_12_16.sp4_h_l_2 <X> T_12_16.lc_trk_g0_7
 (22 2)  (622 258)  (622 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 258)  (623 258)  routing T_12_16.sp4_h_l_2 <X> T_12_16.lc_trk_g0_7
 (24 2)  (624 258)  (624 258)  routing T_12_16.sp4_h_l_2 <X> T_12_16.lc_trk_g0_7
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 258)  (630 258)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (6 3)  (606 259)  (606 259)  routing T_12_16.sp4_h_r_0 <X> T_12_16.sp4_h_l_37
 (14 3)  (614 259)  (614 259)  routing T_12_16.sp4_v_t_1 <X> T_12_16.lc_trk_g0_4
 (16 3)  (616 259)  (616 259)  routing T_12_16.sp4_v_t_1 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (626 259)  (626 259)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 259)  (627 259)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 259)  (631 259)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (15 4)  (615 260)  (615 260)  routing T_12_16.bot_op_1 <X> T_12_16.lc_trk_g1_1
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (50 4)  (650 260)  (650 260)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (613 261)  (613 261)  routing T_12_16.sp4_v_t_37 <X> T_12_16.sp4_h_r_5
 (15 5)  (615 261)  (615 261)  routing T_12_16.sp4_v_t_5 <X> T_12_16.lc_trk_g1_0
 (16 5)  (616 261)  (616 261)  routing T_12_16.sp4_v_t_5 <X> T_12_16.lc_trk_g1_0
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 261)  (624 261)  routing T_12_16.bot_op_2 <X> T_12_16.lc_trk_g1_2
 (26 5)  (626 261)  (626 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (15 6)  (615 262)  (615 262)  routing T_12_16.sp4_h_r_13 <X> T_12_16.lc_trk_g1_5
 (16 6)  (616 262)  (616 262)  routing T_12_16.sp4_h_r_13 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.sp4_h_r_13 <X> T_12_16.lc_trk_g1_5
 (25 6)  (625 262)  (625 262)  routing T_12_16.sp4_v_t_3 <X> T_12_16.lc_trk_g1_6
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 262)  (633 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (50 6)  (650 262)  (650 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (615 263)  (615 263)  routing T_12_16.sp4_v_t_9 <X> T_12_16.lc_trk_g1_4
 (16 7)  (616 263)  (616 263)  routing T_12_16.sp4_v_t_9 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 263)  (623 263)  routing T_12_16.sp4_v_t_3 <X> T_12_16.lc_trk_g1_6
 (25 7)  (625 263)  (625 263)  routing T_12_16.sp4_v_t_3 <X> T_12_16.lc_trk_g1_6
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (40 7)  (640 263)  (640 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (48 7)  (648 263)  (648 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (614 264)  (614 264)  routing T_12_16.sp4_v_t_21 <X> T_12_16.lc_trk_g2_0
 (25 8)  (625 264)  (625 264)  routing T_12_16.sp4_v_t_23 <X> T_12_16.lc_trk_g2_2
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (14 9)  (614 265)  (614 265)  routing T_12_16.sp4_v_t_21 <X> T_12_16.lc_trk_g2_0
 (16 9)  (616 265)  (616 265)  routing T_12_16.sp4_v_t_21 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 265)  (623 265)  routing T_12_16.sp4_v_t_23 <X> T_12_16.lc_trk_g2_2
 (25 9)  (625 265)  (625 265)  routing T_12_16.sp4_v_t_23 <X> T_12_16.lc_trk_g2_2
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (43 9)  (643 265)  (643 265)  LC_4 Logic Functioning bit
 (15 10)  (615 266)  (615 266)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g2_5
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 266)  (618 266)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g2_5
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 266)  (627 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 266)  (633 266)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (38 10)  (638 266)  (638 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (46 10)  (646 266)  (646 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (626 267)  (626 267)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (38 11)  (638 267)  (638 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (40 11)  (640 267)  (640 267)  LC_5 Logic Functioning bit
 (41 11)  (641 267)  (641 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (43 11)  (643 267)  (643 267)  LC_5 Logic Functioning bit
 (14 12)  (614 268)  (614 268)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g3_0
 (21 12)  (621 268)  (621 268)  routing T_12_16.bnl_op_3 <X> T_12_16.lc_trk_g3_3
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (621 269)  (621 269)  routing T_12_16.bnl_op_3 <X> T_12_16.lc_trk_g3_3
 (13 14)  (613 270)  (613 270)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_v_t_46
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.bnl_op_5 <X> T_12_16.lc_trk_g3_5
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 270)  (624 270)  routing T_12_16.tnl_op_7 <X> T_12_16.lc_trk_g3_7
 (25 14)  (625 270)  (625 270)  routing T_12_16.sp4_h_r_38 <X> T_12_16.lc_trk_g3_6
 (26 14)  (626 270)  (626 270)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 270)  (633 270)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (12 15)  (612 271)  (612 271)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_v_t_46
 (18 15)  (618 271)  (618 271)  routing T_12_16.bnl_op_5 <X> T_12_16.lc_trk_g3_5
 (21 15)  (621 271)  (621 271)  routing T_12_16.tnl_op_7 <X> T_12_16.lc_trk_g3_7
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 271)  (623 271)  routing T_12_16.sp4_h_r_38 <X> T_12_16.lc_trk_g3_6
 (24 15)  (624 271)  (624 271)  routing T_12_16.sp4_h_r_38 <X> T_12_16.lc_trk_g3_6
 (26 15)  (626 271)  (626 271)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (634 271)  (634 271)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.input_2_7
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit
 (42 15)  (642 271)  (642 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 256)  (678 256)  routing T_13_16.top_op_3 <X> T_13_16.lc_trk_g0_3
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (11 1)  (665 257)  (665 257)  routing T_13_16.sp4_h_l_39 <X> T_13_16.sp4_h_r_2
 (21 1)  (675 257)  (675 257)  routing T_13_16.top_op_3 <X> T_13_16.lc_trk_g0_3
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 257)  (687 257)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (48 1)  (702 257)  (702 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 258)  (654 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.lft_op_4 <X> T_13_16.lc_trk_g0_4
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.bot_op_7 <X> T_13_16.lc_trk_g0_7
 (25 2)  (679 258)  (679 258)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (0 3)  (654 259)  (654 259)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 3)  (656 259)  (656 259)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (8 3)  (662 259)  (662 259)  routing T_13_16.sp4_h_r_7 <X> T_13_16.sp4_v_t_36
 (9 3)  (663 259)  (663 259)  routing T_13_16.sp4_h_r_7 <X> T_13_16.sp4_v_t_36
 (10 3)  (664 259)  (664 259)  routing T_13_16.sp4_h_r_7 <X> T_13_16.sp4_v_t_36
 (15 3)  (669 259)  (669 259)  routing T_13_16.lft_op_4 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 259)  (677 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (25 3)  (679 259)  (679 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 260)  (672 260)  routing T_13_16.bnr_op_1 <X> T_13_16.lc_trk_g1_1
 (18 5)  (672 261)  (672 261)  routing T_13_16.bnr_op_1 <X> T_13_16.lc_trk_g1_1
 (6 6)  (660 262)  (660 262)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_v_t_38
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.bnr_op_5 <X> T_13_16.lc_trk_g1_5
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 262)  (678 262)  routing T_13_16.bot_op_7 <X> T_13_16.lc_trk_g1_7
 (25 6)  (679 262)  (679 262)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g1_6
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (18 7)  (672 263)  (672 263)  routing T_13_16.bnr_op_5 <X> T_13_16.lc_trk_g1_5
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 263)  (677 263)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g1_6
 (25 7)  (679 263)  (679 263)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g1_6
 (26 7)  (680 263)  (680 263)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (38 7)  (692 263)  (692 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (40 7)  (694 263)  (694 263)  LC_3 Logic Functioning bit
 (42 7)  (696 263)  (696 263)  LC_3 Logic Functioning bit
 (51 7)  (705 263)  (705 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (669 264)  (669 264)  routing T_13_16.sp4_h_r_25 <X> T_13_16.lc_trk_g2_1
 (16 8)  (670 264)  (670 264)  routing T_13_16.sp4_h_r_25 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (675 264)  (675 264)  routing T_13_16.sp4_h_r_35 <X> T_13_16.lc_trk_g2_3
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp4_h_r_35 <X> T_13_16.lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.sp4_h_r_35 <X> T_13_16.lc_trk_g2_3
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (689 264)  (689 264)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_4
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (41 8)  (695 264)  (695 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (48 8)  (702 264)  (702 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (658 265)  (658 265)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_h_r_6
 (6 9)  (660 265)  (660 265)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_h_r_6
 (18 9)  (672 265)  (672 265)  routing T_13_16.sp4_h_r_25 <X> T_13_16.lc_trk_g2_1
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 265)  (677 265)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g2_2
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 265)  (684 265)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (688 265)  (688 265)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_4
 (35 9)  (689 265)  (689 265)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_4
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 266)  (672 266)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g2_5
 (25 10)  (679 266)  (679 266)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g2_6
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 266)  (689 266)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.input_2_5
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (39 10)  (693 266)  (693 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (10 11)  (664 267)  (664 267)  routing T_13_16.sp4_h_l_39 <X> T_13_16.sp4_v_t_42
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 267)  (680 267)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 267)  (681 267)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 267)  (689 267)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.input_2_5
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (47 11)  (701 267)  (701 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (8 12)  (662 268)  (662 268)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_h_r_10
 (15 12)  (669 268)  (669 268)  routing T_13_16.sp4_v_t_28 <X> T_13_16.lc_trk_g3_1
 (16 12)  (670 268)  (670 268)  routing T_13_16.sp4_v_t_28 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 268)  (684 268)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (35 12)  (689 268)  (689 268)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.input_2_6
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (14 13)  (668 269)  (668 269)  routing T_13_16.tnl_op_0 <X> T_13_16.lc_trk_g3_0
 (15 13)  (669 269)  (669 269)  routing T_13_16.tnl_op_0 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (675 269)  (675 269)  routing T_13_16.sp4_r_v_b_43 <X> T_13_16.lc_trk_g3_3
 (26 13)  (680 269)  (680 269)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (688 269)  (688 269)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.input_2_6
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (42 13)  (696 269)  (696 269)  LC_6 Logic Functioning bit
 (43 13)  (697 269)  (697 269)  LC_6 Logic Functioning bit
 (21 14)  (675 270)  (675 270)  routing T_13_16.sp4_h_r_39 <X> T_13_16.lc_trk_g3_7
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 270)  (677 270)  routing T_13_16.sp4_h_r_39 <X> T_13_16.lc_trk_g3_7
 (24 14)  (678 270)  (678 270)  routing T_13_16.sp4_h_r_39 <X> T_13_16.lc_trk_g3_7
 (25 14)  (679 270)  (679 270)  routing T_13_16.rgt_op_6 <X> T_13_16.lc_trk_g3_6
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 270)  (684 270)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (42 14)  (696 270)  (696 270)  LC_7 Logic Functioning bit
 (50 14)  (704 270)  (704 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (705 270)  (705 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (706 270)  (706 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (9 15)  (663 271)  (663 271)  routing T_13_16.sp4_v_b_10 <X> T_13_16.sp4_v_t_47
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 271)  (678 271)  routing T_13_16.rgt_op_6 <X> T_13_16.lc_trk_g3_6
 (26 15)  (680 271)  (680 271)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 271)  (684 271)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (41 0)  (749 256)  (749 256)  LC_0 Logic Functioning bit
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (44 0)  (752 256)  (752 256)  LC_0 Logic Functioning bit
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.input_2_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (41 1)  (749 257)  (749 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (49 1)  (757 257)  (757 257)  Carry_In_Mux bit 

 (51 1)  (759 257)  (759 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 258)  (708 258)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (3 2)  (711 258)  (711 258)  routing T_14_16.sp12_v_t_23 <X> T_14_16.sp12_h_l_23
 (15 2)  (723 258)  (723 258)  routing T_14_16.top_op_5 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (729 258)  (729 258)  routing T_14_16.sp4_h_l_2 <X> T_14_16.lc_trk_g0_7
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 258)  (731 258)  routing T_14_16.sp4_h_l_2 <X> T_14_16.lc_trk_g0_7
 (24 2)  (732 258)  (732 258)  routing T_14_16.sp4_h_l_2 <X> T_14_16.lc_trk_g0_7
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (743 258)  (743 258)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.input_2_1
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (44 2)  (752 258)  (752 258)  LC_1 Logic Functioning bit
 (46 2)  (754 258)  (754 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (710 259)  (710 259)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (14 3)  (722 259)  (722 259)  routing T_14_16.top_op_4 <X> T_14_16.lc_trk_g0_4
 (15 3)  (723 259)  (723 259)  routing T_14_16.top_op_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (726 259)  (726 259)  routing T_14_16.top_op_5 <X> T_14_16.lc_trk_g0_5
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.sp4_r_v_b_30 <X> T_14_16.lc_trk_g0_6
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (21 4)  (729 260)  (729 260)  routing T_14_16.lft_op_3 <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 260)  (732 260)  routing T_14_16.lft_op_3 <X> T_14_16.lc_trk_g1_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (743 260)  (743 260)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.input_2_2
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (42 4)  (750 260)  (750 260)  LC_2 Logic Functioning bit
 (44 4)  (752 260)  (752 260)  LC_2 Logic Functioning bit
 (15 5)  (723 261)  (723 261)  routing T_14_16.sp4_v_t_5 <X> T_14_16.lc_trk_g1_0
 (16 5)  (724 261)  (724 261)  routing T_14_16.sp4_v_t_5 <X> T_14_16.lc_trk_g1_0
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 261)  (731 261)  routing T_14_16.sp4_h_r_2 <X> T_14_16.lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.sp4_h_r_2 <X> T_14_16.lc_trk_g1_2
 (25 5)  (733 261)  (733 261)  routing T_14_16.sp4_h_r_2 <X> T_14_16.lc_trk_g1_2
 (32 5)  (740 261)  (740 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (3 6)  (711 262)  (711 262)  routing T_14_16.sp12_v_b_0 <X> T_14_16.sp12_v_t_23
 (14 6)  (722 262)  (722 262)  routing T_14_16.lft_op_4 <X> T_14_16.lc_trk_g1_4
 (21 6)  (729 262)  (729 262)  routing T_14_16.sp4_h_l_10 <X> T_14_16.lc_trk_g1_7
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 262)  (731 262)  routing T_14_16.sp4_h_l_10 <X> T_14_16.lc_trk_g1_7
 (24 6)  (732 262)  (732 262)  routing T_14_16.sp4_h_l_10 <X> T_14_16.lc_trk_g1_7
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (44 6)  (752 262)  (752 262)  LC_3 Logic Functioning bit
 (15 7)  (723 263)  (723 263)  routing T_14_16.lft_op_4 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (729 263)  (729 263)  routing T_14_16.sp4_h_l_10 <X> T_14_16.lc_trk_g1_7
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (42 7)  (750 263)  (750 263)  LC_3 Logic Functioning bit
 (47 7)  (755 263)  (755 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (44 8)  (752 264)  (752 264)  LC_4 Logic Functioning bit
 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g2_0
 (15 9)  (723 265)  (723 265)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g2_2
 (25 9)  (733 265)  (733 265)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g2_2
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (42 9)  (750 265)  (750 265)  LC_4 Logic Functioning bit
 (47 9)  (755 265)  (755 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (6 10)  (714 266)  (714 266)  routing T_14_16.sp4_v_b_3 <X> T_14_16.sp4_v_t_43
 (21 10)  (729 266)  (729 266)  routing T_14_16.bnl_op_7 <X> T_14_16.lc_trk_g2_7
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 266)  (738 266)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (5 11)  (713 267)  (713 267)  routing T_14_16.sp4_v_b_3 <X> T_14_16.sp4_v_t_43
 (21 11)  (729 267)  (729 267)  routing T_14_16.bnl_op_7 <X> T_14_16.lc_trk_g2_7
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (41 11)  (749 267)  (749 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (51 11)  (759 267)  (759 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (723 268)  (723 268)  routing T_14_16.sp4_v_t_28 <X> T_14_16.lc_trk_g3_1
 (16 12)  (724 268)  (724 268)  routing T_14_16.sp4_v_t_28 <X> T_14_16.lc_trk_g3_1
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (41 13)  (749 269)  (749 269)  LC_6 Logic Functioning bit
 (43 13)  (751 269)  (751 269)  LC_6 Logic Functioning bit
 (6 14)  (714 270)  (714 270)  routing T_14_16.sp4_v_b_6 <X> T_14_16.sp4_v_t_44
 (15 14)  (723 270)  (723 270)  routing T_14_16.sp4_h_l_16 <X> T_14_16.lc_trk_g3_5
 (16 14)  (724 270)  (724 270)  routing T_14_16.sp4_h_l_16 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (735 270)  (735 270)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 270)  (743 270)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_7
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (39 14)  (747 270)  (747 270)  LC_7 Logic Functioning bit
 (41 14)  (749 270)  (749 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (51 14)  (759 270)  (759 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (760 270)  (760 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (713 271)  (713 271)  routing T_14_16.sp4_v_b_6 <X> T_14_16.sp4_v_t_44
 (13 15)  (721 271)  (721 271)  routing T_14_16.sp4_v_b_6 <X> T_14_16.sp4_h_l_46
 (18 15)  (726 271)  (726 271)  routing T_14_16.sp4_h_l_16 <X> T_14_16.lc_trk_g3_5
 (27 15)  (735 271)  (735 271)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 271)  (740 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 271)  (741 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_7
 (35 15)  (743 271)  (743 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_7
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit
 (47 15)  (755 271)  (755 271)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_15_16

 (0 2)  (762 258)  (762 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (762 259)  (762 259)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 3)  (764 259)  (764 259)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (9 3)  (771 259)  (771 259)  routing T_15_16.sp4_v_b_5 <X> T_15_16.sp4_v_t_36
 (10 3)  (772 259)  (772 259)  routing T_15_16.sp4_v_b_5 <X> T_15_16.sp4_v_t_36
 (14 3)  (776 259)  (776 259)  routing T_15_16.sp4_r_v_b_28 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 259)  (787 259)  routing T_15_16.sp4_r_v_b_30 <X> T_15_16.lc_trk_g0_6
 (15 4)  (777 260)  (777 260)  routing T_15_16.bot_op_1 <X> T_15_16.lc_trk_g1_1
 (17 4)  (779 260)  (779 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (790 260)  (790 260)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 261)  (792 261)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (40 5)  (802 261)  (802 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (53 5)  (815 261)  (815 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (773 262)  (773 262)  routing T_15_16.sp4_v_b_9 <X> T_15_16.sp4_v_t_40
 (13 6)  (775 262)  (775 262)  routing T_15_16.sp4_v_b_9 <X> T_15_16.sp4_v_t_40
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (799 262)  (799 262)  LC_3 Logic Functioning bit
 (42 6)  (804 262)  (804 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (50 6)  (812 262)  (812 262)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (776 263)  (776 263)  routing T_15_16.sp4_r_v_b_28 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (789 263)  (789 263)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 263)  (790 263)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (53 7)  (815 263)  (815 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (770 264)  (770 264)  routing T_15_16.sp4_v_b_7 <X> T_15_16.sp4_h_r_7
 (9 8)  (771 264)  (771 264)  routing T_15_16.sp4_v_b_7 <X> T_15_16.sp4_h_r_7
 (19 8)  (781 264)  (781 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp12_v_t_9 <X> T_15_16.lc_trk_g2_2
 (5 10)  (767 266)  (767 266)  routing T_15_16.sp4_v_b_6 <X> T_15_16.sp4_h_l_43
 (19 10)  (781 266)  (781 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 266)  (786 266)  routing T_15_16.tnl_op_7 <X> T_15_16.lc_trk_g2_7
 (21 11)  (783 267)  (783 267)  routing T_15_16.tnl_op_7 <X> T_15_16.lc_trk_g2_7
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (787 268)  (787 268)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g3_2
 (14 13)  (776 269)  (776 269)  routing T_15_16.sp4_r_v_b_40 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (780 269)  (780 269)  routing T_15_16.sp4_r_v_b_41 <X> T_15_16.lc_trk_g3_1
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 269)  (787 269)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g3_2
 (3 14)  (765 270)  (765 270)  routing T_15_16.sp12_v_b_1 <X> T_15_16.sp12_v_t_22
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 270)  (796 270)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 270)  (800 270)  LC_7 Logic Functioning bit
 (39 14)  (801 270)  (801 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (52 14)  (814 270)  (814 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (9 15)  (771 271)  (771 271)  routing T_15_16.sp4_v_b_10 <X> T_15_16.sp4_v_t_47
 (27 15)  (789 271)  (789 271)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (795 271)  (795 271)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.input_2_7
 (34 15)  (796 271)  (796 271)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.input_2_7
 (38 15)  (800 271)  (800 271)  LC_7 Logic Functioning bit
 (47 15)  (809 271)  (809 271)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_16

 (25 0)  (841 256)  (841 256)  routing T_16_16.sp4_h_l_7 <X> T_16_16.lc_trk_g0_2
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 257)  (839 257)  routing T_16_16.sp4_h_l_7 <X> T_16_16.lc_trk_g0_2
 (24 1)  (840 257)  (840 257)  routing T_16_16.sp4_h_l_7 <X> T_16_16.lc_trk_g0_2
 (25 1)  (841 257)  (841 257)  routing T_16_16.sp4_h_l_7 <X> T_16_16.lc_trk_g0_2
 (0 2)  (816 258)  (816 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (821 258)  (821 258)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_l_37
 (0 3)  (816 259)  (816 259)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 3)  (818 259)  (818 259)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (6 3)  (822 259)  (822 259)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_l_37
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 261)  (817 261)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (839 262)  (839 262)  routing T_16_16.sp12_h_r_23 <X> T_16_16.lc_trk_g1_7
 (21 7)  (837 263)  (837 263)  routing T_16_16.sp12_h_r_23 <X> T_16_16.lc_trk_g1_7
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (46 10)  (862 266)  (862 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (15 12)  (831 268)  (831 268)  routing T_16_16.sp4_v_t_28 <X> T_16_16.lc_trk_g3_1
 (16 12)  (832 268)  (832 268)  routing T_16_16.sp4_v_t_28 <X> T_16_16.lc_trk_g3_1
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (816 270)  (816 270)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_v_t_32 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_v_t_32 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (816 271)  (816 271)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 271)  (817 271)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r


LogicTile_17_16

 (15 0)  (889 256)  (889 256)  routing T_17_16.top_op_1 <X> T_17_16.lc_trk_g0_1
 (17 0)  (891 256)  (891 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (11 1)  (885 257)  (885 257)  routing T_17_16.sp4_h_l_39 <X> T_17_16.sp4_h_r_2
 (18 1)  (892 257)  (892 257)  routing T_17_16.top_op_1 <X> T_17_16.lc_trk_g0_1
 (14 4)  (888 260)  (888 260)  routing T_17_16.sp12_h_r_0 <X> T_17_16.lc_trk_g1_0
 (15 4)  (889 260)  (889 260)  routing T_17_16.sp4_v_b_17 <X> T_17_16.lc_trk_g1_1
 (16 4)  (890 260)  (890 260)  routing T_17_16.sp4_v_b_17 <X> T_17_16.lc_trk_g1_1
 (17 4)  (891 260)  (891 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (8 5)  (882 261)  (882 261)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_v_b_4
 (9 5)  (883 261)  (883 261)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_v_b_4
 (10 5)  (884 261)  (884 261)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_v_b_4
 (14 5)  (888 261)  (888 261)  routing T_17_16.sp12_h_r_0 <X> T_17_16.lc_trk_g1_0
 (15 5)  (889 261)  (889 261)  routing T_17_16.sp12_h_r_0 <X> T_17_16.lc_trk_g1_0
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (896 261)  (896 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 261)  (897 261)  routing T_17_16.sp4_h_r_2 <X> T_17_16.lc_trk_g1_2
 (24 5)  (898 261)  (898 261)  routing T_17_16.sp4_h_r_2 <X> T_17_16.lc_trk_g1_2
 (25 5)  (899 261)  (899 261)  routing T_17_16.sp4_h_r_2 <X> T_17_16.lc_trk_g1_2
 (6 6)  (880 262)  (880 262)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_v_t_38
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (897 263)  (897 263)  routing T_17_16.sp12_h_l_21 <X> T_17_16.lc_trk_g1_6
 (25 7)  (899 263)  (899 263)  routing T_17_16.sp12_h_l_21 <X> T_17_16.lc_trk_g1_6
 (4 8)  (878 264)  (878 264)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_v_b_6
 (11 8)  (885 264)  (885 264)  routing T_17_16.sp4_h_l_39 <X> T_17_16.sp4_v_b_8
 (13 8)  (887 264)  (887 264)  routing T_17_16.sp4_h_l_39 <X> T_17_16.sp4_v_b_8
 (26 8)  (900 264)  (900 264)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (41 8)  (915 264)  (915 264)  LC_4 Logic Functioning bit
 (42 8)  (916 264)  (916 264)  LC_4 Logic Functioning bit
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (5 9)  (879 265)  (879 265)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_v_b_6
 (12 9)  (886 265)  (886 265)  routing T_17_16.sp4_h_l_39 <X> T_17_16.sp4_v_b_8
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 265)  (906 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (907 265)  (907 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_4
 (34 9)  (908 265)  (908 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_4
 (35 9)  (909 265)  (909 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_4
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (38 9)  (912 265)  (912 265)  LC_4 Logic Functioning bit
 (42 9)  (916 265)  (916 265)  LC_4 Logic Functioning bit
 (10 11)  (884 267)  (884 267)  routing T_17_16.sp4_h_l_39 <X> T_17_16.sp4_v_t_42
 (21 12)  (895 268)  (895 268)  routing T_17_16.sp12_v_t_0 <X> T_17_16.lc_trk_g3_3
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (898 268)  (898 268)  routing T_17_16.sp12_v_t_0 <X> T_17_16.lc_trk_g3_3
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (41 12)  (915 268)  (915 268)  LC_6 Logic Functioning bit
 (43 12)  (917 268)  (917 268)  LC_6 Logic Functioning bit
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp12_v_t_0 <X> T_17_16.lc_trk_g3_3
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (41 13)  (915 269)  (915 269)  LC_6 Logic Functioning bit
 (43 13)  (917 269)  (917 269)  LC_6 Logic Functioning bit
 (11 14)  (885 270)  (885 270)  routing T_17_16.sp4_h_l_43 <X> T_17_16.sp4_v_t_46
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp12_v_t_12 <X> T_17_16.lc_trk_g3_7


LogicTile_19_16

 (9 15)  (991 271)  (991 271)  routing T_19_16.sp4_v_b_2 <X> T_19_16.sp4_v_t_47
 (10 15)  (992 271)  (992 271)  routing T_19_16.sp4_v_b_2 <X> T_19_16.sp4_v_t_47


LogicTile_20_16

 (4 6)  (1040 262)  (1040 262)  routing T_20_16.sp4_h_r_9 <X> T_20_16.sp4_v_t_38
 (6 6)  (1042 262)  (1042 262)  routing T_20_16.sp4_h_r_9 <X> T_20_16.sp4_v_t_38
 (5 7)  (1041 263)  (1041 263)  routing T_20_16.sp4_h_r_9 <X> T_20_16.sp4_v_t_38


LogicTile_21_16

 (2 8)  (1092 264)  (1092 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (10 11)  (1100 267)  (1100 267)  routing T_21_16.sp4_h_l_39 <X> T_21_16.sp4_v_t_42


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 259)  (1306 259)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (3 3)  (1309 259)  (1309 259)  routing T_25_16.sp12_v_b_0 <X> T_25_16.sp12_h_l_23
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 264)  (1336 264)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.wire_bram/ram/WDATA_3
 (30 9)  (1336 265)  (1336 265)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.wire_bram/ram/WDATA_3
 (38 9)  (1344 265)  (1344 265)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (21 10)  (1327 266)  (1327 266)  routing T_25_16.sp12_v_b_7 <X> T_25_16.lc_trk_g2_7
 (22 10)  (1328 266)  (1328 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1330 266)  (1330 266)  routing T_25_16.sp12_v_b_7 <X> T_25_16.lc_trk_g2_7
 (15 11)  (1321 267)  (1321 267)  routing T_25_16.sp4_v_t_33 <X> T_25_16.lc_trk_g2_4
 (16 11)  (1322 267)  (1322 267)  routing T_25_16.sp4_v_t_33 <X> T_25_16.lc_trk_g2_4
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1327 267)  (1327 267)  routing T_25_16.sp12_v_b_7 <X> T_25_16.lc_trk_g2_7
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE


LogicTile_4_15

 (3 8)  (183 248)  (183 248)  routing T_4_15.sp12_h_r_1 <X> T_4_15.sp12_v_b_1
 (3 9)  (183 249)  (183 249)  routing T_4_15.sp12_h_r_1 <X> T_4_15.sp12_v_b_1


LogicTile_5_15

 (25 0)  (259 240)  (259 240)  routing T_5_15.sp4_h_l_7 <X> T_5_15.lc_trk_g0_2
 (31 0)  (265 240)  (265 240)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 240)  (266 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 240)  (267 240)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 240)  (268 240)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 240)  (270 240)  LC_0 Logic Functioning bit
 (37 0)  (271 240)  (271 240)  LC_0 Logic Functioning bit
 (38 0)  (272 240)  (272 240)  LC_0 Logic Functioning bit
 (39 0)  (273 240)  (273 240)  LC_0 Logic Functioning bit
 (45 0)  (279 240)  (279 240)  LC_0 Logic Functioning bit
 (22 1)  (256 241)  (256 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (257 241)  (257 241)  routing T_5_15.sp4_h_l_7 <X> T_5_15.lc_trk_g0_2
 (24 1)  (258 241)  (258 241)  routing T_5_15.sp4_h_l_7 <X> T_5_15.lc_trk_g0_2
 (25 1)  (259 241)  (259 241)  routing T_5_15.sp4_h_l_7 <X> T_5_15.lc_trk_g0_2
 (31 1)  (265 241)  (265 241)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (270 241)  (270 241)  LC_0 Logic Functioning bit
 (37 1)  (271 241)  (271 241)  LC_0 Logic Functioning bit
 (38 1)  (272 241)  (272 241)  LC_0 Logic Functioning bit
 (39 1)  (273 241)  (273 241)  LC_0 Logic Functioning bit
 (44 1)  (278 241)  (278 241)  LC_0 Logic Functioning bit
 (2 2)  (236 242)  (236 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (32 2)  (266 242)  (266 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 242)  (267 242)  routing T_5_15.lc_trk_g2_2 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 242)  (270 242)  LC_1 Logic Functioning bit
 (37 2)  (271 242)  (271 242)  LC_1 Logic Functioning bit
 (38 2)  (272 242)  (272 242)  LC_1 Logic Functioning bit
 (39 2)  (273 242)  (273 242)  LC_1 Logic Functioning bit
 (45 2)  (279 242)  (279 242)  LC_1 Logic Functioning bit
 (0 3)  (234 243)  (234 243)  routing T_5_15.lc_trk_g1_1 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (2 3)  (236 243)  (236 243)  routing T_5_15.lc_trk_g1_1 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (31 3)  (265 243)  (265 243)  routing T_5_15.lc_trk_g2_2 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 243)  (270 243)  LC_1 Logic Functioning bit
 (37 3)  (271 243)  (271 243)  LC_1 Logic Functioning bit
 (38 3)  (272 243)  (272 243)  LC_1 Logic Functioning bit
 (39 3)  (273 243)  (273 243)  LC_1 Logic Functioning bit
 (1 4)  (235 244)  (235 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (249 244)  (249 244)  routing T_5_15.sp4_h_l_4 <X> T_5_15.lc_trk_g1_1
 (16 4)  (250 244)  (250 244)  routing T_5_15.sp4_h_l_4 <X> T_5_15.lc_trk_g1_1
 (17 4)  (251 244)  (251 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (252 244)  (252 244)  routing T_5_15.sp4_h_l_4 <X> T_5_15.lc_trk_g1_1
 (1 5)  (235 245)  (235 245)  routing T_5_15.lc_trk_g0_2 <X> T_5_15.wire_logic_cluster/lc_7/cen
 (18 5)  (252 245)  (252 245)  routing T_5_15.sp4_h_l_4 <X> T_5_15.lc_trk_g1_1
 (15 6)  (249 246)  (249 246)  routing T_5_15.sp4_h_r_13 <X> T_5_15.lc_trk_g1_5
 (16 6)  (250 246)  (250 246)  routing T_5_15.sp4_h_r_13 <X> T_5_15.lc_trk_g1_5
 (17 6)  (251 246)  (251 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (252 246)  (252 246)  routing T_5_15.sp4_h_r_13 <X> T_5_15.lc_trk_g1_5
 (17 8)  (251 248)  (251 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 248)  (252 248)  routing T_5_15.wire_logic_cluster/lc_1/out <X> T_5_15.lc_trk_g2_1
 (25 8)  (259 248)  (259 248)  routing T_5_15.rgt_op_2 <X> T_5_15.lc_trk_g2_2
 (22 9)  (256 249)  (256 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (258 249)  (258 249)  routing T_5_15.rgt_op_2 <X> T_5_15.lc_trk_g2_2
 (32 12)  (266 252)  (266 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 252)  (267 252)  routing T_5_15.lc_trk_g2_1 <X> T_5_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 252)  (270 252)  LC_6 Logic Functioning bit
 (37 12)  (271 252)  (271 252)  LC_6 Logic Functioning bit
 (38 12)  (272 252)  (272 252)  LC_6 Logic Functioning bit
 (39 12)  (273 252)  (273 252)  LC_6 Logic Functioning bit
 (45 12)  (279 252)  (279 252)  LC_6 Logic Functioning bit
 (36 13)  (270 253)  (270 253)  LC_6 Logic Functioning bit
 (37 13)  (271 253)  (271 253)  LC_6 Logic Functioning bit
 (38 13)  (272 253)  (272 253)  LC_6 Logic Functioning bit
 (39 13)  (273 253)  (273 253)  LC_6 Logic Functioning bit
 (44 13)  (278 253)  (278 253)  LC_6 Logic Functioning bit
 (1 14)  (235 254)  (235 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (259 254)  (259 254)  routing T_5_15.wire_logic_cluster/lc_6/out <X> T_5_15.lc_trk_g3_6
 (0 15)  (234 255)  (234 255)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (235 255)  (235 255)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (256 255)  (256 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_6_15

 (14 0)  (302 240)  (302 240)  routing T_6_15.lft_op_0 <X> T_6_15.lc_trk_g0_0
 (31 0)  (319 240)  (319 240)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 240)  (320 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 240)  (321 240)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 240)  (324 240)  LC_0 Logic Functioning bit
 (37 0)  (325 240)  (325 240)  LC_0 Logic Functioning bit
 (38 0)  (326 240)  (326 240)  LC_0 Logic Functioning bit
 (39 0)  (327 240)  (327 240)  LC_0 Logic Functioning bit
 (45 0)  (333 240)  (333 240)  LC_0 Logic Functioning bit
 (15 1)  (303 241)  (303 241)  routing T_6_15.lft_op_0 <X> T_6_15.lc_trk_g0_0
 (17 1)  (305 241)  (305 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (31 1)  (319 241)  (319 241)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 241)  (324 241)  LC_0 Logic Functioning bit
 (37 1)  (325 241)  (325 241)  LC_0 Logic Functioning bit
 (38 1)  (326 241)  (326 241)  LC_0 Logic Functioning bit
 (39 1)  (327 241)  (327 241)  LC_0 Logic Functioning bit
 (44 1)  (332 241)  (332 241)  LC_0 Logic Functioning bit
 (2 2)  (290 242)  (290 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (288 243)  (288 243)  routing T_6_15.lc_trk_g1_1 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (2 3)  (290 243)  (290 243)  routing T_6_15.lc_trk_g1_1 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (0 4)  (288 244)  (288 244)  routing T_6_15.lc_trk_g2_2 <X> T_6_15.wire_logic_cluster/lc_7/cen
 (1 4)  (289 244)  (289 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (303 244)  (303 244)  routing T_6_15.sp4_h_l_4 <X> T_6_15.lc_trk_g1_1
 (16 4)  (304 244)  (304 244)  routing T_6_15.sp4_h_l_4 <X> T_6_15.lc_trk_g1_1
 (17 4)  (305 244)  (305 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (306 244)  (306 244)  routing T_6_15.sp4_h_l_4 <X> T_6_15.lc_trk_g1_1
 (32 4)  (320 244)  (320 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 244)  (321 244)  routing T_6_15.lc_trk_g2_1 <X> T_6_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 244)  (324 244)  LC_2 Logic Functioning bit
 (37 4)  (325 244)  (325 244)  LC_2 Logic Functioning bit
 (38 4)  (326 244)  (326 244)  LC_2 Logic Functioning bit
 (39 4)  (327 244)  (327 244)  LC_2 Logic Functioning bit
 (45 4)  (333 244)  (333 244)  LC_2 Logic Functioning bit
 (1 5)  (289 245)  (289 245)  routing T_6_15.lc_trk_g2_2 <X> T_6_15.wire_logic_cluster/lc_7/cen
 (18 5)  (306 245)  (306 245)  routing T_6_15.sp4_h_l_4 <X> T_6_15.lc_trk_g1_1
 (36 5)  (324 245)  (324 245)  LC_2 Logic Functioning bit
 (37 5)  (325 245)  (325 245)  LC_2 Logic Functioning bit
 (38 5)  (326 245)  (326 245)  LC_2 Logic Functioning bit
 (39 5)  (327 245)  (327 245)  LC_2 Logic Functioning bit
 (44 5)  (332 245)  (332 245)  LC_2 Logic Functioning bit
 (15 8)  (303 248)  (303 248)  routing T_6_15.rgt_op_1 <X> T_6_15.lc_trk_g2_1
 (17 8)  (305 248)  (305 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (306 248)  (306 248)  routing T_6_15.rgt_op_1 <X> T_6_15.lc_trk_g2_1
 (25 8)  (313 248)  (313 248)  routing T_6_15.sp4_h_r_34 <X> T_6_15.lc_trk_g2_2
 (22 9)  (310 249)  (310 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (311 249)  (311 249)  routing T_6_15.sp4_h_r_34 <X> T_6_15.lc_trk_g2_2
 (24 9)  (312 249)  (312 249)  routing T_6_15.sp4_h_r_34 <X> T_6_15.lc_trk_g2_2
 (21 10)  (309 250)  (309 250)  routing T_6_15.wire_logic_cluster/lc_7/out <X> T_6_15.lc_trk_g2_7
 (22 10)  (310 250)  (310 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (0 14)  (288 254)  (288 254)  routing T_6_15.lc_trk_g3_5 <X> T_6_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 254)  (289 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (303 254)  (303 254)  routing T_6_15.sp4_h_l_16 <X> T_6_15.lc_trk_g3_5
 (16 14)  (304 254)  (304 254)  routing T_6_15.sp4_h_l_16 <X> T_6_15.lc_trk_g3_5
 (17 14)  (305 254)  (305 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (29 14)  (317 254)  (317 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (324 254)  (324 254)  LC_7 Logic Functioning bit
 (38 14)  (326 254)  (326 254)  LC_7 Logic Functioning bit
 (41 14)  (329 254)  (329 254)  LC_7 Logic Functioning bit
 (43 14)  (331 254)  (331 254)  LC_7 Logic Functioning bit
 (45 14)  (333 254)  (333 254)  LC_7 Logic Functioning bit
 (0 15)  (288 255)  (288 255)  routing T_6_15.lc_trk_g3_5 <X> T_6_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 255)  (289 255)  routing T_6_15.lc_trk_g3_5 <X> T_6_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (306 255)  (306 255)  routing T_6_15.sp4_h_l_16 <X> T_6_15.lc_trk_g3_5
 (36 15)  (324 255)  (324 255)  LC_7 Logic Functioning bit
 (38 15)  (326 255)  (326 255)  LC_7 Logic Functioning bit
 (41 15)  (329 255)  (329 255)  LC_7 Logic Functioning bit
 (43 15)  (331 255)  (331 255)  LC_7 Logic Functioning bit


LogicTile_7_15

 (17 1)  (359 241)  (359 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (356 242)  (356 242)  routing T_7_15.wire_logic_cluster/lc_4/out <X> T_7_15.lc_trk_g0_4
 (31 2)  (373 242)  (373 242)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 242)  (374 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 242)  (376 242)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 242)  (378 242)  LC_1 Logic Functioning bit
 (37 2)  (379 242)  (379 242)  LC_1 Logic Functioning bit
 (38 2)  (380 242)  (380 242)  LC_1 Logic Functioning bit
 (39 2)  (381 242)  (381 242)  LC_1 Logic Functioning bit
 (45 2)  (387 242)  (387 242)  LC_1 Logic Functioning bit
 (2 3)  (344 243)  (344 243)  routing T_7_15.lc_trk_g0_0 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (17 3)  (359 243)  (359 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (373 243)  (373 243)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 243)  (378 243)  LC_1 Logic Functioning bit
 (37 3)  (379 243)  (379 243)  LC_1 Logic Functioning bit
 (38 3)  (380 243)  (380 243)  LC_1 Logic Functioning bit
 (39 3)  (381 243)  (381 243)  LC_1 Logic Functioning bit
 (44 3)  (386 243)  (386 243)  LC_1 Logic Functioning bit
 (0 4)  (342 244)  (342 244)  routing T_7_15.lc_trk_g2_2 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (1 4)  (343 244)  (343 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (353 244)  (353 244)  routing T_7_15.sp4_v_t_44 <X> T_7_15.sp4_v_b_5
 (13 4)  (355 244)  (355 244)  routing T_7_15.sp4_v_t_44 <X> T_7_15.sp4_v_b_5
 (25 4)  (367 244)  (367 244)  routing T_7_15.sp4_h_r_10 <X> T_7_15.lc_trk_g1_2
 (1 5)  (343 245)  (343 245)  routing T_7_15.lc_trk_g2_2 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (22 5)  (364 245)  (364 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (365 245)  (365 245)  routing T_7_15.sp4_h_r_10 <X> T_7_15.lc_trk_g1_2
 (24 5)  (366 245)  (366 245)  routing T_7_15.sp4_h_r_10 <X> T_7_15.lc_trk_g1_2
 (21 6)  (363 246)  (363 246)  routing T_7_15.wire_logic_cluster/lc_7/out <X> T_7_15.lc_trk_g1_7
 (22 6)  (364 246)  (364 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 8)  (367 248)  (367 248)  routing T_7_15.sp4_h_r_42 <X> T_7_15.lc_trk_g2_2
 (32 8)  (374 248)  (374 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 248)  (376 248)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 248)  (378 248)  LC_4 Logic Functioning bit
 (37 8)  (379 248)  (379 248)  LC_4 Logic Functioning bit
 (38 8)  (380 248)  (380 248)  LC_4 Logic Functioning bit
 (39 8)  (381 248)  (381 248)  LC_4 Logic Functioning bit
 (45 8)  (387 248)  (387 248)  LC_4 Logic Functioning bit
 (22 9)  (364 249)  (364 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 249)  (365 249)  routing T_7_15.sp4_h_r_42 <X> T_7_15.lc_trk_g2_2
 (24 9)  (366 249)  (366 249)  routing T_7_15.sp4_h_r_42 <X> T_7_15.lc_trk_g2_2
 (25 9)  (367 249)  (367 249)  routing T_7_15.sp4_h_r_42 <X> T_7_15.lc_trk_g2_2
 (31 9)  (373 249)  (373 249)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 249)  (378 249)  LC_4 Logic Functioning bit
 (37 9)  (379 249)  (379 249)  LC_4 Logic Functioning bit
 (38 9)  (380 249)  (380 249)  LC_4 Logic Functioning bit
 (39 9)  (381 249)  (381 249)  LC_4 Logic Functioning bit
 (44 9)  (386 249)  (386 249)  LC_4 Logic Functioning bit
 (0 14)  (342 254)  (342 254)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 254)  (343 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (346 254)  (346 254)  routing T_7_15.sp4_h_r_9 <X> T_7_15.sp4_v_t_44
 (15 14)  (357 254)  (357 254)  routing T_7_15.sp4_h_l_24 <X> T_7_15.lc_trk_g3_5
 (16 14)  (358 254)  (358 254)  routing T_7_15.sp4_h_l_24 <X> T_7_15.lc_trk_g3_5
 (17 14)  (359 254)  (359 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (360 254)  (360 254)  routing T_7_15.sp4_h_l_24 <X> T_7_15.lc_trk_g3_5
 (31 14)  (373 254)  (373 254)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 254)  (374 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (378 254)  (378 254)  LC_7 Logic Functioning bit
 (37 14)  (379 254)  (379 254)  LC_7 Logic Functioning bit
 (38 14)  (380 254)  (380 254)  LC_7 Logic Functioning bit
 (39 14)  (381 254)  (381 254)  LC_7 Logic Functioning bit
 (45 14)  (387 254)  (387 254)  LC_7 Logic Functioning bit
 (0 15)  (342 255)  (342 255)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 255)  (343 255)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (347 255)  (347 255)  routing T_7_15.sp4_h_r_9 <X> T_7_15.sp4_v_t_44
 (36 15)  (378 255)  (378 255)  LC_7 Logic Functioning bit
 (37 15)  (379 255)  (379 255)  LC_7 Logic Functioning bit
 (38 15)  (380 255)  (380 255)  LC_7 Logic Functioning bit
 (39 15)  (381 255)  (381 255)  LC_7 Logic Functioning bit


RAM_Tile_8_15

 (5 1)  (401 241)  (401 241)  routing T_8_15.sp4_h_r_0 <X> T_8_15.sp4_v_b_0
 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 241)  (410 241)  routing T_8_15.sp4_h_r_0 <X> T_8_15.lc_trk_g0_0
 (15 1)  (411 241)  (411 241)  routing T_8_15.sp4_h_r_0 <X> T_8_15.lc_trk_g0_0
 (16 1)  (412 241)  (412 241)  routing T_8_15.sp4_h_r_0 <X> T_8_15.lc_trk_g0_0
 (17 1)  (413 241)  (413 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (5 2)  (401 242)  (401 242)  routing T_8_15.sp4_h_r_9 <X> T_8_15.sp4_h_l_37
 (2 3)  (398 243)  (398 243)  routing T_8_15.lc_trk_g0_0 <X> T_8_15.wire_bram/ram/RCLK
 (4 3)  (400 243)  (400 243)  routing T_8_15.sp4_h_r_9 <X> T_8_15.sp4_h_l_37
 (9 3)  (405 243)  (405 243)  routing T_8_15.sp4_v_b_1 <X> T_8_15.sp4_v_t_36
 (8 5)  (404 245)  (404 245)  routing T_8_15.sp4_h_r_4 <X> T_8_15.sp4_v_b_4
 (16 5)  (412 245)  (412 245)  routing T_8_15.sp12_h_r_8 <X> T_8_15.lc_trk_g1_0
 (17 5)  (413 245)  (413 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (8 6)  (404 246)  (404 246)  routing T_8_15.sp4_h_r_4 <X> T_8_15.sp4_h_l_41
 (11 6)  (407 246)  (407 246)  routing T_8_15.sp4_h_l_37 <X> T_8_15.sp4_v_t_40
 (17 6)  (413 246)  (413 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (11 7)  (407 247)  (407 247)  routing T_8_15.sp4_h_r_9 <X> T_8_15.sp4_h_l_40
 (13 7)  (409 247)  (409 247)  routing T_8_15.sp4_h_r_9 <X> T_8_15.sp4_h_l_40
 (11 8)  (407 248)  (407 248)  routing T_8_15.sp4_h_r_3 <X> T_8_15.sp4_v_b_8
 (27 8)  (423 248)  (423 248)  routing T_8_15.lc_trk_g1_0 <X> T_8_15.wire_bram/ram/WDATA_11
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (41 8)  (437 248)  (437 248)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (8 10)  (404 250)  (404 250)  routing T_8_15.sp4_h_r_7 <X> T_8_15.sp4_h_l_42
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (9 14)  (405 254)  (405 254)  routing T_8_15.sp4_h_r_7 <X> T_8_15.sp4_h_l_47
 (10 14)  (406 254)  (406 254)  routing T_8_15.sp4_h_r_7 <X> T_8_15.sp4_h_l_47
 (0 15)  (396 255)  (396 255)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_bram/ram/RE
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_bram/ram/RE


LogicTile_9_15

 (25 0)  (463 240)  (463 240)  routing T_9_15.sp4_h_l_7 <X> T_9_15.lc_trk_g0_2
 (31 0)  (469 240)  (469 240)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 240)  (474 240)  LC_0 Logic Functioning bit
 (37 0)  (475 240)  (475 240)  LC_0 Logic Functioning bit
 (38 0)  (476 240)  (476 240)  LC_0 Logic Functioning bit
 (39 0)  (477 240)  (477 240)  LC_0 Logic Functioning bit
 (45 0)  (483 240)  (483 240)  LC_0 Logic Functioning bit
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 241)  (461 241)  routing T_9_15.sp4_h_l_7 <X> T_9_15.lc_trk_g0_2
 (24 1)  (462 241)  (462 241)  routing T_9_15.sp4_h_l_7 <X> T_9_15.lc_trk_g0_2
 (25 1)  (463 241)  (463 241)  routing T_9_15.sp4_h_l_7 <X> T_9_15.lc_trk_g0_2
 (36 1)  (474 241)  (474 241)  LC_0 Logic Functioning bit
 (37 1)  (475 241)  (475 241)  LC_0 Logic Functioning bit
 (38 1)  (476 241)  (476 241)  LC_0 Logic Functioning bit
 (39 1)  (477 241)  (477 241)  LC_0 Logic Functioning bit
 (44 1)  (482 241)  (482 241)  LC_0 Logic Functioning bit
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 242)  (452 242)  routing T_9_15.sp4_h_l_9 <X> T_9_15.lc_trk_g0_4
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 242)  (471 242)  routing T_9_15.lc_trk_g2_0 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (37 2)  (475 242)  (475 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (39 2)  (477 242)  (477 242)  LC_1 Logic Functioning bit
 (45 2)  (483 242)  (483 242)  LC_1 Logic Functioning bit
 (0 3)  (438 243)  (438 243)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 3)  (440 243)  (440 243)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (6 3)  (444 243)  (444 243)  routing T_9_15.sp4_h_r_0 <X> T_9_15.sp4_h_l_37
 (14 3)  (452 243)  (452 243)  routing T_9_15.sp4_h_l_9 <X> T_9_15.lc_trk_g0_4
 (15 3)  (453 243)  (453 243)  routing T_9_15.sp4_h_l_9 <X> T_9_15.lc_trk_g0_4
 (16 3)  (454 243)  (454 243)  routing T_9_15.sp4_h_l_9 <X> T_9_15.lc_trk_g0_4
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (37 3)  (475 243)  (475 243)  LC_1 Logic Functioning bit
 (38 3)  (476 243)  (476 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (47 3)  (485 243)  (485 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (439 244)  (439 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (440 244)  (440 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 4)  (451 244)  (451 244)  routing T_9_15.sp4_v_t_40 <X> T_9_15.sp4_v_b_5
 (15 4)  (453 244)  (453 244)  routing T_9_15.sp4_h_l_4 <X> T_9_15.lc_trk_g1_1
 (16 4)  (454 244)  (454 244)  routing T_9_15.sp4_h_l_4 <X> T_9_15.lc_trk_g1_1
 (17 4)  (455 244)  (455 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 244)  (456 244)  routing T_9_15.sp4_h_l_4 <X> T_9_15.lc_trk_g1_1
 (1 5)  (439 245)  (439 245)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (8 5)  (446 245)  (446 245)  routing T_9_15.sp4_h_r_4 <X> T_9_15.sp4_v_b_4
 (18 5)  (456 245)  (456 245)  routing T_9_15.sp4_h_l_4 <X> T_9_15.lc_trk_g1_1
 (8 6)  (446 246)  (446 246)  routing T_9_15.sp4_h_r_4 <X> T_9_15.sp4_h_l_41
 (21 6)  (459 246)  (459 246)  routing T_9_15.wire_logic_cluster/lc_7/out <X> T_9_15.lc_trk_g1_7
 (22 6)  (460 246)  (460 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (4 8)  (442 248)  (442 248)  routing T_9_15.sp4_h_l_37 <X> T_9_15.sp4_v_b_6
 (6 8)  (444 248)  (444 248)  routing T_9_15.sp4_h_l_37 <X> T_9_15.sp4_v_b_6
 (14 8)  (452 248)  (452 248)  routing T_9_15.wire_logic_cluster/lc_0/out <X> T_9_15.lc_trk_g2_0
 (5 9)  (443 249)  (443 249)  routing T_9_15.sp4_h_l_37 <X> T_9_15.sp4_v_b_6
 (17 9)  (455 249)  (455 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (14 10)  (452 250)  (452 250)  routing T_9_15.rgt_op_4 <X> T_9_15.lc_trk_g2_4
 (17 10)  (455 250)  (455 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 250)  (456 250)  routing T_9_15.wire_logic_cluster/lc_5/out <X> T_9_15.lc_trk_g2_5
 (31 10)  (469 250)  (469 250)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 250)  (472 250)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 250)  (474 250)  LC_5 Logic Functioning bit
 (37 10)  (475 250)  (475 250)  LC_5 Logic Functioning bit
 (38 10)  (476 250)  (476 250)  LC_5 Logic Functioning bit
 (39 10)  (477 250)  (477 250)  LC_5 Logic Functioning bit
 (45 10)  (483 250)  (483 250)  LC_5 Logic Functioning bit
 (15 11)  (453 251)  (453 251)  routing T_9_15.rgt_op_4 <X> T_9_15.lc_trk_g2_4
 (17 11)  (455 251)  (455 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (31 11)  (469 251)  (469 251)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 251)  (474 251)  LC_5 Logic Functioning bit
 (37 11)  (475 251)  (475 251)  LC_5 Logic Functioning bit
 (38 11)  (476 251)  (476 251)  LC_5 Logic Functioning bit
 (39 11)  (477 251)  (477 251)  LC_5 Logic Functioning bit
 (44 11)  (482 251)  (482 251)  LC_5 Logic Functioning bit
 (1 14)  (439 254)  (439 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (469 254)  (469 254)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 254)  (471 254)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 254)  (474 254)  LC_7 Logic Functioning bit
 (37 14)  (475 254)  (475 254)  LC_7 Logic Functioning bit
 (38 14)  (476 254)  (476 254)  LC_7 Logic Functioning bit
 (39 14)  (477 254)  (477 254)  LC_7 Logic Functioning bit
 (45 14)  (483 254)  (483 254)  LC_7 Logic Functioning bit
 (1 15)  (439 255)  (439 255)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (36 15)  (474 255)  (474 255)  LC_7 Logic Functioning bit
 (37 15)  (475 255)  (475 255)  LC_7 Logic Functioning bit
 (38 15)  (476 255)  (476 255)  LC_7 Logic Functioning bit
 (39 15)  (477 255)  (477 255)  LC_7 Logic Functioning bit


LogicTile_10_15

 (31 0)  (523 240)  (523 240)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 240)  (525 240)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 240)  (528 240)  LC_0 Logic Functioning bit
 (37 0)  (529 240)  (529 240)  LC_0 Logic Functioning bit
 (38 0)  (530 240)  (530 240)  LC_0 Logic Functioning bit
 (39 0)  (531 240)  (531 240)  LC_0 Logic Functioning bit
 (45 0)  (537 240)  (537 240)  LC_0 Logic Functioning bit
 (31 1)  (523 241)  (523 241)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 241)  (528 241)  LC_0 Logic Functioning bit
 (37 1)  (529 241)  (529 241)  LC_0 Logic Functioning bit
 (38 1)  (530 241)  (530 241)  LC_0 Logic Functioning bit
 (39 1)  (531 241)  (531 241)  LC_0 Logic Functioning bit
 (44 1)  (536 241)  (536 241)  LC_0 Logic Functioning bit
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (31 2)  (523 242)  (523 242)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 242)  (526 242)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 242)  (528 242)  LC_1 Logic Functioning bit
 (37 2)  (529 242)  (529 242)  LC_1 Logic Functioning bit
 (38 2)  (530 242)  (530 242)  LC_1 Logic Functioning bit
 (39 2)  (531 242)  (531 242)  LC_1 Logic Functioning bit
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (0 3)  (492 243)  (492 243)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 3)  (494 243)  (494 243)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (37 3)  (529 243)  (529 243)  LC_1 Logic Functioning bit
 (38 3)  (530 243)  (530 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (44 3)  (536 243)  (536 243)  LC_1 Logic Functioning bit
 (0 4)  (492 244)  (492 244)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (1 4)  (493 244)  (493 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (507 244)  (507 244)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (16 4)  (508 244)  (508 244)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (17 4)  (509 244)  (509 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 244)  (510 244)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (21 4)  (513 244)  (513 244)  routing T_10_15.wire_logic_cluster/lc_3/out <X> T_10_15.lc_trk_g1_3
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (1 5)  (493 245)  (493 245)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (10 5)  (502 245)  (502 245)  routing T_10_15.sp4_h_r_11 <X> T_10_15.sp4_v_b_4
 (18 5)  (510 245)  (510 245)  routing T_10_15.sp4_h_l_4 <X> T_10_15.lc_trk_g1_1
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 246)  (510 246)  routing T_10_15.wire_logic_cluster/lc_5/out <X> T_10_15.lc_trk_g1_5
 (31 6)  (523 246)  (523 246)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 246)  (525 246)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 246)  (528 246)  LC_3 Logic Functioning bit
 (37 6)  (529 246)  (529 246)  LC_3 Logic Functioning bit
 (38 6)  (530 246)  (530 246)  LC_3 Logic Functioning bit
 (39 6)  (531 246)  (531 246)  LC_3 Logic Functioning bit
 (45 6)  (537 246)  (537 246)  LC_3 Logic Functioning bit
 (31 7)  (523 247)  (523 247)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 247)  (528 247)  LC_3 Logic Functioning bit
 (37 7)  (529 247)  (529 247)  LC_3 Logic Functioning bit
 (38 7)  (530 247)  (530 247)  LC_3 Logic Functioning bit
 (39 7)  (531 247)  (531 247)  LC_3 Logic Functioning bit
 (44 7)  (536 247)  (536 247)  LC_3 Logic Functioning bit
 (14 8)  (506 248)  (506 248)  routing T_10_15.wire_logic_cluster/lc_0/out <X> T_10_15.lc_trk_g2_0
 (17 8)  (509 248)  (509 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 248)  (510 248)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g2_1
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 248)  (525 248)  routing T_10_15.lc_trk_g2_1 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 248)  (528 248)  LC_4 Logic Functioning bit
 (37 8)  (529 248)  (529 248)  LC_4 Logic Functioning bit
 (38 8)  (530 248)  (530 248)  LC_4 Logic Functioning bit
 (39 8)  (531 248)  (531 248)  LC_4 Logic Functioning bit
 (45 8)  (537 248)  (537 248)  LC_4 Logic Functioning bit
 (17 9)  (509 249)  (509 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (514 249)  (514 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (515 249)  (515 249)  routing T_10_15.sp4_h_l_15 <X> T_10_15.lc_trk_g2_2
 (24 9)  (516 249)  (516 249)  routing T_10_15.sp4_h_l_15 <X> T_10_15.lc_trk_g2_2
 (25 9)  (517 249)  (517 249)  routing T_10_15.sp4_h_l_15 <X> T_10_15.lc_trk_g2_2
 (36 9)  (528 249)  (528 249)  LC_4 Logic Functioning bit
 (37 9)  (529 249)  (529 249)  LC_4 Logic Functioning bit
 (38 9)  (530 249)  (530 249)  LC_4 Logic Functioning bit
 (39 9)  (531 249)  (531 249)  LC_4 Logic Functioning bit
 (44 9)  (536 249)  (536 249)  LC_4 Logic Functioning bit
 (14 10)  (506 250)  (506 250)  routing T_10_15.sp4_h_r_44 <X> T_10_15.lc_trk_g2_4
 (21 10)  (513 250)  (513 250)  routing T_10_15.wire_logic_cluster/lc_7/out <X> T_10_15.lc_trk_g2_7
 (22 10)  (514 250)  (514 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 250)  (517 250)  routing T_10_15.wire_logic_cluster/lc_6/out <X> T_10_15.lc_trk_g2_6
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 250)  (525 250)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (37 10)  (529 250)  (529 250)  LC_5 Logic Functioning bit
 (38 10)  (530 250)  (530 250)  LC_5 Logic Functioning bit
 (39 10)  (531 250)  (531 250)  LC_5 Logic Functioning bit
 (45 10)  (537 250)  (537 250)  LC_5 Logic Functioning bit
 (14 11)  (506 251)  (506 251)  routing T_10_15.sp4_h_r_44 <X> T_10_15.lc_trk_g2_4
 (15 11)  (507 251)  (507 251)  routing T_10_15.sp4_h_r_44 <X> T_10_15.lc_trk_g2_4
 (16 11)  (508 251)  (508 251)  routing T_10_15.sp4_h_r_44 <X> T_10_15.lc_trk_g2_4
 (17 11)  (509 251)  (509 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (514 251)  (514 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (528 251)  (528 251)  LC_5 Logic Functioning bit
 (37 11)  (529 251)  (529 251)  LC_5 Logic Functioning bit
 (38 11)  (530 251)  (530 251)  LC_5 Logic Functioning bit
 (39 11)  (531 251)  (531 251)  LC_5 Logic Functioning bit
 (25 12)  (517 252)  (517 252)  routing T_10_15.sp12_v_t_1 <X> T_10_15.lc_trk_g3_2
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 252)  (525 252)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 252)  (528 252)  LC_6 Logic Functioning bit
 (37 12)  (529 252)  (529 252)  LC_6 Logic Functioning bit
 (38 12)  (530 252)  (530 252)  LC_6 Logic Functioning bit
 (39 12)  (531 252)  (531 252)  LC_6 Logic Functioning bit
 (45 12)  (537 252)  (537 252)  LC_6 Logic Functioning bit
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (516 253)  (516 253)  routing T_10_15.sp12_v_t_1 <X> T_10_15.lc_trk_g3_2
 (25 13)  (517 253)  (517 253)  routing T_10_15.sp12_v_t_1 <X> T_10_15.lc_trk_g3_2
 (31 13)  (523 253)  (523 253)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 253)  (528 253)  LC_6 Logic Functioning bit
 (37 13)  (529 253)  (529 253)  LC_6 Logic Functioning bit
 (38 13)  (530 253)  (530 253)  LC_6 Logic Functioning bit
 (39 13)  (531 253)  (531 253)  LC_6 Logic Functioning bit
 (44 13)  (536 253)  (536 253)  LC_6 Logic Functioning bit
 (0 14)  (492 254)  (492 254)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 254)  (526 254)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 254)  (528 254)  LC_7 Logic Functioning bit
 (37 14)  (529 254)  (529 254)  LC_7 Logic Functioning bit
 (38 14)  (530 254)  (530 254)  LC_7 Logic Functioning bit
 (39 14)  (531 254)  (531 254)  LC_7 Logic Functioning bit
 (45 14)  (537 254)  (537 254)  LC_7 Logic Functioning bit
 (1 15)  (493 255)  (493 255)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (31 15)  (523 255)  (523 255)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 255)  (528 255)  LC_7 Logic Functioning bit
 (37 15)  (529 255)  (529 255)  LC_7 Logic Functioning bit
 (38 15)  (530 255)  (530 255)  LC_7 Logic Functioning bit
 (39 15)  (531 255)  (531 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (21 0)  (567 240)  (567 240)  routing T_11_15.bnr_op_3 <X> T_11_15.lc_trk_g0_3
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (571 240)  (571 240)  routing T_11_15.bnr_op_2 <X> T_11_15.lc_trk_g0_2
 (26 0)  (572 240)  (572 240)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 240)  (577 240)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 240)  (579 240)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (37 0)  (583 240)  (583 240)  LC_0 Logic Functioning bit
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (41 0)  (587 240)  (587 240)  LC_0 Logic Functioning bit
 (43 0)  (589 240)  (589 240)  LC_0 Logic Functioning bit
 (46 0)  (592 240)  (592 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (560 241)  (560 241)  routing T_11_15.sp4_h_r_0 <X> T_11_15.lc_trk_g0_0
 (15 1)  (561 241)  (561 241)  routing T_11_15.sp4_h_r_0 <X> T_11_15.lc_trk_g0_0
 (16 1)  (562 241)  (562 241)  routing T_11_15.sp4_h_r_0 <X> T_11_15.lc_trk_g0_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (567 241)  (567 241)  routing T_11_15.bnr_op_3 <X> T_11_15.lc_trk_g0_3
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (571 241)  (571 241)  routing T_11_15.bnr_op_2 <X> T_11_15.lc_trk_g0_2
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 241)  (576 241)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 241)  (577 241)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (37 1)  (583 241)  (583 241)  LC_0 Logic Functioning bit
 (38 1)  (584 241)  (584 241)  LC_0 Logic Functioning bit
 (39 1)  (585 241)  (585 241)  LC_0 Logic Functioning bit
 (40 1)  (586 241)  (586 241)  LC_0 Logic Functioning bit
 (41 1)  (587 241)  (587 241)  LC_0 Logic Functioning bit
 (42 1)  (588 241)  (588 241)  LC_0 Logic Functioning bit
 (43 1)  (589 241)  (589 241)  LC_0 Logic Functioning bit
 (4 2)  (550 242)  (550 242)  routing T_11_15.sp4_h_r_6 <X> T_11_15.sp4_v_t_37
 (6 2)  (552 242)  (552 242)  routing T_11_15.sp4_h_r_6 <X> T_11_15.sp4_v_t_37
 (14 2)  (560 242)  (560 242)  routing T_11_15.bnr_op_4 <X> T_11_15.lc_trk_g0_4
 (17 2)  (563 242)  (563 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (564 242)  (564 242)  routing T_11_15.bnr_op_5 <X> T_11_15.lc_trk_g0_5
 (5 3)  (551 243)  (551 243)  routing T_11_15.sp4_h_r_6 <X> T_11_15.sp4_v_t_37
 (14 3)  (560 243)  (560 243)  routing T_11_15.bnr_op_4 <X> T_11_15.lc_trk_g0_4
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (564 243)  (564 243)  routing T_11_15.bnr_op_5 <X> T_11_15.lc_trk_g0_5
 (6 4)  (552 244)  (552 244)  routing T_11_15.sp4_h_r_10 <X> T_11_15.sp4_v_b_3
 (10 4)  (556 244)  (556 244)  routing T_11_15.sp4_v_t_46 <X> T_11_15.sp4_h_r_4
 (14 4)  (560 244)  (560 244)  routing T_11_15.sp4_h_r_8 <X> T_11_15.lc_trk_g1_0
 (17 4)  (563 244)  (563 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 244)  (564 244)  routing T_11_15.bnr_op_1 <X> T_11_15.lc_trk_g1_1
 (28 4)  (574 244)  (574 244)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 244)  (581 244)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.input_2_2
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (41 4)  (587 244)  (587 244)  LC_2 Logic Functioning bit
 (42 4)  (588 244)  (588 244)  LC_2 Logic Functioning bit
 (43 4)  (589 244)  (589 244)  LC_2 Logic Functioning bit
 (51 4)  (597 244)  (597 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (598 244)  (598 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (561 245)  (561 245)  routing T_11_15.sp4_h_r_8 <X> T_11_15.lc_trk_g1_0
 (16 5)  (562 245)  (562 245)  routing T_11_15.sp4_h_r_8 <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (564 245)  (564 245)  routing T_11_15.bnr_op_1 <X> T_11_15.lc_trk_g1_1
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 245)  (578 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (579 245)  (579 245)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.input_2_2
 (35 5)  (581 245)  (581 245)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.input_2_2
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (42 5)  (588 245)  (588 245)  LC_2 Logic Functioning bit
 (43 5)  (589 245)  (589 245)  LC_2 Logic Functioning bit
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 246)  (564 246)  routing T_11_15.wire_logic_cluster/lc_5/out <X> T_11_15.lc_trk_g1_5
 (21 6)  (567 246)  (567 246)  routing T_11_15.bnr_op_7 <X> T_11_15.lc_trk_g1_7
 (22 6)  (568 246)  (568 246)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (571 246)  (571 246)  routing T_11_15.bnr_op_6 <X> T_11_15.lc_trk_g1_6
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 246)  (580 246)  routing T_11_15.lc_trk_g1_1 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (21 7)  (567 247)  (567 247)  routing T_11_15.bnr_op_7 <X> T_11_15.lc_trk_g1_7
 (22 7)  (568 247)  (568 247)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 247)  (571 247)  routing T_11_15.bnr_op_6 <X> T_11_15.lc_trk_g1_6
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (38 7)  (584 247)  (584 247)  LC_3 Logic Functioning bit
 (11 8)  (557 248)  (557 248)  routing T_11_15.sp4_v_t_37 <X> T_11_15.sp4_v_b_8
 (13 8)  (559 248)  (559 248)  routing T_11_15.sp4_v_t_37 <X> T_11_15.sp4_v_b_8
 (14 8)  (560 248)  (560 248)  routing T_11_15.rgt_op_0 <X> T_11_15.lc_trk_g2_0
 (15 8)  (561 248)  (561 248)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g2_1
 (16 8)  (562 248)  (562 248)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 248)  (564 248)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g2_1
 (28 8)  (574 248)  (574 248)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 248)  (580 248)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 248)  (581 248)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.input_2_4
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (41 8)  (587 248)  (587 248)  LC_4 Logic Functioning bit
 (42 8)  (588 248)  (588 248)  LC_4 Logic Functioning bit
 (43 8)  (589 248)  (589 248)  LC_4 Logic Functioning bit
 (46 8)  (592 248)  (592 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (594 248)  (594 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (598 248)  (598 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (561 249)  (561 249)  routing T_11_15.rgt_op_0 <X> T_11_15.lc_trk_g2_0
 (17 9)  (563 249)  (563 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 249)  (578 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 249)  (579 249)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.input_2_4
 (35 9)  (581 249)  (581 249)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.input_2_4
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (37 9)  (583 249)  (583 249)  LC_4 Logic Functioning bit
 (42 9)  (588 249)  (588 249)  LC_4 Logic Functioning bit
 (43 9)  (589 249)  (589 249)  LC_4 Logic Functioning bit
 (51 9)  (597 249)  (597 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (598 249)  (598 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (567 250)  (567 250)  routing T_11_15.wire_logic_cluster/lc_7/out <X> T_11_15.lc_trk_g2_7
 (22 10)  (568 250)  (568 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 250)  (571 250)  routing T_11_15.sp4_h_r_38 <X> T_11_15.lc_trk_g2_6
 (27 10)  (573 250)  (573 250)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 250)  (576 250)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 250)  (579 250)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 250)  (582 250)  LC_5 Logic Functioning bit
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (38 10)  (584 250)  (584 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (41 10)  (587 250)  (587 250)  LC_5 Logic Functioning bit
 (43 10)  (589 250)  (589 250)  LC_5 Logic Functioning bit
 (22 11)  (568 251)  (568 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (569 251)  (569 251)  routing T_11_15.sp4_h_r_38 <X> T_11_15.lc_trk_g2_6
 (24 11)  (570 251)  (570 251)  routing T_11_15.sp4_h_r_38 <X> T_11_15.lc_trk_g2_6
 (30 11)  (576 251)  (576 251)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (37 11)  (583 251)  (583 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (39 11)  (585 251)  (585 251)  LC_5 Logic Functioning bit
 (41 11)  (587 251)  (587 251)  LC_5 Logic Functioning bit
 (43 11)  (589 251)  (589 251)  LC_5 Logic Functioning bit
 (15 12)  (561 252)  (561 252)  routing T_11_15.rgt_op_1 <X> T_11_15.lc_trk_g3_1
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.rgt_op_1 <X> T_11_15.lc_trk_g3_1
 (21 12)  (567 252)  (567 252)  routing T_11_15.rgt_op_3 <X> T_11_15.lc_trk_g3_3
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.rgt_op_3 <X> T_11_15.lc_trk_g3_3
 (25 12)  (571 252)  (571 252)  routing T_11_15.rgt_op_2 <X> T_11_15.lc_trk_g3_2
 (27 12)  (573 252)  (573 252)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 252)  (574 252)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 252)  (577 252)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 252)  (580 252)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 252)  (582 252)  LC_6 Logic Functioning bit
 (37 12)  (583 252)  (583 252)  LC_6 Logic Functioning bit
 (38 12)  (584 252)  (584 252)  LC_6 Logic Functioning bit
 (39 12)  (585 252)  (585 252)  LC_6 Logic Functioning bit
 (41 12)  (587 252)  (587 252)  LC_6 Logic Functioning bit
 (43 12)  (589 252)  (589 252)  LC_6 Logic Functioning bit
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 253)  (570 253)  routing T_11_15.rgt_op_2 <X> T_11_15.lc_trk_g3_2
 (26 13)  (572 253)  (572 253)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 253)  (573 253)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 253)  (574 253)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 253)  (575 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 253)  (576 253)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 253)  (577 253)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 253)  (582 253)  LC_6 Logic Functioning bit
 (37 13)  (583 253)  (583 253)  LC_6 Logic Functioning bit
 (38 13)  (584 253)  (584 253)  LC_6 Logic Functioning bit
 (39 13)  (585 253)  (585 253)  LC_6 Logic Functioning bit
 (40 13)  (586 253)  (586 253)  LC_6 Logic Functioning bit
 (41 13)  (587 253)  (587 253)  LC_6 Logic Functioning bit
 (42 13)  (588 253)  (588 253)  LC_6 Logic Functioning bit
 (43 13)  (589 253)  (589 253)  LC_6 Logic Functioning bit
 (5 14)  (551 254)  (551 254)  routing T_11_15.sp4_h_r_6 <X> T_11_15.sp4_h_l_44
 (26 14)  (572 254)  (572 254)  routing T_11_15.lc_trk_g0_5 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 254)  (573 254)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 254)  (574 254)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 254)  (577 254)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 254)  (580 254)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 254)  (582 254)  LC_7 Logic Functioning bit
 (37 14)  (583 254)  (583 254)  LC_7 Logic Functioning bit
 (38 14)  (584 254)  (584 254)  LC_7 Logic Functioning bit
 (39 14)  (585 254)  (585 254)  LC_7 Logic Functioning bit
 (41 14)  (587 254)  (587 254)  LC_7 Logic Functioning bit
 (42 14)  (588 254)  (588 254)  LC_7 Logic Functioning bit
 (43 14)  (589 254)  (589 254)  LC_7 Logic Functioning bit
 (50 14)  (596 254)  (596 254)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (550 255)  (550 255)  routing T_11_15.sp4_h_r_6 <X> T_11_15.sp4_h_l_44
 (29 15)  (575 255)  (575 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 255)  (582 255)  LC_7 Logic Functioning bit
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit
 (38 15)  (584 255)  (584 255)  LC_7 Logic Functioning bit
 (39 15)  (585 255)  (585 255)  LC_7 Logic Functioning bit
 (40 15)  (586 255)  (586 255)  LC_7 Logic Functioning bit
 (41 15)  (587 255)  (587 255)  LC_7 Logic Functioning bit
 (42 15)  (588 255)  (588 255)  LC_7 Logic Functioning bit
 (43 15)  (589 255)  (589 255)  LC_7 Logic Functioning bit
 (53 15)  (599 255)  (599 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_15

 (4 0)  (604 240)  (604 240)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_v_b_0
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (44 0)  (644 240)  (644 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (49 1)  (649 241)  (649 241)  Carry_In_Mux bit 

 (0 2)  (600 242)  (600 242)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (44 2)  (644 242)  (644 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (2 3)  (602 243)  (602 243)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (4 3)  (604 243)  (604 243)  routing T_12_15.sp4_h_r_4 <X> T_12_15.sp4_h_l_37
 (6 3)  (606 243)  (606 243)  routing T_12_15.sp4_h_r_4 <X> T_12_15.sp4_h_l_37
 (13 3)  (613 243)  (613 243)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_h_l_39
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (0 4)  (600 244)  (600 244)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (611 244)  (611 244)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_v_b_5
 (13 4)  (613 244)  (613 244)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_v_b_5
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g1_2
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (42 4)  (642 244)  (642 244)  LC_2 Logic Functioning bit
 (44 4)  (644 244)  (644 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (8 5)  (608 245)  (608 245)  routing T_12_15.sp4_h_r_4 <X> T_12_15.sp4_v_b_4
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (3 6)  (603 246)  (603 246)  routing T_12_15.sp12_v_b_0 <X> T_12_15.sp12_v_t_23
 (4 6)  (604 246)  (604 246)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_38
 (8 6)  (608 246)  (608 246)  routing T_12_15.sp4_h_r_4 <X> T_12_15.sp4_h_l_41
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (5 7)  (605 247)  (605 247)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_38
 (6 7)  (606 247)  (606 247)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_h_l_38
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (6 8)  (606 248)  (606 248)  routing T_12_15.sp4_h_r_1 <X> T_12_15.sp4_v_b_6
 (11 8)  (611 248)  (611 248)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_b_8
 (15 9)  (615 249)  (615 249)  routing T_12_15.sp4_v_t_29 <X> T_12_15.lc_trk_g2_0
 (16 9)  (616 249)  (616 249)  routing T_12_15.sp4_v_t_29 <X> T_12_15.lc_trk_g2_0
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 249)  (623 249)  routing T_12_15.sp4_v_b_42 <X> T_12_15.lc_trk_g2_2
 (24 9)  (624 249)  (624 249)  routing T_12_15.sp4_v_b_42 <X> T_12_15.lc_trk_g2_2
 (15 11)  (615 251)  (615 251)  routing T_12_15.sp4_v_t_33 <X> T_12_15.lc_trk_g2_4
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp4_v_t_33 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (14 12)  (614 252)  (614 252)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g3_0
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (600 254)  (600 254)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 254)  (604 254)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_44
 (5 14)  (605 254)  (605 254)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_h_l_44
 (6 14)  (606 254)  (606 254)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_44
 (1 15)  (601 255)  (601 255)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 255)  (605 255)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_44
 (6 15)  (606 255)  (606 255)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_h_l_44


LogicTile_13_15

 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 240)  (689 240)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_0
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (40 0)  (694 240)  (694 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (52 0)  (706 240)  (706 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 241)  (687 241)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (40 1)  (694 241)  (694 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (42 1)  (696 241)  (696 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (47 1)  (701 241)  (701 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (11 2)  (665 242)  (665 242)  routing T_13_15.sp4_v_b_11 <X> T_13_15.sp4_v_t_39
 (15 2)  (669 242)  (669 242)  routing T_13_15.bot_op_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (675 242)  (675 242)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g0_7
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (679 242)  (679 242)  routing T_13_15.bnr_op_6 <X> T_13_15.lc_trk_g0_6
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 242)  (689 242)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.input_2_1
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (0 3)  (654 243)  (654 243)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 3)  (656 243)  (656 243)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (12 3)  (666 243)  (666 243)  routing T_13_15.sp4_v_b_11 <X> T_13_15.sp4_v_t_39
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 243)  (679 243)  routing T_13_15.bnr_op_6 <X> T_13_15.lc_trk_g0_6
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (689 243)  (689 243)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.input_2_1
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (47 3)  (701 243)  (701 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (669 244)  (669 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.bot_op_3 <X> T_13_15.lc_trk_g1_3
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (46 4)  (700 244)  (700 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (9 5)  (663 245)  (663 245)  routing T_13_15.sp4_v_t_41 <X> T_13_15.sp4_v_b_4
 (18 5)  (672 245)  (672 245)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (3 6)  (657 246)  (657 246)  routing T_13_15.sp12_v_b_0 <X> T_13_15.sp12_v_t_23
 (8 6)  (662 246)  (662 246)  routing T_13_15.sp4_v_t_41 <X> T_13_15.sp4_h_l_41
 (9 6)  (663 246)  (663 246)  routing T_13_15.sp4_v_t_41 <X> T_13_15.sp4_h_l_41
 (14 6)  (668 246)  (668 246)  routing T_13_15.sp4_h_l_1 <X> T_13_15.lc_trk_g1_4
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g1_5
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (706 246)  (706 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (669 247)  (669 247)  routing T_13_15.sp4_h_l_1 <X> T_13_15.lc_trk_g1_4
 (16 7)  (670 247)  (670 247)  routing T_13_15.sp4_h_l_1 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (14 8)  (668 248)  (668 248)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.bnl_op_1 <X> T_13_15.lc_trk_g2_1
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 248)  (678 248)  routing T_13_15.tnl_op_3 <X> T_13_15.lc_trk_g2_3
 (25 8)  (679 248)  (679 248)  routing T_13_15.bnl_op_2 <X> T_13_15.lc_trk_g2_2
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 248)  (691 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (46 8)  (700 248)  (700 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (668 249)  (668 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (15 9)  (669 249)  (669 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (672 249)  (672 249)  routing T_13_15.bnl_op_1 <X> T_13_15.lc_trk_g2_1
 (21 9)  (675 249)  (675 249)  routing T_13_15.tnl_op_3 <X> T_13_15.lc_trk_g2_3
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (679 249)  (679 249)  routing T_13_15.bnl_op_2 <X> T_13_15.lc_trk_g2_2
 (30 9)  (684 249)  (684 249)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (16 10)  (670 250)  (670 250)  routing T_13_15.sp4_v_b_37 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.sp4_v_b_37 <X> T_13_15.lc_trk_g2_5
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 250)  (678 250)  routing T_13_15.tnl_op_7 <X> T_13_15.lc_trk_g2_7
 (26 10)  (680 250)  (680 250)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_h_l_17 <X> T_13_15.lc_trk_g2_4
 (15 11)  (669 251)  (669 251)  routing T_13_15.sp4_h_l_17 <X> T_13_15.lc_trk_g2_4
 (16 11)  (670 251)  (670 251)  routing T_13_15.sp4_h_l_17 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (672 251)  (672 251)  routing T_13_15.sp4_v_b_37 <X> T_13_15.lc_trk_g2_5
 (21 11)  (675 251)  (675 251)  routing T_13_15.tnl_op_7 <X> T_13_15.lc_trk_g2_7
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 251)  (679 251)  routing T_13_15.sp4_r_v_b_38 <X> T_13_15.lc_trk_g2_6
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (14 12)  (668 252)  (668 252)  routing T_13_15.bnl_op_0 <X> T_13_15.lc_trk_g3_0
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (705 252)  (705 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (706 252)  (706 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (668 253)  (668 253)  routing T_13_15.bnl_op_0 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 253)  (679 253)  routing T_13_15.sp4_r_v_b_42 <X> T_13_15.lc_trk_g3_2
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (5 14)  (659 254)  (659 254)  routing T_13_15.sp4_v_b_9 <X> T_13_15.sp4_h_l_44
 (15 14)  (669 254)  (669 254)  routing T_13_15.sp4_v_t_32 <X> T_13_15.lc_trk_g3_5
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp4_v_t_32 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (675 254)  (675 254)  routing T_13_15.rgt_op_7 <X> T_13_15.lc_trk_g3_7
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 254)  (678 254)  routing T_13_15.rgt_op_7 <X> T_13_15.lc_trk_g3_7
 (25 14)  (679 254)  (679 254)  routing T_13_15.rgt_op_6 <X> T_13_15.lc_trk_g3_6
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 254)  (687 254)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (46 14)  (700 254)  (700 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (706 254)  (706 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 255)  (678 255)  routing T_13_15.rgt_op_6 <X> T_13_15.lc_trk_g3_6
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 255)  (686 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (687 255)  (687 255)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.input_2_7
 (34 15)  (688 255)  (688 255)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.input_2_7
 (40 15)  (694 255)  (694 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit
 (46 15)  (700 255)  (700 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (701 255)  (701 255)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (707 255)  (707 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_15

 (14 0)  (722 240)  (722 240)  routing T_14_15.bnr_op_0 <X> T_14_15.lc_trk_g0_0
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (42 0)  (750 240)  (750 240)  LC_0 Logic Functioning bit
 (44 0)  (752 240)  (752 240)  LC_0 Logic Functioning bit
 (52 0)  (760 240)  (760 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (722 241)  (722 241)  routing T_14_15.bnr_op_0 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (15 2)  (723 242)  (723 242)  routing T_14_15.bot_op_5 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (44 2)  (752 242)  (752 242)  LC_1 Logic Functioning bit
 (9 3)  (717 243)  (717 243)  routing T_14_15.sp4_v_b_5 <X> T_14_15.sp4_v_t_36
 (10 3)  (718 243)  (718 243)  routing T_14_15.sp4_v_b_5 <X> T_14_15.sp4_v_t_36
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (15 4)  (723 244)  (723 244)  routing T_14_15.lft_op_1 <X> T_14_15.lc_trk_g1_1
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 244)  (726 244)  routing T_14_15.lft_op_1 <X> T_14_15.lc_trk_g1_1
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (42 4)  (750 244)  (750 244)  LC_2 Logic Functioning bit
 (44 4)  (752 244)  (752 244)  LC_2 Logic Functioning bit
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 246)  (732 246)  routing T_14_15.top_op_7 <X> T_14_15.lc_trk_g1_7
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (743 246)  (743 246)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (42 6)  (750 246)  (750 246)  LC_3 Logic Functioning bit
 (44 6)  (752 246)  (752 246)  LC_3 Logic Functioning bit
 (21 7)  (729 247)  (729 247)  routing T_14_15.top_op_7 <X> T_14_15.lc_trk_g1_7
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (741 247)  (741 247)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_3
 (35 7)  (743 247)  (743 247)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (4 8)  (712 248)  (712 248)  routing T_14_15.sp4_v_t_43 <X> T_14_15.sp4_v_b_6
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 248)  (732 248)  routing T_14_15.tnr_op_3 <X> T_14_15.lc_trk_g2_3
 (25 8)  (733 248)  (733 248)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g2_2
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (44 8)  (752 248)  (752 248)  LC_4 Logic Functioning bit
 (51 8)  (759 248)  (759 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g2_2
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (732 250)  (732 250)  routing T_14_15.tnr_op_7 <X> T_14_15.lc_trk_g2_7
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (42 10)  (750 250)  (750 250)  LC_5 Logic Functioning bit
 (44 10)  (752 250)  (752 250)  LC_5 Logic Functioning bit
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (42 12)  (750 252)  (750 252)  LC_6 Logic Functioning bit
 (44 12)  (752 252)  (752 252)  LC_6 Logic Functioning bit
 (9 13)  (717 253)  (717 253)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_v_b_10
 (32 13)  (740 253)  (740 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 253)  (741 253)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.input_2_6
 (35 13)  (743 253)  (743 253)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.input_2_6
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (41 13)  (749 253)  (749 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (15 14)  (723 254)  (723 254)  routing T_14_15.tnl_op_5 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (42 14)  (750 254)  (750 254)  LC_7 Logic Functioning bit
 (44 14)  (752 254)  (752 254)  LC_7 Logic Functioning bit
 (14 15)  (722 255)  (722 255)  routing T_14_15.tnl_op_4 <X> T_14_15.lc_trk_g3_4
 (15 15)  (723 255)  (723 255)  routing T_14_15.tnl_op_4 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (726 255)  (726 255)  routing T_14_15.tnl_op_5 <X> T_14_15.lc_trk_g3_5
 (36 15)  (744 255)  (744 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (21 0)  (783 240)  (783 240)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g0_3
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 240)  (786 240)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g0_3
 (0 2)  (762 242)  (762 242)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (2 3)  (764 243)  (764 243)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (47 3)  (809 243)  (809 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (765 244)  (765 244)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_r_0
 (11 4)  (773 244)  (773 244)  routing T_15_15.sp4_v_t_39 <X> T_15_15.sp4_v_b_5
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 244)  (790 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 244)  (797 244)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_2
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (3 5)  (765 245)  (765 245)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_r_0
 (12 5)  (774 245)  (774 245)  routing T_15_15.sp4_v_t_39 <X> T_15_15.sp4_v_b_5
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 245)  (794 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (795 245)  (795 245)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_2
 (35 5)  (797 245)  (797 245)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_2
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (47 5)  (809 245)  (809 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (11 6)  (773 246)  (773 246)  routing T_15_15.sp4_v_b_2 <X> T_15_15.sp4_v_t_40
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 246)  (786 246)  routing T_15_15.top_op_7 <X> T_15_15.lc_trk_g1_7
 (12 7)  (774 247)  (774 247)  routing T_15_15.sp4_v_b_2 <X> T_15_15.sp4_v_t_40
 (21 7)  (783 247)  (783 247)  routing T_15_15.top_op_7 <X> T_15_15.lc_trk_g1_7
 (14 9)  (776 249)  (776 249)  routing T_15_15.sp4_r_v_b_32 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (25 10)  (787 250)  (787 250)  routing T_15_15.sp4_h_r_38 <X> T_15_15.lc_trk_g2_6
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 251)  (785 251)  routing T_15_15.sp4_h_r_38 <X> T_15_15.lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.sp4_h_r_38 <X> T_15_15.lc_trk_g2_6
 (11 12)  (773 252)  (773 252)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_v_b_11
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (9 13)  (771 253)  (771 253)  routing T_15_15.sp4_v_t_47 <X> T_15_15.sp4_v_b_10
 (12 13)  (774 253)  (774 253)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_v_b_11
 (18 13)  (780 253)  (780 253)  routing T_15_15.sp4_r_v_b_41 <X> T_15_15.lc_trk_g3_1
 (14 14)  (776 254)  (776 254)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g3_4
 (21 14)  (783 254)  (783 254)  routing T_15_15.sp4_v_t_26 <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 254)  (785 254)  routing T_15_15.sp4_v_t_26 <X> T_15_15.lc_trk_g3_7
 (25 14)  (787 254)  (787 254)  routing T_15_15.bnl_op_6 <X> T_15_15.lc_trk_g3_6
 (14 15)  (776 255)  (776 255)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g3_4
 (15 15)  (777 255)  (777 255)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g3_4
 (16 15)  (778 255)  (778 255)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (783 255)  (783 255)  routing T_15_15.sp4_v_t_26 <X> T_15_15.lc_trk_g3_7
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 255)  (787 255)  routing T_15_15.bnl_op_6 <X> T_15_15.lc_trk_g3_6


LogicTile_16_15

 (15 0)  (831 240)  (831 240)  routing T_16_15.sp4_v_b_17 <X> T_16_15.lc_trk_g0_1
 (16 0)  (832 240)  (832 240)  routing T_16_15.sp4_v_b_17 <X> T_16_15.lc_trk_g0_1
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (0 2)  (816 242)  (816 242)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (21 2)  (837 242)  (837 242)  routing T_16_15.sp12_h_l_4 <X> T_16_15.lc_trk_g0_7
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.sp12_h_l_4 <X> T_16_15.lc_trk_g0_7
 (2 3)  (818 243)  (818 243)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (3 3)  (819 243)  (819 243)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_h_l_23
 (21 3)  (837 243)  (837 243)  routing T_16_15.sp12_h_l_4 <X> T_16_15.lc_trk_g0_7
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 244)  (851 244)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.input_2_2
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (41 4)  (857 244)  (857 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (52 4)  (868 244)  (868 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (843 245)  (843 245)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 245)  (844 245)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 245)  (848 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (849 245)  (849 245)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.input_2_2
 (34 5)  (850 245)  (850 245)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.input_2_2
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (8 6)  (824 246)  (824 246)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_h_l_41
 (9 6)  (825 246)  (825 246)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_h_l_41
 (11 6)  (827 246)  (827 246)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_v_t_40
 (13 6)  (829 246)  (829 246)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_v_t_40
 (12 7)  (828 247)  (828 247)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_v_t_40
 (14 9)  (830 249)  (830 249)  routing T_16_15.sp12_v_b_16 <X> T_16_15.lc_trk_g2_0
 (16 9)  (832 249)  (832 249)  routing T_16_15.sp12_v_b_16 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (4 10)  (820 250)  (820 250)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_v_t_43
 (6 10)  (822 250)  (822 250)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_v_t_43
 (11 10)  (827 250)  (827 250)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_v_t_45
 (15 10)  (831 250)  (831 250)  routing T_16_15.sp4_v_t_32 <X> T_16_15.lc_trk_g2_5
 (16 10)  (832 250)  (832 250)  routing T_16_15.sp4_v_t_32 <X> T_16_15.lc_trk_g2_5
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (3 11)  (819 251)  (819 251)  routing T_16_15.sp12_v_b_1 <X> T_16_15.sp12_h_l_22
 (5 11)  (821 251)  (821 251)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_v_t_43
 (9 11)  (825 251)  (825 251)  routing T_16_15.sp4_v_b_11 <X> T_16_15.sp4_v_t_42
 (10 11)  (826 251)  (826 251)  routing T_16_15.sp4_v_b_11 <X> T_16_15.sp4_v_t_42
 (15 11)  (831 251)  (831 251)  routing T_16_15.tnr_op_4 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (837 252)  (837 252)  routing T_16_15.rgt_op_3 <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.rgt_op_3 <X> T_16_15.lc_trk_g3_3
 (11 13)  (827 253)  (827 253)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_h_r_11
 (13 13)  (829 253)  (829 253)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_h_r_11
 (17 14)  (833 254)  (833 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 254)  (844 254)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 254)  (849 254)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (37 14)  (853 254)  (853 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (39 14)  (855 254)  (855 254)  LC_7 Logic Functioning bit
 (41 14)  (857 254)  (857 254)  LC_7 Logic Functioning bit
 (43 14)  (859 254)  (859 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (52 14)  (868 254)  (868 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit
 (38 15)  (854 255)  (854 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (21 2)  (895 242)  (895 242)  routing T_17_15.sp4_h_l_2 <X> T_17_15.lc_trk_g0_7
 (22 2)  (896 242)  (896 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (897 242)  (897 242)  routing T_17_15.sp4_h_l_2 <X> T_17_15.lc_trk_g0_7
 (24 2)  (898 242)  (898 242)  routing T_17_15.sp4_h_l_2 <X> T_17_15.lc_trk_g0_7
 (9 5)  (883 245)  (883 245)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_v_b_4
 (10 5)  (884 245)  (884 245)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_v_b_4
 (22 5)  (896 245)  (896 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (15 6)  (889 246)  (889 246)  routing T_17_15.sp4_v_b_21 <X> T_17_15.lc_trk_g1_5
 (16 6)  (890 246)  (890 246)  routing T_17_15.sp4_v_b_21 <X> T_17_15.lc_trk_g1_5
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (900 246)  (900 246)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 246)  (901 246)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 246)  (904 246)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (38 6)  (912 246)  (912 246)  LC_3 Logic Functioning bit
 (42 6)  (916 246)  (916 246)  LC_3 Logic Functioning bit
 (26 7)  (900 247)  (900 247)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 247)  (906 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 247)  (908 247)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.input_2_3
 (35 7)  (909 247)  (909 247)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.input_2_3
 (36 7)  (910 247)  (910 247)  LC_3 Logic Functioning bit
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (38 7)  (912 247)  (912 247)  LC_3 Logic Functioning bit
 (39 7)  (913 247)  (913 247)  LC_3 Logic Functioning bit
 (42 7)  (916 247)  (916 247)  LC_3 Logic Functioning bit
 (14 11)  (888 251)  (888 251)  routing T_17_15.sp4_h_l_17 <X> T_17_15.lc_trk_g2_4
 (15 11)  (889 251)  (889 251)  routing T_17_15.sp4_h_l_17 <X> T_17_15.lc_trk_g2_4
 (16 11)  (890 251)  (890 251)  routing T_17_15.sp4_h_l_17 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (8 15)  (882 255)  (882 255)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_v_t_47
 (19 15)  (893 255)  (893 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_15

 (8 6)  (990 246)  (990 246)  routing T_19_15.sp4_v_t_47 <X> T_19_15.sp4_h_l_41
 (9 6)  (991 246)  (991 246)  routing T_19_15.sp4_v_t_47 <X> T_19_15.sp4_h_l_41
 (10 6)  (992 246)  (992 246)  routing T_19_15.sp4_v_t_47 <X> T_19_15.sp4_h_l_41


LogicTile_20_15

 (5 2)  (1041 242)  (1041 242)  routing T_20_15.sp4_v_b_0 <X> T_20_15.sp4_h_l_37
 (12 2)  (1048 242)  (1048 242)  routing T_20_15.sp4_v_b_2 <X> T_20_15.sp4_h_l_39
 (11 10)  (1047 250)  (1047 250)  routing T_20_15.sp4_h_l_38 <X> T_20_15.sp4_v_t_45


LogicTile_22_15

 (10 0)  (1154 240)  (1154 240)  routing T_22_15.sp4_v_t_45 <X> T_22_15.sp4_h_r_1


RAM_Tile_25_15

 (9 0)  (1315 240)  (1315 240)  routing T_25_15.sp4_v_t_36 <X> T_25_15.sp4_h_r_1
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 241)  (1315 241)  routing T_25_15.sp4_v_t_36 <X> T_25_15.sp4_v_b_1
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (3 2)  (1309 242)  (1309 242)  routing T_25_15.sp12_h_r_0 <X> T_25_15.sp12_h_l_23
 (0 3)  (1306 243)  (1306 243)  routing T_25_15.lc_trk_g1_1 <X> T_25_15.wire_bram/ram/RCLK
 (2 3)  (1308 243)  (1308 243)  routing T_25_15.lc_trk_g1_1 <X> T_25_15.wire_bram/ram/RCLK
 (3 3)  (1309 243)  (1309 243)  routing T_25_15.sp12_h_r_0 <X> T_25_15.sp12_h_l_23
 (15 4)  (1321 244)  (1321 244)  routing T_25_15.sp4_h_r_1 <X> T_25_15.lc_trk_g1_1
 (16 4)  (1322 244)  (1322 244)  routing T_25_15.sp4_h_r_1 <X> T_25_15.lc_trk_g1_1
 (17 4)  (1323 244)  (1323 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (14 5)  (1320 245)  (1320 245)  routing T_25_15.sp4_r_v_b_24 <X> T_25_15.lc_trk_g1_0
 (17 5)  (1323 245)  (1323 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (1324 245)  (1324 245)  routing T_25_15.sp4_h_r_1 <X> T_25_15.lc_trk_g1_1
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g1_0 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (37 8)  (1343 248)  (1343 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (11 10)  (1317 250)  (1317 250)  routing T_25_15.sp4_v_b_5 <X> T_25_15.sp4_v_t_45
 (14 10)  (1320 250)  (1320 250)  routing T_25_15.sp4_h_r_36 <X> T_25_15.lc_trk_g2_4
 (12 11)  (1318 251)  (1318 251)  routing T_25_15.sp4_v_b_5 <X> T_25_15.sp4_v_t_45
 (15 11)  (1321 251)  (1321 251)  routing T_25_15.sp4_h_r_36 <X> T_25_15.lc_trk_g2_4
 (16 11)  (1322 251)  (1322 251)  routing T_25_15.sp4_h_r_36 <X> T_25_15.lc_trk_g2_4
 (17 11)  (1323 251)  (1323 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (4 14)  (1310 254)  (1310 254)  routing T_25_15.sp4_v_b_9 <X> T_25_15.sp4_v_t_44
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE


LogicTile_26_15

 (11 4)  (1359 244)  (1359 244)  routing T_26_15.sp4_v_t_39 <X> T_26_15.sp4_v_b_5
 (12 5)  (1360 245)  (1360 245)  routing T_26_15.sp4_v_t_39 <X> T_26_15.sp4_v_b_5


LogicTile_6_14

 (0 2)  (288 226)  (288 226)  routing T_6_14.lc_trk_g2_0 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (2 2)  (290 226)  (290 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (290 227)  (290 227)  routing T_6_14.lc_trk_g2_0 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (14 3)  (302 227)  (302 227)  routing T_6_14.sp4_h_r_4 <X> T_6_14.lc_trk_g0_4
 (15 3)  (303 227)  (303 227)  routing T_6_14.sp4_h_r_4 <X> T_6_14.lc_trk_g0_4
 (16 3)  (304 227)  (304 227)  routing T_6_14.sp4_h_r_4 <X> T_6_14.lc_trk_g0_4
 (17 3)  (305 227)  (305 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (288 228)  (288 228)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_7/cen
 (1 4)  (289 228)  (289 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 229)  (288 229)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_7/cen
 (1 5)  (289 229)  (289 229)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_7/cen
 (14 5)  (302 229)  (302 229)  routing T_6_14.top_op_0 <X> T_6_14.lc_trk_g1_0
 (15 5)  (303 229)  (303 229)  routing T_6_14.top_op_0 <X> T_6_14.lc_trk_g1_0
 (17 5)  (305 229)  (305 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (31 8)  (319 232)  (319 232)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 232)  (320 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 232)  (321 232)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 232)  (322 232)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 232)  (324 232)  LC_4 Logic Functioning bit
 (37 8)  (325 232)  (325 232)  LC_4 Logic Functioning bit
 (38 8)  (326 232)  (326 232)  LC_4 Logic Functioning bit
 (39 8)  (327 232)  (327 232)  LC_4 Logic Functioning bit
 (45 8)  (333 232)  (333 232)  LC_4 Logic Functioning bit
 (14 9)  (302 233)  (302 233)  routing T_6_14.sp4_h_r_24 <X> T_6_14.lc_trk_g2_0
 (15 9)  (303 233)  (303 233)  routing T_6_14.sp4_h_r_24 <X> T_6_14.lc_trk_g2_0
 (16 9)  (304 233)  (304 233)  routing T_6_14.sp4_h_r_24 <X> T_6_14.lc_trk_g2_0
 (17 9)  (305 233)  (305 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (31 9)  (319 233)  (319 233)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 233)  (324 233)  LC_4 Logic Functioning bit
 (37 9)  (325 233)  (325 233)  LC_4 Logic Functioning bit
 (38 9)  (326 233)  (326 233)  LC_4 Logic Functioning bit
 (39 9)  (327 233)  (327 233)  LC_4 Logic Functioning bit
 (44 9)  (332 233)  (332 233)  LC_4 Logic Functioning bit
 (14 10)  (302 234)  (302 234)  routing T_6_14.wire_logic_cluster/lc_4/out <X> T_6_14.lc_trk_g2_4
 (31 10)  (319 234)  (319 234)  routing T_6_14.lc_trk_g2_4 <X> T_6_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 234)  (320 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 234)  (321 234)  routing T_6_14.lc_trk_g2_4 <X> T_6_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 234)  (324 234)  LC_5 Logic Functioning bit
 (37 10)  (325 234)  (325 234)  LC_5 Logic Functioning bit
 (38 10)  (326 234)  (326 234)  LC_5 Logic Functioning bit
 (39 10)  (327 234)  (327 234)  LC_5 Logic Functioning bit
 (45 10)  (333 234)  (333 234)  LC_5 Logic Functioning bit
 (47 10)  (335 234)  (335 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (305 235)  (305 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (36 11)  (324 235)  (324 235)  LC_5 Logic Functioning bit
 (37 11)  (325 235)  (325 235)  LC_5 Logic Functioning bit
 (38 11)  (326 235)  (326 235)  LC_5 Logic Functioning bit
 (39 11)  (327 235)  (327 235)  LC_5 Logic Functioning bit
 (44 11)  (332 235)  (332 235)  LC_5 Logic Functioning bit
 (21 12)  (309 236)  (309 236)  routing T_6_14.sp4_h_r_43 <X> T_6_14.lc_trk_g3_3
 (22 12)  (310 236)  (310 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (311 236)  (311 236)  routing T_6_14.sp4_h_r_43 <X> T_6_14.lc_trk_g3_3
 (24 12)  (312 236)  (312 236)  routing T_6_14.sp4_h_r_43 <X> T_6_14.lc_trk_g3_3
 (32 12)  (320 236)  (320 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 236)  (322 236)  routing T_6_14.lc_trk_g1_0 <X> T_6_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 236)  (324 236)  LC_6 Logic Functioning bit
 (37 12)  (325 236)  (325 236)  LC_6 Logic Functioning bit
 (38 12)  (326 236)  (326 236)  LC_6 Logic Functioning bit
 (39 12)  (327 236)  (327 236)  LC_6 Logic Functioning bit
 (45 12)  (333 236)  (333 236)  LC_6 Logic Functioning bit
 (21 13)  (309 237)  (309 237)  routing T_6_14.sp4_h_r_43 <X> T_6_14.lc_trk_g3_3
 (36 13)  (324 237)  (324 237)  LC_6 Logic Functioning bit
 (37 13)  (325 237)  (325 237)  LC_6 Logic Functioning bit
 (38 13)  (326 237)  (326 237)  LC_6 Logic Functioning bit
 (39 13)  (327 237)  (327 237)  LC_6 Logic Functioning bit
 (1 14)  (289 238)  (289 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (313 238)  (313 238)  routing T_6_14.wire_logic_cluster/lc_6/out <X> T_6_14.lc_trk_g3_6
 (1 15)  (289 239)  (289 239)  routing T_6_14.lc_trk_g0_4 <X> T_6_14.wire_logic_cluster/lc_7/s_r
 (22 15)  (310 239)  (310 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_7_14

 (31 0)  (373 224)  (373 224)  routing T_7_14.lc_trk_g2_5 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 224)  (374 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 224)  (375 224)  routing T_7_14.lc_trk_g2_5 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 224)  (378 224)  LC_0 Logic Functioning bit
 (37 0)  (379 224)  (379 224)  LC_0 Logic Functioning bit
 (38 0)  (380 224)  (380 224)  LC_0 Logic Functioning bit
 (39 0)  (381 224)  (381 224)  LC_0 Logic Functioning bit
 (45 0)  (387 224)  (387 224)  LC_0 Logic Functioning bit
 (17 1)  (359 225)  (359 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (36 1)  (378 225)  (378 225)  LC_0 Logic Functioning bit
 (37 1)  (379 225)  (379 225)  LC_0 Logic Functioning bit
 (38 1)  (380 225)  (380 225)  LC_0 Logic Functioning bit
 (39 1)  (381 225)  (381 225)  LC_0 Logic Functioning bit
 (2 2)  (344 226)  (344 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (32 2)  (374 226)  (374 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 226)  (375 226)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 226)  (378 226)  LC_1 Logic Functioning bit
 (37 2)  (379 226)  (379 226)  LC_1 Logic Functioning bit
 (38 2)  (380 226)  (380 226)  LC_1 Logic Functioning bit
 (39 2)  (381 226)  (381 226)  LC_1 Logic Functioning bit
 (45 2)  (387 226)  (387 226)  LC_1 Logic Functioning bit
 (2 3)  (344 227)  (344 227)  routing T_7_14.lc_trk_g0_0 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (22 3)  (364 227)  (364 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (366 227)  (366 227)  routing T_7_14.bot_op_6 <X> T_7_14.lc_trk_g0_6
 (36 3)  (378 227)  (378 227)  LC_1 Logic Functioning bit
 (37 3)  (379 227)  (379 227)  LC_1 Logic Functioning bit
 (38 3)  (380 227)  (380 227)  LC_1 Logic Functioning bit
 (39 3)  (381 227)  (381 227)  LC_1 Logic Functioning bit
 (44 3)  (386 227)  (386 227)  LC_1 Logic Functioning bit
 (1 4)  (343 228)  (343 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (364 228)  (364 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (365 228)  (365 228)  routing T_7_14.sp4_h_r_3 <X> T_7_14.lc_trk_g1_3
 (24 4)  (366 228)  (366 228)  routing T_7_14.sp4_h_r_3 <X> T_7_14.lc_trk_g1_3
 (0 5)  (342 229)  (342 229)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_7/cen
 (1 5)  (343 229)  (343 229)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_7/cen
 (21 5)  (363 229)  (363 229)  routing T_7_14.sp4_h_r_3 <X> T_7_14.lc_trk_g1_3
 (4 6)  (346 230)  (346 230)  routing T_7_14.sp4_h_r_3 <X> T_7_14.sp4_v_t_38
 (15 6)  (357 230)  (357 230)  routing T_7_14.sp4_h_r_13 <X> T_7_14.lc_trk_g1_5
 (16 6)  (358 230)  (358 230)  routing T_7_14.sp4_h_r_13 <X> T_7_14.lc_trk_g1_5
 (17 6)  (359 230)  (359 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (360 230)  (360 230)  routing T_7_14.sp4_h_r_13 <X> T_7_14.lc_trk_g1_5
 (25 6)  (367 230)  (367 230)  routing T_7_14.sp4_h_r_14 <X> T_7_14.lc_trk_g1_6
 (5 7)  (347 231)  (347 231)  routing T_7_14.sp4_h_r_3 <X> T_7_14.sp4_v_t_38
 (22 7)  (364 231)  (364 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (365 231)  (365 231)  routing T_7_14.sp4_h_r_14 <X> T_7_14.lc_trk_g1_6
 (24 7)  (366 231)  (366 231)  routing T_7_14.sp4_h_r_14 <X> T_7_14.lc_trk_g1_6
 (14 8)  (356 232)  (356 232)  routing T_7_14.wire_logic_cluster/lc_0/out <X> T_7_14.lc_trk_g2_0
 (17 8)  (359 232)  (359 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 232)  (360 232)  routing T_7_14.wire_logic_cluster/lc_1/out <X> T_7_14.lc_trk_g2_1
 (31 8)  (373 232)  (373 232)  routing T_7_14.lc_trk_g1_6 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 232)  (374 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 232)  (376 232)  routing T_7_14.lc_trk_g1_6 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 232)  (378 232)  LC_4 Logic Functioning bit
 (37 8)  (379 232)  (379 232)  LC_4 Logic Functioning bit
 (38 8)  (380 232)  (380 232)  LC_4 Logic Functioning bit
 (39 8)  (381 232)  (381 232)  LC_4 Logic Functioning bit
 (45 8)  (387 232)  (387 232)  LC_4 Logic Functioning bit
 (8 9)  (350 233)  (350 233)  routing T_7_14.sp4_h_r_7 <X> T_7_14.sp4_v_b_7
 (17 9)  (359 233)  (359 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (373 233)  (373 233)  routing T_7_14.lc_trk_g1_6 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 233)  (378 233)  LC_4 Logic Functioning bit
 (37 9)  (379 233)  (379 233)  LC_4 Logic Functioning bit
 (38 9)  (380 233)  (380 233)  LC_4 Logic Functioning bit
 (39 9)  (381 233)  (381 233)  LC_4 Logic Functioning bit
 (48 9)  (390 233)  (390 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (347 234)  (347 234)  routing T_7_14.sp4_h_r_3 <X> T_7_14.sp4_h_l_43
 (17 10)  (359 234)  (359 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 234)  (360 234)  routing T_7_14.wire_logic_cluster/lc_5/out <X> T_7_14.lc_trk_g2_5
 (31 10)  (373 234)  (373 234)  routing T_7_14.lc_trk_g0_6 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 234)  (374 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 234)  (378 234)  LC_5 Logic Functioning bit
 (37 10)  (379 234)  (379 234)  LC_5 Logic Functioning bit
 (38 10)  (380 234)  (380 234)  LC_5 Logic Functioning bit
 (39 10)  (381 234)  (381 234)  LC_5 Logic Functioning bit
 (45 10)  (387 234)  (387 234)  LC_5 Logic Functioning bit
 (4 11)  (346 235)  (346 235)  routing T_7_14.sp4_h_r_3 <X> T_7_14.sp4_h_l_43
 (8 11)  (350 235)  (350 235)  routing T_7_14.sp4_h_r_7 <X> T_7_14.sp4_v_t_42
 (9 11)  (351 235)  (351 235)  routing T_7_14.sp4_h_r_7 <X> T_7_14.sp4_v_t_42
 (31 11)  (373 235)  (373 235)  routing T_7_14.lc_trk_g0_6 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 235)  (378 235)  LC_5 Logic Functioning bit
 (37 11)  (379 235)  (379 235)  LC_5 Logic Functioning bit
 (38 11)  (380 235)  (380 235)  LC_5 Logic Functioning bit
 (39 11)  (381 235)  (381 235)  LC_5 Logic Functioning bit
 (44 11)  (386 235)  (386 235)  LC_5 Logic Functioning bit
 (32 12)  (374 236)  (374 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 236)  (375 236)  routing T_7_14.lc_trk_g2_1 <X> T_7_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 236)  (378 236)  LC_6 Logic Functioning bit
 (37 12)  (379 236)  (379 236)  LC_6 Logic Functioning bit
 (38 12)  (380 236)  (380 236)  LC_6 Logic Functioning bit
 (39 12)  (381 236)  (381 236)  LC_6 Logic Functioning bit
 (45 12)  (387 236)  (387 236)  LC_6 Logic Functioning bit
 (51 12)  (393 236)  (393 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (36 13)  (378 237)  (378 237)  LC_6 Logic Functioning bit
 (37 13)  (379 237)  (379 237)  LC_6 Logic Functioning bit
 (38 13)  (380 237)  (380 237)  LC_6 Logic Functioning bit
 (39 13)  (381 237)  (381 237)  LC_6 Logic Functioning bit
 (1 14)  (343 238)  (343 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 239)  (342 239)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 239)  (343 239)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_14

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (412 224)  (412 224)  routing T_8_14.sp12_h_l_6 <X> T_8_14.lc_trk_g0_1
 (17 0)  (413 224)  (413 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_6 lc_trk_g0_1
 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (5 2)  (401 226)  (401 226)  routing T_8_14.sp4_h_r_9 <X> T_8_14.sp4_h_l_37
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 227)  (396 227)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (4 3)  (400 227)  (400 227)  routing T_8_14.sp4_h_r_9 <X> T_8_14.sp4_h_l_37
 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 227)  (410 227)  routing T_8_14.sp4_h_r_4 <X> T_8_14.lc_trk_g0_4
 (15 3)  (411 227)  (411 227)  routing T_8_14.sp4_h_r_4 <X> T_8_14.lc_trk_g0_4
 (16 3)  (412 227)  (412 227)  routing T_8_14.sp4_h_r_4 <X> T_8_14.lc_trk_g0_4
 (17 3)  (413 227)  (413 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 229)  (403 229)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 231)  (403 231)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (8 7)  (404 231)  (404 231)  routing T_8_14.sp4_h_r_4 <X> T_8_14.sp4_v_t_41
 (9 7)  (405 231)  (405 231)  routing T_8_14.sp4_h_r_4 <X> T_8_14.sp4_v_t_41
 (5 8)  (401 232)  (401 232)  routing T_8_14.sp4_v_b_0 <X> T_8_14.sp4_h_r_6
 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (39 8)  (435 232)  (435 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (4 9)  (400 233)  (400 233)  routing T_8_14.sp4_v_b_0 <X> T_8_14.sp4_h_r_6
 (6 9)  (402 233)  (402 233)  routing T_8_14.sp4_v_b_0 <X> T_8_14.sp4_h_r_6
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g0_4 <X> T_8_14.wire_bram/ram/WE


LogicTile_9_14

 (14 0)  (452 224)  (452 224)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (14 1)  (452 225)  (452 225)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (15 1)  (453 225)  (453 225)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (16 1)  (454 225)  (454 225)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (17 1)  (455 225)  (455 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (11 2)  (449 226)  (449 226)  routing T_9_14.sp4_v_b_6 <X> T_9_14.sp4_v_t_39
 (13 2)  (451 226)  (451 226)  routing T_9_14.sp4_v_b_6 <X> T_9_14.sp4_v_t_39
 (21 2)  (459 226)  (459 226)  routing T_9_14.sp4_h_l_2 <X> T_9_14.lc_trk_g0_7
 (22 2)  (460 226)  (460 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (461 226)  (461 226)  routing T_9_14.sp4_h_l_2 <X> T_9_14.lc_trk_g0_7
 (24 2)  (462 226)  (462 226)  routing T_9_14.sp4_h_l_2 <X> T_9_14.lc_trk_g0_7
 (2 3)  (440 227)  (440 227)  routing T_9_14.lc_trk_g0_0 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (0 4)  (438 228)  (438 228)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (1 4)  (439 228)  (439 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (446 228)  (446 228)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_h_r_4
 (9 4)  (447 228)  (447 228)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_h_r_4
 (31 4)  (469 228)  (469 228)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 228)  (474 228)  LC_2 Logic Functioning bit
 (37 4)  (475 228)  (475 228)  LC_2 Logic Functioning bit
 (38 4)  (476 228)  (476 228)  LC_2 Logic Functioning bit
 (39 4)  (477 228)  (477 228)  LC_2 Logic Functioning bit
 (45 4)  (483 228)  (483 228)  LC_2 Logic Functioning bit
 (1 5)  (439 229)  (439 229)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (31 5)  (469 229)  (469 229)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 229)  (474 229)  LC_2 Logic Functioning bit
 (37 5)  (475 229)  (475 229)  LC_2 Logic Functioning bit
 (38 5)  (476 229)  (476 229)  LC_2 Logic Functioning bit
 (39 5)  (477 229)  (477 229)  LC_2 Logic Functioning bit
 (51 5)  (489 229)  (489 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (455 230)  (455 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 230)  (456 230)  routing T_9_14.wire_logic_cluster/lc_5/out <X> T_9_14.lc_trk_g1_5
 (31 6)  (469 230)  (469 230)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 230)  (470 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 230)  (472 230)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 230)  (474 230)  LC_3 Logic Functioning bit
 (37 6)  (475 230)  (475 230)  LC_3 Logic Functioning bit
 (38 6)  (476 230)  (476 230)  LC_3 Logic Functioning bit
 (39 6)  (477 230)  (477 230)  LC_3 Logic Functioning bit
 (45 6)  (483 230)  (483 230)  LC_3 Logic Functioning bit
 (36 7)  (474 231)  (474 231)  LC_3 Logic Functioning bit
 (37 7)  (475 231)  (475 231)  LC_3 Logic Functioning bit
 (38 7)  (476 231)  (476 231)  LC_3 Logic Functioning bit
 (39 7)  (477 231)  (477 231)  LC_3 Logic Functioning bit
 (44 7)  (482 231)  (482 231)  LC_3 Logic Functioning bit
 (47 7)  (485 231)  (485 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (25 8)  (463 232)  (463 232)  routing T_9_14.sp4_v_b_26 <X> T_9_14.lc_trk_g2_2
 (22 9)  (460 233)  (460 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (461 233)  (461 233)  routing T_9_14.sp4_v_b_26 <X> T_9_14.lc_trk_g2_2
 (4 10)  (442 234)  (442 234)  routing T_9_14.sp4_v_b_10 <X> T_9_14.sp4_v_t_43
 (6 10)  (444 234)  (444 234)  routing T_9_14.sp4_v_b_10 <X> T_9_14.sp4_v_t_43
 (14 10)  (452 234)  (452 234)  routing T_9_14.rgt_op_4 <X> T_9_14.lc_trk_g2_4
 (31 10)  (469 234)  (469 234)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 234)  (470 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 234)  (471 234)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 234)  (474 234)  LC_5 Logic Functioning bit
 (37 10)  (475 234)  (475 234)  LC_5 Logic Functioning bit
 (38 10)  (476 234)  (476 234)  LC_5 Logic Functioning bit
 (39 10)  (477 234)  (477 234)  LC_5 Logic Functioning bit
 (45 10)  (483 234)  (483 234)  LC_5 Logic Functioning bit
 (15 11)  (453 235)  (453 235)  routing T_9_14.rgt_op_4 <X> T_9_14.lc_trk_g2_4
 (17 11)  (455 235)  (455 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (36 11)  (474 235)  (474 235)  LC_5 Logic Functioning bit
 (37 11)  (475 235)  (475 235)  LC_5 Logic Functioning bit
 (38 11)  (476 235)  (476 235)  LC_5 Logic Functioning bit
 (39 11)  (477 235)  (477 235)  LC_5 Logic Functioning bit
 (44 11)  (482 235)  (482 235)  LC_5 Logic Functioning bit
 (0 14)  (438 238)  (438 238)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 238)  (439 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 238)  (453 238)  routing T_9_14.sp4_h_l_24 <X> T_9_14.lc_trk_g3_5
 (16 14)  (454 238)  (454 238)  routing T_9_14.sp4_h_l_24 <X> T_9_14.lc_trk_g3_5
 (17 14)  (455 238)  (455 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 238)  (456 238)  routing T_9_14.sp4_h_l_24 <X> T_9_14.lc_trk_g3_5
 (0 15)  (438 239)  (438 239)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 239)  (439 239)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r


LogicTile_10_14

 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (515 225)  (515 225)  routing T_10_14.sp12_h_r_10 <X> T_10_14.lc_trk_g0_2
 (0 2)  (492 226)  (492 226)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (492 227)  (492 227)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 3)  (494 227)  (494 227)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (4 3)  (496 227)  (496 227)  routing T_10_14.sp4_h_r_4 <X> T_10_14.sp4_h_l_37
 (6 3)  (498 227)  (498 227)  routing T_10_14.sp4_h_r_4 <X> T_10_14.sp4_h_l_37
 (14 3)  (506 227)  (506 227)  routing T_10_14.sp4_h_r_4 <X> T_10_14.lc_trk_g0_4
 (15 3)  (507 227)  (507 227)  routing T_10_14.sp4_h_r_4 <X> T_10_14.lc_trk_g0_4
 (16 3)  (508 227)  (508 227)  routing T_10_14.sp4_h_r_4 <X> T_10_14.lc_trk_g0_4
 (17 3)  (509 227)  (509 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (1 4)  (493 228)  (493 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 228)  (513 228)  routing T_10_14.sp12_h_r_3 <X> T_10_14.lc_trk_g1_3
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (516 228)  (516 228)  routing T_10_14.sp12_h_r_3 <X> T_10_14.lc_trk_g1_3
 (0 5)  (492 229)  (492 229)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (1 5)  (493 229)  (493 229)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (8 5)  (500 229)  (500 229)  routing T_10_14.sp4_h_r_4 <X> T_10_14.sp4_v_b_4
 (21 5)  (513 229)  (513 229)  routing T_10_14.sp12_h_r_3 <X> T_10_14.lc_trk_g1_3
 (8 6)  (500 230)  (500 230)  routing T_10_14.sp4_h_r_4 <X> T_10_14.sp4_h_l_41
 (8 7)  (500 231)  (500 231)  routing T_10_14.sp4_h_r_4 <X> T_10_14.sp4_v_t_41
 (9 7)  (501 231)  (501 231)  routing T_10_14.sp4_h_r_4 <X> T_10_14.sp4_v_t_41
 (31 8)  (523 232)  (523 232)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 232)  (525 232)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (37 8)  (529 232)  (529 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (45 8)  (537 232)  (537 232)  LC_4 Logic Functioning bit
 (36 9)  (528 233)  (528 233)  LC_4 Logic Functioning bit
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (38 9)  (530 233)  (530 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (17 10)  (509 234)  (509 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 234)  (510 234)  routing T_10_14.wire_logic_cluster/lc_5/out <X> T_10_14.lc_trk_g2_5
 (21 10)  (513 234)  (513 234)  routing T_10_14.wire_logic_cluster/lc_7/out <X> T_10_14.lc_trk_g2_7
 (22 10)  (514 234)  (514 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 234)  (517 234)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g2_6
 (31 10)  (523 234)  (523 234)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 234)  (525 234)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (37 10)  (529 234)  (529 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (39 10)  (531 234)  (531 234)  LC_5 Logic Functioning bit
 (45 10)  (537 234)  (537 234)  LC_5 Logic Functioning bit
 (22 11)  (514 235)  (514 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (523 235)  (523 235)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 235)  (528 235)  LC_5 Logic Functioning bit
 (37 11)  (529 235)  (529 235)  LC_5 Logic Functioning bit
 (38 11)  (530 235)  (530 235)  LC_5 Logic Functioning bit
 (39 11)  (531 235)  (531 235)  LC_5 Logic Functioning bit
 (44 11)  (536 235)  (536 235)  LC_5 Logic Functioning bit
 (6 12)  (498 236)  (498 236)  routing T_10_14.sp4_h_r_4 <X> T_10_14.sp4_v_b_9
 (15 12)  (507 236)  (507 236)  routing T_10_14.sp4_h_r_33 <X> T_10_14.lc_trk_g3_1
 (16 12)  (508 236)  (508 236)  routing T_10_14.sp4_h_r_33 <X> T_10_14.lc_trk_g3_1
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 236)  (510 236)  routing T_10_14.sp4_h_r_33 <X> T_10_14.lc_trk_g3_1
 (31 12)  (523 236)  (523 236)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 236)  (525 236)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (37 12)  (529 236)  (529 236)  LC_6 Logic Functioning bit
 (38 12)  (530 236)  (530 236)  LC_6 Logic Functioning bit
 (39 12)  (531 236)  (531 236)  LC_6 Logic Functioning bit
 (45 12)  (537 236)  (537 236)  LC_6 Logic Functioning bit
 (31 13)  (523 237)  (523 237)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 237)  (528 237)  LC_6 Logic Functioning bit
 (37 13)  (529 237)  (529 237)  LC_6 Logic Functioning bit
 (38 13)  (530 237)  (530 237)  LC_6 Logic Functioning bit
 (39 13)  (531 237)  (531 237)  LC_6 Logic Functioning bit
 (44 13)  (536 237)  (536 237)  LC_6 Logic Functioning bit
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (524 238)  (524 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 238)  (528 238)  LC_7 Logic Functioning bit
 (37 14)  (529 238)  (529 238)  LC_7 Logic Functioning bit
 (38 14)  (530 238)  (530 238)  LC_7 Logic Functioning bit
 (39 14)  (531 238)  (531 238)  LC_7 Logic Functioning bit
 (45 14)  (537 238)  (537 238)  LC_7 Logic Functioning bit
 (1 15)  (493 239)  (493 239)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (31 15)  (523 239)  (523 239)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 239)  (528 239)  LC_7 Logic Functioning bit
 (37 15)  (529 239)  (529 239)  LC_7 Logic Functioning bit
 (38 15)  (530 239)  (530 239)  LC_7 Logic Functioning bit
 (39 15)  (531 239)  (531 239)  LC_7 Logic Functioning bit


LogicTile_11_14

 (36 0)  (582 224)  (582 224)  LC_0 Logic Functioning bit
 (38 0)  (584 224)  (584 224)  LC_0 Logic Functioning bit
 (41 0)  (587 224)  (587 224)  LC_0 Logic Functioning bit
 (43 0)  (589 224)  (589 224)  LC_0 Logic Functioning bit
 (45 0)  (591 224)  (591 224)  LC_0 Logic Functioning bit
 (26 1)  (572 225)  (572 225)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 225)  (573 225)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 225)  (574 225)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (583 225)  (583 225)  LC_0 Logic Functioning bit
 (39 1)  (585 225)  (585 225)  LC_0 Logic Functioning bit
 (40 1)  (586 225)  (586 225)  LC_0 Logic Functioning bit
 (42 1)  (588 225)  (588 225)  LC_0 Logic Functioning bit
 (46 1)  (592 225)  (592 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (546 226)  (546 226)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (19 2)  (565 226)  (565 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 2)  (571 226)  (571 226)  routing T_11_14.sp4_v_t_3 <X> T_11_14.lc_trk_g0_6
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (45 2)  (591 226)  (591 226)  LC_1 Logic Functioning bit
 (46 2)  (592 226)  (592 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (546 227)  (546 227)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 3)  (548 227)  (548 227)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 227)  (569 227)  routing T_11_14.sp4_v_t_3 <X> T_11_14.lc_trk_g0_6
 (25 3)  (571 227)  (571 227)  routing T_11_14.sp4_v_t_3 <X> T_11_14.lc_trk_g0_6
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (38 3)  (584 227)  (584 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (567 228)  (567 228)  routing T_11_14.sp4_h_r_11 <X> T_11_14.lc_trk_g1_3
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (569 228)  (569 228)  routing T_11_14.sp4_h_r_11 <X> T_11_14.lc_trk_g1_3
 (24 4)  (570 228)  (570 228)  routing T_11_14.sp4_h_r_11 <X> T_11_14.lc_trk_g1_3
 (0 5)  (546 229)  (546 229)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 5)  (547 229)  (547 229)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (4 7)  (550 231)  (550 231)  routing T_11_14.sp4_h_r_7 <X> T_11_14.sp4_h_l_38
 (6 7)  (552 231)  (552 231)  routing T_11_14.sp4_h_r_7 <X> T_11_14.sp4_h_l_38
 (8 10)  (554 234)  (554 234)  routing T_11_14.sp4_h_r_7 <X> T_11_14.sp4_h_l_42
 (9 12)  (555 236)  (555 236)  routing T_11_14.sp4_v_t_47 <X> T_11_14.sp4_h_r_10
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (571 236)  (571 236)  routing T_11_14.sp4_v_t_23 <X> T_11_14.lc_trk_g3_2
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 236)  (579 236)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 236)  (580 236)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (37 12)  (583 236)  (583 236)  LC_6 Logic Functioning bit
 (38 12)  (584 236)  (584 236)  LC_6 Logic Functioning bit
 (39 12)  (585 236)  (585 236)  LC_6 Logic Functioning bit
 (45 12)  (591 236)  (591 236)  LC_6 Logic Functioning bit
 (51 12)  (597 236)  (597 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (564 237)  (564 237)  routing T_11_14.sp4_r_v_b_41 <X> T_11_14.lc_trk_g3_1
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (569 237)  (569 237)  routing T_11_14.sp4_v_t_23 <X> T_11_14.lc_trk_g3_2
 (25 13)  (571 237)  (571 237)  routing T_11_14.sp4_v_t_23 <X> T_11_14.lc_trk_g3_2
 (31 13)  (577 237)  (577 237)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 237)  (582 237)  LC_6 Logic Functioning bit
 (37 13)  (583 237)  (583 237)  LC_6 Logic Functioning bit
 (38 13)  (584 237)  (584 237)  LC_6 Logic Functioning bit
 (39 13)  (585 237)  (585 237)  LC_6 Logic Functioning bit
 (0 14)  (546 238)  (546 238)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 238)  (563 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (546 239)  (546 239)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 239)  (547 239)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r


LogicTile_12_14

 (25 0)  (625 224)  (625 224)  routing T_12_14.sp4_v_b_10 <X> T_12_14.lc_trk_g0_2
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (44 0)  (644 224)  (644 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 225)  (623 225)  routing T_12_14.sp4_v_b_10 <X> T_12_14.lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.sp4_v_b_10 <X> T_12_14.lc_trk_g0_2
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (42 1)  (642 225)  (642 225)  LC_0 Logic Functioning bit
 (50 1)  (650 225)  (650 225)  Carry_In_Mux bit 

 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (12 2)  (612 226)  (612 226)  routing T_12_14.sp4_v_t_45 <X> T_12_14.sp4_h_l_39
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (42 2)  (642 226)  (642 226)  LC_1 Logic Functioning bit
 (44 2)  (644 226)  (644 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (0 3)  (600 227)  (600 227)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 3)  (602 227)  (602 227)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (11 3)  (611 227)  (611 227)  routing T_12_14.sp4_v_t_45 <X> T_12_14.sp4_h_l_39
 (13 3)  (613 227)  (613 227)  routing T_12_14.sp4_v_t_45 <X> T_12_14.sp4_h_l_39
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (51 3)  (651 227)  (651 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (611 228)  (611 228)  routing T_12_14.sp4_v_t_44 <X> T_12_14.sp4_v_b_5
 (13 4)  (613 228)  (613 228)  routing T_12_14.sp4_v_t_44 <X> T_12_14.sp4_v_b_5
 (15 4)  (615 228)  (615 228)  routing T_12_14.sp4_h_r_9 <X> T_12_14.lc_trk_g1_1
 (16 4)  (616 228)  (616 228)  routing T_12_14.sp4_h_r_9 <X> T_12_14.lc_trk_g1_1
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 228)  (618 228)  routing T_12_14.sp4_h_r_9 <X> T_12_14.lc_trk_g1_1
 (21 4)  (621 228)  (621 228)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 228)  (625 228)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g1_2
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (41 4)  (641 228)  (641 228)  LC_2 Logic Functioning bit
 (42 4)  (642 228)  (642 228)  LC_2 Logic Functioning bit
 (44 4)  (644 228)  (644 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (41 5)  (641 229)  (641 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (51 5)  (651 229)  (651 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (608 230)  (608 230)  routing T_12_14.sp4_h_r_8 <X> T_12_14.sp4_h_l_41
 (10 6)  (610 230)  (610 230)  routing T_12_14.sp4_h_r_8 <X> T_12_14.sp4_h_l_41
 (16 6)  (616 230)  (616 230)  routing T_12_14.sp4_v_b_5 <X> T_12_14.lc_trk_g1_5
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.sp4_v_b_5 <X> T_12_14.lc_trk_g1_5
 (25 6)  (625 230)  (625 230)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g1_6
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (44 6)  (644 230)  (644 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (11 7)  (611 231)  (611 231)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_h_l_40
 (13 7)  (613 231)  (613 231)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_h_l_40
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (39 7)  (639 231)  (639 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (51 7)  (651 231)  (651 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (611 232)  (611 232)  routing T_12_14.sp4_v_t_40 <X> T_12_14.sp4_v_b_8
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (44 8)  (644 232)  (644 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (51 8)  (651 232)  (651 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (606 233)  (606 233)  routing T_12_14.sp4_h_l_43 <X> T_12_14.sp4_h_r_6
 (12 9)  (612 233)  (612 233)  routing T_12_14.sp4_v_t_40 <X> T_12_14.sp4_v_b_8
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (39 9)  (639 233)  (639 233)  LC_4 Logic Functioning bit
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (42 10)  (642 234)  (642 234)  LC_5 Logic Functioning bit
 (44 10)  (644 234)  (644 234)  LC_5 Logic Functioning bit
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (53 10)  (653 234)  (653 234)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (14 12)  (614 236)  (614 236)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g3_0
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g3_1
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (44 12)  (644 236)  (644 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (51 12)  (651 236)  (651 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (608 237)  (608 237)  routing T_12_14.sp4_v_t_42 <X> T_12_14.sp4_v_b_10
 (10 13)  (610 237)  (610 237)  routing T_12_14.sp4_v_t_42 <X> T_12_14.sp4_v_b_10
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (13 14)  (613 238)  (613 238)  routing T_12_14.sp4_h_r_11 <X> T_12_14.sp4_v_t_46
 (14 14)  (614 238)  (614 238)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g3_4
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g3_5
 (21 14)  (621 238)  (621 238)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (42 14)  (642 238)  (642 238)  LC_7 Logic Functioning bit
 (44 14)  (644 238)  (644 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (0 15)  (600 239)  (600 239)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 239)  (601 239)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (6 15)  (606 239)  (606 239)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_h_l_44
 (12 15)  (612 239)  (612 239)  routing T_12_14.sp4_h_r_11 <X> T_12_14.sp4_v_t_46
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 239)  (636 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (15 0)  (669 224)  (669 224)  routing T_13_14.top_op_1 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 224)  (689 224)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.input_2_0
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (41 0)  (695 224)  (695 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (47 0)  (701 224)  (701 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (702 224)  (702 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (668 225)  (668 225)  routing T_13_14.top_op_0 <X> T_13_14.lc_trk_g0_0
 (15 1)  (669 225)  (669 225)  routing T_13_14.top_op_0 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (672 225)  (672 225)  routing T_13_14.top_op_1 <X> T_13_14.lc_trk_g0_1
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (38 1)  (692 225)  (692 225)  LC_0 Logic Functioning bit
 (41 1)  (695 225)  (695 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (47 1)  (701 225)  (701 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (705 225)  (705 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.top_op_7 <X> T_13_14.lc_trk_g0_7
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 226)  (684 226)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (41 2)  (695 226)  (695 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (0 3)  (654 227)  (654 227)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 3)  (656 227)  (656 227)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (14 3)  (668 227)  (668 227)  routing T_13_14.top_op_4 <X> T_13_14.lc_trk_g0_4
 (15 3)  (669 227)  (669 227)  routing T_13_14.top_op_4 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (675 227)  (675 227)  routing T_13_14.top_op_7 <X> T_13_14.lc_trk_g0_7
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 227)  (685 227)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (51 3)  (705 227)  (705 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (662 228)  (662 228)  routing T_13_14.sp4_h_l_41 <X> T_13_14.sp4_h_r_4
 (15 4)  (669 228)  (669 228)  routing T_13_14.sp4_v_b_17 <X> T_13_14.lc_trk_g1_1
 (16 4)  (670 228)  (670 228)  routing T_13_14.sp4_v_b_17 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (679 228)  (679 228)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g1_2
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (40 5)  (694 229)  (694 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (48 5)  (702 229)  (702 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (46 6)  (700 230)  (700 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (706 230)  (706 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (680 231)  (680 231)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (48 7)  (702 231)  (702 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (705 231)  (705 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (707 231)  (707 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (679 232)  (679 232)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g2_2
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 233)  (677 233)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g2_2
 (25 9)  (679 233)  (679 233)  routing T_13_14.sp4_h_r_42 <X> T_13_14.lc_trk_g2_2
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (15 11)  (669 235)  (669 235)  routing T_13_14.sp4_v_t_33 <X> T_13_14.lc_trk_g2_4
 (16 11)  (670 235)  (670 235)  routing T_13_14.sp4_v_t_33 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (25 12)  (679 236)  (679 236)  routing T_13_14.sp4_h_r_34 <X> T_13_14.lc_trk_g3_2
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 237)  (677 237)  routing T_13_14.sp4_h_r_34 <X> T_13_14.lc_trk_g3_2
 (24 13)  (678 237)  (678 237)  routing T_13_14.sp4_h_r_34 <X> T_13_14.lc_trk_g3_2
 (21 14)  (675 238)  (675 238)  routing T_13_14.sp12_v_b_7 <X> T_13_14.lc_trk_g3_7
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (678 238)  (678 238)  routing T_13_14.sp12_v_b_7 <X> T_13_14.lc_trk_g3_7
 (21 15)  (675 239)  (675 239)  routing T_13_14.sp12_v_b_7 <X> T_13_14.lc_trk_g3_7
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (677 239)  (677 239)  routing T_13_14.sp4_h_r_30 <X> T_13_14.lc_trk_g3_6
 (24 15)  (678 239)  (678 239)  routing T_13_14.sp4_h_r_30 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp4_h_r_30 <X> T_13_14.lc_trk_g3_6


LogicTile_14_14

 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (731 224)  (731 224)  routing T_14_14.sp4_v_b_19 <X> T_14_14.lc_trk_g0_3
 (24 0)  (732 224)  (732 224)  routing T_14_14.sp4_v_b_19 <X> T_14_14.lc_trk_g0_3
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (47 0)  (755 224)  (755 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (756 224)  (756 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (761 224)  (761 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (40 1)  (748 225)  (748 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (51 1)  (759 225)  (759 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 226)  (708 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 226)  (731 226)  routing T_14_14.sp4_v_b_23 <X> T_14_14.lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.sp4_v_b_23 <X> T_14_14.lc_trk_g0_7
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (46 2)  (754 226)  (754 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (708 227)  (708 227)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 3)  (710 227)  (710 227)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (14 3)  (722 227)  (722 227)  routing T_14_14.sp4_h_r_4 <X> T_14_14.lc_trk_g0_4
 (15 3)  (723 227)  (723 227)  routing T_14_14.sp4_h_r_4 <X> T_14_14.lc_trk_g0_4
 (16 3)  (724 227)  (724 227)  routing T_14_14.sp4_h_r_4 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (21 4)  (729 228)  (729 228)  routing T_14_14.lft_op_3 <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.lft_op_3 <X> T_14_14.lc_trk_g1_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (52 4)  (760 228)  (760 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.bot_op_2 <X> T_14_14.lc_trk_g1_2
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (8 6)  (716 230)  (716 230)  routing T_14_14.sp4_v_t_47 <X> T_14_14.sp4_h_l_41
 (9 6)  (717 230)  (717 230)  routing T_14_14.sp4_v_t_47 <X> T_14_14.sp4_h_l_41
 (10 6)  (718 230)  (718 230)  routing T_14_14.sp4_v_t_47 <X> T_14_14.sp4_h_l_41
 (5 8)  (713 232)  (713 232)  routing T_14_14.sp4_v_b_0 <X> T_14_14.sp4_h_r_6
 (4 9)  (712 233)  (712 233)  routing T_14_14.sp4_v_b_0 <X> T_14_14.sp4_h_r_6
 (6 9)  (714 233)  (714 233)  routing T_14_14.sp4_v_b_0 <X> T_14_14.sp4_h_r_6
 (16 9)  (724 233)  (724 233)  routing T_14_14.sp12_v_b_8 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (15 10)  (723 234)  (723 234)  routing T_14_14.sp4_h_l_24 <X> T_14_14.lc_trk_g2_5
 (16 10)  (724 234)  (724 234)  routing T_14_14.sp4_h_l_24 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.sp4_h_l_24 <X> T_14_14.lc_trk_g2_5
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 234)  (732 234)  routing T_14_14.tnl_op_7 <X> T_14_14.lc_trk_g2_7
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 234)  (735 234)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 234)  (743 234)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_5
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (41 10)  (749 234)  (749 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (52 10)  (760 234)  (760 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (729 235)  (729 235)  routing T_14_14.tnl_op_7 <X> T_14_14.lc_trk_g2_7
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 235)  (733 235)  routing T_14_14.sp4_r_v_b_38 <X> T_14_14.lc_trk_g2_6
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 235)  (740 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 235)  (741 235)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_5
 (35 11)  (743 235)  (743 235)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_5
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (15 12)  (723 236)  (723 236)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g3_1
 (16 12)  (724 236)  (724 236)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g3_1
 (26 12)  (734 236)  (734 236)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (732 237)  (732 237)  routing T_14_14.tnr_op_2 <X> T_14_14.lc_trk_g3_2
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 237)  (736 237)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (41 13)  (749 237)  (749 237)  LC_6 Logic Functioning bit
 (43 13)  (751 237)  (751 237)  LC_6 Logic Functioning bit
 (6 14)  (714 238)  (714 238)  routing T_14_14.sp4_h_l_41 <X> T_14_14.sp4_v_t_44
 (21 14)  (729 238)  (729 238)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g3_7
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 238)  (731 238)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g3_7
 (24 14)  (732 238)  (732 238)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g3_7
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 238)  (736 238)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 238)  (738 238)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (41 14)  (749 238)  (749 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (51 14)  (759 238)  (759 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (760 238)  (760 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (761 238)  (761 238)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (21 15)  (729 239)  (729 239)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g3_7
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 239)  (731 239)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g3_6
 (25 15)  (733 239)  (733 239)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g3_6
 (26 15)  (734 239)  (734 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 239)  (736 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 239)  (738 239)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (38 15)  (746 239)  (746 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit
 (40 15)  (748 239)  (748 239)  LC_7 Logic Functioning bit
 (42 15)  (750 239)  (750 239)  LC_7 Logic Functioning bit
 (47 15)  (755 239)  (755 239)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (759 239)  (759 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_14

 (9 0)  (771 224)  (771 224)  routing T_15_14.sp4_h_l_47 <X> T_15_14.sp4_h_r_1
 (10 0)  (772 224)  (772 224)  routing T_15_14.sp4_h_l_47 <X> T_15_14.sp4_h_r_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (14 1)  (776 225)  (776 225)  routing T_15_14.sp4_h_r_0 <X> T_15_14.lc_trk_g0_0
 (15 1)  (777 225)  (777 225)  routing T_15_14.sp4_h_r_0 <X> T_15_14.lc_trk_g0_0
 (16 1)  (778 225)  (778 225)  routing T_15_14.sp4_h_r_0 <X> T_15_14.lc_trk_g0_0
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (44 1)  (806 225)  (806 225)  LC_0 Logic Functioning bit
 (51 1)  (813 225)  (813 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 226)  (762 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (0 3)  (762 227)  (762 227)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 3)  (764 227)  (764 227)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (16 3)  (778 227)  (778 227)  routing T_15_14.sp12_h_r_12 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (38 3)  (800 227)  (800 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (770 228)  (770 228)  routing T_15_14.sp4_h_l_45 <X> T_15_14.sp4_h_r_4
 (10 4)  (772 228)  (772 228)  routing T_15_14.sp4_h_l_45 <X> T_15_14.sp4_h_r_4
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (785 228)  (785 228)  routing T_15_14.sp12_h_r_11 <X> T_15_14.lc_trk_g1_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (45 4)  (807 228)  (807 228)  LC_2 Logic Functioning bit
 (0 5)  (762 229)  (762 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (44 5)  (806 229)  (806 229)  LC_2 Logic Functioning bit
 (4 6)  (766 230)  (766 230)  routing T_15_14.sp4_v_b_7 <X> T_15_14.sp4_v_t_38
 (6 6)  (768 230)  (768 230)  routing T_15_14.sp4_v_b_7 <X> T_15_14.sp4_v_t_38
 (11 6)  (773 230)  (773 230)  routing T_15_14.sp4_v_b_9 <X> T_15_14.sp4_v_t_40
 (13 6)  (775 230)  (775 230)  routing T_15_14.sp4_v_b_9 <X> T_15_14.sp4_v_t_40
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (37 6)  (799 230)  (799 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (44 7)  (806 231)  (806 231)  LC_3 Logic Functioning bit
 (3 8)  (765 232)  (765 232)  routing T_15_14.sp12_v_t_22 <X> T_15_14.sp12_v_b_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g2_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (38 8)  (800 232)  (800 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (31 9)  (793 233)  (793 233)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (37 9)  (799 233)  (799 233)  LC_4 Logic Functioning bit
 (38 9)  (800 233)  (800 233)  LC_4 Logic Functioning bit
 (39 9)  (801 233)  (801 233)  LC_4 Logic Functioning bit
 (5 10)  (767 234)  (767 234)  routing T_15_14.sp4_v_t_43 <X> T_15_14.sp4_h_l_43
 (9 10)  (771 234)  (771 234)  routing T_15_14.sp4_h_r_4 <X> T_15_14.sp4_h_l_42
 (10 10)  (772 234)  (772 234)  routing T_15_14.sp4_h_r_4 <X> T_15_14.sp4_h_l_42
 (14 10)  (776 234)  (776 234)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g2_4
 (21 10)  (783 234)  (783 234)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g2_7
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (6 11)  (768 235)  (768 235)  routing T_15_14.sp4_v_t_43 <X> T_15_14.sp4_h_l_43
 (8 11)  (770 235)  (770 235)  routing T_15_14.sp4_h_l_42 <X> T_15_14.sp4_v_t_42
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (14 12)  (776 236)  (776 236)  routing T_15_14.sp12_v_b_0 <X> T_15_14.lc_trk_g3_0
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 236)  (783 236)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g3_3
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (787 236)  (787 236)  routing T_15_14.wire_logic_cluster/lc_2/out <X> T_15_14.lc_trk_g3_2
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (38 12)  (800 236)  (800 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (14 13)  (776 237)  (776 237)  routing T_15_14.sp12_v_b_0 <X> T_15_14.lc_trk_g3_0
 (15 13)  (777 237)  (777 237)  routing T_15_14.sp12_v_b_0 <X> T_15_14.lc_trk_g3_0
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (18 13)  (780 237)  (780 237)  routing T_15_14.sp4_r_v_b_41 <X> T_15_14.lc_trk_g3_1
 (22 13)  (784 237)  (784 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 237)  (798 237)  LC_6 Logic Functioning bit
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (38 13)  (800 237)  (800 237)  LC_6 Logic Functioning bit
 (39 13)  (801 237)  (801 237)  LC_6 Logic Functioning bit
 (44 13)  (806 237)  (806 237)  LC_6 Logic Functioning bit
 (46 13)  (808 237)  (808 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (43 14)  (805 238)  (805 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (8 15)  (770 239)  (770 239)  routing T_15_14.sp4_h_r_4 <X> T_15_14.sp4_v_t_47
 (9 15)  (771 239)  (771 239)  routing T_15_14.sp4_h_r_4 <X> T_15_14.sp4_v_t_47
 (10 15)  (772 239)  (772 239)  routing T_15_14.sp4_h_r_4 <X> T_15_14.sp4_v_t_47
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit
 (41 15)  (803 239)  (803 239)  LC_7 Logic Functioning bit
 (43 15)  (805 239)  (805 239)  LC_7 Logic Functioning bit
 (44 15)  (806 239)  (806 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (837 225)  (837 225)  routing T_16_14.sp4_r_v_b_32 <X> T_16_14.lc_trk_g0_3
 (14 6)  (830 230)  (830 230)  routing T_16_14.sp4_h_l_1 <X> T_16_14.lc_trk_g1_4
 (21 6)  (837 230)  (837 230)  routing T_16_14.sp4_v_b_7 <X> T_16_14.lc_trk_g1_7
 (22 6)  (838 230)  (838 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (839 230)  (839 230)  routing T_16_14.sp4_v_b_7 <X> T_16_14.lc_trk_g1_7
 (10 7)  (826 231)  (826 231)  routing T_16_14.sp4_h_l_46 <X> T_16_14.sp4_v_t_41
 (15 7)  (831 231)  (831 231)  routing T_16_14.sp4_h_l_1 <X> T_16_14.lc_trk_g1_4
 (16 7)  (832 231)  (832 231)  routing T_16_14.sp4_h_l_1 <X> T_16_14.lc_trk_g1_4
 (17 7)  (833 231)  (833 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (12 10)  (828 234)  (828 234)  routing T_16_14.sp4_v_b_8 <X> T_16_14.sp4_h_l_45
 (14 10)  (830 234)  (830 234)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g2_4
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 234)  (843 234)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 234)  (846 234)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 234)  (847 234)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 234)  (852 234)  LC_5 Logic Functioning bit
 (37 10)  (853 234)  (853 234)  LC_5 Logic Functioning bit
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (41 10)  (857 234)  (857 234)  LC_5 Logic Functioning bit
 (43 10)  (859 234)  (859 234)  LC_5 Logic Functioning bit
 (46 10)  (862 234)  (862 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (3 11)  (819 235)  (819 235)  routing T_16_14.sp12_v_b_1 <X> T_16_14.sp12_h_l_22
 (14 11)  (830 235)  (830 235)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g2_4
 (16 11)  (832 235)  (832 235)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (843 235)  (843 235)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 235)  (846 235)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 235)  (848 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 235)  (851 235)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.input_2_5
 (36 11)  (852 235)  (852 235)  LC_5 Logic Functioning bit
 (39 11)  (855 235)  (855 235)  LC_5 Logic Functioning bit
 (40 11)  (856 235)  (856 235)  LC_5 Logic Functioning bit
 (3 12)  (819 236)  (819 236)  routing T_16_14.sp12_v_b_1 <X> T_16_14.sp12_h_r_1
 (3 13)  (819 237)  (819 237)  routing T_16_14.sp12_v_b_1 <X> T_16_14.sp12_h_r_1
 (5 14)  (821 238)  (821 238)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (4 15)  (820 239)  (820 239)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (6 15)  (822 239)  (822 239)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44


LogicTile_17_14

 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (6 2)  (880 226)  (880 226)  routing T_17_14.sp4_h_l_42 <X> T_17_14.sp4_v_t_37
 (14 2)  (888 226)  (888 226)  routing T_17_14.sp4_h_l_9 <X> T_17_14.lc_trk_g0_4
 (0 3)  (874 227)  (874 227)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 3)  (876 227)  (876 227)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (14 3)  (888 227)  (888 227)  routing T_17_14.sp4_h_l_9 <X> T_17_14.lc_trk_g0_4
 (15 3)  (889 227)  (889 227)  routing T_17_14.sp4_h_l_9 <X> T_17_14.lc_trk_g0_4
 (16 3)  (890 227)  (890 227)  routing T_17_14.sp4_h_l_9 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (0 4)  (874 228)  (874 228)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (889 228)  (889 228)  routing T_17_14.sp4_v_b_17 <X> T_17_14.lc_trk_g1_1
 (16 4)  (890 228)  (890 228)  routing T_17_14.sp4_v_b_17 <X> T_17_14.lc_trk_g1_1
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (0 5)  (874 229)  (874 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (8 7)  (882 231)  (882 231)  routing T_17_14.sp4_h_l_41 <X> T_17_14.sp4_v_t_41
 (2 8)  (876 232)  (876 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 232)  (908 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (37 8)  (911 232)  (911 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (39 8)  (913 232)  (913 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (46 8)  (920 232)  (920 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (38 9)  (912 233)  (912 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (21 12)  (895 236)  (895 236)  routing T_17_14.sp4_h_r_43 <X> T_17_14.lc_trk_g3_3
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp4_h_r_43 <X> T_17_14.lc_trk_g3_3
 (24 12)  (898 236)  (898 236)  routing T_17_14.sp4_h_r_43 <X> T_17_14.lc_trk_g3_3
 (21 13)  (895 237)  (895 237)  routing T_17_14.sp4_h_r_43 <X> T_17_14.lc_trk_g3_3
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 238)  (888 238)  routing T_17_14.sp4_h_r_36 <X> T_17_14.lc_trk_g3_4
 (1 15)  (875 239)  (875 239)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (15 15)  (889 239)  (889 239)  routing T_17_14.sp4_h_r_36 <X> T_17_14.lc_trk_g3_4
 (16 15)  (890 239)  (890 239)  routing T_17_14.sp4_h_r_36 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_18_14

 (8 6)  (936 230)  (936 230)  routing T_18_14.sp4_h_r_8 <X> T_18_14.sp4_h_l_41
 (10 6)  (938 230)  (938 230)  routing T_18_14.sp4_h_r_8 <X> T_18_14.sp4_h_l_41
 (10 11)  (938 235)  (938 235)  routing T_18_14.sp4_h_l_39 <X> T_18_14.sp4_v_t_42


LogicTile_20_14

 (19 0)  (1055 224)  (1055 224)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 2)  (1055 226)  (1055 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_22_14

 (12 10)  (1156 234)  (1156 234)  routing T_22_14.sp4_h_r_5 <X> T_22_14.sp4_h_l_45
 (13 11)  (1157 235)  (1157 235)  routing T_22_14.sp4_h_r_5 <X> T_22_14.sp4_h_l_45


LogicTile_23_14

 (2 6)  (1200 230)  (1200 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 227)  (1306 227)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 227)  (1321 227)  routing T_25_14.sp4_v_b_20 <X> T_25_14.lc_trk_g0_4
 (16 3)  (1322 227)  (1322 227)  routing T_25_14.sp4_v_b_20 <X> T_25_14.lc_trk_g0_4
 (17 3)  (1323 227)  (1323 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (22 5)  (1328 229)  (1328 229)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_18 lc_trk_g1_2
 (23 5)  (1329 229)  (1329 229)  routing T_25_14.sp12_h_r_18 <X> T_25_14.lc_trk_g1_2
 (25 5)  (1331 229)  (1331 229)  routing T_25_14.sp12_h_r_18 <X> T_25_14.lc_trk_g1_2
 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g1_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (36 8)  (1342 232)  (1342 232)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_3 sp4_h_l_29
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g1_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g0_4 <X> T_25_14.wire_bram/ram/WE


LogicTile_26_14

 (5 11)  (1353 235)  (1353 235)  routing T_26_14.sp4_h_l_43 <X> T_26_14.sp4_v_t_43


LogicTile_7_13

 (17 1)  (359 209)  (359 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (364 209)  (364 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (365 209)  (365 209)  routing T_7_13.sp4_v_b_18 <X> T_7_13.lc_trk_g0_2
 (24 1)  (366 209)  (366 209)  routing T_7_13.sp4_v_b_18 <X> T_7_13.lc_trk_g0_2
 (2 2)  (344 210)  (344 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (356 210)  (356 210)  routing T_7_13.wire_logic_cluster/lc_4/out <X> T_7_13.lc_trk_g0_4
 (22 2)  (364 210)  (364 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (366 210)  (366 210)  routing T_7_13.bot_op_7 <X> T_7_13.lc_trk_g0_7
 (32 2)  (374 210)  (374 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 210)  (375 210)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 210)  (378 210)  LC_1 Logic Functioning bit
 (37 2)  (379 210)  (379 210)  LC_1 Logic Functioning bit
 (38 2)  (380 210)  (380 210)  LC_1 Logic Functioning bit
 (39 2)  (381 210)  (381 210)  LC_1 Logic Functioning bit
 (45 2)  (387 210)  (387 210)  LC_1 Logic Functioning bit
 (2 3)  (344 211)  (344 211)  routing T_7_13.lc_trk_g0_0 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (17 3)  (359 211)  (359 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (373 211)  (373 211)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 211)  (378 211)  LC_1 Logic Functioning bit
 (37 3)  (379 211)  (379 211)  LC_1 Logic Functioning bit
 (38 3)  (380 211)  (380 211)  LC_1 Logic Functioning bit
 (39 3)  (381 211)  (381 211)  LC_1 Logic Functioning bit
 (44 3)  (386 211)  (386 211)  LC_1 Logic Functioning bit
 (1 4)  (343 212)  (343 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (31 4)  (373 212)  (373 212)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 212)  (374 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (378 212)  (378 212)  LC_2 Logic Functioning bit
 (37 4)  (379 212)  (379 212)  LC_2 Logic Functioning bit
 (38 4)  (380 212)  (380 212)  LC_2 Logic Functioning bit
 (39 4)  (381 212)  (381 212)  LC_2 Logic Functioning bit
 (45 4)  (387 212)  (387 212)  LC_2 Logic Functioning bit
 (1 5)  (343 213)  (343 213)  routing T_7_13.lc_trk_g0_2 <X> T_7_13.wire_logic_cluster/lc_7/cen
 (31 5)  (373 213)  (373 213)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 213)  (378 213)  LC_2 Logic Functioning bit
 (37 5)  (379 213)  (379 213)  LC_2 Logic Functioning bit
 (38 5)  (380 213)  (380 213)  LC_2 Logic Functioning bit
 (39 5)  (381 213)  (381 213)  LC_2 Logic Functioning bit
 (17 8)  (359 216)  (359 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 216)  (360 216)  routing T_7_13.wire_logic_cluster/lc_1/out <X> T_7_13.lc_trk_g2_1
 (25 8)  (367 216)  (367 216)  routing T_7_13.wire_logic_cluster/lc_2/out <X> T_7_13.lc_trk_g2_2
 (32 8)  (374 216)  (374 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 216)  (375 216)  routing T_7_13.lc_trk_g2_1 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 216)  (378 216)  LC_4 Logic Functioning bit
 (37 8)  (379 216)  (379 216)  LC_4 Logic Functioning bit
 (38 8)  (380 216)  (380 216)  LC_4 Logic Functioning bit
 (39 8)  (381 216)  (381 216)  LC_4 Logic Functioning bit
 (45 8)  (387 216)  (387 216)  LC_4 Logic Functioning bit
 (22 9)  (364 217)  (364 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (378 217)  (378 217)  LC_4 Logic Functioning bit
 (37 9)  (379 217)  (379 217)  LC_4 Logic Functioning bit
 (38 9)  (380 217)  (380 217)  LC_4 Logic Functioning bit
 (39 9)  (381 217)  (381 217)  LC_4 Logic Functioning bit
 (44 9)  (386 217)  (386 217)  LC_4 Logic Functioning bit
 (17 10)  (359 218)  (359 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 218)  (360 218)  routing T_7_13.wire_logic_cluster/lc_5/out <X> T_7_13.lc_trk_g2_5
 (31 10)  (373 218)  (373 218)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 218)  (374 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 218)  (378 218)  LC_5 Logic Functioning bit
 (37 10)  (379 218)  (379 218)  LC_5 Logic Functioning bit
 (38 10)  (380 218)  (380 218)  LC_5 Logic Functioning bit
 (39 10)  (381 218)  (381 218)  LC_5 Logic Functioning bit
 (45 10)  (387 218)  (387 218)  LC_5 Logic Functioning bit
 (36 11)  (378 219)  (378 219)  LC_5 Logic Functioning bit
 (37 11)  (379 219)  (379 219)  LC_5 Logic Functioning bit
 (38 11)  (380 219)  (380 219)  LC_5 Logic Functioning bit
 (39 11)  (381 219)  (381 219)  LC_5 Logic Functioning bit
 (31 12)  (373 220)  (373 220)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 220)  (374 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 220)  (375 220)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 220)  (378 220)  LC_6 Logic Functioning bit
 (37 12)  (379 220)  (379 220)  LC_6 Logic Functioning bit
 (38 12)  (380 220)  (380 220)  LC_6 Logic Functioning bit
 (39 12)  (381 220)  (381 220)  LC_6 Logic Functioning bit
 (45 12)  (387 220)  (387 220)  LC_6 Logic Functioning bit
 (36 13)  (378 221)  (378 221)  LC_6 Logic Functioning bit
 (37 13)  (379 221)  (379 221)  LC_6 Logic Functioning bit
 (38 13)  (380 221)  (380 221)  LC_6 Logic Functioning bit
 (39 13)  (381 221)  (381 221)  LC_6 Logic Functioning bit
 (44 13)  (386 221)  (386 221)  LC_6 Logic Functioning bit
 (0 14)  (342 222)  (342 222)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 222)  (343 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (358 222)  (358 222)  routing T_7_13.sp4_v_t_16 <X> T_7_13.lc_trk_g3_5
 (17 14)  (359 222)  (359 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (360 222)  (360 222)  routing T_7_13.sp4_v_t_16 <X> T_7_13.lc_trk_g3_5
 (0 15)  (342 223)  (342 223)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 223)  (343 223)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_13

 (14 0)  (410 208)  (410 208)  routing T_8_13.sp4_h_r_8 <X> T_8_13.lc_trk_g0_0
 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (411 209)  (411 209)  routing T_8_13.sp4_h_r_8 <X> T_8_13.lc_trk_g0_0
 (16 1)  (412 209)  (412 209)  routing T_8_13.sp4_h_r_8 <X> T_8_13.lc_trk_g0_0
 (17 1)  (413 209)  (413 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (15 2)  (411 210)  (411 210)  routing T_8_13.sp4_h_r_21 <X> T_8_13.lc_trk_g0_5
 (16 2)  (412 210)  (412 210)  routing T_8_13.sp4_h_r_21 <X> T_8_13.lc_trk_g0_5
 (17 2)  (413 210)  (413 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (414 210)  (414 210)  routing T_8_13.sp4_h_r_21 <X> T_8_13.lc_trk_g0_5
 (2 3)  (398 211)  (398 211)  routing T_8_13.lc_trk_g0_0 <X> T_8_13.wire_bram/ram/RCLK
 (18 3)  (414 211)  (414 211)  routing T_8_13.sp4_h_r_21 <X> T_8_13.lc_trk_g0_5
 (17 6)  (413 214)  (413 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (414 215)  (414 215)  routing T_8_13.sp4_r_v_b_29 <X> T_8_13.lc_trk_g1_5
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 216)  (426 216)  routing T_8_13.lc_trk_g0_5 <X> T_8_13.wire_bram/ram/WDATA_11
 (37 8)  (433 216)  (433 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (3 14)  (399 222)  (399 222)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_t_22
 (0 15)  (396 223)  (396 223)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/RE
 (3 15)  (399 223)  (399 223)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_t_22


LogicTile_9_13

 (21 0)  (459 208)  (459 208)  routing T_9_13.wire_logic_cluster/lc_3/out <X> T_9_13.lc_trk_g0_3
 (22 0)  (460 208)  (460 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (31 0)  (469 208)  (469 208)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 208)  (470 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 208)  (471 208)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 208)  (474 208)  LC_0 Logic Functioning bit
 (37 0)  (475 208)  (475 208)  LC_0 Logic Functioning bit
 (38 0)  (476 208)  (476 208)  LC_0 Logic Functioning bit
 (39 0)  (477 208)  (477 208)  LC_0 Logic Functioning bit
 (45 0)  (483 208)  (483 208)  LC_0 Logic Functioning bit
 (22 1)  (460 209)  (460 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 209)  (462 209)  routing T_9_13.bot_op_2 <X> T_9_13.lc_trk_g0_2
 (36 1)  (474 209)  (474 209)  LC_0 Logic Functioning bit
 (37 1)  (475 209)  (475 209)  LC_0 Logic Functioning bit
 (38 1)  (476 209)  (476 209)  LC_0 Logic Functioning bit
 (39 1)  (477 209)  (477 209)  LC_0 Logic Functioning bit
 (44 1)  (482 209)  (482 209)  LC_0 Logic Functioning bit
 (2 2)  (440 210)  (440 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (438 211)  (438 211)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 3)  (440 211)  (440 211)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (14 3)  (452 211)  (452 211)  routing T_9_13.sp4_r_v_b_28 <X> T_9_13.lc_trk_g0_4
 (17 3)  (455 211)  (455 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (0 4)  (438 212)  (438 212)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 4)  (439 212)  (439 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (446 212)  (446 212)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_h_r_4
 (9 4)  (447 212)  (447 212)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_h_r_4
 (15 4)  (453 212)  (453 212)  routing T_9_13.sp4_h_l_4 <X> T_9_13.lc_trk_g1_1
 (16 4)  (454 212)  (454 212)  routing T_9_13.sp4_h_l_4 <X> T_9_13.lc_trk_g1_1
 (17 4)  (455 212)  (455 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 212)  (456 212)  routing T_9_13.sp4_h_l_4 <X> T_9_13.lc_trk_g1_1
 (0 5)  (438 213)  (438 213)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 5)  (439 213)  (439 213)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (18 5)  (456 213)  (456 213)  routing T_9_13.sp4_h_l_4 <X> T_9_13.lc_trk_g1_1
 (21 6)  (459 214)  (459 214)  routing T_9_13.wire_logic_cluster/lc_7/out <X> T_9_13.lc_trk_g1_7
 (22 6)  (460 214)  (460 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 214)  (471 214)  routing T_9_13.lc_trk_g2_0 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 214)  (474 214)  LC_3 Logic Functioning bit
 (37 6)  (475 214)  (475 214)  LC_3 Logic Functioning bit
 (38 6)  (476 214)  (476 214)  LC_3 Logic Functioning bit
 (39 6)  (477 214)  (477 214)  LC_3 Logic Functioning bit
 (45 6)  (483 214)  (483 214)  LC_3 Logic Functioning bit
 (36 7)  (474 215)  (474 215)  LC_3 Logic Functioning bit
 (37 7)  (475 215)  (475 215)  LC_3 Logic Functioning bit
 (38 7)  (476 215)  (476 215)  LC_3 Logic Functioning bit
 (39 7)  (477 215)  (477 215)  LC_3 Logic Functioning bit
 (44 7)  (482 215)  (482 215)  LC_3 Logic Functioning bit
 (14 8)  (452 216)  (452 216)  routing T_9_13.wire_logic_cluster/lc_0/out <X> T_9_13.lc_trk_g2_0
 (4 9)  (442 217)  (442 217)  routing T_9_13.sp4_v_t_36 <X> T_9_13.sp4_h_r_6
 (17 9)  (455 217)  (455 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (17 10)  (455 218)  (455 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 218)  (456 218)  routing T_9_13.wire_logic_cluster/lc_5/out <X> T_9_13.lc_trk_g2_5
 (31 10)  (469 218)  (469 218)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 218)  (470 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 218)  (472 218)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 218)  (474 218)  LC_5 Logic Functioning bit
 (37 10)  (475 218)  (475 218)  LC_5 Logic Functioning bit
 (38 10)  (476 218)  (476 218)  LC_5 Logic Functioning bit
 (39 10)  (477 218)  (477 218)  LC_5 Logic Functioning bit
 (45 10)  (483 218)  (483 218)  LC_5 Logic Functioning bit
 (31 11)  (469 219)  (469 219)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 219)  (474 219)  LC_5 Logic Functioning bit
 (37 11)  (475 219)  (475 219)  LC_5 Logic Functioning bit
 (38 11)  (476 219)  (476 219)  LC_5 Logic Functioning bit
 (39 11)  (477 219)  (477 219)  LC_5 Logic Functioning bit
 (22 12)  (460 220)  (460 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 220)  (461 220)  routing T_9_13.sp4_h_r_27 <X> T_9_13.lc_trk_g3_3
 (24 12)  (462 220)  (462 220)  routing T_9_13.sp4_h_r_27 <X> T_9_13.lc_trk_g3_3
 (32 12)  (470 220)  (470 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 220)  (474 220)  LC_6 Logic Functioning bit
 (37 12)  (475 220)  (475 220)  LC_6 Logic Functioning bit
 (38 12)  (476 220)  (476 220)  LC_6 Logic Functioning bit
 (39 12)  (477 220)  (477 220)  LC_6 Logic Functioning bit
 (45 12)  (483 220)  (483 220)  LC_6 Logic Functioning bit
 (21 13)  (459 221)  (459 221)  routing T_9_13.sp4_h_r_27 <X> T_9_13.lc_trk_g3_3
 (31 13)  (469 221)  (469 221)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 221)  (474 221)  LC_6 Logic Functioning bit
 (37 13)  (475 221)  (475 221)  LC_6 Logic Functioning bit
 (38 13)  (476 221)  (476 221)  LC_6 Logic Functioning bit
 (39 13)  (477 221)  (477 221)  LC_6 Logic Functioning bit
 (1 14)  (439 222)  (439 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (470 222)  (470 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 222)  (474 222)  LC_7 Logic Functioning bit
 (37 14)  (475 222)  (475 222)  LC_7 Logic Functioning bit
 (38 14)  (476 222)  (476 222)  LC_7 Logic Functioning bit
 (39 14)  (477 222)  (477 222)  LC_7 Logic Functioning bit
 (45 14)  (483 222)  (483 222)  LC_7 Logic Functioning bit
 (1 15)  (439 223)  (439 223)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (31 15)  (469 223)  (469 223)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 223)  (474 223)  LC_7 Logic Functioning bit
 (37 15)  (475 223)  (475 223)  LC_7 Logic Functioning bit
 (38 15)  (476 223)  (476 223)  LC_7 Logic Functioning bit
 (39 15)  (477 223)  (477 223)  LC_7 Logic Functioning bit
 (44 15)  (482 223)  (482 223)  LC_7 Logic Functioning bit


LogicTile_10_13

 (22 1)  (514 209)  (514 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (492 210)  (492 210)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 211)  (494 211)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (15 3)  (507 211)  (507 211)  routing T_10_13.sp4_v_t_9 <X> T_10_13.lc_trk_g0_4
 (16 3)  (508 211)  (508 211)  routing T_10_13.sp4_v_t_9 <X> T_10_13.lc_trk_g0_4
 (17 3)  (509 211)  (509 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (1 4)  (493 212)  (493 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 213)  (493 213)  routing T_10_13.lc_trk_g0_2 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (17 6)  (509 214)  (509 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 214)  (510 214)  routing T_10_13.wire_logic_cluster/lc_5/out <X> T_10_13.lc_trk_g1_5
 (14 8)  (506 216)  (506 216)  routing T_10_13.sp4_h_l_21 <X> T_10_13.lc_trk_g2_0
 (31 8)  (523 216)  (523 216)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 216)  (525 216)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 216)  (528 216)  LC_4 Logic Functioning bit
 (37 8)  (529 216)  (529 216)  LC_4 Logic Functioning bit
 (38 8)  (530 216)  (530 216)  LC_4 Logic Functioning bit
 (39 8)  (531 216)  (531 216)  LC_4 Logic Functioning bit
 (45 8)  (537 216)  (537 216)  LC_4 Logic Functioning bit
 (15 9)  (507 217)  (507 217)  routing T_10_13.sp4_h_l_21 <X> T_10_13.lc_trk_g2_0
 (16 9)  (508 217)  (508 217)  routing T_10_13.sp4_h_l_21 <X> T_10_13.lc_trk_g2_0
 (17 9)  (509 217)  (509 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (31 9)  (523 217)  (523 217)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 217)  (528 217)  LC_4 Logic Functioning bit
 (37 9)  (529 217)  (529 217)  LC_4 Logic Functioning bit
 (38 9)  (530 217)  (530 217)  LC_4 Logic Functioning bit
 (39 9)  (531 217)  (531 217)  LC_4 Logic Functioning bit
 (21 10)  (513 218)  (513 218)  routing T_10_13.wire_logic_cluster/lc_7/out <X> T_10_13.lc_trk_g2_7
 (22 10)  (514 218)  (514 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 10)  (524 218)  (524 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 218)  (525 218)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 218)  (526 218)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 218)  (528 218)  LC_5 Logic Functioning bit
 (37 10)  (529 218)  (529 218)  LC_5 Logic Functioning bit
 (38 10)  (530 218)  (530 218)  LC_5 Logic Functioning bit
 (39 10)  (531 218)  (531 218)  LC_5 Logic Functioning bit
 (45 10)  (537 218)  (537 218)  LC_5 Logic Functioning bit
 (31 11)  (523 219)  (523 219)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 219)  (528 219)  LC_5 Logic Functioning bit
 (37 11)  (529 219)  (529 219)  LC_5 Logic Functioning bit
 (38 11)  (530 219)  (530 219)  LC_5 Logic Functioning bit
 (39 11)  (531 219)  (531 219)  LC_5 Logic Functioning bit
 (44 11)  (536 219)  (536 219)  LC_5 Logic Functioning bit
 (21 12)  (513 220)  (513 220)  routing T_10_13.rgt_op_3 <X> T_10_13.lc_trk_g3_3
 (22 12)  (514 220)  (514 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 220)  (516 220)  routing T_10_13.rgt_op_3 <X> T_10_13.lc_trk_g3_3
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (523 222)  (523 222)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 222)  (526 222)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 222)  (528 222)  LC_7 Logic Functioning bit
 (37 14)  (529 222)  (529 222)  LC_7 Logic Functioning bit
 (38 14)  (530 222)  (530 222)  LC_7 Logic Functioning bit
 (39 14)  (531 222)  (531 222)  LC_7 Logic Functioning bit
 (45 14)  (537 222)  (537 222)  LC_7 Logic Functioning bit
 (1 15)  (493 223)  (493 223)  routing T_10_13.lc_trk_g0_4 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (36 15)  (528 223)  (528 223)  LC_7 Logic Functioning bit
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (38 15)  (530 223)  (530 223)  LC_7 Logic Functioning bit
 (39 15)  (531 223)  (531 223)  LC_7 Logic Functioning bit
 (44 15)  (536 223)  (536 223)  LC_7 Logic Functioning bit


LogicTile_11_13

 (17 1)  (563 209)  (563 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (560 210)  (560 210)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g0_4
 (31 2)  (577 210)  (577 210)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (37 2)  (583 210)  (583 210)  LC_1 Logic Functioning bit
 (38 2)  (584 210)  (584 210)  LC_1 Logic Functioning bit
 (39 2)  (585 210)  (585 210)  LC_1 Logic Functioning bit
 (45 2)  (591 210)  (591 210)  LC_1 Logic Functioning bit
 (2 3)  (548 211)  (548 211)  routing T_11_13.lc_trk_g0_0 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (37 3)  (583 211)  (583 211)  LC_1 Logic Functioning bit
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (39 3)  (585 211)  (585 211)  LC_1 Logic Functioning bit
 (44 3)  (590 211)  (590 211)  LC_1 Logic Functioning bit
 (0 4)  (546 212)  (546 212)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (549 212)  (549 212)  routing T_11_13.sp12_v_t_23 <X> T_11_13.sp12_h_r_0
 (6 4)  (552 212)  (552 212)  routing T_11_13.sp4_v_t_37 <X> T_11_13.sp4_v_b_3
 (1 5)  (547 213)  (547 213)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (5 5)  (551 213)  (551 213)  routing T_11_13.sp4_v_t_37 <X> T_11_13.sp4_v_b_3
 (5 6)  (551 214)  (551 214)  routing T_11_13.sp4_v_b_3 <X> T_11_13.sp4_h_l_38
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (577 214)  (577 214)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 214)  (579 214)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 214)  (580 214)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (37 6)  (583 214)  (583 214)  LC_3 Logic Functioning bit
 (38 6)  (584 214)  (584 214)  LC_3 Logic Functioning bit
 (39 6)  (585 214)  (585 214)  LC_3 Logic Functioning bit
 (45 6)  (591 214)  (591 214)  LC_3 Logic Functioning bit
 (18 7)  (564 215)  (564 215)  routing T_11_13.sp4_r_v_b_29 <X> T_11_13.lc_trk_g1_5
 (36 7)  (582 215)  (582 215)  LC_3 Logic Functioning bit
 (37 7)  (583 215)  (583 215)  LC_3 Logic Functioning bit
 (38 7)  (584 215)  (584 215)  LC_3 Logic Functioning bit
 (39 7)  (585 215)  (585 215)  LC_3 Logic Functioning bit
 (25 8)  (571 216)  (571 216)  routing T_11_13.sp4_v_b_26 <X> T_11_13.lc_trk_g2_2
 (31 8)  (577 216)  (577 216)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 216)  (579 216)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (39 8)  (585 216)  (585 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (22 9)  (568 217)  (568 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 217)  (569 217)  routing T_11_13.sp4_v_b_26 <X> T_11_13.lc_trk_g2_2
 (31 9)  (577 217)  (577 217)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (38 9)  (584 217)  (584 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (12 10)  (558 218)  (558 218)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_45
 (17 10)  (563 218)  (563 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 218)  (564 218)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g2_5
 (31 10)  (577 218)  (577 218)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 218)  (579 218)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (38 10)  (584 218)  (584 218)  LC_5 Logic Functioning bit
 (39 10)  (585 218)  (585 218)  LC_5 Logic Functioning bit
 (45 10)  (591 218)  (591 218)  LC_5 Logic Functioning bit
 (11 11)  (557 219)  (557 219)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_45
 (13 11)  (559 219)  (559 219)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_45
 (22 11)  (568 219)  (568 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 219)  (569 219)  routing T_11_13.sp4_h_r_30 <X> T_11_13.lc_trk_g2_6
 (24 11)  (570 219)  (570 219)  routing T_11_13.sp4_h_r_30 <X> T_11_13.lc_trk_g2_6
 (25 11)  (571 219)  (571 219)  routing T_11_13.sp4_h_r_30 <X> T_11_13.lc_trk_g2_6
 (31 11)  (577 219)  (577 219)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (38 11)  (584 219)  (584 219)  LC_5 Logic Functioning bit
 (39 11)  (585 219)  (585 219)  LC_5 Logic Functioning bit
 (44 11)  (590 219)  (590 219)  LC_5 Logic Functioning bit
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 220)  (564 220)  routing T_11_13.wire_logic_cluster/lc_1/out <X> T_11_13.lc_trk_g3_1
 (31 12)  (577 220)  (577 220)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 220)  (579 220)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (37 12)  (583 220)  (583 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (39 12)  (585 220)  (585 220)  LC_6 Logic Functioning bit
 (45 12)  (591 220)  (591 220)  LC_6 Logic Functioning bit
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (37 13)  (583 221)  (583 221)  LC_6 Logic Functioning bit
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (39 13)  (585 221)  (585 221)  LC_6 Logic Functioning bit
 (44 13)  (590 221)  (590 221)  LC_6 Logic Functioning bit
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 222)  (561 222)  routing T_11_13.rgt_op_5 <X> T_11_13.lc_trk_g3_5
 (17 14)  (563 222)  (563 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 222)  (564 222)  routing T_11_13.rgt_op_5 <X> T_11_13.lc_trk_g3_5
 (25 14)  (571 222)  (571 222)  routing T_11_13.wire_logic_cluster/lc_6/out <X> T_11_13.lc_trk_g3_6
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 222)  (580 222)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (37 14)  (583 222)  (583 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (39 14)  (585 222)  (585 222)  LC_7 Logic Functioning bit
 (45 14)  (591 222)  (591 222)  LC_7 Logic Functioning bit
 (0 15)  (546 223)  (546 223)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 223)  (547 223)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (39 15)  (585 223)  (585 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (14 0)  (614 208)  (614 208)  routing T_12_13.sp4_h_r_8 <X> T_12_13.lc_trk_g0_0
 (25 0)  (625 208)  (625 208)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g0_2
 (31 0)  (631 208)  (631 208)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (37 0)  (637 208)  (637 208)  LC_0 Logic Functioning bit
 (38 0)  (638 208)  (638 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (15 1)  (615 209)  (615 209)  routing T_12_13.sp4_h_r_8 <X> T_12_13.lc_trk_g0_0
 (16 1)  (616 209)  (616 209)  routing T_12_13.sp4_h_r_8 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (631 209)  (631 209)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (44 1)  (644 209)  (644 209)  LC_0 Logic Functioning bit
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (21 2)  (621 210)  (621 210)  routing T_12_13.lft_op_7 <X> T_12_13.lc_trk_g0_7
 (22 2)  (622 210)  (622 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 210)  (624 210)  routing T_12_13.lft_op_7 <X> T_12_13.lc_trk_g0_7
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (38 2)  (638 210)  (638 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (2 3)  (602 211)  (602 211)  routing T_12_13.lc_trk_g0_0 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (31 3)  (631 211)  (631 211)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (44 3)  (644 211)  (644 211)  LC_1 Logic Functioning bit
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (614 212)  (614 212)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g1_0
 (21 4)  (621 212)  (621 212)  routing T_12_13.sp12_h_r_3 <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.sp12_h_r_3 <X> T_12_13.lc_trk_g1_3
 (31 4)  (631 212)  (631 212)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (38 4)  (638 212)  (638 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (45 4)  (645 212)  (645 212)  LC_2 Logic Functioning bit
 (0 5)  (600 213)  (600 213)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (621 213)  (621 213)  routing T_12_13.sp12_h_r_3 <X> T_12_13.lc_trk_g1_3
 (31 5)  (631 213)  (631 213)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (38 5)  (638 213)  (638 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (44 5)  (644 213)  (644 213)  LC_2 Logic Functioning bit
 (8 6)  (608 214)  (608 214)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_h_l_41
 (10 6)  (610 214)  (610 214)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_h_l_41
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 214)  (633 214)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (37 6)  (637 214)  (637 214)  LC_3 Logic Functioning bit
 (38 6)  (638 214)  (638 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (38 7)  (638 215)  (638 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (12 9)  (612 217)  (612 217)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_v_b_8
 (21 10)  (621 218)  (621 218)  routing T_12_13.wire_logic_cluster/lc_7/out <X> T_12_13.lc_trk_g2_7
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 218)  (625 218)  routing T_12_13.wire_logic_cluster/lc_6/out <X> T_12_13.lc_trk_g2_6
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (45 10)  (645 218)  (645 218)  LC_5 Logic Functioning bit
 (11 11)  (611 219)  (611 219)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_h_l_45
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (38 11)  (638 219)  (638 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (44 11)  (644 219)  (644 219)  LC_5 Logic Functioning bit
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 220)  (618 220)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g3_1
 (21 12)  (621 220)  (621 220)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g3_3
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (37 12)  (637 220)  (637 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (37 13)  (637 221)  (637 221)  LC_6 Logic Functioning bit
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (0 14)  (600 222)  (600 222)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (616 222)  (616 222)  routing T_12_13.sp4_v_t_16 <X> T_12_13.lc_trk_g3_5
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (618 222)  (618 222)  routing T_12_13.sp4_v_t_16 <X> T_12_13.lc_trk_g3_5
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 222)  (633 222)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 222)  (634 222)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (38 14)  (638 222)  (638 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (45 14)  (645 222)  (645 222)  LC_7 Logic Functioning bit
 (0 15)  (600 223)  (600 223)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 223)  (601 223)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (31 15)  (631 223)  (631 223)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (37 15)  (637 223)  (637 223)  LC_7 Logic Functioning bit
 (38 15)  (638 223)  (638 223)  LC_7 Logic Functioning bit
 (39 15)  (639 223)  (639 223)  LC_7 Logic Functioning bit
 (44 15)  (644 223)  (644 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (15 1)  (669 209)  (669 209)  routing T_13_13.sp4_v_t_5 <X> T_13_13.lc_trk_g0_0
 (16 1)  (670 209)  (670 209)  routing T_13_13.sp4_v_t_5 <X> T_13_13.lc_trk_g0_0
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_3 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 210)  (668 210)  routing T_13_13.sp4_v_t_1 <X> T_13_13.lc_trk_g0_4
 (15 2)  (669 210)  (669 210)  routing T_13_13.sp4_v_b_21 <X> T_13_13.lc_trk_g0_5
 (16 2)  (670 210)  (670 210)  routing T_13_13.sp4_v_b_21 <X> T_13_13.lc_trk_g0_5
 (17 2)  (671 210)  (671 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (679 210)  (679 210)  routing T_13_13.sp4_v_t_3 <X> T_13_13.lc_trk_g0_6
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (0 3)  (654 211)  (654 211)  routing T_13_13.glb_netwk_3 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (14 3)  (668 211)  (668 211)  routing T_13_13.sp4_v_t_1 <X> T_13_13.lc_trk_g0_4
 (16 3)  (670 211)  (670 211)  routing T_13_13.sp4_v_t_1 <X> T_13_13.lc_trk_g0_4
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 211)  (677 211)  routing T_13_13.sp4_v_t_3 <X> T_13_13.lc_trk_g0_6
 (25 3)  (679 211)  (679 211)  routing T_13_13.sp4_v_t_3 <X> T_13_13.lc_trk_g0_6
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (8 4)  (662 212)  (662 212)  routing T_13_13.sp4_h_l_41 <X> T_13_13.sp4_h_r_4
 (14 4)  (668 212)  (668 212)  routing T_13_13.sp4_v_b_8 <X> T_13_13.lc_trk_g1_0
 (25 4)  (679 212)  (679 212)  routing T_13_13.sp4_v_b_10 <X> T_13_13.lc_trk_g1_2
 (14 5)  (668 213)  (668 213)  routing T_13_13.sp4_v_b_8 <X> T_13_13.lc_trk_g1_0
 (16 5)  (670 213)  (670 213)  routing T_13_13.sp4_v_b_8 <X> T_13_13.lc_trk_g1_0
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 213)  (677 213)  routing T_13_13.sp4_v_b_10 <X> T_13_13.lc_trk_g1_2
 (25 5)  (679 213)  (679 213)  routing T_13_13.sp4_v_b_10 <X> T_13_13.lc_trk_g1_2
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 218)  (684 218)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 218)  (685 218)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 218)  (689 218)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.input_2_5
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (37 10)  (691 218)  (691 218)  LC_5 Logic Functioning bit
 (38 10)  (692 218)  (692 218)  LC_5 Logic Functioning bit
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (40 10)  (694 218)  (694 218)  LC_5 Logic Functioning bit
 (41 10)  (695 218)  (695 218)  LC_5 Logic Functioning bit
 (42 10)  (696 218)  (696 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (8 11)  (662 219)  (662 219)  routing T_13_13.sp4_h_r_1 <X> T_13_13.sp4_v_t_42
 (9 11)  (663 219)  (663 219)  routing T_13_13.sp4_h_r_1 <X> T_13_13.sp4_v_t_42
 (10 11)  (664 219)  (664 219)  routing T_13_13.sp4_h_r_1 <X> T_13_13.sp4_v_t_42
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 219)  (681 219)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 219)  (686 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (37 11)  (691 219)  (691 219)  LC_5 Logic Functioning bit
 (39 11)  (693 219)  (693 219)  LC_5 Logic Functioning bit
 (40 11)  (694 219)  (694 219)  LC_5 Logic Functioning bit
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (42 11)  (696 219)  (696 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g3_1
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 220)  (687 220)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 220)  (688 220)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (40 12)  (694 220)  (694 220)  LC_6 Logic Functioning bit
 (45 12)  (699 220)  (699 220)  LC_6 Logic Functioning bit
 (50 12)  (704 220)  (704 220)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (681 221)  (681 221)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_14_13

 (21 0)  (729 208)  (729 208)  routing T_14_13.bnr_op_3 <X> T_14_13.lc_trk_g0_3
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (729 209)  (729 209)  routing T_14_13.bnr_op_3 <X> T_14_13.lc_trk_g0_3
 (0 2)  (708 210)  (708 210)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (726 210)  (726 210)  routing T_14_13.bnr_op_5 <X> T_14_13.lc_trk_g0_5
 (25 2)  (733 210)  (733 210)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g0_6
 (2 3)  (710 211)  (710 211)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (15 3)  (723 211)  (723 211)  routing T_14_13.bot_op_4 <X> T_14_13.lc_trk_g0_4
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (726 211)  (726 211)  routing T_14_13.bnr_op_5 <X> T_14_13.lc_trk_g0_5
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g0_6
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 213)  (745 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (40 5)  (748 213)  (748 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.bnr_op_5 <X> T_14_13.lc_trk_g1_5
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 214)  (743 214)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.input_2_3
 (15 7)  (723 215)  (723 215)  routing T_14_13.bot_op_4 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (726 215)  (726 215)  routing T_14_13.bnr_op_5 <X> T_14_13.lc_trk_g1_5
 (26 7)  (734 215)  (734 215)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (51 7)  (759 215)  (759 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (722 216)  (722 216)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 216)  (743 216)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.input_2_4
 (47 8)  (755 216)  (755 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (723 217)  (723 217)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (16 9)  (724 217)  (724 217)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 9)  (735 217)  (735 217)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 217)  (736 217)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (742 217)  (742 217)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.input_2_4
 (43 9)  (751 217)  (751 217)  LC_4 Logic Functioning bit
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 218)  (736 218)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 218)  (739 218)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 218)  (743 218)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.input_2_5
 (47 10)  (755 218)  (755 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (734 219)  (734 219)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (53 11)  (761 219)  (761 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (726 221)  (726 221)  routing T_14_13.sp4_r_v_b_41 <X> T_14_13.lc_trk_g3_1


LogicTile_15_13

 (8 1)  (770 209)  (770 209)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_v_b_1
 (10 1)  (772 209)  (772 209)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_v_b_1
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (777 210)  (777 210)  routing T_15_13.bot_op_5 <X> T_15_13.lc_trk_g0_5
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (48 2)  (810 210)  (810 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (762 211)  (762 211)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (15 3)  (777 211)  (777 211)  routing T_15_13.bot_op_4 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (38 3)  (800 211)  (800 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (48 3)  (810 211)  (810 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 212)  (786 212)  routing T_15_13.bot_op_3 <X> T_15_13.lc_trk_g1_3
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 212)  (796 212)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 212)  (797 212)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_2
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (53 4)  (815 212)  (815 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (788 213)  (788 213)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 213)  (789 213)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 213)  (796 213)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_2
 (15 6)  (777 214)  (777 214)  routing T_15_13.bot_op_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (783 214)  (783 214)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 214)  (797 214)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.input_2_3
 (47 6)  (809 214)  (809 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (777 215)  (777 215)  routing T_15_13.bot_op_4 <X> T_15_13.lc_trk_g1_4
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (789 215)  (789 215)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 215)  (794 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (40 7)  (802 215)  (802 215)  LC_3 Logic Functioning bit
 (48 7)  (810 215)  (810 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (776 216)  (776 216)  routing T_15_13.sp4_v_b_24 <X> T_15_13.lc_trk_g2_0
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 216)  (780 216)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g2_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 216)  (802 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (42 8)  (804 216)  (804 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (51 8)  (813 216)  (813 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (815 216)  (815 216)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (16 9)  (778 217)  (778 217)  routing T_15_13.sp4_v_b_24 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (40 9)  (802 217)  (802 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (14 10)  (776 218)  (776 218)  routing T_15_13.bnl_op_4 <X> T_15_13.lc_trk_g2_4
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (40 10)  (802 218)  (802 218)  LC_5 Logic Functioning bit
 (42 10)  (804 218)  (804 218)  LC_5 Logic Functioning bit
 (14 11)  (776 219)  (776 219)  routing T_15_13.bnl_op_4 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (38 11)  (800 219)  (800 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (41 11)  (803 219)  (803 219)  LC_5 Logic Functioning bit
 (43 11)  (805 219)  (805 219)  LC_5 Logic Functioning bit
 (53 11)  (815 219)  (815 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (11 12)  (773 220)  (773 220)  routing T_15_13.sp4_v_t_45 <X> T_15_13.sp4_v_b_11
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 220)  (793 220)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 220)  (795 220)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 220)  (797 220)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_6
 (38 12)  (800 220)  (800 220)  LC_6 Logic Functioning bit
 (51 12)  (813 220)  (813 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (774 221)  (774 221)  routing T_15_13.sp4_v_t_45 <X> T_15_13.sp4_v_b_11
 (26 13)  (788 221)  (788 221)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 221)  (796 221)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_6
 (48 13)  (810 221)  (810 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (3 14)  (765 222)  (765 222)  routing T_15_13.sp12_v_b_1 <X> T_15_13.sp12_v_t_22
 (14 14)  (776 222)  (776 222)  routing T_15_13.bnl_op_4 <X> T_15_13.lc_trk_g3_4
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (14 15)  (776 223)  (776 223)  routing T_15_13.bnl_op_4 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 211)  (816 211)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (8 3)  (824 211)  (824 211)  routing T_16_13.sp4_h_r_1 <X> T_16_13.sp4_v_t_36
 (9 3)  (825 211)  (825 211)  routing T_16_13.sp4_h_r_1 <X> T_16_13.sp4_v_t_36
 (14 4)  (830 212)  (830 212)  routing T_16_13.sp12_h_r_0 <X> T_16_13.lc_trk_g1_0
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 212)  (850 212)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (37 4)  (853 212)  (853 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (39 4)  (855 212)  (855 212)  LC_2 Logic Functioning bit
 (45 4)  (861 212)  (861 212)  LC_2 Logic Functioning bit
 (47 4)  (863 212)  (863 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (867 212)  (867 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (9 5)  (825 213)  (825 213)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_v_b_4
 (14 5)  (830 213)  (830 213)  routing T_16_13.sp12_h_r_0 <X> T_16_13.lc_trk_g1_0
 (15 5)  (831 213)  (831 213)  routing T_16_13.sp12_h_r_0 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (36 5)  (852 213)  (852 213)  LC_2 Logic Functioning bit
 (37 5)  (853 213)  (853 213)  LC_2 Logic Functioning bit
 (38 5)  (854 213)  (854 213)  LC_2 Logic Functioning bit
 (39 5)  (855 213)  (855 213)  LC_2 Logic Functioning bit
 (47 5)  (863 213)  (863 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 10)  (828 218)  (828 218)  routing T_16_13.sp4_v_t_45 <X> T_16_13.sp4_h_l_45
 (11 11)  (827 219)  (827 219)  routing T_16_13.sp4_v_t_45 <X> T_16_13.sp4_h_l_45


LogicTile_17_13

 (11 6)  (885 214)  (885 214)  routing T_17_13.sp4_v_b_9 <X> T_17_13.sp4_v_t_40
 (13 6)  (887 214)  (887 214)  routing T_17_13.sp4_v_b_9 <X> T_17_13.sp4_v_t_40
 (8 7)  (882 215)  (882 215)  routing T_17_13.sp4_h_l_41 <X> T_17_13.sp4_v_t_41
 (19 13)  (893 221)  (893 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_13

 (26 0)  (1062 208)  (1062 208)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (36 0)  (1072 208)  (1072 208)  LC_0 Logic Functioning bit
 (38 0)  (1074 208)  (1074 208)  LC_0 Logic Functioning bit
 (41 0)  (1077 208)  (1077 208)  LC_0 Logic Functioning bit
 (43 0)  (1079 208)  (1079 208)  LC_0 Logic Functioning bit
 (45 0)  (1081 208)  (1081 208)  LC_0 Logic Functioning bit
 (47 0)  (1083 208)  (1083 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1062 209)  (1062 209)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 209)  (1063 209)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (1073 209)  (1073 209)  LC_0 Logic Functioning bit
 (39 1)  (1075 209)  (1075 209)  LC_0 Logic Functioning bit
 (40 1)  (1076 209)  (1076 209)  LC_0 Logic Functioning bit
 (42 1)  (1078 209)  (1078 209)  LC_0 Logic Functioning bit
 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 210)  (1040 210)  routing T_20_13.sp4_v_b_0 <X> T_20_13.sp4_v_t_37
 (0 3)  (1036 211)  (1036 211)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (22 6)  (1058 214)  (1058 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (3 7)  (1039 215)  (1039 215)  routing T_20_13.sp12_h_l_23 <X> T_20_13.sp12_v_t_23


LogicTile_22_13

 (4 0)  (1148 208)  (1148 208)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_v_b_0
 (6 0)  (1150 208)  (1150 208)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_v_b_0
 (3 1)  (1147 209)  (1147 209)  routing T_22_13.sp12_h_l_23 <X> T_22_13.sp12_v_b_0
 (3 7)  (1147 215)  (1147 215)  routing T_22_13.sp12_h_l_23 <X> T_22_13.sp12_v_t_23
 (2 8)  (1146 216)  (1146 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.lc_trk_g3_1 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (4 2)  (1310 210)  (1310 210)  routing T_25_13.sp4_v_b_0 <X> T_25_13.sp4_v_t_37
 (22 2)  (1328 210)  (1328 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1329 210)  (1329 210)  routing T_25_13.sp4_h_r_7 <X> T_25_13.lc_trk_g0_7
 (24 2)  (1330 210)  (1330 210)  routing T_25_13.sp4_h_r_7 <X> T_25_13.lc_trk_g0_7
 (0 3)  (1306 211)  (1306 211)  routing T_25_13.lc_trk_g3_1 <X> T_25_13.wire_bram/ram/RCLK
 (2 3)  (1308 211)  (1308 211)  routing T_25_13.lc_trk_g3_1 <X> T_25_13.wire_bram/ram/RCLK
 (21 3)  (1327 211)  (1327 211)  routing T_25_13.sp4_h_r_7 <X> T_25_13.lc_trk_g0_7
 (4 4)  (1310 212)  (1310 212)  routing T_25_13.sp4_v_t_42 <X> T_25_13.sp4_v_b_3
 (6 4)  (1312 212)  (1312 212)  routing T_25_13.sp4_v_t_42 <X> T_25_13.sp4_v_b_3
 (17 6)  (1323 214)  (1323 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1324 215)  (1324 215)  routing T_25_13.sp4_r_v_b_29 <X> T_25_13.lc_trk_g1_5
 (9 8)  (1315 216)  (1315 216)  routing T_25_13.sp4_v_t_42 <X> T_25_13.sp4_h_r_7
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 216)  (1336 216)  routing T_25_13.lc_trk_g0_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g0_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (38 9)  (1344 217)  (1344 217)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (4 12)  (1310 220)  (1310 220)  routing T_25_13.sp4_h_l_44 <X> T_25_13.sp4_v_b_9
 (16 12)  (1322 220)  (1322 220)  routing T_25_13.sp4_v_b_25 <X> T_25_13.lc_trk_g3_1
 (17 12)  (1323 220)  (1323 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 220)  (1324 220)  routing T_25_13.sp4_v_b_25 <X> T_25_13.lc_trk_g3_1
 (5 13)  (1311 221)  (1311 221)  routing T_25_13.sp4_h_l_44 <X> T_25_13.sp4_v_b_9
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE
 (3 15)  (1309 223)  (1309 223)  routing T_25_13.sp12_h_l_22 <X> T_25_13.sp12_v_t_22


LogicTile_7_12

 (0 2)  (342 194)  (342 194)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (2 2)  (344 194)  (344 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (342 195)  (342 195)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (2 3)  (344 195)  (344 195)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (0 4)  (342 196)  (342 196)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_7/cen
 (1 4)  (343 196)  (343 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (342 197)  (342 197)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_7/cen
 (1 5)  (343 197)  (343 197)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_7/cen
 (14 8)  (356 200)  (356 200)  routing T_7_12.sp4_v_t_21 <X> T_7_12.lc_trk_g2_0
 (14 9)  (356 201)  (356 201)  routing T_7_12.sp4_v_t_21 <X> T_7_12.lc_trk_g2_0
 (16 9)  (358 201)  (358 201)  routing T_7_12.sp4_v_t_21 <X> T_7_12.lc_trk_g2_0
 (17 9)  (359 201)  (359 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (17 12)  (359 204)  (359 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (363 204)  (363 204)  routing T_7_12.sp4_h_r_35 <X> T_7_12.lc_trk_g3_3
 (22 12)  (364 204)  (364 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (365 204)  (365 204)  routing T_7_12.sp4_h_r_35 <X> T_7_12.lc_trk_g3_3
 (24 12)  (366 204)  (366 204)  routing T_7_12.sp4_h_r_35 <X> T_7_12.lc_trk_g3_3
 (18 13)  (360 205)  (360 205)  routing T_7_12.sp4_r_v_b_41 <X> T_7_12.lc_trk_g3_1
 (0 14)  (342 206)  (342 206)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 206)  (343 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (359 206)  (359 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (32 14)  (374 206)  (374 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 206)  (375 206)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 206)  (378 206)  LC_7 Logic Functioning bit
 (37 14)  (379 206)  (379 206)  LC_7 Logic Functioning bit
 (38 14)  (380 206)  (380 206)  LC_7 Logic Functioning bit
 (39 14)  (381 206)  (381 206)  LC_7 Logic Functioning bit
 (45 14)  (387 206)  (387 206)  LC_7 Logic Functioning bit
 (0 15)  (342 207)  (342 207)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 207)  (343 207)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (360 207)  (360 207)  routing T_7_12.sp4_r_v_b_45 <X> T_7_12.lc_trk_g3_5
 (36 15)  (378 207)  (378 207)  LC_7 Logic Functioning bit
 (37 15)  (379 207)  (379 207)  LC_7 Logic Functioning bit
 (38 15)  (380 207)  (380 207)  LC_7 Logic Functioning bit
 (39 15)  (381 207)  (381 207)  LC_7 Logic Functioning bit
 (44 15)  (386 207)  (386 207)  LC_7 Logic Functioning bit


RAM_Tile_8_12

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 193)  (403 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 195)  (396 195)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (7 3)  (403 195)  (403 195)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 196)  (403 196)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 198)  (403 198)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (15 6)  (411 198)  (411 198)  routing T_8_12.sp4_h_r_13 <X> T_8_12.lc_trk_g1_5
 (16 6)  (412 198)  (412 198)  routing T_8_12.sp4_h_r_13 <X> T_8_12.lc_trk_g1_5
 (17 6)  (413 198)  (413 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (414 198)  (414 198)  routing T_8_12.sp4_h_r_13 <X> T_8_12.lc_trk_g1_5
 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 7)  (418 199)  (418 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (421 199)  (421 199)  routing T_8_12.sp4_r_v_b_30 <X> T_8_12.lc_trk_g1_6
 (27 8)  (423 200)  (423 200)  routing T_8_12.lc_trk_g1_6 <X> T_8_12.wire_bram/ram/WDATA_3
 (29 8)  (425 200)  (425 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (426 200)  (426 200)  routing T_8_12.lc_trk_g1_6 <X> T_8_12.wire_bram/ram/WDATA_3
 (37 8)  (433 200)  (433 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 201)  (426 201)  routing T_8_12.lc_trk_g1_6 <X> T_8_12.wire_bram/ram/WDATA_3
 (12 12)  (408 204)  (408 204)  routing T_8_12.sp4_v_b_5 <X> T_8_12.sp4_h_r_11
 (11 13)  (407 205)  (407 205)  routing T_8_12.sp4_v_b_5 <X> T_8_12.sp4_h_r_11
 (13 13)  (409 205)  (409 205)  routing T_8_12.sp4_v_b_5 <X> T_8_12.sp4_h_r_11
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 207)  (396 207)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_bram/ram/WE


LogicTile_9_12

 (31 0)  (469 192)  (469 192)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 192)  (470 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 192)  (472 192)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 192)  (474 192)  LC_0 Logic Functioning bit
 (37 0)  (475 192)  (475 192)  LC_0 Logic Functioning bit
 (38 0)  (476 192)  (476 192)  LC_0 Logic Functioning bit
 (39 0)  (477 192)  (477 192)  LC_0 Logic Functioning bit
 (45 0)  (483 192)  (483 192)  LC_0 Logic Functioning bit
 (31 1)  (469 193)  (469 193)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 193)  (474 193)  LC_0 Logic Functioning bit
 (37 1)  (475 193)  (475 193)  LC_0 Logic Functioning bit
 (38 1)  (476 193)  (476 193)  LC_0 Logic Functioning bit
 (39 1)  (477 193)  (477 193)  LC_0 Logic Functioning bit
 (44 1)  (482 193)  (482 193)  LC_0 Logic Functioning bit
 (0 2)  (438 194)  (438 194)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 2)  (440 194)  (440 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (11 2)  (449 194)  (449 194)  routing T_9_12.sp4_h_r_8 <X> T_9_12.sp4_v_t_39
 (13 2)  (451 194)  (451 194)  routing T_9_12.sp4_h_r_8 <X> T_9_12.sp4_v_t_39
 (25 2)  (463 194)  (463 194)  routing T_9_12.sp4_v_t_3 <X> T_9_12.lc_trk_g0_6
 (0 3)  (438 195)  (438 195)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 3)  (440 195)  (440 195)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (12 3)  (450 195)  (450 195)  routing T_9_12.sp4_h_r_8 <X> T_9_12.sp4_v_t_39
 (14 3)  (452 195)  (452 195)  routing T_9_12.sp4_r_v_b_28 <X> T_9_12.lc_trk_g0_4
 (17 3)  (455 195)  (455 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (460 195)  (460 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 195)  (461 195)  routing T_9_12.sp4_v_t_3 <X> T_9_12.lc_trk_g0_6
 (25 3)  (463 195)  (463 195)  routing T_9_12.sp4_v_t_3 <X> T_9_12.lc_trk_g0_6
 (0 4)  (438 196)  (438 196)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (1 4)  (439 196)  (439 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (469 196)  (469 196)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 196)  (470 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 196)  (471 196)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 196)  (474 196)  LC_2 Logic Functioning bit
 (37 4)  (475 196)  (475 196)  LC_2 Logic Functioning bit
 (38 4)  (476 196)  (476 196)  LC_2 Logic Functioning bit
 (39 4)  (477 196)  (477 196)  LC_2 Logic Functioning bit
 (45 4)  (483 196)  (483 196)  LC_2 Logic Functioning bit
 (0 5)  (438 197)  (438 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (1 5)  (439 197)  (439 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (36 5)  (474 197)  (474 197)  LC_2 Logic Functioning bit
 (37 5)  (475 197)  (475 197)  LC_2 Logic Functioning bit
 (38 5)  (476 197)  (476 197)  LC_2 Logic Functioning bit
 (39 5)  (477 197)  (477 197)  LC_2 Logic Functioning bit
 (22 7)  (460 199)  (460 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (462 199)  (462 199)  routing T_9_12.top_op_6 <X> T_9_12.lc_trk_g1_6
 (25 7)  (463 199)  (463 199)  routing T_9_12.top_op_6 <X> T_9_12.lc_trk_g1_6
 (17 10)  (455 202)  (455 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 202)  (456 202)  routing T_9_12.wire_logic_cluster/lc_5/out <X> T_9_12.lc_trk_g2_5
 (31 10)  (469 202)  (469 202)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 202)  (470 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 202)  (474 202)  LC_5 Logic Functioning bit
 (37 10)  (475 202)  (475 202)  LC_5 Logic Functioning bit
 (38 10)  (476 202)  (476 202)  LC_5 Logic Functioning bit
 (39 10)  (477 202)  (477 202)  LC_5 Logic Functioning bit
 (45 10)  (483 202)  (483 202)  LC_5 Logic Functioning bit
 (31 11)  (469 203)  (469 203)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 203)  (474 203)  LC_5 Logic Functioning bit
 (37 11)  (475 203)  (475 203)  LC_5 Logic Functioning bit
 (38 11)  (476 203)  (476 203)  LC_5 Logic Functioning bit
 (39 11)  (477 203)  (477 203)  LC_5 Logic Functioning bit
 (44 11)  (482 203)  (482 203)  LC_5 Logic Functioning bit
 (15 12)  (453 204)  (453 204)  routing T_9_12.sp4_v_t_28 <X> T_9_12.lc_trk_g3_1
 (16 12)  (454 204)  (454 204)  routing T_9_12.sp4_v_t_28 <X> T_9_12.lc_trk_g3_1
 (17 12)  (455 204)  (455 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (460 204)  (460 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 204)  (461 204)  routing T_9_12.sp4_v_t_30 <X> T_9_12.lc_trk_g3_3
 (24 12)  (462 204)  (462 204)  routing T_9_12.sp4_v_t_30 <X> T_9_12.lc_trk_g3_3
 (1 14)  (439 206)  (439 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (449 206)  (449 206)  routing T_9_12.sp4_h_r_5 <X> T_9_12.sp4_v_t_46
 (12 14)  (450 206)  (450 206)  routing T_9_12.sp4_h_r_8 <X> T_9_12.sp4_h_l_46
 (13 14)  (451 206)  (451 206)  routing T_9_12.sp4_h_r_5 <X> T_9_12.sp4_v_t_46
 (1 15)  (439 207)  (439 207)  routing T_9_12.lc_trk_g0_4 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (12 15)  (450 207)  (450 207)  routing T_9_12.sp4_h_r_5 <X> T_9_12.sp4_v_t_46
 (13 15)  (451 207)  (451 207)  routing T_9_12.sp4_h_r_8 <X> T_9_12.sp4_h_l_46


LogicTile_10_12

 (25 0)  (517 192)  (517 192)  routing T_10_12.wire_logic_cluster/lc_2/out <X> T_10_12.lc_trk_g0_2
 (22 1)  (514 193)  (514 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (492 194)  (492 194)  routing T_10_12.lc_trk_g2_0 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 195)  (494 195)  routing T_10_12.lc_trk_g2_0 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (0 4)  (492 196)  (492 196)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 4)  (493 196)  (493 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (523 196)  (523 196)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 196)  (526 196)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (37 4)  (529 196)  (529 196)  LC_2 Logic Functioning bit
 (38 4)  (530 196)  (530 196)  LC_2 Logic Functioning bit
 (39 4)  (531 196)  (531 196)  LC_2 Logic Functioning bit
 (45 4)  (537 196)  (537 196)  LC_2 Logic Functioning bit
 (0 5)  (492 197)  (492 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 5)  (493 197)  (493 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (36 5)  (528 197)  (528 197)  LC_2 Logic Functioning bit
 (37 5)  (529 197)  (529 197)  LC_2 Logic Functioning bit
 (38 5)  (530 197)  (530 197)  LC_2 Logic Functioning bit
 (39 5)  (531 197)  (531 197)  LC_2 Logic Functioning bit
 (44 5)  (536 197)  (536 197)  LC_2 Logic Functioning bit
 (14 7)  (506 199)  (506 199)  routing T_10_12.top_op_4 <X> T_10_12.lc_trk_g1_4
 (15 7)  (507 199)  (507 199)  routing T_10_12.top_op_4 <X> T_10_12.lc_trk_g1_4
 (17 7)  (509 199)  (509 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (14 9)  (506 201)  (506 201)  routing T_10_12.sp4_h_r_24 <X> T_10_12.lc_trk_g2_0
 (15 9)  (507 201)  (507 201)  routing T_10_12.sp4_h_r_24 <X> T_10_12.lc_trk_g2_0
 (16 9)  (508 201)  (508 201)  routing T_10_12.sp4_h_r_24 <X> T_10_12.lc_trk_g2_0
 (17 9)  (509 201)  (509 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 12)  (514 204)  (514 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (492 206)  (492 206)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 206)  (509 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (32 14)  (524 206)  (524 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 206)  (528 206)  LC_7 Logic Functioning bit
 (37 14)  (529 206)  (529 206)  LC_7 Logic Functioning bit
 (38 14)  (530 206)  (530 206)  LC_7 Logic Functioning bit
 (39 14)  (531 206)  (531 206)  LC_7 Logic Functioning bit
 (45 14)  (537 206)  (537 206)  LC_7 Logic Functioning bit
 (0 15)  (492 207)  (492 207)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 207)  (493 207)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (510 207)  (510 207)  routing T_10_12.sp4_r_v_b_45 <X> T_10_12.lc_trk_g3_5
 (31 15)  (523 207)  (523 207)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 207)  (528 207)  LC_7 Logic Functioning bit
 (37 15)  (529 207)  (529 207)  LC_7 Logic Functioning bit
 (38 15)  (530 207)  (530 207)  LC_7 Logic Functioning bit
 (39 15)  (531 207)  (531 207)  LC_7 Logic Functioning bit
 (44 15)  (536 207)  (536 207)  LC_7 Logic Functioning bit


LogicTile_11_12

 (22 0)  (568 192)  (568 192)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 192)  (570 192)  routing T_11_12.bot_op_3 <X> T_11_12.lc_trk_g0_3
 (0 2)  (546 194)  (546 194)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (551 194)  (551 194)  routing T_11_12.sp4_h_r_9 <X> T_11_12.sp4_h_l_37
 (14 2)  (560 194)  (560 194)  routing T_11_12.wire_logic_cluster/lc_4/out <X> T_11_12.lc_trk_g0_4
 (0 3)  (546 195)  (546 195)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 3)  (548 195)  (548 195)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (4 3)  (550 195)  (550 195)  routing T_11_12.sp4_h_r_9 <X> T_11_12.sp4_h_l_37
 (17 3)  (563 195)  (563 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (568 196)  (568 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 196)  (569 196)  routing T_11_12.sp4_v_b_19 <X> T_11_12.lc_trk_g1_3
 (24 4)  (570 196)  (570 196)  routing T_11_12.sp4_v_b_19 <X> T_11_12.lc_trk_g1_3
 (0 5)  (546 197)  (546 197)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (19 6)  (565 198)  (565 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 200)  (582 200)  LC_4 Logic Functioning bit
 (37 8)  (583 200)  (583 200)  LC_4 Logic Functioning bit
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (39 8)  (585 200)  (585 200)  LC_4 Logic Functioning bit
 (45 8)  (591 200)  (591 200)  LC_4 Logic Functioning bit
 (31 9)  (577 201)  (577 201)  routing T_11_12.lc_trk_g0_3 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 201)  (582 201)  LC_4 Logic Functioning bit
 (37 9)  (583 201)  (583 201)  LC_4 Logic Functioning bit
 (38 9)  (584 201)  (584 201)  LC_4 Logic Functioning bit
 (39 9)  (585 201)  (585 201)  LC_4 Logic Functioning bit
 (44 9)  (590 201)  (590 201)  LC_4 Logic Functioning bit
 (21 10)  (567 202)  (567 202)  routing T_11_12.wire_logic_cluster/lc_7/out <X> T_11_12.lc_trk_g2_7
 (22 10)  (568 202)  (568 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 202)  (571 202)  routing T_11_12.wire_logic_cluster/lc_6/out <X> T_11_12.lc_trk_g2_6
 (31 10)  (577 202)  (577 202)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 202)  (579 202)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (37 10)  (583 202)  (583 202)  LC_5 Logic Functioning bit
 (38 10)  (584 202)  (584 202)  LC_5 Logic Functioning bit
 (39 10)  (585 202)  (585 202)  LC_5 Logic Functioning bit
 (45 10)  (591 202)  (591 202)  LC_5 Logic Functioning bit
 (22 11)  (568 203)  (568 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (577 203)  (577 203)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 203)  (582 203)  LC_5 Logic Functioning bit
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (38 11)  (584 203)  (584 203)  LC_5 Logic Functioning bit
 (39 11)  (585 203)  (585 203)  LC_5 Logic Functioning bit
 (44 11)  (590 203)  (590 203)  LC_5 Logic Functioning bit
 (17 12)  (563 204)  (563 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (31 12)  (577 204)  (577 204)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 204)  (579 204)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 204)  (582 204)  LC_6 Logic Functioning bit
 (37 12)  (583 204)  (583 204)  LC_6 Logic Functioning bit
 (38 12)  (584 204)  (584 204)  LC_6 Logic Functioning bit
 (39 12)  (585 204)  (585 204)  LC_6 Logic Functioning bit
 (45 12)  (591 204)  (591 204)  LC_6 Logic Functioning bit
 (5 13)  (551 205)  (551 205)  routing T_11_12.sp4_h_r_9 <X> T_11_12.sp4_v_b_9
 (18 13)  (564 205)  (564 205)  routing T_11_12.sp4_r_v_b_41 <X> T_11_12.lc_trk_g3_1
 (31 13)  (577 205)  (577 205)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 205)  (582 205)  LC_6 Logic Functioning bit
 (37 13)  (583 205)  (583 205)  LC_6 Logic Functioning bit
 (38 13)  (584 205)  (584 205)  LC_6 Logic Functioning bit
 (39 13)  (585 205)  (585 205)  LC_6 Logic Functioning bit
 (44 13)  (590 205)  (590 205)  LC_6 Logic Functioning bit
 (0 14)  (546 206)  (546 206)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 206)  (563 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (577 206)  (577 206)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 206)  (578 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 206)  (582 206)  LC_7 Logic Functioning bit
 (37 14)  (583 206)  (583 206)  LC_7 Logic Functioning bit
 (38 14)  (584 206)  (584 206)  LC_7 Logic Functioning bit
 (39 14)  (585 206)  (585 206)  LC_7 Logic Functioning bit
 (45 14)  (591 206)  (591 206)  LC_7 Logic Functioning bit
 (0 15)  (546 207)  (546 207)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 207)  (547 207)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (564 207)  (564 207)  routing T_11_12.sp4_r_v_b_45 <X> T_11_12.lc_trk_g3_5
 (36 15)  (582 207)  (582 207)  LC_7 Logic Functioning bit
 (37 15)  (583 207)  (583 207)  LC_7 Logic Functioning bit
 (38 15)  (584 207)  (584 207)  LC_7 Logic Functioning bit
 (39 15)  (585 207)  (585 207)  LC_7 Logic Functioning bit


LogicTile_12_12

 (31 0)  (631 192)  (631 192)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (38 0)  (638 192)  (638 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (45 0)  (645 192)  (645 192)  LC_0 Logic Functioning bit
 (31 1)  (631 193)  (631 193)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (37 1)  (637 193)  (637 193)  LC_0 Logic Functioning bit
 (38 1)  (638 193)  (638 193)  LC_0 Logic Functioning bit
 (39 1)  (639 193)  (639 193)  LC_0 Logic Functioning bit
 (44 1)  (644 193)  (644 193)  LC_0 Logic Functioning bit
 (0 2)  (600 194)  (600 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (605 194)  (605 194)  routing T_12_12.sp4_v_t_37 <X> T_12_12.sp4_h_l_37
 (21 2)  (621 194)  (621 194)  routing T_12_12.sp4_h_l_2 <X> T_12_12.lc_trk_g0_7
 (22 2)  (622 194)  (622 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 194)  (623 194)  routing T_12_12.sp4_h_l_2 <X> T_12_12.lc_trk_g0_7
 (24 2)  (624 194)  (624 194)  routing T_12_12.sp4_h_l_2 <X> T_12_12.lc_trk_g0_7
 (0 3)  (600 195)  (600 195)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 3)  (602 195)  (602 195)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (6 3)  (606 195)  (606 195)  routing T_12_12.sp4_v_t_37 <X> T_12_12.sp4_h_l_37
 (0 4)  (600 196)  (600 196)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (21 6)  (621 198)  (621 198)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g1_7
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 8)  (614 200)  (614 200)  routing T_12_12.wire_logic_cluster/lc_0/out <X> T_12_12.lc_trk_g2_0
 (17 9)  (617 201)  (617 201)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 201)  (623 201)  routing T_12_12.sp4_h_l_15 <X> T_12_12.lc_trk_g2_2
 (24 9)  (624 201)  (624 201)  routing T_12_12.sp4_h_l_15 <X> T_12_12.lc_trk_g2_2
 (25 9)  (625 201)  (625 201)  routing T_12_12.sp4_h_l_15 <X> T_12_12.lc_trk_g2_2
 (31 10)  (631 202)  (631 202)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 202)  (634 202)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (38 10)  (638 202)  (638 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (37 11)  (637 203)  (637 203)  LC_5 Logic Functioning bit
 (38 11)  (638 203)  (638 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (44 11)  (644 203)  (644 203)  LC_5 Logic Functioning bit
 (51 11)  (651 203)  (651 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (11 13)  (611 205)  (611 205)  routing T_12_12.sp4_h_l_46 <X> T_12_12.sp4_h_r_11
 (18 13)  (618 205)  (618 205)  routing T_12_12.sp4_r_v_b_41 <X> T_12_12.lc_trk_g3_1
 (0 14)  (600 206)  (600 206)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 206)  (615 206)  routing T_12_12.sp4_h_r_45 <X> T_12_12.lc_trk_g3_5
 (16 14)  (616 206)  (616 206)  routing T_12_12.sp4_h_r_45 <X> T_12_12.lc_trk_g3_5
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 206)  (618 206)  routing T_12_12.sp4_h_r_45 <X> T_12_12.lc_trk_g3_5
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 206)  (633 206)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (38 14)  (638 206)  (638 206)  LC_7 Logic Functioning bit
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (45 14)  (645 206)  (645 206)  LC_7 Logic Functioning bit
 (0 15)  (600 207)  (600 207)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 207)  (601 207)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (618 207)  (618 207)  routing T_12_12.sp4_h_r_45 <X> T_12_12.lc_trk_g3_5
 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (37 15)  (637 207)  (637 207)  LC_7 Logic Functioning bit
 (38 15)  (638 207)  (638 207)  LC_7 Logic Functioning bit
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (12 0)  (666 192)  (666 192)  routing T_13_12.sp4_v_b_8 <X> T_13_12.sp4_h_r_2
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (39 0)  (693 192)  (693 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (42 0)  (696 192)  (696 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (11 1)  (665 193)  (665 193)  routing T_13_12.sp4_v_b_8 <X> T_13_12.sp4_h_r_2
 (13 1)  (667 193)  (667 193)  routing T_13_12.sp4_v_b_8 <X> T_13_12.sp4_h_r_2
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (42 1)  (696 193)  (696 193)  LC_0 Logic Functioning bit
 (49 1)  (703 193)  (703 193)  Carry_In_Mux bit 

 (51 1)  (705 193)  (705 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_3 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 195)  (654 195)  routing T_13_12.glb_netwk_3 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 4)  (655 196)  (655 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (668 196)  (668 196)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g1_0
 (21 4)  (675 196)  (675 196)  routing T_13_12.bnr_op_3 <X> T_13_12.lc_trk_g1_3
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (0 5)  (654 197)  (654 197)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (1 5)  (655 197)  (655 197)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (675 197)  (675 197)  routing T_13_12.bnr_op_3 <X> T_13_12.lc_trk_g1_3
 (12 6)  (666 198)  (666 198)  routing T_13_12.sp4_h_r_2 <X> T_13_12.sp4_h_l_40
 (13 7)  (667 199)  (667 199)  routing T_13_12.sp4_h_r_2 <X> T_13_12.sp4_h_l_40
 (12 10)  (666 202)  (666 202)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_h_l_45
 (11 11)  (665 203)  (665 203)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_h_l_45
 (0 14)  (654 206)  (654 206)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 206)  (669 206)  routing T_13_12.sp4_h_l_16 <X> T_13_12.lc_trk_g3_5
 (16 14)  (670 206)  (670 206)  routing T_13_12.sp4_h_l_16 <X> T_13_12.lc_trk_g3_5
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (654 207)  (654 207)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 207)  (655 207)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (672 207)  (672 207)  routing T_13_12.sp4_h_l_16 <X> T_13_12.lc_trk_g3_5


LogicTile_14_12

 (14 0)  (722 192)  (722 192)  routing T_14_12.lft_op_0 <X> T_14_12.lc_trk_g0_0
 (26 0)  (734 192)  (734 192)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (37 0)  (745 192)  (745 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (43 0)  (751 192)  (751 192)  LC_0 Logic Functioning bit
 (15 1)  (723 193)  (723 193)  routing T_14_12.lft_op_0 <X> T_14_12.lc_trk_g0_0
 (17 1)  (725 193)  (725 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (734 193)  (734 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 193)  (735 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 193)  (736 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (40 1)  (748 193)  (748 193)  LC_0 Logic Functioning bit
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (42 1)  (750 193)  (750 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (720 194)  (720 194)  routing T_14_12.sp4_v_t_45 <X> T_14_12.sp4_h_l_39
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 194)  (738 194)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 194)  (741 194)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (42 2)  (750 194)  (750 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (50 2)  (758 194)  (758 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 195)  (708 195)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (11 3)  (719 195)  (719 195)  routing T_14_12.sp4_v_t_45 <X> T_14_12.sp4_h_l_39
 (13 3)  (721 195)  (721 195)  routing T_14_12.sp4_v_t_45 <X> T_14_12.sp4_h_l_39
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 195)  (739 195)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (37 3)  (745 195)  (745 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (39 3)  (747 195)  (747 195)  LC_1 Logic Functioning bit
 (40 3)  (748 195)  (748 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (14 4)  (722 196)  (722 196)  routing T_14_12.lft_op_0 <X> T_14_12.lc_trk_g1_0
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 196)  (742 196)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (43 4)  (751 196)  (751 196)  LC_2 Logic Functioning bit
 (15 5)  (723 197)  (723 197)  routing T_14_12.lft_op_0 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (735 197)  (735 197)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 197)  (736 197)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 197)  (739 197)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 197)  (740 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (741 197)  (741 197)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.input_2_2
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (37 5)  (745 197)  (745 197)  LC_2 Logic Functioning bit
 (38 5)  (746 197)  (746 197)  LC_2 Logic Functioning bit
 (39 5)  (747 197)  (747 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (15 6)  (723 198)  (723 198)  routing T_14_12.bot_op_5 <X> T_14_12.lc_trk_g1_5
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (729 198)  (729 198)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g1_7
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 198)  (734 198)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 198)  (736 198)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 198)  (739 198)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (43 6)  (751 198)  (751 198)  LC_3 Logic Functioning bit
 (50 6)  (758 198)  (758 198)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 199)  (732 199)  routing T_14_12.bot_op_6 <X> T_14_12.lc_trk_g1_6
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 199)  (738 199)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (38 7)  (746 199)  (746 199)  LC_3 Logic Functioning bit
 (14 8)  (722 200)  (722 200)  routing T_14_12.bnl_op_0 <X> T_14_12.lc_trk_g2_0
 (17 8)  (725 200)  (725 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 200)  (726 200)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g2_1
 (21 8)  (729 200)  (729 200)  routing T_14_12.bnl_op_3 <X> T_14_12.lc_trk_g2_3
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 200)  (739 200)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 200)  (742 200)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 200)  (749 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (50 8)  (758 200)  (758 200)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (759 200)  (759 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (760 200)  (760 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (722 201)  (722 201)  routing T_14_12.bnl_op_0 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (729 201)  (729 201)  routing T_14_12.bnl_op_3 <X> T_14_12.lc_trk_g2_3
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 201)  (739 201)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (43 9)  (751 201)  (751 201)  LC_4 Logic Functioning bit
 (46 9)  (754 201)  (754 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (756 201)  (756 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (722 202)  (722 202)  routing T_14_12.bnl_op_4 <X> T_14_12.lc_trk_g2_4
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 202)  (726 202)  routing T_14_12.bnl_op_5 <X> T_14_12.lc_trk_g2_5
 (25 10)  (733 202)  (733 202)  routing T_14_12.wire_logic_cluster/lc_6/out <X> T_14_12.lc_trk_g2_6
 (14 11)  (722 203)  (722 203)  routing T_14_12.bnl_op_4 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (726 203)  (726 203)  routing T_14_12.bnl_op_5 <X> T_14_12.lc_trk_g2_5
 (22 11)  (730 203)  (730 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (722 204)  (722 204)  routing T_14_12.bnl_op_0 <X> T_14_12.lc_trk_g3_0
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.bnl_op_1 <X> T_14_12.lc_trk_g3_1
 (25 12)  (733 204)  (733 204)  routing T_14_12.bnl_op_2 <X> T_14_12.lc_trk_g3_2
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (41 12)  (749 204)  (749 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (14 13)  (722 205)  (722 205)  routing T_14_12.bnl_op_0 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (726 205)  (726 205)  routing T_14_12.bnl_op_1 <X> T_14_12.lc_trk_g3_1
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 205)  (733 205)  routing T_14_12.bnl_op_2 <X> T_14_12.lc_trk_g3_2
 (27 13)  (735 205)  (735 205)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (38 13)  (746 205)  (746 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (40 13)  (748 205)  (748 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (14 14)  (722 206)  (722 206)  routing T_14_12.bnl_op_4 <X> T_14_12.lc_trk_g3_4
 (21 14)  (729 206)  (729 206)  routing T_14_12.bnl_op_7 <X> T_14_12.lc_trk_g3_7
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (733 206)  (733 206)  routing T_14_12.bnl_op_6 <X> T_14_12.lc_trk_g3_6
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 206)  (741 206)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (38 14)  (746 206)  (746 206)  LC_7 Logic Functioning bit
 (14 15)  (722 207)  (722 207)  routing T_14_12.bnl_op_4 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (729 207)  (729 207)  routing T_14_12.bnl_op_7 <X> T_14_12.lc_trk_g3_7
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 207)  (733 207)  routing T_14_12.bnl_op_6 <X> T_14_12.lc_trk_g3_6
 (26 15)  (734 207)  (734 207)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 207)  (745 207)  LC_7 Logic Functioning bit
 (39 15)  (747 207)  (747 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 192)  (792 192)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (42 0)  (804 192)  (804 192)  LC_0 Logic Functioning bit
 (44 0)  (806 192)  (806 192)  LC_0 Logic Functioning bit
 (52 0)  (814 192)  (814 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (30 1)  (792 193)  (792 193)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (39 1)  (801 193)  (801 193)  LC_0 Logic Functioning bit
 (41 1)  (803 193)  (803 193)  LC_0 Logic Functioning bit
 (42 1)  (804 193)  (804 193)  LC_0 Logic Functioning bit
 (49 1)  (811 193)  (811 193)  Carry_In_Mux bit 

 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (774 194)  (774 194)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_h_l_39
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (42 2)  (804 194)  (804 194)  LC_1 Logic Functioning bit
 (44 2)  (806 194)  (806 194)  LC_1 Logic Functioning bit
 (51 2)  (813 194)  (813 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (11 3)  (773 195)  (773 195)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_h_l_39
 (13 3)  (775 195)  (775 195)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_h_l_39
 (14 3)  (776 195)  (776 195)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g0_4
 (15 3)  (777 195)  (777 195)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (36 3)  (798 195)  (798 195)  LC_1 Logic Functioning bit
 (39 3)  (801 195)  (801 195)  LC_1 Logic Functioning bit
 (41 3)  (803 195)  (803 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (0 4)  (762 196)  (762 196)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 196)  (783 196)  routing T_15_12.wire_logic_cluster/lc_3/out <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (790 196)  (790 196)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 196)  (792 196)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (42 4)  (804 196)  (804 196)  LC_2 Logic Functioning bit
 (44 4)  (806 196)  (806 196)  LC_2 Logic Functioning bit
 (52 4)  (814 196)  (814 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (762 197)  (762 197)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (12 6)  (774 198)  (774 198)  routing T_15_12.sp4_v_t_40 <X> T_15_12.sp4_h_l_40
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (41 6)  (803 198)  (803 198)  LC_3 Logic Functioning bit
 (42 6)  (804 198)  (804 198)  LC_3 Logic Functioning bit
 (44 6)  (806 198)  (806 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (48 6)  (810 198)  (810 198)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (9 7)  (771 199)  (771 199)  routing T_15_12.sp4_v_b_8 <X> T_15_12.sp4_v_t_41
 (10 7)  (772 199)  (772 199)  routing T_15_12.sp4_v_b_8 <X> T_15_12.sp4_v_t_41
 (11 7)  (773 199)  (773 199)  routing T_15_12.sp4_v_t_40 <X> T_15_12.sp4_h_l_40
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 199)  (798 199)  LC_3 Logic Functioning bit
 (39 7)  (801 199)  (801 199)  LC_3 Logic Functioning bit
 (41 7)  (803 199)  (803 199)  LC_3 Logic Functioning bit
 (42 7)  (804 199)  (804 199)  LC_3 Logic Functioning bit
 (27 8)  (789 200)  (789 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 200)  (790 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (42 8)  (804 200)  (804 200)  LC_4 Logic Functioning bit
 (44 8)  (806 200)  (806 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (15 9)  (777 201)  (777 201)  routing T_15_12.sp4_v_t_29 <X> T_15_12.lc_trk_g2_0
 (16 9)  (778 201)  (778 201)  routing T_15_12.sp4_v_t_29 <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (36 9)  (798 201)  (798 201)  LC_4 Logic Functioning bit
 (39 9)  (801 201)  (801 201)  LC_4 Logic Functioning bit
 (41 9)  (803 201)  (803 201)  LC_4 Logic Functioning bit
 (42 9)  (804 201)  (804 201)  LC_4 Logic Functioning bit
 (48 9)  (810 201)  (810 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (778 202)  (778 202)  routing T_15_12.sp12_v_t_10 <X> T_15_12.lc_trk_g2_5
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (785 202)  (785 202)  routing T_15_12.sp12_v_t_12 <X> T_15_12.lc_trk_g2_7
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 202)  (790 202)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 202)  (792 202)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (41 10)  (803 202)  (803 202)  LC_5 Logic Functioning bit
 (42 10)  (804 202)  (804 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (39 11)  (801 203)  (801 203)  LC_5 Logic Functioning bit
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (51 11)  (813 203)  (813 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (783 204)  (783 204)  routing T_15_12.sp4_h_r_43 <X> T_15_12.lc_trk_g3_3
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 204)  (785 204)  routing T_15_12.sp4_h_r_43 <X> T_15_12.lc_trk_g3_3
 (24 12)  (786 204)  (786 204)  routing T_15_12.sp4_h_r_43 <X> T_15_12.lc_trk_g3_3
 (21 13)  (783 205)  (783 205)  routing T_15_12.sp4_h_r_43 <X> T_15_12.lc_trk_g3_3
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (767 206)  (767 206)  routing T_15_12.sp4_v_t_44 <X> T_15_12.sp4_h_l_44
 (14 14)  (776 206)  (776 206)  routing T_15_12.wire_logic_cluster/lc_4/out <X> T_15_12.lc_trk_g3_4
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 206)  (780 206)  routing T_15_12.wire_logic_cluster/lc_5/out <X> T_15_12.lc_trk_g3_5
 (1 15)  (763 207)  (763 207)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (6 15)  (768 207)  (768 207)  routing T_15_12.sp4_v_t_44 <X> T_15_12.sp4_h_l_44
 (8 15)  (770 207)  (770 207)  routing T_15_12.sp4_v_b_7 <X> T_15_12.sp4_v_t_47
 (10 15)  (772 207)  (772 207)  routing T_15_12.sp4_v_b_7 <X> T_15_12.sp4_v_t_47
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_16_12

 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 193)  (840 193)  routing T_16_12.top_op_2 <X> T_16_12.lc_trk_g0_2
 (25 1)  (841 193)  (841 193)  routing T_16_12.top_op_2 <X> T_16_12.lc_trk_g0_2
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (0 3)  (816 195)  (816 195)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (30 3)  (846 195)  (846 195)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 195)  (847 195)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 195)  (852 195)  LC_1 Logic Functioning bit
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (38 3)  (854 195)  (854 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 196)  (840 196)  routing T_16_12.bot_op_3 <X> T_16_12.lc_trk_g1_3
 (28 4)  (844 196)  (844 196)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 196)  (850 196)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (40 4)  (856 196)  (856 196)  LC_2 Logic Functioning bit
 (50 4)  (866 196)  (866 196)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (842 197)  (842 197)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 197)  (843 197)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (38 5)  (854 197)  (854 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (25 6)  (841 198)  (841 198)  routing T_16_12.wire_logic_cluster/lc_6/out <X> T_16_12.lc_trk_g1_6
 (26 6)  (842 198)  (842 198)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 198)  (844 198)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 198)  (849 198)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 198)  (850 198)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (45 6)  (861 198)  (861 198)  LC_3 Logic Functioning bit
 (50 6)  (866 198)  (866 198)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (867 198)  (867 198)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (10 7)  (826 199)  (826 199)  routing T_16_12.sp4_h_l_46 <X> T_16_12.sp4_v_t_41
 (22 7)  (838 199)  (838 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (842 199)  (842 199)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 199)  (843 199)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 199)  (846 199)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (38 7)  (854 199)  (854 199)  LC_3 Logic Functioning bit
 (39 7)  (855 199)  (855 199)  LC_3 Logic Functioning bit
 (2 8)  (818 200)  (818 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (838 200)  (838 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 200)  (839 200)  routing T_16_12.sp12_v_b_11 <X> T_16_12.lc_trk_g2_3
 (5 10)  (821 202)  (821 202)  routing T_16_12.sp4_v_t_43 <X> T_16_12.sp4_h_l_43
 (6 11)  (822 203)  (822 203)  routing T_16_12.sp4_v_t_43 <X> T_16_12.sp4_h_l_43
 (14 12)  (830 204)  (830 204)  routing T_16_12.sp4_h_l_21 <X> T_16_12.lc_trk_g3_0
 (15 12)  (831 204)  (831 204)  routing T_16_12.tnl_op_1 <X> T_16_12.lc_trk_g3_1
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (837 204)  (837 204)  routing T_16_12.wire_logic_cluster/lc_3/out <X> T_16_12.lc_trk_g3_3
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 204)  (849 204)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 204)  (850 204)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 204)  (852 204)  LC_6 Logic Functioning bit
 (37 12)  (853 204)  (853 204)  LC_6 Logic Functioning bit
 (38 12)  (854 204)  (854 204)  LC_6 Logic Functioning bit
 (39 12)  (855 204)  (855 204)  LC_6 Logic Functioning bit
 (45 12)  (861 204)  (861 204)  LC_6 Logic Functioning bit
 (15 13)  (831 205)  (831 205)  routing T_16_12.sp4_h_l_21 <X> T_16_12.lc_trk_g3_0
 (16 13)  (832 205)  (832 205)  routing T_16_12.sp4_h_l_21 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (834 205)  (834 205)  routing T_16_12.tnl_op_1 <X> T_16_12.lc_trk_g3_1
 (36 13)  (852 205)  (852 205)  LC_6 Logic Functioning bit
 (37 13)  (853 205)  (853 205)  LC_6 Logic Functioning bit
 (38 13)  (854 205)  (854 205)  LC_6 Logic Functioning bit
 (39 13)  (855 205)  (855 205)  LC_6 Logic Functioning bit
 (21 14)  (837 206)  (837 206)  routing T_16_12.sp4_h_r_39 <X> T_16_12.lc_trk_g3_7
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 206)  (839 206)  routing T_16_12.sp4_h_r_39 <X> T_16_12.lc_trk_g3_7
 (24 14)  (840 206)  (840 206)  routing T_16_12.sp4_h_r_39 <X> T_16_12.lc_trk_g3_7


LogicTile_17_12

 (11 0)  (885 192)  (885 192)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_v_b_2
 (13 0)  (887 192)  (887 192)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_v_b_2


LogicTile_19_12

 (11 2)  (993 194)  (993 194)  routing T_19_12.sp4_h_l_44 <X> T_19_12.sp4_v_t_39


LogicTile_20_12

 (19 0)  (1055 192)  (1055 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 195)  (1306 195)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 195)  (1321 195)  routing T_25_12.sp4_v_b_20 <X> T_25_12.lc_trk_g0_4
 (16 3)  (1322 195)  (1322 195)  routing T_25_12.sp4_v_b_20 <X> T_25_12.lc_trk_g0_4
 (17 3)  (1323 195)  (1323 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (28 8)  (1334 200)  (1334 200)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 200)  (1336 200)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (39 8)  (1345 200)  (1345 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (22 10)  (1328 202)  (1328 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1329 202)  (1329 202)  routing T_25_12.sp12_v_b_23 <X> T_25_12.lc_trk_g2_7
 (21 11)  (1327 203)  (1327 203)  routing T_25_12.sp12_v_b_23 <X> T_25_12.lc_trk_g2_7
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g0_4 <X> T_25_12.wire_bram/ram/WE


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_1 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 180)  (1 180)  IOB_0 IO Functioning bit
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (5 8)  (12 184)  (12 184)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g1_1
 (7 8)  (10 184)  (10 184)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 184)  (9 184)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g1_1
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (4 11)  (13 187)  (13 187)  routing T_0_11.span12_horz_18 <X> T_0_11.lc_trk_g1_2
 (6 11)  (11 187)  (11 187)  routing T_0_11.span12_horz_18 <X> T_0_11.lc_trk_g1_2
 (7 11)  (10 187)  (10 187)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_18 lc_trk_g1_2
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_3_11

 (3 10)  (129 186)  (129 186)  routing T_3_11.sp12_v_t_22 <X> T_3_11.sp12_h_l_22


RAM_Tile_8_11

 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 177)  (412 177)  routing T_8_11.sp12_h_r_8 <X> T_8_11.lc_trk_g0_0
 (17 1)  (413 177)  (413 177)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (16 2)  (412 178)  (412 178)  routing T_8_11.sp4_v_b_5 <X> T_8_11.lc_trk_g0_5
 (17 2)  (413 178)  (413 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (414 178)  (414 178)  routing T_8_11.sp4_v_b_5 <X> T_8_11.lc_trk_g0_5
 (2 3)  (398 179)  (398 179)  routing T_8_11.lc_trk_g0_0 <X> T_8_11.wire_bram/ram/RCLK
 (9 3)  (405 179)  (405 179)  routing T_8_11.sp4_v_b_5 <X> T_8_11.sp4_v_t_36
 (10 3)  (406 179)  (406 179)  routing T_8_11.sp4_v_b_5 <X> T_8_11.sp4_v_t_36
 (14 3)  (410 179)  (410 179)  routing T_8_11.sp12_h_r_20 <X> T_8_11.lc_trk_g0_4
 (16 3)  (412 179)  (412 179)  routing T_8_11.sp12_h_r_20 <X> T_8_11.lc_trk_g0_4
 (17 3)  (413 179)  (413 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (29 8)  (425 184)  (425 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 184)  (426 184)  routing T_8_11.lc_trk_g0_5 <X> T_8_11.wire_bram/ram/WDATA_11
 (41 8)  (437 184)  (437 184)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g0_4 <X> T_8_11.wire_bram/ram/RE


LogicTile_9_11

 (14 1)  (452 177)  (452 177)  routing T_9_11.top_op_0 <X> T_9_11.lc_trk_g0_0
 (15 1)  (453 177)  (453 177)  routing T_9_11.top_op_0 <X> T_9_11.lc_trk_g0_0
 (17 1)  (455 177)  (455 177)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (2 2)  (440 178)  (440 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (438 179)  (438 179)  routing T_9_11.lc_trk_g1_1 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (2 3)  (440 179)  (440 179)  routing T_9_11.lc_trk_g1_1 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (1 4)  (439 180)  (439 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (13 4)  (451 180)  (451 180)  routing T_9_11.sp4_v_t_40 <X> T_9_11.sp4_v_b_5
 (15 4)  (453 180)  (453 180)  routing T_9_11.sp4_h_l_4 <X> T_9_11.lc_trk_g1_1
 (16 4)  (454 180)  (454 180)  routing T_9_11.sp4_h_l_4 <X> T_9_11.lc_trk_g1_1
 (17 4)  (455 180)  (455 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 180)  (456 180)  routing T_9_11.sp4_h_l_4 <X> T_9_11.lc_trk_g1_1
 (21 4)  (459 180)  (459 180)  routing T_9_11.sp4_h_r_11 <X> T_9_11.lc_trk_g1_3
 (22 4)  (460 180)  (460 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 180)  (461 180)  routing T_9_11.sp4_h_r_11 <X> T_9_11.lc_trk_g1_3
 (24 4)  (462 180)  (462 180)  routing T_9_11.sp4_h_r_11 <X> T_9_11.lc_trk_g1_3
 (0 5)  (438 181)  (438 181)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (1 5)  (439 181)  (439 181)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (8 5)  (446 181)  (446 181)  routing T_9_11.sp4_h_r_4 <X> T_9_11.sp4_v_b_4
 (18 5)  (456 181)  (456 181)  routing T_9_11.sp4_h_l_4 <X> T_9_11.lc_trk_g1_1
 (15 6)  (453 182)  (453 182)  routing T_9_11.sp4_h_r_21 <X> T_9_11.lc_trk_g1_5
 (16 6)  (454 182)  (454 182)  routing T_9_11.sp4_h_r_21 <X> T_9_11.lc_trk_g1_5
 (17 6)  (455 182)  (455 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 182)  (456 182)  routing T_9_11.sp4_h_r_21 <X> T_9_11.lc_trk_g1_5
 (29 6)  (467 182)  (467 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (474 182)  (474 182)  LC_3 Logic Functioning bit
 (38 6)  (476 182)  (476 182)  LC_3 Logic Functioning bit
 (41 6)  (479 182)  (479 182)  LC_3 Logic Functioning bit
 (43 6)  (481 182)  (481 182)  LC_3 Logic Functioning bit
 (45 6)  (483 182)  (483 182)  LC_3 Logic Functioning bit
 (18 7)  (456 183)  (456 183)  routing T_9_11.sp4_h_r_21 <X> T_9_11.lc_trk_g1_5
 (36 7)  (474 183)  (474 183)  LC_3 Logic Functioning bit
 (38 7)  (476 183)  (476 183)  LC_3 Logic Functioning bit
 (41 7)  (479 183)  (479 183)  LC_3 Logic Functioning bit
 (43 7)  (481 183)  (481 183)  LC_3 Logic Functioning bit
 (44 7)  (482 183)  (482 183)  LC_3 Logic Functioning bit
 (4 8)  (442 184)  (442 184)  routing T_9_11.sp4_v_t_43 <X> T_9_11.sp4_v_b_6
 (13 13)  (451 189)  (451 189)  routing T_9_11.sp4_v_t_43 <X> T_9_11.sp4_h_r_11
 (1 14)  (439 190)  (439 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (441 190)  (441 190)  routing T_9_11.sp12_h_r_1 <X> T_9_11.sp12_v_t_22
 (0 15)  (438 191)  (438 191)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 191)  (439 191)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.wire_logic_cluster/lc_7/s_r
 (3 15)  (441 191)  (441 191)  routing T_9_11.sp12_h_r_1 <X> T_9_11.sp12_v_t_22


LogicTile_10_11

 (21 0)  (513 176)  (513 176)  routing T_10_11.lft_op_3 <X> T_10_11.lc_trk_g0_3
 (22 0)  (514 176)  (514 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 176)  (516 176)  routing T_10_11.lft_op_3 <X> T_10_11.lc_trk_g0_3
 (2 2)  (494 178)  (494 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (3 2)  (495 178)  (495 178)  routing T_10_11.sp12_h_r_0 <X> T_10_11.sp12_h_l_23
 (36 2)  (528 178)  (528 178)  LC_1 Logic Functioning bit
 (38 2)  (530 178)  (530 178)  LC_1 Logic Functioning bit
 (41 2)  (533 178)  (533 178)  LC_1 Logic Functioning bit
 (43 2)  (535 178)  (535 178)  LC_1 Logic Functioning bit
 (45 2)  (537 178)  (537 178)  LC_1 Logic Functioning bit
 (0 3)  (492 179)  (492 179)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (2 3)  (494 179)  (494 179)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (3 3)  (495 179)  (495 179)  routing T_10_11.sp12_h_r_0 <X> T_10_11.sp12_h_l_23
 (26 3)  (518 179)  (518 179)  routing T_10_11.lc_trk_g0_3 <X> T_10_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 179)  (521 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 179)  (529 179)  LC_1 Logic Functioning bit
 (39 3)  (531 179)  (531 179)  LC_1 Logic Functioning bit
 (40 3)  (532 179)  (532 179)  LC_1 Logic Functioning bit
 (42 3)  (534 179)  (534 179)  LC_1 Logic Functioning bit
 (1 4)  (493 180)  (493 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (507 180)  (507 180)  routing T_10_11.sp4_h_l_4 <X> T_10_11.lc_trk_g1_1
 (16 4)  (508 180)  (508 180)  routing T_10_11.sp4_h_l_4 <X> T_10_11.lc_trk_g1_1
 (17 4)  (509 180)  (509 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 180)  (510 180)  routing T_10_11.sp4_h_l_4 <X> T_10_11.lc_trk_g1_1
 (22 4)  (514 180)  (514 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (492 181)  (492 181)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (1 5)  (493 181)  (493 181)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (18 5)  (510 181)  (510 181)  routing T_10_11.sp4_h_l_4 <X> T_10_11.lc_trk_g1_1
 (21 5)  (513 181)  (513 181)  routing T_10_11.sp4_r_v_b_27 <X> T_10_11.lc_trk_g1_3
 (22 6)  (514 182)  (514 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 182)  (516 182)  routing T_10_11.top_op_7 <X> T_10_11.lc_trk_g1_7
 (21 7)  (513 183)  (513 183)  routing T_10_11.top_op_7 <X> T_10_11.lc_trk_g1_7
 (17 8)  (509 184)  (509 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 184)  (510 184)  routing T_10_11.wire_logic_cluster/lc_1/out <X> T_10_11.lc_trk_g2_1
 (32 8)  (524 184)  (524 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 184)  (525 184)  routing T_10_11.lc_trk_g2_1 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 184)  (528 184)  LC_4 Logic Functioning bit
 (37 8)  (529 184)  (529 184)  LC_4 Logic Functioning bit
 (38 8)  (530 184)  (530 184)  LC_4 Logic Functioning bit
 (39 8)  (531 184)  (531 184)  LC_4 Logic Functioning bit
 (45 8)  (537 184)  (537 184)  LC_4 Logic Functioning bit
 (36 9)  (528 185)  (528 185)  LC_4 Logic Functioning bit
 (37 9)  (529 185)  (529 185)  LC_4 Logic Functioning bit
 (38 9)  (530 185)  (530 185)  LC_4 Logic Functioning bit
 (39 9)  (531 185)  (531 185)  LC_4 Logic Functioning bit
 (44 9)  (536 185)  (536 185)  LC_4 Logic Functioning bit
 (31 10)  (523 186)  (523 186)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 186)  (524 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 186)  (525 186)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 186)  (526 186)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 186)  (528 186)  LC_5 Logic Functioning bit
 (37 10)  (529 186)  (529 186)  LC_5 Logic Functioning bit
 (38 10)  (530 186)  (530 186)  LC_5 Logic Functioning bit
 (39 10)  (531 186)  (531 186)  LC_5 Logic Functioning bit
 (45 10)  (537 186)  (537 186)  LC_5 Logic Functioning bit
 (52 10)  (544 186)  (544 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (507 187)  (507 187)  routing T_10_11.sp4_v_t_33 <X> T_10_11.lc_trk_g2_4
 (16 11)  (508 187)  (508 187)  routing T_10_11.sp4_v_t_33 <X> T_10_11.lc_trk_g2_4
 (17 11)  (509 187)  (509 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (36 11)  (528 187)  (528 187)  LC_5 Logic Functioning bit
 (37 11)  (529 187)  (529 187)  LC_5 Logic Functioning bit
 (38 11)  (530 187)  (530 187)  LC_5 Logic Functioning bit
 (39 11)  (531 187)  (531 187)  LC_5 Logic Functioning bit
 (0 14)  (492 190)  (492 190)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 190)  (493 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 190)  (507 190)  routing T_10_11.tnr_op_5 <X> T_10_11.lc_trk_g3_5
 (17 14)  (509 190)  (509 190)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (31 14)  (523 190)  (523 190)  routing T_10_11.lc_trk_g1_7 <X> T_10_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 190)  (524 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 190)  (526 190)  routing T_10_11.lc_trk_g1_7 <X> T_10_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 190)  (528 190)  LC_7 Logic Functioning bit
 (37 14)  (529 190)  (529 190)  LC_7 Logic Functioning bit
 (38 14)  (530 190)  (530 190)  LC_7 Logic Functioning bit
 (39 14)  (531 190)  (531 190)  LC_7 Logic Functioning bit
 (45 14)  (537 190)  (537 190)  LC_7 Logic Functioning bit
 (52 14)  (544 190)  (544 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (493 191)  (493 191)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_7/s_r
 (31 15)  (523 191)  (523 191)  routing T_10_11.lc_trk_g1_7 <X> T_10_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 191)  (528 191)  LC_7 Logic Functioning bit
 (37 15)  (529 191)  (529 191)  LC_7 Logic Functioning bit
 (38 15)  (530 191)  (530 191)  LC_7 Logic Functioning bit
 (39 15)  (531 191)  (531 191)  LC_7 Logic Functioning bit


LogicTile_11_11

 (0 2)  (546 178)  (546 178)  routing T_11_11.lc_trk_g2_0 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (548 179)  (548 179)  routing T_11_11.lc_trk_g2_0 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (0 4)  (546 180)  (546 180)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (1 4)  (547 180)  (547 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 181)  (546 181)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (1 5)  (547 181)  (547 181)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (14 6)  (560 182)  (560 182)  routing T_11_11.lft_op_4 <X> T_11_11.lc_trk_g1_4
 (31 6)  (577 182)  (577 182)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 182)  (579 182)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 182)  (582 182)  LC_3 Logic Functioning bit
 (37 6)  (583 182)  (583 182)  LC_3 Logic Functioning bit
 (38 6)  (584 182)  (584 182)  LC_3 Logic Functioning bit
 (39 6)  (585 182)  (585 182)  LC_3 Logic Functioning bit
 (45 6)  (591 182)  (591 182)  LC_3 Logic Functioning bit
 (15 7)  (561 183)  (561 183)  routing T_11_11.lft_op_4 <X> T_11_11.lc_trk_g1_4
 (17 7)  (563 183)  (563 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (31 7)  (577 183)  (577 183)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 183)  (582 183)  LC_3 Logic Functioning bit
 (37 7)  (583 183)  (583 183)  LC_3 Logic Functioning bit
 (38 7)  (584 183)  (584 183)  LC_3 Logic Functioning bit
 (39 7)  (585 183)  (585 183)  LC_3 Logic Functioning bit
 (44 7)  (590 183)  (590 183)  LC_3 Logic Functioning bit
 (13 8)  (559 184)  (559 184)  routing T_11_11.sp4_v_t_45 <X> T_11_11.sp4_v_b_8
 (14 9)  (560 185)  (560 185)  routing T_11_11.sp4_r_v_b_32 <X> T_11_11.lc_trk_g2_0
 (17 9)  (563 185)  (563 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (25 10)  (571 186)  (571 186)  routing T_11_11.wire_logic_cluster/lc_6/out <X> T_11_11.lc_trk_g2_6
 (22 11)  (568 187)  (568 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (21 12)  (567 188)  (567 188)  routing T_11_11.sp4_v_t_14 <X> T_11_11.lc_trk_g3_3
 (22 12)  (568 188)  (568 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 188)  (569 188)  routing T_11_11.sp4_v_t_14 <X> T_11_11.lc_trk_g3_3
 (31 12)  (577 188)  (577 188)  routing T_11_11.lc_trk_g1_4 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 188)  (578 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 188)  (580 188)  routing T_11_11.lc_trk_g1_4 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 188)  (582 188)  LC_6 Logic Functioning bit
 (37 12)  (583 188)  (583 188)  LC_6 Logic Functioning bit
 (38 12)  (584 188)  (584 188)  LC_6 Logic Functioning bit
 (39 12)  (585 188)  (585 188)  LC_6 Logic Functioning bit
 (45 12)  (591 188)  (591 188)  LC_6 Logic Functioning bit
 (36 13)  (582 189)  (582 189)  LC_6 Logic Functioning bit
 (37 13)  (583 189)  (583 189)  LC_6 Logic Functioning bit
 (38 13)  (584 189)  (584 189)  LC_6 Logic Functioning bit
 (39 13)  (585 189)  (585 189)  LC_6 Logic Functioning bit
 (0 14)  (546 190)  (546 190)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 190)  (547 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 190)  (561 190)  routing T_11_11.sp4_h_r_45 <X> T_11_11.lc_trk_g3_5
 (16 14)  (562 190)  (562 190)  routing T_11_11.sp4_h_r_45 <X> T_11_11.lc_trk_g3_5
 (17 14)  (563 190)  (563 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (564 190)  (564 190)  routing T_11_11.sp4_h_r_45 <X> T_11_11.lc_trk_g3_5
 (0 15)  (546 191)  (546 191)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 191)  (547 191)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (18 15)  (564 191)  (564 191)  routing T_11_11.sp4_h_r_45 <X> T_11_11.lc_trk_g3_5


LogicTile_12_11

 (8 6)  (608 182)  (608 182)  routing T_12_11.sp4_v_t_41 <X> T_12_11.sp4_h_l_41
 (9 6)  (609 182)  (609 182)  routing T_12_11.sp4_v_t_41 <X> T_12_11.sp4_h_l_41
 (12 10)  (612 186)  (612 186)  routing T_12_11.sp4_v_t_45 <X> T_12_11.sp4_h_l_45
 (11 11)  (611 187)  (611 187)  routing T_12_11.sp4_v_t_45 <X> T_12_11.sp4_h_l_45


LogicTile_13_11

 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 176)  (690 176)  LC_0 Logic Functioning bit
 (39 0)  (693 176)  (693 176)  LC_0 Logic Functioning bit
 (41 0)  (695 176)  (695 176)  LC_0 Logic Functioning bit
 (42 0)  (696 176)  (696 176)  LC_0 Logic Functioning bit
 (44 0)  (698 176)  (698 176)  LC_0 Logic Functioning bit
 (45 0)  (699 176)  (699 176)  LC_0 Logic Functioning bit
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (39 1)  (693 177)  (693 177)  LC_0 Logic Functioning bit
 (41 1)  (695 177)  (695 177)  LC_0 Logic Functioning bit
 (42 1)  (696 177)  (696 177)  LC_0 Logic Functioning bit
 (50 1)  (704 177)  (704 177)  Carry_In_Mux bit 

 (51 1)  (705 177)  (705 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 178)  (668 178)  routing T_13_11.sp4_h_l_1 <X> T_13_11.lc_trk_g0_4
 (27 2)  (681 178)  (681 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 178)  (682 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 178)  (690 178)  LC_1 Logic Functioning bit
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (41 2)  (695 178)  (695 178)  LC_1 Logic Functioning bit
 (42 2)  (696 178)  (696 178)  LC_1 Logic Functioning bit
 (44 2)  (698 178)  (698 178)  LC_1 Logic Functioning bit
 (45 2)  (699 178)  (699 178)  LC_1 Logic Functioning bit
 (0 3)  (654 179)  (654 179)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (15 3)  (669 179)  (669 179)  routing T_13_11.sp4_h_l_1 <X> T_13_11.lc_trk_g0_4
 (16 3)  (670 179)  (670 179)  routing T_13_11.sp4_h_l_1 <X> T_13_11.lc_trk_g0_4
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (690 179)  (690 179)  LC_1 Logic Functioning bit
 (39 3)  (693 179)  (693 179)  LC_1 Logic Functioning bit
 (41 3)  (695 179)  (695 179)  LC_1 Logic Functioning bit
 (42 3)  (696 179)  (696 179)  LC_1 Logic Functioning bit
 (51 3)  (705 179)  (705 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (654 180)  (654 180)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (1 4)  (655 180)  (655 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (657 180)  (657 180)  routing T_13_11.sp12_v_b_0 <X> T_13_11.sp12_h_r_0
 (21 4)  (675 180)  (675 180)  routing T_13_11.wire_logic_cluster/lc_3/out <X> T_13_11.lc_trk_g1_3
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 180)  (679 180)  routing T_13_11.wire_logic_cluster/lc_2/out <X> T_13_11.lc_trk_g1_2
 (27 4)  (681 180)  (681 180)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (39 4)  (693 180)  (693 180)  LC_2 Logic Functioning bit
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (42 4)  (696 180)  (696 180)  LC_2 Logic Functioning bit
 (44 4)  (698 180)  (698 180)  LC_2 Logic Functioning bit
 (45 4)  (699 180)  (699 180)  LC_2 Logic Functioning bit
 (0 5)  (654 181)  (654 181)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (1 5)  (655 181)  (655 181)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (3 5)  (657 181)  (657 181)  routing T_13_11.sp12_v_b_0 <X> T_13_11.sp12_h_r_0
 (22 5)  (676 181)  (676 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 181)  (690 181)  LC_2 Logic Functioning bit
 (39 5)  (693 181)  (693 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (51 5)  (705 181)  (705 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (662 182)  (662 182)  routing T_13_11.sp4_v_t_41 <X> T_13_11.sp4_h_l_41
 (9 6)  (663 182)  (663 182)  routing T_13_11.sp4_v_t_41 <X> T_13_11.sp4_h_l_41
 (17 6)  (671 182)  (671 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 182)  (672 182)  routing T_13_11.wire_logic_cluster/lc_5/out <X> T_13_11.lc_trk_g1_5
 (25 6)  (679 182)  (679 182)  routing T_13_11.wire_logic_cluster/lc_6/out <X> T_13_11.lc_trk_g1_6
 (27 6)  (681 182)  (681 182)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 182)  (690 182)  LC_3 Logic Functioning bit
 (39 6)  (693 182)  (693 182)  LC_3 Logic Functioning bit
 (41 6)  (695 182)  (695 182)  LC_3 Logic Functioning bit
 (42 6)  (696 182)  (696 182)  LC_3 Logic Functioning bit
 (44 6)  (698 182)  (698 182)  LC_3 Logic Functioning bit
 (45 6)  (699 182)  (699 182)  LC_3 Logic Functioning bit
 (22 7)  (676 183)  (676 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 183)  (690 183)  LC_3 Logic Functioning bit
 (39 7)  (693 183)  (693 183)  LC_3 Logic Functioning bit
 (41 7)  (695 183)  (695 183)  LC_3 Logic Functioning bit
 (42 7)  (696 183)  (696 183)  LC_3 Logic Functioning bit
 (51 7)  (705 183)  (705 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (681 184)  (681 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 184)  (684 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 184)  (690 184)  LC_4 Logic Functioning bit
 (39 8)  (693 184)  (693 184)  LC_4 Logic Functioning bit
 (41 8)  (695 184)  (695 184)  LC_4 Logic Functioning bit
 (42 8)  (696 184)  (696 184)  LC_4 Logic Functioning bit
 (44 8)  (698 184)  (698 184)  LC_4 Logic Functioning bit
 (45 8)  (699 184)  (699 184)  LC_4 Logic Functioning bit
 (51 8)  (705 184)  (705 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (690 185)  (690 185)  LC_4 Logic Functioning bit
 (39 9)  (693 185)  (693 185)  LC_4 Logic Functioning bit
 (41 9)  (695 185)  (695 185)  LC_4 Logic Functioning bit
 (42 9)  (696 185)  (696 185)  LC_4 Logic Functioning bit
 (27 10)  (681 186)  (681 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 186)  (684 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 186)  (690 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (41 10)  (695 186)  (695 186)  LC_5 Logic Functioning bit
 (42 10)  (696 186)  (696 186)  LC_5 Logic Functioning bit
 (44 10)  (698 186)  (698 186)  LC_5 Logic Functioning bit
 (45 10)  (699 186)  (699 186)  LC_5 Logic Functioning bit
 (36 11)  (690 187)  (690 187)  LC_5 Logic Functioning bit
 (39 11)  (693 187)  (693 187)  LC_5 Logic Functioning bit
 (41 11)  (695 187)  (695 187)  LC_5 Logic Functioning bit
 (42 11)  (696 187)  (696 187)  LC_5 Logic Functioning bit
 (14 12)  (668 188)  (668 188)  routing T_13_11.wire_logic_cluster/lc_0/out <X> T_13_11.lc_trk_g3_0
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 188)  (672 188)  routing T_13_11.wire_logic_cluster/lc_1/out <X> T_13_11.lc_trk_g3_1
 (21 12)  (675 188)  (675 188)  routing T_13_11.rgt_op_3 <X> T_13_11.lc_trk_g3_3
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 188)  (678 188)  routing T_13_11.rgt_op_3 <X> T_13_11.lc_trk_g3_3
 (27 12)  (681 188)  (681 188)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 188)  (684 188)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 188)  (690 188)  LC_6 Logic Functioning bit
 (39 12)  (693 188)  (693 188)  LC_6 Logic Functioning bit
 (41 12)  (695 188)  (695 188)  LC_6 Logic Functioning bit
 (42 12)  (696 188)  (696 188)  LC_6 Logic Functioning bit
 (44 12)  (698 188)  (698 188)  LC_6 Logic Functioning bit
 (45 12)  (699 188)  (699 188)  LC_6 Logic Functioning bit
 (17 13)  (671 189)  (671 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 189)  (684 189)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 189)  (690 189)  LC_6 Logic Functioning bit
 (39 13)  (693 189)  (693 189)  LC_6 Logic Functioning bit
 (41 13)  (695 189)  (695 189)  LC_6 Logic Functioning bit
 (42 13)  (696 189)  (696 189)  LC_6 Logic Functioning bit
 (1 14)  (655 190)  (655 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 190)  (668 190)  routing T_13_11.wire_logic_cluster/lc_4/out <X> T_13_11.lc_trk_g3_4
 (21 14)  (675 190)  (675 190)  routing T_13_11.wire_logic_cluster/lc_7/out <X> T_13_11.lc_trk_g3_7
 (22 14)  (676 190)  (676 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 190)  (682 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 190)  (684 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 190)  (690 190)  LC_7 Logic Functioning bit
 (39 14)  (693 190)  (693 190)  LC_7 Logic Functioning bit
 (41 14)  (695 190)  (695 190)  LC_7 Logic Functioning bit
 (42 14)  (696 190)  (696 190)  LC_7 Logic Functioning bit
 (44 14)  (698 190)  (698 190)  LC_7 Logic Functioning bit
 (45 14)  (699 190)  (699 190)  LC_7 Logic Functioning bit
 (1 15)  (655 191)  (655 191)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 191)  (690 191)  LC_7 Logic Functioning bit
 (39 15)  (693 191)  (693 191)  LC_7 Logic Functioning bit
 (41 15)  (695 191)  (695 191)  LC_7 Logic Functioning bit
 (42 15)  (696 191)  (696 191)  LC_7 Logic Functioning bit
 (53 15)  (707 191)  (707 191)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_11

 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 176)  (742 176)  routing T_14_11.lc_trk_g1_0 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (37 0)  (745 176)  (745 176)  LC_0 Logic Functioning bit
 (38 0)  (746 176)  (746 176)  LC_0 Logic Functioning bit
 (39 0)  (747 176)  (747 176)  LC_0 Logic Functioning bit
 (45 0)  (753 176)  (753 176)  LC_0 Logic Functioning bit
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 177)  (732 177)  routing T_14_11.bot_op_2 <X> T_14_11.lc_trk_g0_2
 (36 1)  (744 177)  (744 177)  LC_0 Logic Functioning bit
 (37 1)  (745 177)  (745 177)  LC_0 Logic Functioning bit
 (38 1)  (746 177)  (746 177)  LC_0 Logic Functioning bit
 (39 1)  (747 177)  (747 177)  LC_0 Logic Functioning bit
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (733 178)  (733 178)  routing T_14_11.lft_op_6 <X> T_14_11.lc_trk_g0_6
 (0 3)  (708 179)  (708 179)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (22 3)  (730 179)  (730 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 179)  (732 179)  routing T_14_11.lft_op_6 <X> T_14_11.lc_trk_g0_6
 (17 5)  (725 181)  (725 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (730 181)  (730 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 181)  (731 181)  routing T_14_11.sp4_v_b_18 <X> T_14_11.lc_trk_g1_2
 (24 5)  (732 181)  (732 181)  routing T_14_11.sp4_v_b_18 <X> T_14_11.lc_trk_g1_2
 (15 6)  (723 182)  (723 182)  routing T_14_11.lft_op_5 <X> T_14_11.lc_trk_g1_5
 (17 6)  (725 182)  (725 182)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 182)  (726 182)  routing T_14_11.lft_op_5 <X> T_14_11.lc_trk_g1_5
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 182)  (741 182)  routing T_14_11.lc_trk_g2_0 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 182)  (745 182)  LC_3 Logic Functioning bit
 (38 6)  (746 182)  (746 182)  LC_3 Logic Functioning bit
 (39 6)  (747 182)  (747 182)  LC_3 Logic Functioning bit
 (40 6)  (748 182)  (748 182)  LC_3 Logic Functioning bit
 (42 6)  (750 182)  (750 182)  LC_3 Logic Functioning bit
 (14 7)  (722 183)  (722 183)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g1_4
 (15 7)  (723 183)  (723 183)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g1_4
 (17 7)  (725 183)  (725 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (734 183)  (734 183)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 183)  (735 183)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 183)  (736 183)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 183)  (740 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 183)  (742 183)  routing T_14_11.lc_trk_g1_0 <X> T_14_11.input_2_3
 (36 7)  (744 183)  (744 183)  LC_3 Logic Functioning bit
 (38 7)  (746 183)  (746 183)  LC_3 Logic Functioning bit
 (39 7)  (747 183)  (747 183)  LC_3 Logic Functioning bit
 (41 7)  (749 183)  (749 183)  LC_3 Logic Functioning bit
 (43 7)  (751 183)  (751 183)  LC_3 Logic Functioning bit
 (14 8)  (722 184)  (722 184)  routing T_14_11.wire_logic_cluster/lc_0/out <X> T_14_11.lc_trk_g2_0
 (22 8)  (730 184)  (730 184)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 184)  (732 184)  routing T_14_11.tnr_op_3 <X> T_14_11.lc_trk_g2_3
 (26 8)  (734 184)  (734 184)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 184)  (735 184)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 184)  (738 184)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 184)  (741 184)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 184)  (743 184)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.input_2_4
 (41 8)  (749 184)  (749 184)  LC_4 Logic Functioning bit
 (47 8)  (755 184)  (755 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (17 9)  (725 185)  (725 185)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (736 185)  (736 185)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 185)  (737 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 185)  (739 185)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 185)  (740 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 185)  (741 185)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.input_2_4
 (34 9)  (742 185)  (742 185)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.input_2_4
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 186)  (738 186)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 186)  (739 186)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 186)  (742 186)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 186)  (744 186)  LC_5 Logic Functioning bit
 (37 10)  (745 186)  (745 186)  LC_5 Logic Functioning bit
 (38 10)  (746 186)  (746 186)  LC_5 Logic Functioning bit
 (39 10)  (747 186)  (747 186)  LC_5 Logic Functioning bit
 (41 10)  (749 186)  (749 186)  LC_5 Logic Functioning bit
 (43 10)  (751 186)  (751 186)  LC_5 Logic Functioning bit
 (51 10)  (759 186)  (759 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (723 187)  (723 187)  routing T_14_11.tnr_op_4 <X> T_14_11.lc_trk_g2_4
 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (30 11)  (738 187)  (738 187)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 187)  (744 187)  LC_5 Logic Functioning bit
 (37 11)  (745 187)  (745 187)  LC_5 Logic Functioning bit
 (38 11)  (746 187)  (746 187)  LC_5 Logic Functioning bit
 (39 11)  (747 187)  (747 187)  LC_5 Logic Functioning bit
 (41 11)  (749 187)  (749 187)  LC_5 Logic Functioning bit
 (43 11)  (751 187)  (751 187)  LC_5 Logic Functioning bit
 (14 12)  (722 188)  (722 188)  routing T_14_11.bnl_op_0 <X> T_14_11.lc_trk_g3_0
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 188)  (726 188)  routing T_14_11.bnl_op_1 <X> T_14_11.lc_trk_g3_1
 (27 12)  (735 188)  (735 188)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 188)  (736 188)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 188)  (742 188)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 188)  (744 188)  LC_6 Logic Functioning bit
 (37 12)  (745 188)  (745 188)  LC_6 Logic Functioning bit
 (39 12)  (747 188)  (747 188)  LC_6 Logic Functioning bit
 (40 12)  (748 188)  (748 188)  LC_6 Logic Functioning bit
 (14 13)  (722 189)  (722 189)  routing T_14_11.bnl_op_0 <X> T_14_11.lc_trk_g3_0
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (726 189)  (726 189)  routing T_14_11.bnl_op_1 <X> T_14_11.lc_trk_g3_1
 (22 13)  (730 189)  (730 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 189)  (733 189)  routing T_14_11.sp4_r_v_b_42 <X> T_14_11.lc_trk_g3_2
 (26 13)  (734 189)  (734 189)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 189)  (739 189)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 189)  (740 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (741 189)  (741 189)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.input_2_6
 (34 13)  (742 189)  (742 189)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.input_2_6
 (36 13)  (744 189)  (744 189)  LC_6 Logic Functioning bit
 (37 13)  (745 189)  (745 189)  LC_6 Logic Functioning bit
 (15 14)  (723 190)  (723 190)  routing T_14_11.tnr_op_5 <X> T_14_11.lc_trk_g3_5
 (17 14)  (725 190)  (725 190)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_15_11

 (28 0)  (790 176)  (790 176)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (39 0)  (801 176)  (801 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (42 0)  (804 176)  (804 176)  LC_0 Logic Functioning bit
 (44 0)  (806 176)  (806 176)  LC_0 Logic Functioning bit
 (51 0)  (813 176)  (813 176)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (36 1)  (798 177)  (798 177)  LC_0 Logic Functioning bit
 (39 1)  (801 177)  (801 177)  LC_0 Logic Functioning bit
 (41 1)  (803 177)  (803 177)  LC_0 Logic Functioning bit
 (42 1)  (804 177)  (804 177)  LC_0 Logic Functioning bit
 (50 1)  (812 177)  (812 177)  Carry_In_Mux bit 

 (6 2)  (768 178)  (768 178)  routing T_15_11.sp4_v_b_9 <X> T_15_11.sp4_v_t_37
 (11 2)  (773 178)  (773 178)  routing T_15_11.sp4_h_r_8 <X> T_15_11.sp4_v_t_39
 (13 2)  (775 178)  (775 178)  routing T_15_11.sp4_h_r_8 <X> T_15_11.sp4_v_t_39
 (27 2)  (789 178)  (789 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 178)  (790 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 178)  (798 178)  LC_1 Logic Functioning bit
 (39 2)  (801 178)  (801 178)  LC_1 Logic Functioning bit
 (41 2)  (803 178)  (803 178)  LC_1 Logic Functioning bit
 (42 2)  (804 178)  (804 178)  LC_1 Logic Functioning bit
 (44 2)  (806 178)  (806 178)  LC_1 Logic Functioning bit
 (5 3)  (767 179)  (767 179)  routing T_15_11.sp4_v_b_9 <X> T_15_11.sp4_v_t_37
 (12 3)  (774 179)  (774 179)  routing T_15_11.sp4_h_r_8 <X> T_15_11.sp4_v_t_39
 (36 3)  (798 179)  (798 179)  LC_1 Logic Functioning bit
 (39 3)  (801 179)  (801 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (42 3)  (804 179)  (804 179)  LC_1 Logic Functioning bit
 (48 3)  (810 179)  (810 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (10 4)  (772 180)  (772 180)  routing T_15_11.sp4_v_t_46 <X> T_15_11.sp4_h_r_4
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 180)  (785 180)  routing T_15_11.sp4_h_r_3 <X> T_15_11.lc_trk_g1_3
 (24 4)  (786 180)  (786 180)  routing T_15_11.sp4_h_r_3 <X> T_15_11.lc_trk_g1_3
 (27 4)  (789 180)  (789 180)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 180)  (790 180)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 180)  (792 180)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 180)  (798 180)  LC_2 Logic Functioning bit
 (39 4)  (801 180)  (801 180)  LC_2 Logic Functioning bit
 (41 4)  (803 180)  (803 180)  LC_2 Logic Functioning bit
 (42 4)  (804 180)  (804 180)  LC_2 Logic Functioning bit
 (44 4)  (806 180)  (806 180)  LC_2 Logic Functioning bit
 (52 4)  (814 180)  (814 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (766 181)  (766 181)  routing T_15_11.sp4_v_t_47 <X> T_15_11.sp4_h_r_3
 (21 5)  (783 181)  (783 181)  routing T_15_11.sp4_h_r_3 <X> T_15_11.lc_trk_g1_3
 (36 5)  (798 181)  (798 181)  LC_2 Logic Functioning bit
 (39 5)  (801 181)  (801 181)  LC_2 Logic Functioning bit
 (41 5)  (803 181)  (803 181)  LC_2 Logic Functioning bit
 (42 5)  (804 181)  (804 181)  LC_2 Logic Functioning bit
 (3 6)  (765 182)  (765 182)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_v_t_23
 (28 6)  (790 182)  (790 182)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (41 6)  (803 182)  (803 182)  LC_3 Logic Functioning bit
 (42 6)  (804 182)  (804 182)  LC_3 Logic Functioning bit
 (44 6)  (806 182)  (806 182)  LC_3 Logic Functioning bit
 (52 6)  (814 182)  (814 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (776 183)  (776 183)  routing T_15_11.sp4_h_r_4 <X> T_15_11.lc_trk_g1_4
 (15 7)  (777 183)  (777 183)  routing T_15_11.sp4_h_r_4 <X> T_15_11.lc_trk_g1_4
 (16 7)  (778 183)  (778 183)  routing T_15_11.sp4_h_r_4 <X> T_15_11.lc_trk_g1_4
 (17 7)  (779 183)  (779 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (30 7)  (792 183)  (792 183)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 183)  (798 183)  LC_3 Logic Functioning bit
 (39 7)  (801 183)  (801 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (42 7)  (804 183)  (804 183)  LC_3 Logic Functioning bit
 (16 8)  (778 184)  (778 184)  routing T_15_11.sp12_v_t_14 <X> T_15_11.lc_trk_g2_1
 (17 8)  (779 184)  (779 184)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (783 184)  (783 184)  routing T_15_11.sp4_v_t_22 <X> T_15_11.lc_trk_g2_3
 (22 8)  (784 184)  (784 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 184)  (785 184)  routing T_15_11.sp4_v_t_22 <X> T_15_11.lc_trk_g2_3
 (27 8)  (789 184)  (789 184)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 184)  (792 184)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (42 8)  (804 184)  (804 184)  LC_4 Logic Functioning bit
 (44 8)  (806 184)  (806 184)  LC_4 Logic Functioning bit
 (8 9)  (770 185)  (770 185)  routing T_15_11.sp4_v_t_41 <X> T_15_11.sp4_v_b_7
 (10 9)  (772 185)  (772 185)  routing T_15_11.sp4_v_t_41 <X> T_15_11.sp4_v_b_7
 (18 9)  (780 185)  (780 185)  routing T_15_11.sp12_v_t_14 <X> T_15_11.lc_trk_g2_1
 (21 9)  (783 185)  (783 185)  routing T_15_11.sp4_v_t_22 <X> T_15_11.lc_trk_g2_3
 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (785 185)  (785 185)  routing T_15_11.sp12_v_b_18 <X> T_15_11.lc_trk_g2_2
 (25 9)  (787 185)  (787 185)  routing T_15_11.sp12_v_b_18 <X> T_15_11.lc_trk_g2_2
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (39 9)  (801 185)  (801 185)  LC_4 Logic Functioning bit
 (41 9)  (803 185)  (803 185)  LC_4 Logic Functioning bit
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (46 9)  (808 185)  (808 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (787 186)  (787 186)  routing T_15_11.sp12_v_b_6 <X> T_15_11.lc_trk_g2_6
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (39 10)  (801 186)  (801 186)  LC_5 Logic Functioning bit
 (41 10)  (803 186)  (803 186)  LC_5 Logic Functioning bit
 (42 10)  (804 186)  (804 186)  LC_5 Logic Functioning bit
 (44 10)  (806 186)  (806 186)  LC_5 Logic Functioning bit
 (52 10)  (814 186)  (814 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (786 187)  (786 187)  routing T_15_11.sp12_v_b_6 <X> T_15_11.lc_trk_g2_6
 (25 11)  (787 187)  (787 187)  routing T_15_11.sp12_v_b_6 <X> T_15_11.lc_trk_g2_6
 (30 11)  (792 187)  (792 187)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 187)  (798 187)  LC_5 Logic Functioning bit
 (39 11)  (801 187)  (801 187)  LC_5 Logic Functioning bit
 (41 11)  (803 187)  (803 187)  LC_5 Logic Functioning bit
 (42 11)  (804 187)  (804 187)  LC_5 Logic Functioning bit
 (16 12)  (778 188)  (778 188)  routing T_15_11.sp4_v_t_12 <X> T_15_11.lc_trk_g3_1
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.sp4_v_t_12 <X> T_15_11.lc_trk_g3_1
 (28 12)  (790 188)  (790 188)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (39 12)  (801 188)  (801 188)  LC_6 Logic Functioning bit
 (41 12)  (803 188)  (803 188)  LC_6 Logic Functioning bit
 (42 12)  (804 188)  (804 188)  LC_6 Logic Functioning bit
 (44 12)  (806 188)  (806 188)  LC_6 Logic Functioning bit
 (51 12)  (813 188)  (813 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (30 13)  (792 189)  (792 189)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 189)  (798 189)  LC_6 Logic Functioning bit
 (39 13)  (801 189)  (801 189)  LC_6 Logic Functioning bit
 (41 13)  (803 189)  (803 189)  LC_6 Logic Functioning bit
 (42 13)  (804 189)  (804 189)  LC_6 Logic Functioning bit
 (28 14)  (790 190)  (790 190)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 190)  (792 190)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 190)  (798 190)  LC_7 Logic Functioning bit
 (39 14)  (801 190)  (801 190)  LC_7 Logic Functioning bit
 (41 14)  (803 190)  (803 190)  LC_7 Logic Functioning bit
 (42 14)  (804 190)  (804 190)  LC_7 Logic Functioning bit
 (44 14)  (806 190)  (806 190)  LC_7 Logic Functioning bit
 (16 15)  (778 191)  (778 191)  routing T_15_11.sp12_v_b_12 <X> T_15_11.lc_trk_g3_4
 (17 15)  (779 191)  (779 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (30 15)  (792 191)  (792 191)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 191)  (798 191)  LC_7 Logic Functioning bit
 (39 15)  (801 191)  (801 191)  LC_7 Logic Functioning bit
 (41 15)  (803 191)  (803 191)  LC_7 Logic Functioning bit
 (42 15)  (804 191)  (804 191)  LC_7 Logic Functioning bit
 (47 15)  (809 191)  (809 191)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_11

 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_3 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (819 178)  (819 178)  routing T_16_11.sp12_v_t_23 <X> T_16_11.sp12_h_l_23
 (8 2)  (824 178)  (824 178)  routing T_16_11.sp4_v_t_36 <X> T_16_11.sp4_h_l_36
 (9 2)  (825 178)  (825 178)  routing T_16_11.sp4_v_t_36 <X> T_16_11.sp4_h_l_36
 (0 3)  (816 179)  (816 179)  routing T_16_11.glb_netwk_3 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (16 4)  (832 180)  (832 180)  routing T_16_11.sp4_v_b_9 <X> T_16_11.lc_trk_g1_1
 (17 4)  (833 180)  (833 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (834 180)  (834 180)  routing T_16_11.sp4_v_b_9 <X> T_16_11.lc_trk_g1_1
 (18 5)  (834 181)  (834 181)  routing T_16_11.sp4_v_b_9 <X> T_16_11.lc_trk_g1_1
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 182)  (850 182)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 182)  (852 182)  LC_3 Logic Functioning bit
 (37 6)  (853 182)  (853 182)  LC_3 Logic Functioning bit
 (38 6)  (854 182)  (854 182)  LC_3 Logic Functioning bit
 (39 6)  (855 182)  (855 182)  LC_3 Logic Functioning bit
 (45 6)  (861 182)  (861 182)  LC_3 Logic Functioning bit
 (47 6)  (863 182)  (863 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (867 182)  (867 182)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (36 7)  (852 183)  (852 183)  LC_3 Logic Functioning bit
 (37 7)  (853 183)  (853 183)  LC_3 Logic Functioning bit
 (38 7)  (854 183)  (854 183)  LC_3 Logic Functioning bit
 (39 7)  (855 183)  (855 183)  LC_3 Logic Functioning bit
 (48 7)  (864 183)  (864 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (12 15)  (828 191)  (828 191)  routing T_16_11.sp4_h_l_46 <X> T_16_11.sp4_v_t_46


LogicTile_18_11

 (11 2)  (939 178)  (939 178)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_v_t_39
 (13 2)  (941 178)  (941 178)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_v_t_39
 (12 3)  (940 179)  (940 179)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_v_t_39


LogicTile_22_11

 (3 2)  (1147 178)  (1147 178)  routing T_22_11.sp12_v_t_23 <X> T_22_11.sp12_h_l_23
 (2 8)  (1146 184)  (1146 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 10)  (1156 186)  (1156 186)  routing T_22_11.sp4_h_r_5 <X> T_22_11.sp4_h_l_45
 (13 11)  (1157 187)  (1157 187)  routing T_22_11.sp4_h_r_5 <X> T_22_11.sp4_h_l_45


RAM_Tile_25_11

 (9 0)  (1315 176)  (1315 176)  routing T_25_11.sp4_v_t_36 <X> T_25_11.sp4_h_r_1
 (3 1)  (1309 177)  (1309 177)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_v_b_0
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 177)  (1315 177)  routing T_25_11.sp4_v_t_36 <X> T_25_11.sp4_v_b_1
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 179)  (1306 179)  routing T_25_11.lc_trk_g1_1 <X> T_25_11.wire_bram/ram/RCLK
 (2 3)  (1308 179)  (1308 179)  routing T_25_11.lc_trk_g1_1 <X> T_25_11.wire_bram/ram/RCLK
 (15 4)  (1321 180)  (1321 180)  routing T_25_11.sp4_h_r_1 <X> T_25_11.lc_trk_g1_1
 (16 4)  (1322 180)  (1322 180)  routing T_25_11.sp4_h_r_1 <X> T_25_11.lc_trk_g1_1
 (17 4)  (1323 180)  (1323 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1324 181)  (1324 181)  routing T_25_11.sp4_h_r_1 <X> T_25_11.lc_trk_g1_1
 (17 6)  (1323 182)  (1323 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (3 7)  (1309 183)  (1309 183)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_v_t_23
 (27 8)  (1333 184)  (1333 184)  routing T_25_11.lc_trk_g3_6 <X> T_25_11.wire_bram/ram/WDATA_11
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g3_6 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 184)  (1336 184)  routing T_25_11.lc_trk_g3_6 <X> T_25_11.wire_bram/ram/WDATA_11
 (36 8)  (1342 184)  (1342 184)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_11 sp4_h_r_40
 (30 9)  (1336 185)  (1336 185)  routing T_25_11.lc_trk_g3_6 <X> T_25_11.wire_bram/ram/WDATA_11
 (4 12)  (1310 188)  (1310 188)  routing T_25_11.sp4_h_l_44 <X> T_25_11.sp4_v_b_9
 (5 13)  (1311 189)  (1311 189)  routing T_25_11.sp4_h_l_44 <X> T_25_11.sp4_v_b_9
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g1_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g1_5 <X> T_25_11.wire_bram/ram/RE
 (5 15)  (1311 191)  (1311 191)  routing T_25_11.sp4_h_l_44 <X> T_25_11.sp4_v_t_44
 (22 15)  (1328 191)  (1328 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1329 191)  (1329 191)  routing T_25_11.sp12_v_b_14 <X> T_25_11.lc_trk_g3_6


LogicTile_26_11

 (13 4)  (1361 180)  (1361 180)  routing T_26_11.sp4_v_t_40 <X> T_26_11.sp4_v_b_5


RAM_Tile_8_10

 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 161)  (403 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (4 2)  (400 162)  (400 162)  routing T_8_10.sp4_v_b_0 <X> T_8_10.sp4_v_t_37
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 162)  (410 162)  routing T_8_10.sp4_h_r_12 <X> T_8_10.lc_trk_g0_4
 (0 3)  (396 163)  (396 163)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (7 3)  (403 163)  (403 163)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (411 163)  (411 163)  routing T_8_10.sp4_h_r_12 <X> T_8_10.lc_trk_g0_4
 (16 3)  (412 163)  (412 163)  routing T_8_10.sp4_h_r_12 <X> T_8_10.lc_trk_g0_4
 (17 3)  (413 163)  (413 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (7 4)  (403 164)  (403 164)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 165)  (403 165)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 166)  (403 166)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 167)  (403 167)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (21 8)  (417 168)  (417 168)  routing T_8_10.sp4_h_l_30 <X> T_8_10.lc_trk_g2_3
 (22 8)  (418 168)  (418 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (419 168)  (419 168)  routing T_8_10.sp4_h_l_30 <X> T_8_10.lc_trk_g2_3
 (24 8)  (420 168)  (420 168)  routing T_8_10.sp4_h_l_30 <X> T_8_10.lc_trk_g2_3
 (28 8)  (424 168)  (424 168)  routing T_8_10.lc_trk_g2_3 <X> T_8_10.wire_bram/ram/WDATA_3
 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (41 8)  (437 168)  (437 168)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (21 9)  (417 169)  (417 169)  routing T_8_10.sp4_h_l_30 <X> T_8_10.lc_trk_g2_3
 (30 9)  (426 169)  (426 169)  routing T_8_10.lc_trk_g2_3 <X> T_8_10.wire_bram/ram/WDATA_3
 (12 12)  (408 172)  (408 172)  routing T_8_10.sp4_v_b_5 <X> T_8_10.sp4_h_r_11
 (11 13)  (407 173)  (407 173)  routing T_8_10.sp4_v_b_5 <X> T_8_10.sp4_h_r_11
 (13 13)  (409 173)  (409 173)  routing T_8_10.sp4_v_b_5 <X> T_8_10.sp4_h_r_11
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g0_4 <X> T_8_10.wire_bram/ram/WE


LogicTile_9_10

 (2 2)  (440 162)  (440 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 162)  (452 162)  routing T_9_10.wire_logic_cluster/lc_4/out <X> T_9_10.lc_trk_g0_4
 (0 3)  (438 163)  (438 163)  routing T_9_10.lc_trk_g1_1 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (2 3)  (440 163)  (440 163)  routing T_9_10.lc_trk_g1_1 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (17 3)  (455 163)  (455 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (439 164)  (439 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (453 164)  (453 164)  routing T_9_10.sp4_v_b_17 <X> T_9_10.lc_trk_g1_1
 (16 4)  (454 164)  (454 164)  routing T_9_10.sp4_v_b_17 <X> T_9_10.lc_trk_g1_1
 (17 4)  (455 164)  (455 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (460 164)  (460 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (461 164)  (461 164)  routing T_9_10.sp4_v_b_19 <X> T_9_10.lc_trk_g1_3
 (24 4)  (462 164)  (462 164)  routing T_9_10.sp4_v_b_19 <X> T_9_10.lc_trk_g1_3
 (0 5)  (438 165)  (438 165)  routing T_9_10.lc_trk_g1_3 <X> T_9_10.wire_logic_cluster/lc_7/cen
 (1 5)  (439 165)  (439 165)  routing T_9_10.lc_trk_g1_3 <X> T_9_10.wire_logic_cluster/lc_7/cen
 (17 6)  (455 166)  (455 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 166)  (456 166)  routing T_9_10.wire_logic_cluster/lc_5/out <X> T_9_10.lc_trk_g1_5
 (31 6)  (469 166)  (469 166)  routing T_9_10.lc_trk_g1_5 <X> T_9_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 166)  (470 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 166)  (472 166)  routing T_9_10.lc_trk_g1_5 <X> T_9_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 166)  (474 166)  LC_3 Logic Functioning bit
 (37 6)  (475 166)  (475 166)  LC_3 Logic Functioning bit
 (38 6)  (476 166)  (476 166)  LC_3 Logic Functioning bit
 (39 6)  (477 166)  (477 166)  LC_3 Logic Functioning bit
 (45 6)  (483 166)  (483 166)  LC_3 Logic Functioning bit
 (36 7)  (474 167)  (474 167)  LC_3 Logic Functioning bit
 (37 7)  (475 167)  (475 167)  LC_3 Logic Functioning bit
 (38 7)  (476 167)  (476 167)  LC_3 Logic Functioning bit
 (39 7)  (477 167)  (477 167)  LC_3 Logic Functioning bit
 (44 7)  (482 167)  (482 167)  LC_3 Logic Functioning bit
 (51 7)  (489 167)  (489 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (32 8)  (470 168)  (470 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 168)  (471 168)  routing T_9_10.lc_trk_g3_0 <X> T_9_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 168)  (472 168)  routing T_9_10.lc_trk_g3_0 <X> T_9_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 168)  (474 168)  LC_4 Logic Functioning bit
 (37 8)  (475 168)  (475 168)  LC_4 Logic Functioning bit
 (38 8)  (476 168)  (476 168)  LC_4 Logic Functioning bit
 (39 8)  (477 168)  (477 168)  LC_4 Logic Functioning bit
 (45 8)  (483 168)  (483 168)  LC_4 Logic Functioning bit
 (36 9)  (474 169)  (474 169)  LC_4 Logic Functioning bit
 (37 9)  (475 169)  (475 169)  LC_4 Logic Functioning bit
 (38 9)  (476 169)  (476 169)  LC_4 Logic Functioning bit
 (39 9)  (477 169)  (477 169)  LC_4 Logic Functioning bit
 (44 9)  (482 169)  (482 169)  LC_4 Logic Functioning bit
 (4 10)  (442 170)  (442 170)  routing T_9_10.sp4_v_b_6 <X> T_9_10.sp4_v_t_43
 (14 10)  (452 170)  (452 170)  routing T_9_10.sp4_h_r_44 <X> T_9_10.lc_trk_g2_4
 (31 10)  (469 170)  (469 170)  routing T_9_10.lc_trk_g0_4 <X> T_9_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 170)  (470 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 170)  (474 170)  LC_5 Logic Functioning bit
 (37 10)  (475 170)  (475 170)  LC_5 Logic Functioning bit
 (38 10)  (476 170)  (476 170)  LC_5 Logic Functioning bit
 (39 10)  (477 170)  (477 170)  LC_5 Logic Functioning bit
 (45 10)  (483 170)  (483 170)  LC_5 Logic Functioning bit
 (4 11)  (442 171)  (442 171)  routing T_9_10.sp4_h_r_10 <X> T_9_10.sp4_h_l_43
 (6 11)  (444 171)  (444 171)  routing T_9_10.sp4_h_r_10 <X> T_9_10.sp4_h_l_43
 (14 11)  (452 171)  (452 171)  routing T_9_10.sp4_h_r_44 <X> T_9_10.lc_trk_g2_4
 (15 11)  (453 171)  (453 171)  routing T_9_10.sp4_h_r_44 <X> T_9_10.lc_trk_g2_4
 (16 11)  (454 171)  (454 171)  routing T_9_10.sp4_h_r_44 <X> T_9_10.lc_trk_g2_4
 (17 11)  (455 171)  (455 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (36 11)  (474 171)  (474 171)  LC_5 Logic Functioning bit
 (37 11)  (475 171)  (475 171)  LC_5 Logic Functioning bit
 (38 11)  (476 171)  (476 171)  LC_5 Logic Functioning bit
 (39 11)  (477 171)  (477 171)  LC_5 Logic Functioning bit
 (14 12)  (452 172)  (452 172)  routing T_9_10.rgt_op_0 <X> T_9_10.lc_trk_g3_0
 (15 13)  (453 173)  (453 173)  routing T_9_10.rgt_op_0 <X> T_9_10.lc_trk_g3_0
 (17 13)  (455 173)  (455 173)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (438 174)  (438 174)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 174)  (439 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 174)  (453 174)  routing T_9_10.rgt_op_5 <X> T_9_10.lc_trk_g3_5
 (17 14)  (455 174)  (455 174)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 174)  (456 174)  routing T_9_10.rgt_op_5 <X> T_9_10.lc_trk_g3_5
 (31 14)  (469 174)  (469 174)  routing T_9_10.lc_trk_g3_5 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 174)  (470 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 174)  (471 174)  routing T_9_10.lc_trk_g3_5 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 174)  (472 174)  routing T_9_10.lc_trk_g3_5 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 174)  (474 174)  LC_7 Logic Functioning bit
 (37 14)  (475 174)  (475 174)  LC_7 Logic Functioning bit
 (38 14)  (476 174)  (476 174)  LC_7 Logic Functioning bit
 (39 14)  (477 174)  (477 174)  LC_7 Logic Functioning bit
 (45 14)  (483 174)  (483 174)  LC_7 Logic Functioning bit
 (1 15)  (439 175)  (439 175)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_7/s_r
 (8 15)  (446 175)  (446 175)  routing T_9_10.sp4_h_r_10 <X> T_9_10.sp4_v_t_47
 (9 15)  (447 175)  (447 175)  routing T_9_10.sp4_h_r_10 <X> T_9_10.sp4_v_t_47
 (36 15)  (474 175)  (474 175)  LC_7 Logic Functioning bit
 (37 15)  (475 175)  (475 175)  LC_7 Logic Functioning bit
 (38 15)  (476 175)  (476 175)  LC_7 Logic Functioning bit
 (39 15)  (477 175)  (477 175)  LC_7 Logic Functioning bit


LogicTile_10_10

 (25 0)  (517 160)  (517 160)  routing T_10_10.wire_logic_cluster/lc_2/out <X> T_10_10.lc_trk_g0_2
 (32 0)  (524 160)  (524 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 160)  (525 160)  routing T_10_10.lc_trk_g2_1 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 160)  (528 160)  LC_0 Logic Functioning bit
 (37 0)  (529 160)  (529 160)  LC_0 Logic Functioning bit
 (38 0)  (530 160)  (530 160)  LC_0 Logic Functioning bit
 (39 0)  (531 160)  (531 160)  LC_0 Logic Functioning bit
 (45 0)  (537 160)  (537 160)  LC_0 Logic Functioning bit
 (22 1)  (514 161)  (514 161)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (528 161)  (528 161)  LC_0 Logic Functioning bit
 (37 1)  (529 161)  (529 161)  LC_0 Logic Functioning bit
 (38 1)  (530 161)  (530 161)  LC_0 Logic Functioning bit
 (39 1)  (531 161)  (531 161)  LC_0 Logic Functioning bit
 (44 1)  (536 161)  (536 161)  LC_0 Logic Functioning bit
 (0 2)  (492 162)  (492 162)  routing T_10_10.lc_trk_g2_0 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (2 2)  (494 162)  (494 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (21 2)  (513 162)  (513 162)  routing T_10_10.lft_op_7 <X> T_10_10.lc_trk_g0_7
 (22 2)  (514 162)  (514 162)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 162)  (516 162)  routing T_10_10.lft_op_7 <X> T_10_10.lc_trk_g0_7
 (31 2)  (523 162)  (523 162)  routing T_10_10.lc_trk_g1_7 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 162)  (524 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 162)  (526 162)  routing T_10_10.lc_trk_g1_7 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 162)  (528 162)  LC_1 Logic Functioning bit
 (37 2)  (529 162)  (529 162)  LC_1 Logic Functioning bit
 (38 2)  (530 162)  (530 162)  LC_1 Logic Functioning bit
 (39 2)  (531 162)  (531 162)  LC_1 Logic Functioning bit
 (45 2)  (537 162)  (537 162)  LC_1 Logic Functioning bit
 (2 3)  (494 163)  (494 163)  routing T_10_10.lc_trk_g2_0 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (31 3)  (523 163)  (523 163)  routing T_10_10.lc_trk_g1_7 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 163)  (528 163)  LC_1 Logic Functioning bit
 (37 3)  (529 163)  (529 163)  LC_1 Logic Functioning bit
 (38 3)  (530 163)  (530 163)  LC_1 Logic Functioning bit
 (39 3)  (531 163)  (531 163)  LC_1 Logic Functioning bit
 (0 4)  (492 164)  (492 164)  routing T_10_10.lc_trk_g3_3 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (1 4)  (493 164)  (493 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (523 164)  (523 164)  routing T_10_10.lc_trk_g0_7 <X> T_10_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 164)  (524 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 164)  (528 164)  LC_2 Logic Functioning bit
 (37 4)  (529 164)  (529 164)  LC_2 Logic Functioning bit
 (38 4)  (530 164)  (530 164)  LC_2 Logic Functioning bit
 (39 4)  (531 164)  (531 164)  LC_2 Logic Functioning bit
 (45 4)  (537 164)  (537 164)  LC_2 Logic Functioning bit
 (0 5)  (492 165)  (492 165)  routing T_10_10.lc_trk_g3_3 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (1 5)  (493 165)  (493 165)  routing T_10_10.lc_trk_g3_3 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (31 5)  (523 165)  (523 165)  routing T_10_10.lc_trk_g0_7 <X> T_10_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 165)  (528 165)  LC_2 Logic Functioning bit
 (37 5)  (529 165)  (529 165)  LC_2 Logic Functioning bit
 (38 5)  (530 165)  (530 165)  LC_2 Logic Functioning bit
 (39 5)  (531 165)  (531 165)  LC_2 Logic Functioning bit
 (44 5)  (536 165)  (536 165)  LC_2 Logic Functioning bit
 (21 6)  (513 166)  (513 166)  routing T_10_10.wire_logic_cluster/lc_7/out <X> T_10_10.lc_trk_g1_7
 (22 6)  (514 166)  (514 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 8)  (506 168)  (506 168)  routing T_10_10.sp4_h_l_21 <X> T_10_10.lc_trk_g2_0
 (17 8)  (509 168)  (509 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 168)  (510 168)  routing T_10_10.wire_logic_cluster/lc_1/out <X> T_10_10.lc_trk_g2_1
 (15 9)  (507 169)  (507 169)  routing T_10_10.sp4_h_l_21 <X> T_10_10.lc_trk_g2_0
 (16 9)  (508 169)  (508 169)  routing T_10_10.sp4_h_l_21 <X> T_10_10.lc_trk_g2_0
 (17 9)  (509 169)  (509 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (32 10)  (524 170)  (524 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 170)  (525 170)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 170)  (526 170)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 170)  (528 170)  LC_5 Logic Functioning bit
 (37 10)  (529 170)  (529 170)  LC_5 Logic Functioning bit
 (38 10)  (530 170)  (530 170)  LC_5 Logic Functioning bit
 (39 10)  (531 170)  (531 170)  LC_5 Logic Functioning bit
 (45 10)  (537 170)  (537 170)  LC_5 Logic Functioning bit
 (36 11)  (528 171)  (528 171)  LC_5 Logic Functioning bit
 (37 11)  (529 171)  (529 171)  LC_5 Logic Functioning bit
 (38 11)  (530 171)  (530 171)  LC_5 Logic Functioning bit
 (39 11)  (531 171)  (531 171)  LC_5 Logic Functioning bit
 (44 11)  (536 171)  (536 171)  LC_5 Logic Functioning bit
 (16 12)  (508 172)  (508 172)  routing T_10_10.sp12_v_t_14 <X> T_10_10.lc_trk_g3_1
 (17 12)  (509 172)  (509 172)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (514 172)  (514 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (18 13)  (510 173)  (510 173)  routing T_10_10.sp12_v_t_14 <X> T_10_10.lc_trk_g3_1
 (21 13)  (513 173)  (513 173)  routing T_10_10.sp4_r_v_b_43 <X> T_10_10.lc_trk_g3_3
 (0 14)  (492 174)  (492 174)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 174)  (493 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (497 174)  (497 174)  routing T_10_10.sp4_v_t_44 <X> T_10_10.sp4_h_l_44
 (17 14)  (509 174)  (509 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (32 14)  (524 174)  (524 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 174)  (528 174)  LC_7 Logic Functioning bit
 (37 14)  (529 174)  (529 174)  LC_7 Logic Functioning bit
 (38 14)  (530 174)  (530 174)  LC_7 Logic Functioning bit
 (39 14)  (531 174)  (531 174)  LC_7 Logic Functioning bit
 (45 14)  (537 174)  (537 174)  LC_7 Logic Functioning bit
 (0 15)  (492 175)  (492 175)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 175)  (493 175)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (6 15)  (498 175)  (498 175)  routing T_10_10.sp4_v_t_44 <X> T_10_10.sp4_h_l_44
 (31 15)  (523 175)  (523 175)  routing T_10_10.lc_trk_g0_2 <X> T_10_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 175)  (528 175)  LC_7 Logic Functioning bit
 (37 15)  (529 175)  (529 175)  LC_7 Logic Functioning bit
 (38 15)  (530 175)  (530 175)  LC_7 Logic Functioning bit
 (39 15)  (531 175)  (531 175)  LC_7 Logic Functioning bit
 (44 15)  (536 175)  (536 175)  LC_7 Logic Functioning bit


LogicTile_11_10

 (8 2)  (554 162)  (554 162)  routing T_11_10.sp4_h_r_1 <X> T_11_10.sp4_h_l_36


LogicTile_12_10

 (12 0)  (612 160)  (612 160)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_r_2
 (8 8)  (608 168)  (608 168)  routing T_12_10.sp4_h_l_46 <X> T_12_10.sp4_h_r_7
 (10 8)  (610 168)  (610 168)  routing T_12_10.sp4_h_l_46 <X> T_12_10.sp4_h_r_7
 (12 10)  (612 170)  (612 170)  routing T_12_10.sp4_v_t_45 <X> T_12_10.sp4_h_l_45
 (11 11)  (611 171)  (611 171)  routing T_12_10.sp4_v_t_45 <X> T_12_10.sp4_h_l_45


LogicTile_13_10

 (27 0)  (681 160)  (681 160)  routing T_13_10.lc_trk_g3_0 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 160)  (682 160)  routing T_13_10.lc_trk_g3_0 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 160)  (683 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 160)  (686 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 160)  (690 160)  LC_0 Logic Functioning bit
 (39 0)  (693 160)  (693 160)  LC_0 Logic Functioning bit
 (41 0)  (695 160)  (695 160)  LC_0 Logic Functioning bit
 (42 0)  (696 160)  (696 160)  LC_0 Logic Functioning bit
 (44 0)  (698 160)  (698 160)  LC_0 Logic Functioning bit
 (45 0)  (699 160)  (699 160)  LC_0 Logic Functioning bit
 (36 1)  (690 161)  (690 161)  LC_0 Logic Functioning bit
 (39 1)  (693 161)  (693 161)  LC_0 Logic Functioning bit
 (41 1)  (695 161)  (695 161)  LC_0 Logic Functioning bit
 (42 1)  (696 161)  (696 161)  LC_0 Logic Functioning bit
 (49 1)  (703 161)  (703 161)  Carry_In_Mux bit 

 (0 2)  (654 162)  (654 162)  routing T_13_10.glb_netwk_3 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 162)  (681 162)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 162)  (682 162)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 162)  (683 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 162)  (690 162)  LC_1 Logic Functioning bit
 (39 2)  (693 162)  (693 162)  LC_1 Logic Functioning bit
 (41 2)  (695 162)  (695 162)  LC_1 Logic Functioning bit
 (42 2)  (696 162)  (696 162)  LC_1 Logic Functioning bit
 (45 2)  (699 162)  (699 162)  LC_1 Logic Functioning bit
 (0 3)  (654 163)  (654 163)  routing T_13_10.glb_netwk_3 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (36 3)  (690 163)  (690 163)  LC_1 Logic Functioning bit
 (39 3)  (693 163)  (693 163)  LC_1 Logic Functioning bit
 (41 3)  (695 163)  (695 163)  LC_1 Logic Functioning bit
 (42 3)  (696 163)  (696 163)  LC_1 Logic Functioning bit
 (13 5)  (667 165)  (667 165)  routing T_13_10.sp4_v_t_37 <X> T_13_10.sp4_h_r_5
 (14 12)  (668 172)  (668 172)  routing T_13_10.wire_logic_cluster/lc_0/out <X> T_13_10.lc_trk_g3_0
 (17 12)  (671 172)  (671 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 172)  (672 172)  routing T_13_10.wire_logic_cluster/lc_1/out <X> T_13_10.lc_trk_g3_1
 (17 13)  (671 173)  (671 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (654 174)  (654 174)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 174)  (655 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (10 14)  (664 174)  (664 174)  routing T_13_10.sp4_v_b_5 <X> T_13_10.sp4_h_l_47
 (15 14)  (669 174)  (669 174)  routing T_13_10.sp4_h_r_45 <X> T_13_10.lc_trk_g3_5
 (16 14)  (670 174)  (670 174)  routing T_13_10.sp4_h_r_45 <X> T_13_10.lc_trk_g3_5
 (17 14)  (671 174)  (671 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 174)  (672 174)  routing T_13_10.sp4_h_r_45 <X> T_13_10.lc_trk_g3_5
 (0 15)  (654 175)  (654 175)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 175)  (655 175)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (18 15)  (672 175)  (672 175)  routing T_13_10.sp4_h_r_45 <X> T_13_10.lc_trk_g3_5


LogicTile_14_10

 (22 0)  (730 160)  (730 160)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 160)  (732 160)  routing T_14_10.bot_op_3 <X> T_14_10.lc_trk_g0_3
 (27 2)  (735 162)  (735 162)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 162)  (736 162)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 162)  (737 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 162)  (739 162)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 162)  (740 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 162)  (741 162)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 162)  (742 162)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 162)  (744 162)  LC_1 Logic Functioning bit
 (37 2)  (745 162)  (745 162)  LC_1 Logic Functioning bit
 (38 2)  (746 162)  (746 162)  LC_1 Logic Functioning bit
 (39 2)  (747 162)  (747 162)  LC_1 Logic Functioning bit
 (41 2)  (749 162)  (749 162)  LC_1 Logic Functioning bit
 (43 2)  (751 162)  (751 162)  LC_1 Logic Functioning bit
 (30 3)  (738 163)  (738 163)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 163)  (744 163)  LC_1 Logic Functioning bit
 (37 3)  (745 163)  (745 163)  LC_1 Logic Functioning bit
 (38 3)  (746 163)  (746 163)  LC_1 Logic Functioning bit
 (39 3)  (747 163)  (747 163)  LC_1 Logic Functioning bit
 (41 3)  (749 163)  (749 163)  LC_1 Logic Functioning bit
 (43 3)  (751 163)  (751 163)  LC_1 Logic Functioning bit
 (26 4)  (734 164)  (734 164)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 164)  (735 164)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 164)  (737 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 164)  (738 164)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 164)  (740 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 164)  (744 164)  LC_2 Logic Functioning bit
 (38 4)  (746 164)  (746 164)  LC_2 Logic Functioning bit
 (41 4)  (749 164)  (749 164)  LC_2 Logic Functioning bit
 (43 4)  (751 164)  (751 164)  LC_2 Logic Functioning bit
 (50 4)  (758 164)  (758 164)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (734 165)  (734 165)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 165)  (735 165)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 165)  (736 165)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 165)  (737 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 165)  (738 165)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 165)  (739 165)  routing T_14_10.lc_trk_g0_3 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 165)  (745 165)  LC_2 Logic Functioning bit
 (39 5)  (747 165)  (747 165)  LC_2 Logic Functioning bit
 (42 5)  (750 165)  (750 165)  LC_2 Logic Functioning bit
 (22 7)  (730 167)  (730 167)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 167)  (732 167)  routing T_14_10.bot_op_6 <X> T_14_10.lc_trk_g1_6
 (13 11)  (721 171)  (721 171)  routing T_14_10.sp4_v_b_3 <X> T_14_10.sp4_h_l_45
 (21 12)  (729 172)  (729 172)  routing T_14_10.bnl_op_3 <X> T_14_10.lc_trk_g3_3
 (22 12)  (730 172)  (730 172)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (729 173)  (729 173)  routing T_14_10.bnl_op_3 <X> T_14_10.lc_trk_g3_3
 (17 14)  (725 174)  (725 174)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (726 174)  (726 174)  routing T_14_10.bnl_op_5 <X> T_14_10.lc_trk_g3_5
 (21 14)  (729 174)  (729 174)  routing T_14_10.bnl_op_7 <X> T_14_10.lc_trk_g3_7
 (22 14)  (730 174)  (730 174)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (18 15)  (726 175)  (726 175)  routing T_14_10.bnl_op_5 <X> T_14_10.lc_trk_g3_5
 (21 15)  (729 175)  (729 175)  routing T_14_10.bnl_op_7 <X> T_14_10.lc_trk_g3_7


LogicTile_15_10

 (22 1)  (784 161)  (784 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 161)  (785 161)  routing T_15_10.sp4_v_b_18 <X> T_15_10.lc_trk_g0_2
 (24 1)  (786 161)  (786 161)  routing T_15_10.sp4_v_b_18 <X> T_15_10.lc_trk_g0_2
 (0 2)  (762 162)  (762 162)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (8 2)  (770 162)  (770 162)  routing T_15_10.sp4_v_t_36 <X> T_15_10.sp4_h_l_36
 (9 2)  (771 162)  (771 162)  routing T_15_10.sp4_v_t_36 <X> T_15_10.sp4_h_l_36
 (31 2)  (793 162)  (793 162)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 162)  (796 162)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 162)  (798 162)  LC_1 Logic Functioning bit
 (37 2)  (799 162)  (799 162)  LC_1 Logic Functioning bit
 (38 2)  (800 162)  (800 162)  LC_1 Logic Functioning bit
 (39 2)  (801 162)  (801 162)  LC_1 Logic Functioning bit
 (45 2)  (807 162)  (807 162)  LC_1 Logic Functioning bit
 (0 3)  (762 163)  (762 163)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 3)  (764 163)  (764 163)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (36 3)  (798 163)  (798 163)  LC_1 Logic Functioning bit
 (37 3)  (799 163)  (799 163)  LC_1 Logic Functioning bit
 (38 3)  (800 163)  (800 163)  LC_1 Logic Functioning bit
 (39 3)  (801 163)  (801 163)  LC_1 Logic Functioning bit
 (1 4)  (763 164)  (763 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (10 4)  (772 164)  (772 164)  routing T_15_10.sp4_v_t_46 <X> T_15_10.sp4_h_r_4
 (11 4)  (773 164)  (773 164)  routing T_15_10.sp4_v_t_39 <X> T_15_10.sp4_v_b_5
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 164)  (795 164)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 164)  (798 164)  LC_2 Logic Functioning bit
 (37 4)  (799 164)  (799 164)  LC_2 Logic Functioning bit
 (38 4)  (800 164)  (800 164)  LC_2 Logic Functioning bit
 (39 4)  (801 164)  (801 164)  LC_2 Logic Functioning bit
 (45 4)  (807 164)  (807 164)  LC_2 Logic Functioning bit
 (1 5)  (763 165)  (763 165)  routing T_15_10.lc_trk_g0_2 <X> T_15_10.wire_logic_cluster/lc_7/cen
 (12 5)  (774 165)  (774 165)  routing T_15_10.sp4_v_t_39 <X> T_15_10.sp4_v_b_5
 (36 5)  (798 165)  (798 165)  LC_2 Logic Functioning bit
 (37 5)  (799 165)  (799 165)  LC_2 Logic Functioning bit
 (38 5)  (800 165)  (800 165)  LC_2 Logic Functioning bit
 (39 5)  (801 165)  (801 165)  LC_2 Logic Functioning bit
 (44 5)  (806 165)  (806 165)  LC_2 Logic Functioning bit
 (17 6)  (779 166)  (779 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 166)  (780 166)  routing T_15_10.wire_logic_cluster/lc_5/out <X> T_15_10.lc_trk_g1_5
 (21 6)  (783 166)  (783 166)  routing T_15_10.wire_logic_cluster/lc_7/out <X> T_15_10.lc_trk_g1_7
 (22 6)  (784 166)  (784 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 8)  (779 168)  (779 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 168)  (780 168)  routing T_15_10.wire_logic_cluster/lc_1/out <X> T_15_10.lc_trk_g2_1
 (32 8)  (794 168)  (794 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 168)  (795 168)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 168)  (796 168)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 168)  (798 168)  LC_4 Logic Functioning bit
 (37 8)  (799 168)  (799 168)  LC_4 Logic Functioning bit
 (38 8)  (800 168)  (800 168)  LC_4 Logic Functioning bit
 (39 8)  (801 168)  (801 168)  LC_4 Logic Functioning bit
 (45 8)  (807 168)  (807 168)  LC_4 Logic Functioning bit
 (52 8)  (814 168)  (814 168)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (31 9)  (793 169)  (793 169)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 169)  (798 169)  LC_4 Logic Functioning bit
 (37 9)  (799 169)  (799 169)  LC_4 Logic Functioning bit
 (38 9)  (800 169)  (800 169)  LC_4 Logic Functioning bit
 (39 9)  (801 169)  (801 169)  LC_4 Logic Functioning bit
 (31 10)  (793 170)  (793 170)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 170)  (794 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 170)  (796 170)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 170)  (798 170)  LC_5 Logic Functioning bit
 (37 10)  (799 170)  (799 170)  LC_5 Logic Functioning bit
 (38 10)  (800 170)  (800 170)  LC_5 Logic Functioning bit
 (39 10)  (801 170)  (801 170)  LC_5 Logic Functioning bit
 (45 10)  (807 170)  (807 170)  LC_5 Logic Functioning bit
 (31 11)  (793 171)  (793 171)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 171)  (798 171)  LC_5 Logic Functioning bit
 (37 11)  (799 171)  (799 171)  LC_5 Logic Functioning bit
 (38 11)  (800 171)  (800 171)  LC_5 Logic Functioning bit
 (39 11)  (801 171)  (801 171)  LC_5 Logic Functioning bit
 (44 11)  (806 171)  (806 171)  LC_5 Logic Functioning bit
 (17 12)  (779 172)  (779 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (787 172)  (787 172)  routing T_15_10.wire_logic_cluster/lc_2/out <X> T_15_10.lc_trk_g3_2
 (18 13)  (780 173)  (780 173)  routing T_15_10.sp4_r_v_b_41 <X> T_15_10.lc_trk_g3_1
 (22 13)  (784 173)  (784 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (762 174)  (762 174)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 174)  (763 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 174)  (777 174)  routing T_15_10.sp4_h_l_16 <X> T_15_10.lc_trk_g3_5
 (16 14)  (778 174)  (778 174)  routing T_15_10.sp4_h_l_16 <X> T_15_10.lc_trk_g3_5
 (17 14)  (779 174)  (779 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (783 174)  (783 174)  routing T_15_10.sp4_h_r_39 <X> T_15_10.lc_trk_g3_7
 (22 14)  (784 174)  (784 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (785 174)  (785 174)  routing T_15_10.sp4_h_r_39 <X> T_15_10.lc_trk_g3_7
 (24 14)  (786 174)  (786 174)  routing T_15_10.sp4_h_r_39 <X> T_15_10.lc_trk_g3_7
 (31 14)  (793 174)  (793 174)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 174)  (794 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 174)  (795 174)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 174)  (796 174)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 174)  (798 174)  LC_7 Logic Functioning bit
 (37 14)  (799 174)  (799 174)  LC_7 Logic Functioning bit
 (38 14)  (800 174)  (800 174)  LC_7 Logic Functioning bit
 (39 14)  (801 174)  (801 174)  LC_7 Logic Functioning bit
 (45 14)  (807 174)  (807 174)  LC_7 Logic Functioning bit
 (0 15)  (762 175)  (762 175)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 175)  (763 175)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 175)  (780 175)  routing T_15_10.sp4_h_l_16 <X> T_15_10.lc_trk_g3_5
 (31 15)  (793 175)  (793 175)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 175)  (798 175)  LC_7 Logic Functioning bit
 (37 15)  (799 175)  (799 175)  LC_7 Logic Functioning bit
 (38 15)  (800 175)  (800 175)  LC_7 Logic Functioning bit
 (39 15)  (801 175)  (801 175)  LC_7 Logic Functioning bit


LogicTile_16_10

 (27 0)  (843 160)  (843 160)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 160)  (844 160)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (39 0)  (855 160)  (855 160)  LC_0 Logic Functioning bit
 (41 0)  (857 160)  (857 160)  LC_0 Logic Functioning bit
 (42 0)  (858 160)  (858 160)  LC_0 Logic Functioning bit
 (44 0)  (860 160)  (860 160)  LC_0 Logic Functioning bit
 (45 0)  (861 160)  (861 160)  LC_0 Logic Functioning bit
 (36 1)  (852 161)  (852 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (41 1)  (857 161)  (857 161)  LC_0 Logic Functioning bit
 (42 1)  (858 161)  (858 161)  LC_0 Logic Functioning bit
 (50 1)  (866 161)  (866 161)  Carry_In_Mux bit 

 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_3 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 162)  (843 162)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 162)  (844 162)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 162)  (845 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 162)  (852 162)  LC_1 Logic Functioning bit
 (39 2)  (855 162)  (855 162)  LC_1 Logic Functioning bit
 (41 2)  (857 162)  (857 162)  LC_1 Logic Functioning bit
 (42 2)  (858 162)  (858 162)  LC_1 Logic Functioning bit
 (44 2)  (860 162)  (860 162)  LC_1 Logic Functioning bit
 (45 2)  (861 162)  (861 162)  LC_1 Logic Functioning bit
 (0 3)  (816 163)  (816 163)  routing T_16_10.glb_netwk_3 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (15 3)  (831 163)  (831 163)  routing T_16_10.bot_op_4 <X> T_16_10.lc_trk_g0_4
 (17 3)  (833 163)  (833 163)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (36 3)  (852 163)  (852 163)  LC_1 Logic Functioning bit
 (39 3)  (855 163)  (855 163)  LC_1 Logic Functioning bit
 (41 3)  (857 163)  (857 163)  LC_1 Logic Functioning bit
 (42 3)  (858 163)  (858 163)  LC_1 Logic Functioning bit
 (0 4)  (816 164)  (816 164)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (1 4)  (817 164)  (817 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (837 164)  (837 164)  routing T_16_10.wire_logic_cluster/lc_3/out <X> T_16_10.lc_trk_g1_3
 (22 4)  (838 164)  (838 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 164)  (841 164)  routing T_16_10.wire_logic_cluster/lc_2/out <X> T_16_10.lc_trk_g1_2
 (27 4)  (843 164)  (843 164)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 164)  (852 164)  LC_2 Logic Functioning bit
 (39 4)  (855 164)  (855 164)  LC_2 Logic Functioning bit
 (41 4)  (857 164)  (857 164)  LC_2 Logic Functioning bit
 (42 4)  (858 164)  (858 164)  LC_2 Logic Functioning bit
 (44 4)  (860 164)  (860 164)  LC_2 Logic Functioning bit
 (45 4)  (861 164)  (861 164)  LC_2 Logic Functioning bit
 (0 5)  (816 165)  (816 165)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (1 5)  (817 165)  (817 165)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (22 5)  (838 165)  (838 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 165)  (846 165)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 165)  (852 165)  LC_2 Logic Functioning bit
 (39 5)  (855 165)  (855 165)  LC_2 Logic Functioning bit
 (41 5)  (857 165)  (857 165)  LC_2 Logic Functioning bit
 (42 5)  (858 165)  (858 165)  LC_2 Logic Functioning bit
 (19 6)  (835 166)  (835 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (27 6)  (843 166)  (843 166)  routing T_16_10.lc_trk_g1_3 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 166)  (845 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 166)  (848 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 166)  (852 166)  LC_3 Logic Functioning bit
 (39 6)  (855 166)  (855 166)  LC_3 Logic Functioning bit
 (41 6)  (857 166)  (857 166)  LC_3 Logic Functioning bit
 (42 6)  (858 166)  (858 166)  LC_3 Logic Functioning bit
 (44 6)  (860 166)  (860 166)  LC_3 Logic Functioning bit
 (45 6)  (861 166)  (861 166)  LC_3 Logic Functioning bit
 (30 7)  (846 167)  (846 167)  routing T_16_10.lc_trk_g1_3 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 167)  (852 167)  LC_3 Logic Functioning bit
 (39 7)  (855 167)  (855 167)  LC_3 Logic Functioning bit
 (41 7)  (857 167)  (857 167)  LC_3 Logic Functioning bit
 (42 7)  (858 167)  (858 167)  LC_3 Logic Functioning bit
 (27 8)  (843 168)  (843 168)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 168)  (844 168)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 168)  (845 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 168)  (846 168)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 168)  (848 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 168)  (852 168)  LC_4 Logic Functioning bit
 (39 8)  (855 168)  (855 168)  LC_4 Logic Functioning bit
 (41 8)  (857 168)  (857 168)  LC_4 Logic Functioning bit
 (42 8)  (858 168)  (858 168)  LC_4 Logic Functioning bit
 (44 8)  (860 168)  (860 168)  LC_4 Logic Functioning bit
 (45 8)  (861 168)  (861 168)  LC_4 Logic Functioning bit
 (36 9)  (852 169)  (852 169)  LC_4 Logic Functioning bit
 (39 9)  (855 169)  (855 169)  LC_4 Logic Functioning bit
 (41 9)  (857 169)  (857 169)  LC_4 Logic Functioning bit
 (42 9)  (858 169)  (858 169)  LC_4 Logic Functioning bit
 (27 10)  (843 170)  (843 170)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 170)  (844 170)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 170)  (845 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 170)  (846 170)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 170)  (852 170)  LC_5 Logic Functioning bit
 (39 10)  (855 170)  (855 170)  LC_5 Logic Functioning bit
 (41 10)  (857 170)  (857 170)  LC_5 Logic Functioning bit
 (42 10)  (858 170)  (858 170)  LC_5 Logic Functioning bit
 (45 10)  (861 170)  (861 170)  LC_5 Logic Functioning bit
 (8 11)  (824 171)  (824 171)  routing T_16_10.sp4_h_l_42 <X> T_16_10.sp4_v_t_42
 (36 11)  (852 171)  (852 171)  LC_5 Logic Functioning bit
 (39 11)  (855 171)  (855 171)  LC_5 Logic Functioning bit
 (41 11)  (857 171)  (857 171)  LC_5 Logic Functioning bit
 (42 11)  (858 171)  (858 171)  LC_5 Logic Functioning bit
 (14 12)  (830 172)  (830 172)  routing T_16_10.wire_logic_cluster/lc_0/out <X> T_16_10.lc_trk_g3_0
 (17 12)  (833 172)  (833 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 172)  (834 172)  routing T_16_10.wire_logic_cluster/lc_1/out <X> T_16_10.lc_trk_g3_1
 (21 12)  (837 172)  (837 172)  routing T_16_10.sp4_h_r_43 <X> T_16_10.lc_trk_g3_3
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 172)  (839 172)  routing T_16_10.sp4_h_r_43 <X> T_16_10.lc_trk_g3_3
 (24 12)  (840 172)  (840 172)  routing T_16_10.sp4_h_r_43 <X> T_16_10.lc_trk_g3_3
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (837 173)  (837 173)  routing T_16_10.sp4_h_r_43 <X> T_16_10.lc_trk_g3_3
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 174)  (830 174)  routing T_16_10.wire_logic_cluster/lc_4/out <X> T_16_10.lc_trk_g3_4
 (17 14)  (833 174)  (833 174)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 174)  (834 174)  routing T_16_10.wire_logic_cluster/lc_5/out <X> T_16_10.lc_trk_g3_5
 (1 15)  (817 175)  (817 175)  routing T_16_10.lc_trk_g0_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (833 175)  (833 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_17_10

 (22 2)  (896 162)  (896 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 162)  (897 162)  routing T_17_10.sp4_v_b_23 <X> T_17_10.lc_trk_g0_7
 (24 2)  (898 162)  (898 162)  routing T_17_10.sp4_v_b_23 <X> T_17_10.lc_trk_g0_7
 (14 4)  (888 164)  (888 164)  routing T_17_10.sp12_h_r_0 <X> T_17_10.lc_trk_g1_0
 (14 5)  (888 165)  (888 165)  routing T_17_10.sp12_h_r_0 <X> T_17_10.lc_trk_g1_0
 (15 5)  (889 165)  (889 165)  routing T_17_10.sp12_h_r_0 <X> T_17_10.lc_trk_g1_0
 (17 5)  (891 165)  (891 165)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (25 8)  (899 168)  (899 168)  routing T_17_10.sp4_v_b_26 <X> T_17_10.lc_trk_g2_2
 (22 9)  (896 169)  (896 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (897 169)  (897 169)  routing T_17_10.sp4_v_b_26 <X> T_17_10.lc_trk_g2_2
 (5 10)  (879 170)  (879 170)  routing T_17_10.sp4_v_b_6 <X> T_17_10.sp4_h_l_43
 (29 12)  (903 172)  (903 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 172)  (904 172)  routing T_17_10.lc_trk_g0_7 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 172)  (908 172)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 172)  (910 172)  LC_6 Logic Functioning bit
 (37 12)  (911 172)  (911 172)  LC_6 Logic Functioning bit
 (38 12)  (912 172)  (912 172)  LC_6 Logic Functioning bit
 (39 12)  (913 172)  (913 172)  LC_6 Logic Functioning bit
 (41 12)  (915 172)  (915 172)  LC_6 Logic Functioning bit
 (43 12)  (917 172)  (917 172)  LC_6 Logic Functioning bit
 (51 12)  (925 172)  (925 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (900 173)  (900 173)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 173)  (902 173)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 173)  (903 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 173)  (904 173)  routing T_17_10.lc_trk_g0_7 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 173)  (910 173)  LC_6 Logic Functioning bit
 (38 13)  (912 173)  (912 173)  LC_6 Logic Functioning bit


LogicTile_19_10

 (8 4)  (990 164)  (990 164)  routing T_19_10.sp4_h_l_41 <X> T_19_10.sp4_h_r_4


LogicTile_23_10

 (8 5)  (1206 165)  (1206 165)  routing T_23_10.sp4_h_l_41 <X> T_23_10.sp4_v_b_4
 (9 5)  (1207 165)  (1207 165)  routing T_23_10.sp4_h_l_41 <X> T_23_10.sp4_v_b_4


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 163)  (1306 163)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 8)  (1328 168)  (1328 168)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_16 lc_trk_g2_3
 (23 8)  (1329 168)  (1329 168)  routing T_25_10.sp12_v_t_16 <X> T_25_10.lc_trk_g2_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (1327 169)  (1327 169)  routing T_25_10.sp12_v_t_16 <X> T_25_10.lc_trk_g2_3
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.wire_bram/ram/WDATA_3
 (38 9)  (1344 169)  (1344 169)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (15 11)  (1321 171)  (1321 171)  routing T_25_10.sp4_v_t_33 <X> T_25_10.lc_trk_g2_4
 (16 11)  (1322 171)  (1322 171)  routing T_25_10.sp4_v_t_33 <X> T_25_10.lc_trk_g2_4
 (17 11)  (1323 171)  (1323 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE


IO_Tile_0_9

 (13 1)  (4 145)  (4 145)  routing T_0_9.span4_horz_25 <X> T_0_9.span4_vert_b_0
 (11 2)  (6 146)  (6 146)  routing T_0_9.span4_horz_7 <X> T_0_9.span4_vert_t_13
 (12 2)  (5 146)  (5 146)  routing T_0_9.span4_horz_7 <X> T_0_9.span4_vert_t_13


LogicTile_1_9



LogicTile_2_9

 (8 2)  (80 146)  (80 146)  routing T_2_9.sp4_h_r_1 <X> T_2_9.sp4_h_l_36


LogicTile_3_9

 (19 13)  (145 157)  (145 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_4_9

 (19 7)  (199 151)  (199 151)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (9 10)  (189 154)  (189 154)  routing T_4_9.sp4_h_r_4 <X> T_4_9.sp4_h_l_42
 (10 10)  (190 154)  (190 154)  routing T_4_9.sp4_h_r_4 <X> T_4_9.sp4_h_l_42


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (14 0)  (410 144)  (410 144)  routing T_8_9.sp4_h_r_8 <X> T_8_9.lc_trk_g0_0
 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (10 1)  (406 145)  (406 145)  routing T_8_9.sp4_h_r_8 <X> T_8_9.sp4_v_b_1
 (15 1)  (411 145)  (411 145)  routing T_8_9.sp4_h_r_8 <X> T_8_9.lc_trk_g0_0
 (16 1)  (412 145)  (412 145)  routing T_8_9.sp4_h_r_8 <X> T_8_9.lc_trk_g0_0
 (17 1)  (413 145)  (413 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 147)  (398 147)  routing T_8_9.lc_trk_g0_0 <X> T_8_9.wire_bram/ram/RCLK
 (3 6)  (399 150)  (399 150)  routing T_8_9.sp12_h_r_0 <X> T_8_9.sp12_v_t_23
 (8 6)  (404 150)  (404 150)  routing T_8_9.sp4_h_r_4 <X> T_8_9.sp4_h_l_41
 (17 6)  (413 150)  (413 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (3 7)  (399 151)  (399 151)  routing T_8_9.sp12_h_r_0 <X> T_8_9.sp12_v_t_23
 (18 7)  (414 151)  (414 151)  routing T_8_9.sp4_r_v_b_29 <X> T_8_9.lc_trk_g1_5
 (16 8)  (412 152)  (412 152)  routing T_8_9.sp12_v_t_14 <X> T_8_9.lc_trk_g2_1
 (17 8)  (413 152)  (413 152)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (28 8)  (424 152)  (424 152)  routing T_8_9.lc_trk_g2_1 <X> T_8_9.wire_bram/ram/WDATA_11
 (29 8)  (425 152)  (425 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (39 8)  (435 152)  (435 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (18 9)  (414 153)  (414 153)  routing T_8_9.sp12_v_t_14 <X> T_8_9.lc_trk_g2_1
 (7 10)  (403 154)  (403 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 159)  (396 159)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_bram/ram/RE


LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (0 2)  (600 146)  (600 146)  routing T_12_9.glb_netwk_3 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (2 2)  (602 146)  (602 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (600 147)  (600 147)  routing T_12_9.glb_netwk_3 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (14 4)  (614 148)  (614 148)  routing T_12_9.bnr_op_0 <X> T_12_9.lc_trk_g1_0
 (14 5)  (614 149)  (614 149)  routing T_12_9.bnr_op_0 <X> T_12_9.lc_trk_g1_0
 (17 5)  (617 149)  (617 149)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (8 6)  (608 150)  (608 150)  routing T_12_9.sp4_h_r_8 <X> T_12_9.sp4_h_l_41
 (10 6)  (610 150)  (610 150)  routing T_12_9.sp4_h_r_8 <X> T_12_9.sp4_h_l_41
 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (612 154)  (612 154)  routing T_12_9.sp4_v_t_45 <X> T_12_9.sp4_h_l_45
 (11 11)  (611 155)  (611 155)  routing T_12_9.sp4_v_t_45 <X> T_12_9.sp4_h_l_45
 (32 12)  (632 156)  (632 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 156)  (634 156)  routing T_12_9.lc_trk_g1_0 <X> T_12_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 156)  (636 156)  LC_6 Logic Functioning bit
 (37 12)  (637 156)  (637 156)  LC_6 Logic Functioning bit
 (38 12)  (638 156)  (638 156)  LC_6 Logic Functioning bit
 (39 12)  (639 156)  (639 156)  LC_6 Logic Functioning bit
 (45 12)  (645 156)  (645 156)  LC_6 Logic Functioning bit
 (52 12)  (652 156)  (652 156)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (636 157)  (636 157)  LC_6 Logic Functioning bit
 (37 13)  (637 157)  (637 157)  LC_6 Logic Functioning bit
 (38 13)  (638 157)  (638 157)  LC_6 Logic Functioning bit
 (39 13)  (639 157)  (639 157)  LC_6 Logic Functioning bit
 (53 13)  (653 157)  (653 157)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_13_9

 (27 0)  (681 144)  (681 144)  routing T_13_9.lc_trk_g3_0 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 144)  (682 144)  routing T_13_9.lc_trk_g3_0 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 144)  (683 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 144)  (686 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 144)  (690 144)  LC_0 Logic Functioning bit
 (39 0)  (693 144)  (693 144)  LC_0 Logic Functioning bit
 (41 0)  (695 144)  (695 144)  LC_0 Logic Functioning bit
 (42 0)  (696 144)  (696 144)  LC_0 Logic Functioning bit
 (44 0)  (698 144)  (698 144)  LC_0 Logic Functioning bit
 (45 0)  (699 144)  (699 144)  LC_0 Logic Functioning bit
 (36 1)  (690 145)  (690 145)  LC_0 Logic Functioning bit
 (39 1)  (693 145)  (693 145)  LC_0 Logic Functioning bit
 (41 1)  (695 145)  (695 145)  LC_0 Logic Functioning bit
 (42 1)  (696 145)  (696 145)  LC_0 Logic Functioning bit
 (50 1)  (704 145)  (704 145)  Carry_In_Mux bit 

 (0 2)  (654 146)  (654 146)  routing T_13_9.glb_netwk_3 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (2 2)  (656 146)  (656 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 146)  (681 146)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 146)  (682 146)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 146)  (683 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 146)  (686 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 146)  (690 146)  LC_1 Logic Functioning bit
 (39 2)  (693 146)  (693 146)  LC_1 Logic Functioning bit
 (41 2)  (695 146)  (695 146)  LC_1 Logic Functioning bit
 (42 2)  (696 146)  (696 146)  LC_1 Logic Functioning bit
 (44 2)  (698 146)  (698 146)  LC_1 Logic Functioning bit
 (45 2)  (699 146)  (699 146)  LC_1 Logic Functioning bit
 (0 3)  (654 147)  (654 147)  routing T_13_9.glb_netwk_3 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (36 3)  (690 147)  (690 147)  LC_1 Logic Functioning bit
 (39 3)  (693 147)  (693 147)  LC_1 Logic Functioning bit
 (41 3)  (695 147)  (695 147)  LC_1 Logic Functioning bit
 (42 3)  (696 147)  (696 147)  LC_1 Logic Functioning bit
 (21 4)  (675 148)  (675 148)  routing T_13_9.wire_logic_cluster/lc_3/out <X> T_13_9.lc_trk_g1_3
 (22 4)  (676 148)  (676 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 148)  (679 148)  routing T_13_9.wire_logic_cluster/lc_2/out <X> T_13_9.lc_trk_g1_2
 (27 4)  (681 148)  (681 148)  routing T_13_9.lc_trk_g1_2 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 148)  (683 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 148)  (686 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 148)  (690 148)  LC_2 Logic Functioning bit
 (39 4)  (693 148)  (693 148)  LC_2 Logic Functioning bit
 (41 4)  (695 148)  (695 148)  LC_2 Logic Functioning bit
 (42 4)  (696 148)  (696 148)  LC_2 Logic Functioning bit
 (44 4)  (698 148)  (698 148)  LC_2 Logic Functioning bit
 (45 4)  (699 148)  (699 148)  LC_2 Logic Functioning bit
 (22 5)  (676 149)  (676 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 149)  (684 149)  routing T_13_9.lc_trk_g1_2 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 149)  (690 149)  LC_2 Logic Functioning bit
 (39 5)  (693 149)  (693 149)  LC_2 Logic Functioning bit
 (41 5)  (695 149)  (695 149)  LC_2 Logic Functioning bit
 (42 5)  (696 149)  (696 149)  LC_2 Logic Functioning bit
 (15 6)  (669 150)  (669 150)  routing T_13_9.sp12_h_r_5 <X> T_13_9.lc_trk_g1_5
 (17 6)  (671 150)  (671 150)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (672 150)  (672 150)  routing T_13_9.sp12_h_r_5 <X> T_13_9.lc_trk_g1_5
 (25 6)  (679 150)  (679 150)  routing T_13_9.wire_logic_cluster/lc_6/out <X> T_13_9.lc_trk_g1_6
 (27 6)  (681 150)  (681 150)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 150)  (683 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 150)  (686 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 150)  (690 150)  LC_3 Logic Functioning bit
 (39 6)  (693 150)  (693 150)  LC_3 Logic Functioning bit
 (41 6)  (695 150)  (695 150)  LC_3 Logic Functioning bit
 (42 6)  (696 150)  (696 150)  LC_3 Logic Functioning bit
 (44 6)  (698 150)  (698 150)  LC_3 Logic Functioning bit
 (45 6)  (699 150)  (699 150)  LC_3 Logic Functioning bit
 (18 7)  (672 151)  (672 151)  routing T_13_9.sp12_h_r_5 <X> T_13_9.lc_trk_g1_5
 (22 7)  (676 151)  (676 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 151)  (684 151)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 151)  (690 151)  LC_3 Logic Functioning bit
 (39 7)  (693 151)  (693 151)  LC_3 Logic Functioning bit
 (41 7)  (695 151)  (695 151)  LC_3 Logic Functioning bit
 (42 7)  (696 151)  (696 151)  LC_3 Logic Functioning bit
 (27 8)  (681 152)  (681 152)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 152)  (682 152)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 152)  (683 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 152)  (684 152)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 152)  (686 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 152)  (690 152)  LC_4 Logic Functioning bit
 (39 8)  (693 152)  (693 152)  LC_4 Logic Functioning bit
 (41 8)  (695 152)  (695 152)  LC_4 Logic Functioning bit
 (42 8)  (696 152)  (696 152)  LC_4 Logic Functioning bit
 (44 8)  (698 152)  (698 152)  LC_4 Logic Functioning bit
 (45 8)  (699 152)  (699 152)  LC_4 Logic Functioning bit
 (36 9)  (690 153)  (690 153)  LC_4 Logic Functioning bit
 (39 9)  (693 153)  (693 153)  LC_4 Logic Functioning bit
 (41 9)  (695 153)  (695 153)  LC_4 Logic Functioning bit
 (42 9)  (696 153)  (696 153)  LC_4 Logic Functioning bit
 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (681 154)  (681 154)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 154)  (682 154)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 154)  (683 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 154)  (684 154)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 154)  (686 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 154)  (690 154)  LC_5 Logic Functioning bit
 (39 10)  (693 154)  (693 154)  LC_5 Logic Functioning bit
 (41 10)  (695 154)  (695 154)  LC_5 Logic Functioning bit
 (42 10)  (696 154)  (696 154)  LC_5 Logic Functioning bit
 (44 10)  (698 154)  (698 154)  LC_5 Logic Functioning bit
 (45 10)  (699 154)  (699 154)  LC_5 Logic Functioning bit
 (36 11)  (690 155)  (690 155)  LC_5 Logic Functioning bit
 (39 11)  (693 155)  (693 155)  LC_5 Logic Functioning bit
 (41 11)  (695 155)  (695 155)  LC_5 Logic Functioning bit
 (42 11)  (696 155)  (696 155)  LC_5 Logic Functioning bit
 (14 12)  (668 156)  (668 156)  routing T_13_9.wire_logic_cluster/lc_0/out <X> T_13_9.lc_trk_g3_0
 (17 12)  (671 156)  (671 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 156)  (672 156)  routing T_13_9.wire_logic_cluster/lc_1/out <X> T_13_9.lc_trk_g3_1
 (27 12)  (681 156)  (681 156)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 156)  (683 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 156)  (684 156)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 156)  (686 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 156)  (690 156)  LC_6 Logic Functioning bit
 (39 12)  (693 156)  (693 156)  LC_6 Logic Functioning bit
 (41 12)  (695 156)  (695 156)  LC_6 Logic Functioning bit
 (42 12)  (696 156)  (696 156)  LC_6 Logic Functioning bit
 (44 12)  (698 156)  (698 156)  LC_6 Logic Functioning bit
 (45 12)  (699 156)  (699 156)  LC_6 Logic Functioning bit
 (17 13)  (671 157)  (671 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 157)  (684 157)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 157)  (690 157)  LC_6 Logic Functioning bit
 (39 13)  (693 157)  (693 157)  LC_6 Logic Functioning bit
 (41 13)  (695 157)  (695 157)  LC_6 Logic Functioning bit
 (42 13)  (696 157)  (696 157)  LC_6 Logic Functioning bit
 (1 14)  (655 158)  (655 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 158)  (668 158)  routing T_13_9.wire_logic_cluster/lc_4/out <X> T_13_9.lc_trk_g3_4
 (17 14)  (671 158)  (671 158)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 158)  (672 158)  routing T_13_9.wire_logic_cluster/lc_5/out <X> T_13_9.lc_trk_g3_5
 (21 14)  (675 158)  (675 158)  routing T_13_9.wire_logic_cluster/lc_7/out <X> T_13_9.lc_trk_g3_7
 (22 14)  (676 158)  (676 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 158)  (681 158)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 158)  (682 158)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 158)  (683 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 158)  (684 158)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 158)  (686 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 158)  (690 158)  LC_7 Logic Functioning bit
 (39 14)  (693 158)  (693 158)  LC_7 Logic Functioning bit
 (41 14)  (695 158)  (695 158)  LC_7 Logic Functioning bit
 (42 14)  (696 158)  (696 158)  LC_7 Logic Functioning bit
 (44 14)  (698 158)  (698 158)  LC_7 Logic Functioning bit
 (45 14)  (699 158)  (699 158)  LC_7 Logic Functioning bit
 (0 15)  (654 159)  (654 159)  routing T_13_9.lc_trk_g1_5 <X> T_13_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 159)  (655 159)  routing T_13_9.lc_trk_g1_5 <X> T_13_9.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 159)  (671 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 159)  (684 159)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 159)  (690 159)  LC_7 Logic Functioning bit
 (39 15)  (693 159)  (693 159)  LC_7 Logic Functioning bit
 (41 15)  (695 159)  (695 159)  LC_7 Logic Functioning bit
 (42 15)  (696 159)  (696 159)  LC_7 Logic Functioning bit


LogicTile_14_9

 (14 0)  (722 144)  (722 144)  routing T_14_9.lft_op_0 <X> T_14_9.lc_trk_g0_0
 (15 0)  (723 144)  (723 144)  routing T_14_9.lft_op_1 <X> T_14_9.lc_trk_g0_1
 (17 0)  (725 144)  (725 144)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 144)  (726 144)  routing T_14_9.lft_op_1 <X> T_14_9.lc_trk_g0_1
 (21 0)  (729 144)  (729 144)  routing T_14_9.lft_op_3 <X> T_14_9.lc_trk_g0_3
 (22 0)  (730 144)  (730 144)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 144)  (732 144)  routing T_14_9.lft_op_3 <X> T_14_9.lc_trk_g0_3
 (25 0)  (733 144)  (733 144)  routing T_14_9.lft_op_2 <X> T_14_9.lc_trk_g0_2
 (15 1)  (723 145)  (723 145)  routing T_14_9.lft_op_0 <X> T_14_9.lc_trk_g0_0
 (17 1)  (725 145)  (725 145)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (730 145)  (730 145)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 145)  (732 145)  routing T_14_9.lft_op_2 <X> T_14_9.lc_trk_g0_2
 (14 2)  (722 146)  (722 146)  routing T_14_9.lft_op_4 <X> T_14_9.lc_trk_g0_4
 (15 2)  (723 146)  (723 146)  routing T_14_9.lft_op_5 <X> T_14_9.lc_trk_g0_5
 (17 2)  (725 146)  (725 146)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 146)  (726 146)  routing T_14_9.lft_op_5 <X> T_14_9.lc_trk_g0_5
 (15 3)  (723 147)  (723 147)  routing T_14_9.lft_op_4 <X> T_14_9.lc_trk_g0_4
 (17 3)  (725 147)  (725 147)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 4)  (735 148)  (735 148)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 148)  (736 148)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 148)  (737 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 148)  (739 148)  routing T_14_9.lc_trk_g2_5 <X> T_14_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 148)  (740 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 148)  (741 148)  routing T_14_9.lc_trk_g2_5 <X> T_14_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 148)  (743 148)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.input_2_2
 (38 4)  (746 148)  (746 148)  LC_2 Logic Functioning bit
 (47 4)  (755 148)  (755 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (734 149)  (734 149)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 149)  (735 149)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 149)  (736 149)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 149)  (737 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 149)  (740 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (741 149)  (741 149)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.input_2_2
 (34 5)  (742 149)  (742 149)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.input_2_2
 (48 5)  (756 149)  (756 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (759 149)  (759 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (729 150)  (729 150)  routing T_14_9.lft_op_7 <X> T_14_9.lc_trk_g1_7
 (22 6)  (730 150)  (730 150)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 150)  (732 150)  routing T_14_9.lft_op_7 <X> T_14_9.lc_trk_g1_7
 (25 6)  (733 150)  (733 150)  routing T_14_9.lft_op_6 <X> T_14_9.lc_trk_g1_6
 (29 6)  (737 150)  (737 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 150)  (740 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 150)  (744 150)  LC_3 Logic Functioning bit
 (38 6)  (746 150)  (746 150)  LC_3 Logic Functioning bit
 (22 7)  (730 151)  (730 151)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 151)  (732 151)  routing T_14_9.lft_op_6 <X> T_14_9.lc_trk_g1_6
 (29 7)  (737 151)  (737 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 151)  (739 151)  routing T_14_9.lc_trk_g0_2 <X> T_14_9.wire_logic_cluster/lc_3/in_3
 (26 8)  (734 152)  (734 152)  routing T_14_9.lc_trk_g0_4 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 152)  (737 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 152)  (739 152)  routing T_14_9.lc_trk_g0_5 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 152)  (740 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 152)  (744 152)  LC_4 Logic Functioning bit
 (37 8)  (745 152)  (745 152)  LC_4 Logic Functioning bit
 (38 8)  (746 152)  (746 152)  LC_4 Logic Functioning bit
 (39 8)  (747 152)  (747 152)  LC_4 Logic Functioning bit
 (41 8)  (749 152)  (749 152)  LC_4 Logic Functioning bit
 (42 8)  (750 152)  (750 152)  LC_4 Logic Functioning bit
 (43 8)  (751 152)  (751 152)  LC_4 Logic Functioning bit
 (50 8)  (758 152)  (758 152)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (722 153)  (722 153)  routing T_14_9.tnl_op_0 <X> T_14_9.lc_trk_g2_0
 (15 9)  (723 153)  (723 153)  routing T_14_9.tnl_op_0 <X> T_14_9.lc_trk_g2_0
 (17 9)  (725 153)  (725 153)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (29 9)  (737 153)  (737 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 153)  (738 153)  routing T_14_9.lc_trk_g0_3 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 153)  (744 153)  LC_4 Logic Functioning bit
 (37 9)  (745 153)  (745 153)  LC_4 Logic Functioning bit
 (38 9)  (746 153)  (746 153)  LC_4 Logic Functioning bit
 (39 9)  (747 153)  (747 153)  LC_4 Logic Functioning bit
 (40 9)  (748 153)  (748 153)  LC_4 Logic Functioning bit
 (41 9)  (749 153)  (749 153)  LC_4 Logic Functioning bit
 (42 9)  (750 153)  (750 153)  LC_4 Logic Functioning bit
 (43 9)  (751 153)  (751 153)  LC_4 Logic Functioning bit
 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (722 154)  (722 154)  routing T_14_9.rgt_op_4 <X> T_14_9.lc_trk_g2_4
 (15 10)  (723 154)  (723 154)  routing T_14_9.sp4_v_t_32 <X> T_14_9.lc_trk_g2_5
 (16 10)  (724 154)  (724 154)  routing T_14_9.sp4_v_t_32 <X> T_14_9.lc_trk_g2_5
 (17 10)  (725 154)  (725 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (734 154)  (734 154)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 154)  (735 154)  routing T_14_9.lc_trk_g1_7 <X> T_14_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 154)  (737 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 154)  (738 154)  routing T_14_9.lc_trk_g1_7 <X> T_14_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 154)  (740 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 154)  (741 154)  routing T_14_9.lc_trk_g2_0 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 154)  (744 154)  LC_5 Logic Functioning bit
 (37 10)  (745 154)  (745 154)  LC_5 Logic Functioning bit
 (38 10)  (746 154)  (746 154)  LC_5 Logic Functioning bit
 (39 10)  (747 154)  (747 154)  LC_5 Logic Functioning bit
 (43 10)  (751 154)  (751 154)  LC_5 Logic Functioning bit
 (50 10)  (758 154)  (758 154)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (759 154)  (759 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (723 155)  (723 155)  routing T_14_9.rgt_op_4 <X> T_14_9.lc_trk_g2_4
 (17 11)  (725 155)  (725 155)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (734 155)  (734 155)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 155)  (735 155)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 155)  (737 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 155)  (738 155)  routing T_14_9.lc_trk_g1_7 <X> T_14_9.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 155)  (744 155)  LC_5 Logic Functioning bit
 (37 11)  (745 155)  (745 155)  LC_5 Logic Functioning bit
 (38 11)  (746 155)  (746 155)  LC_5 Logic Functioning bit
 (39 11)  (747 155)  (747 155)  LC_5 Logic Functioning bit
 (22 12)  (730 156)  (730 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (734 156)  (734 156)  routing T_14_9.lc_trk_g0_4 <X> T_14_9.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 156)  (739 156)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 156)  (740 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 156)  (742 156)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 156)  (744 156)  LC_6 Logic Functioning bit
 (37 12)  (745 156)  (745 156)  LC_6 Logic Functioning bit
 (38 12)  (746 156)  (746 156)  LC_6 Logic Functioning bit
 (39 12)  (747 156)  (747 156)  LC_6 Logic Functioning bit
 (41 12)  (749 156)  (749 156)  LC_6 Logic Functioning bit
 (43 12)  (751 156)  (751 156)  LC_6 Logic Functioning bit
 (17 13)  (725 157)  (725 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (729 157)  (729 157)  routing T_14_9.sp4_r_v_b_43 <X> T_14_9.lc_trk_g3_3
 (29 13)  (737 157)  (737 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 157)  (739 157)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 157)  (744 157)  LC_6 Logic Functioning bit
 (37 13)  (745 157)  (745 157)  LC_6 Logic Functioning bit
 (38 13)  (746 157)  (746 157)  LC_6 Logic Functioning bit
 (39 13)  (747 157)  (747 157)  LC_6 Logic Functioning bit
 (40 13)  (748 157)  (748 157)  LC_6 Logic Functioning bit
 (42 13)  (750 157)  (750 157)  LC_6 Logic Functioning bit
 (17 14)  (725 158)  (725 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (739 158)  (739 158)  routing T_14_9.lc_trk_g2_4 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 158)  (740 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 158)  (741 158)  routing T_14_9.lc_trk_g2_4 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (40 14)  (748 158)  (748 158)  LC_7 Logic Functioning bit
 (41 14)  (749 158)  (749 158)  LC_7 Logic Functioning bit
 (42 14)  (750 158)  (750 158)  LC_7 Logic Functioning bit
 (43 14)  (751 158)  (751 158)  LC_7 Logic Functioning bit
 (47 14)  (755 158)  (755 158)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (726 159)  (726 159)  routing T_14_9.sp4_r_v_b_45 <X> T_14_9.lc_trk_g3_5
 (40 15)  (748 159)  (748 159)  LC_7 Logic Functioning bit
 (41 15)  (749 159)  (749 159)  LC_7 Logic Functioning bit
 (42 15)  (750 159)  (750 159)  LC_7 Logic Functioning bit
 (43 15)  (751 159)  (751 159)  LC_7 Logic Functioning bit
 (48 15)  (756 159)  (756 159)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_9

 (12 0)  (774 144)  (774 144)  routing T_15_9.sp4_v_t_39 <X> T_15_9.sp4_h_r_2
 (31 0)  (793 144)  (793 144)  routing T_15_9.lc_trk_g0_5 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 144)  (794 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 144)  (798 144)  LC_0 Logic Functioning bit
 (37 0)  (799 144)  (799 144)  LC_0 Logic Functioning bit
 (38 0)  (800 144)  (800 144)  LC_0 Logic Functioning bit
 (39 0)  (801 144)  (801 144)  LC_0 Logic Functioning bit
 (45 0)  (807 144)  (807 144)  LC_0 Logic Functioning bit
 (36 1)  (798 145)  (798 145)  LC_0 Logic Functioning bit
 (37 1)  (799 145)  (799 145)  LC_0 Logic Functioning bit
 (38 1)  (800 145)  (800 145)  LC_0 Logic Functioning bit
 (39 1)  (801 145)  (801 145)  LC_0 Logic Functioning bit
 (53 1)  (815 145)  (815 145)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 146)  (762 146)  routing T_15_9.glb_netwk_3 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (2 2)  (764 146)  (764 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (777 146)  (777 146)  routing T_15_9.bot_op_5 <X> T_15_9.lc_trk_g0_5
 (17 2)  (779 146)  (779 146)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 3)  (762 147)  (762 147)  routing T_15_9.glb_netwk_3 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (3 3)  (765 147)  (765 147)  routing T_15_9.sp12_v_b_0 <X> T_15_9.sp12_h_l_23
 (14 4)  (776 148)  (776 148)  routing T_15_9.sp4_h_r_8 <X> T_15_9.lc_trk_g1_0
 (15 5)  (777 149)  (777 149)  routing T_15_9.sp4_h_r_8 <X> T_15_9.lc_trk_g1_0
 (16 5)  (778 149)  (778 149)  routing T_15_9.sp4_h_r_8 <X> T_15_9.lc_trk_g1_0
 (17 5)  (779 149)  (779 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (32 8)  (794 152)  (794 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 152)  (796 152)  routing T_15_9.lc_trk_g1_0 <X> T_15_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 152)  (798 152)  LC_4 Logic Functioning bit
 (37 8)  (799 152)  (799 152)  LC_4 Logic Functioning bit
 (38 8)  (800 152)  (800 152)  LC_4 Logic Functioning bit
 (39 8)  (801 152)  (801 152)  LC_4 Logic Functioning bit
 (45 8)  (807 152)  (807 152)  LC_4 Logic Functioning bit
 (36 9)  (798 153)  (798 153)  LC_4 Logic Functioning bit
 (37 9)  (799 153)  (799 153)  LC_4 Logic Functioning bit
 (38 9)  (800 153)  (800 153)  LC_4 Logic Functioning bit
 (39 9)  (801 153)  (801 153)  LC_4 Logic Functioning bit
 (51 9)  (813 153)  (813 153)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_9

 (15 0)  (831 144)  (831 144)  routing T_16_9.top_op_1 <X> T_16_9.lc_trk_g0_1
 (17 0)  (833 144)  (833 144)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (843 144)  (843 144)  routing T_16_9.lc_trk_g1_4 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 144)  (845 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 144)  (846 144)  routing T_16_9.lc_trk_g1_4 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 144)  (848 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 144)  (850 144)  routing T_16_9.lc_trk_g1_2 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 144)  (852 144)  LC_0 Logic Functioning bit
 (37 0)  (853 144)  (853 144)  LC_0 Logic Functioning bit
 (38 0)  (854 144)  (854 144)  LC_0 Logic Functioning bit
 (39 0)  (855 144)  (855 144)  LC_0 Logic Functioning bit
 (40 0)  (856 144)  (856 144)  LC_0 Logic Functioning bit
 (42 0)  (858 144)  (858 144)  LC_0 Logic Functioning bit
 (18 1)  (834 145)  (834 145)  routing T_16_9.top_op_1 <X> T_16_9.lc_trk_g0_1
 (31 1)  (847 145)  (847 145)  routing T_16_9.lc_trk_g1_2 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 145)  (852 145)  LC_0 Logic Functioning bit
 (37 1)  (853 145)  (853 145)  LC_0 Logic Functioning bit
 (38 1)  (854 145)  (854 145)  LC_0 Logic Functioning bit
 (39 1)  (855 145)  (855 145)  LC_0 Logic Functioning bit
 (40 1)  (856 145)  (856 145)  LC_0 Logic Functioning bit
 (42 1)  (858 145)  (858 145)  LC_0 Logic Functioning bit
 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_3 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (831 146)  (831 146)  routing T_16_9.top_op_5 <X> T_16_9.lc_trk_g0_5
 (17 2)  (833 146)  (833 146)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (837 146)  (837 146)  routing T_16_9.sp4_h_l_2 <X> T_16_9.lc_trk_g0_7
 (22 2)  (838 146)  (838 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 146)  (839 146)  routing T_16_9.sp4_h_l_2 <X> T_16_9.lc_trk_g0_7
 (24 2)  (840 146)  (840 146)  routing T_16_9.sp4_h_l_2 <X> T_16_9.lc_trk_g0_7
 (26 2)  (842 146)  (842 146)  routing T_16_9.lc_trk_g0_7 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 146)  (847 146)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 146)  (848 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 146)  (849 146)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 146)  (850 146)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 146)  (853 146)  LC_1 Logic Functioning bit
 (39 2)  (855 146)  (855 146)  LC_1 Logic Functioning bit
 (53 2)  (869 146)  (869 146)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (816 147)  (816 147)  routing T_16_9.glb_netwk_3 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (18 3)  (834 147)  (834 147)  routing T_16_9.top_op_5 <X> T_16_9.lc_trk_g0_5
 (26 3)  (842 147)  (842 147)  routing T_16_9.lc_trk_g0_7 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 147)  (845 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 147)  (852 147)  LC_1 Logic Functioning bit
 (38 3)  (854 147)  (854 147)  LC_1 Logic Functioning bit
 (46 3)  (862 147)  (862 147)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 4)  (838 148)  (838 148)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 148)  (840 148)  routing T_16_9.top_op_3 <X> T_16_9.lc_trk_g1_3
 (14 5)  (830 149)  (830 149)  routing T_16_9.top_op_0 <X> T_16_9.lc_trk_g1_0
 (15 5)  (831 149)  (831 149)  routing T_16_9.top_op_0 <X> T_16_9.lc_trk_g1_0
 (17 5)  (833 149)  (833 149)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (837 149)  (837 149)  routing T_16_9.top_op_3 <X> T_16_9.lc_trk_g1_3
 (22 5)  (838 149)  (838 149)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 149)  (840 149)  routing T_16_9.top_op_2 <X> T_16_9.lc_trk_g1_2
 (25 5)  (841 149)  (841 149)  routing T_16_9.top_op_2 <X> T_16_9.lc_trk_g1_2
 (14 7)  (830 151)  (830 151)  routing T_16_9.top_op_4 <X> T_16_9.lc_trk_g1_4
 (15 7)  (831 151)  (831 151)  routing T_16_9.top_op_4 <X> T_16_9.lc_trk_g1_4
 (17 7)  (833 151)  (833 151)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (14 8)  (830 152)  (830 152)  routing T_16_9.wire_logic_cluster/lc_0/out <X> T_16_9.lc_trk_g2_0
 (26 8)  (842 152)  (842 152)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 152)  (845 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 152)  (846 152)  routing T_16_9.lc_trk_g0_7 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 152)  (847 152)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 152)  (848 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 152)  (849 152)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_4/in_3
 (10 9)  (826 153)  (826 153)  routing T_16_9.sp4_h_r_2 <X> T_16_9.sp4_v_b_7
 (17 9)  (833 153)  (833 153)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (843 153)  (843 153)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 153)  (844 153)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 153)  (845 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 153)  (846 153)  routing T_16_9.lc_trk_g0_7 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 153)  (847 153)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_4/in_3
 (40 9)  (856 153)  (856 153)  LC_4 Logic Functioning bit
 (42 9)  (858 153)  (858 153)  LC_4 Logic Functioning bit
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (837 154)  (837 154)  routing T_16_9.wire_logic_cluster/lc_7/out <X> T_16_9.lc_trk_g2_7
 (22 10)  (838 154)  (838 154)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (842 154)  (842 154)  routing T_16_9.lc_trk_g0_7 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (36 10)  (852 154)  (852 154)  LC_5 Logic Functioning bit
 (38 10)  (854 154)  (854 154)  LC_5 Logic Functioning bit
 (41 10)  (857 154)  (857 154)  LC_5 Logic Functioning bit
 (43 10)  (859 154)  (859 154)  LC_5 Logic Functioning bit
 (45 10)  (861 154)  (861 154)  LC_5 Logic Functioning bit
 (11 11)  (827 155)  (827 155)  routing T_16_9.sp4_h_r_0 <X> T_16_9.sp4_h_l_45
 (13 11)  (829 155)  (829 155)  routing T_16_9.sp4_h_r_0 <X> T_16_9.sp4_h_l_45
 (26 11)  (842 155)  (842 155)  routing T_16_9.lc_trk_g0_7 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 155)  (845 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 155)  (853 155)  LC_5 Logic Functioning bit
 (39 11)  (855 155)  (855 155)  LC_5 Logic Functioning bit
 (40 11)  (856 155)  (856 155)  LC_5 Logic Functioning bit
 (42 11)  (858 155)  (858 155)  LC_5 Logic Functioning bit
 (29 12)  (845 156)  (845 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 156)  (847 156)  routing T_16_9.lc_trk_g0_5 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 156)  (848 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 156)  (852 156)  LC_6 Logic Functioning bit
 (38 12)  (854 156)  (854 156)  LC_6 Logic Functioning bit
 (36 13)  (852 157)  (852 157)  LC_6 Logic Functioning bit
 (38 13)  (854 157)  (854 157)  LC_6 Logic Functioning bit
 (17 14)  (833 158)  (833 158)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 158)  (834 158)  routing T_16_9.wire_logic_cluster/lc_5/out <X> T_16_9.lc_trk_g3_5
 (27 14)  (843 158)  (843 158)  routing T_16_9.lc_trk_g1_3 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 158)  (845 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 158)  (848 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 158)  (849 158)  routing T_16_9.lc_trk_g2_0 <X> T_16_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 158)  (852 158)  LC_7 Logic Functioning bit
 (37 14)  (853 158)  (853 158)  LC_7 Logic Functioning bit
 (38 14)  (854 158)  (854 158)  LC_7 Logic Functioning bit
 (39 14)  (855 158)  (855 158)  LC_7 Logic Functioning bit
 (40 14)  (856 158)  (856 158)  LC_7 Logic Functioning bit
 (41 14)  (857 158)  (857 158)  LC_7 Logic Functioning bit
 (42 14)  (858 158)  (858 158)  LC_7 Logic Functioning bit
 (50 14)  (866 158)  (866 158)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (843 159)  (843 159)  routing T_16_9.lc_trk_g1_0 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 159)  (845 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 159)  (846 159)  routing T_16_9.lc_trk_g1_3 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 159)  (852 159)  LC_7 Logic Functioning bit
 (37 15)  (853 159)  (853 159)  LC_7 Logic Functioning bit
 (38 15)  (854 159)  (854 159)  LC_7 Logic Functioning bit
 (39 15)  (855 159)  (855 159)  LC_7 Logic Functioning bit
 (40 15)  (856 159)  (856 159)  LC_7 Logic Functioning bit
 (41 15)  (857 159)  (857 159)  LC_7 Logic Functioning bit
 (42 15)  (858 159)  (858 159)  LC_7 Logic Functioning bit
 (43 15)  (859 159)  (859 159)  LC_7 Logic Functioning bit


LogicTile_17_9

 (32 0)  (906 144)  (906 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 144)  (907 144)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 144)  (908 144)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 144)  (910 144)  LC_0 Logic Functioning bit
 (37 0)  (911 144)  (911 144)  LC_0 Logic Functioning bit
 (38 0)  (912 144)  (912 144)  LC_0 Logic Functioning bit
 (39 0)  (913 144)  (913 144)  LC_0 Logic Functioning bit
 (45 0)  (919 144)  (919 144)  LC_0 Logic Functioning bit
 (36 1)  (910 145)  (910 145)  LC_0 Logic Functioning bit
 (37 1)  (911 145)  (911 145)  LC_0 Logic Functioning bit
 (38 1)  (912 145)  (912 145)  LC_0 Logic Functioning bit
 (39 1)  (913 145)  (913 145)  LC_0 Logic Functioning bit
 (47 1)  (921 145)  (921 145)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 146)  (874 146)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 147)  (874 147)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (14 4)  (888 148)  (888 148)  routing T_17_9.sp4_v_b_0 <X> T_17_9.lc_trk_g1_0
 (26 4)  (900 148)  (900 148)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 148)  (901 148)  routing T_17_9.lc_trk_g1_0 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 148)  (903 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 148)  (905 148)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 148)  (906 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 148)  (907 148)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 148)  (910 148)  LC_2 Logic Functioning bit
 (37 4)  (911 148)  (911 148)  LC_2 Logic Functioning bit
 (38 4)  (912 148)  (912 148)  LC_2 Logic Functioning bit
 (39 4)  (913 148)  (913 148)  LC_2 Logic Functioning bit
 (41 4)  (915 148)  (915 148)  LC_2 Logic Functioning bit
 (43 4)  (917 148)  (917 148)  LC_2 Logic Functioning bit
 (52 4)  (926 148)  (926 148)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (16 5)  (890 149)  (890 149)  routing T_17_9.sp4_v_b_0 <X> T_17_9.lc_trk_g1_0
 (17 5)  (891 149)  (891 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (900 149)  (900 149)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 149)  (901 149)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 149)  (902 149)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 149)  (903 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 149)  (905 149)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 149)  (910 149)  LC_2 Logic Functioning bit
 (38 5)  (912 149)  (912 149)  LC_2 Logic Functioning bit
 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_h_r_0 <X> T_17_9.sp12_v_t_23
 (3 7)  (877 151)  (877 151)  routing T_17_9.sp12_h_r_0 <X> T_17_9.sp12_v_t_23
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (896 154)  (896 154)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (897 154)  (897 154)  routing T_17_9.sp12_v_b_23 <X> T_17_9.lc_trk_g2_7
 (21 11)  (895 155)  (895 155)  routing T_17_9.sp12_v_b_23 <X> T_17_9.lc_trk_g2_7
 (14 12)  (888 156)  (888 156)  routing T_17_9.rgt_op_0 <X> T_17_9.lc_trk_g3_0
 (15 13)  (889 157)  (889 157)  routing T_17_9.rgt_op_0 <X> T_17_9.lc_trk_g3_0
 (17 13)  (891 157)  (891 157)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 14)  (895 158)  (895 158)  routing T_17_9.sp4_v_t_26 <X> T_17_9.lc_trk_g3_7
 (22 14)  (896 158)  (896 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 158)  (897 158)  routing T_17_9.sp4_v_t_26 <X> T_17_9.lc_trk_g3_7
 (21 15)  (895 159)  (895 159)  routing T_17_9.sp4_v_t_26 <X> T_17_9.lc_trk_g3_7


LogicTile_18_9

 (32 0)  (960 144)  (960 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 144)  (961 144)  routing T_18_9.lc_trk_g3_0 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 144)  (962 144)  routing T_18_9.lc_trk_g3_0 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 144)  (964 144)  LC_0 Logic Functioning bit
 (37 0)  (965 144)  (965 144)  LC_0 Logic Functioning bit
 (38 0)  (966 144)  (966 144)  LC_0 Logic Functioning bit
 (39 0)  (967 144)  (967 144)  LC_0 Logic Functioning bit
 (45 0)  (973 144)  (973 144)  LC_0 Logic Functioning bit
 (36 1)  (964 145)  (964 145)  LC_0 Logic Functioning bit
 (37 1)  (965 145)  (965 145)  LC_0 Logic Functioning bit
 (38 1)  (966 145)  (966 145)  LC_0 Logic Functioning bit
 (39 1)  (967 145)  (967 145)  LC_0 Logic Functioning bit
 (0 2)  (928 146)  (928 146)  routing T_18_9.glb_netwk_3 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (2 2)  (930 146)  (930 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 147)  (928 147)  routing T_18_9.glb_netwk_3 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 13)  (942 157)  (942 157)  routing T_18_9.sp4_h_r_24 <X> T_18_9.lc_trk_g3_0
 (15 13)  (943 157)  (943 157)  routing T_18_9.sp4_h_r_24 <X> T_18_9.lc_trk_g3_0
 (16 13)  (944 157)  (944 157)  routing T_18_9.sp4_h_r_24 <X> T_18_9.lc_trk_g3_0
 (17 13)  (945 157)  (945 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0


LogicTile_19_9



LogicTile_20_9

 (5 2)  (1041 146)  (1041 146)  routing T_20_9.sp4_v_b_0 <X> T_20_9.sp4_h_l_37
 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_21_9

 (8 11)  (1098 155)  (1098 155)  routing T_21_9.sp4_h_r_7 <X> T_21_9.sp4_v_t_42
 (9 11)  (1099 155)  (1099 155)  routing T_21_9.sp4_h_r_7 <X> T_21_9.sp4_v_t_42


LogicTile_22_9

 (13 5)  (1157 149)  (1157 149)  routing T_22_9.sp4_v_t_37 <X> T_22_9.sp4_h_r_5


LogicTile_23_9



LogicTile_24_9

 (0 2)  (1252 146)  (1252 146)  routing T_24_9.glb_netwk_3 <X> T_24_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 146)  (1254 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 147)  (1252 147)  routing T_24_9.glb_netwk_3 <X> T_24_9.wire_logic_cluster/lc_7/clk
 (7 10)  (1259 154)  (1259 154)  Column buffer control bit: LH_colbuf_cntl_3

 (36 10)  (1288 154)  (1288 154)  LC_5 Logic Functioning bit
 (38 10)  (1290 154)  (1290 154)  LC_5 Logic Functioning bit
 (41 10)  (1293 154)  (1293 154)  LC_5 Logic Functioning bit
 (43 10)  (1295 154)  (1295 154)  LC_5 Logic Functioning bit
 (45 10)  (1297 154)  (1297 154)  LC_5 Logic Functioning bit
 (27 11)  (1279 155)  (1279 155)  routing T_24_9.lc_trk_g3_0 <X> T_24_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 155)  (1280 155)  routing T_24_9.lc_trk_g3_0 <X> T_24_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 155)  (1281 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (1289 155)  (1289 155)  LC_5 Logic Functioning bit
 (39 11)  (1291 155)  (1291 155)  LC_5 Logic Functioning bit
 (40 11)  (1292 155)  (1292 155)  LC_5 Logic Functioning bit
 (42 11)  (1294 155)  (1294 155)  LC_5 Logic Functioning bit
 (47 11)  (1299 155)  (1299 155)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (1266 156)  (1266 156)  routing T_24_9.sp12_v_b_0 <X> T_24_9.lc_trk_g3_0
 (14 13)  (1266 157)  (1266 157)  routing T_24_9.sp12_v_b_0 <X> T_24_9.lc_trk_g3_0
 (15 13)  (1267 157)  (1267 157)  routing T_24_9.sp12_v_b_0 <X> T_24_9.lc_trk_g3_0
 (17 13)  (1269 157)  (1269 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0


RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (4 2)  (1310 146)  (1310 146)  routing T_25_9.sp4_v_b_0 <X> T_25_9.sp4_v_t_37
 (0 3)  (1306 147)  (1306 147)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.wire_bram/ram/RCLK
 (2 3)  (1308 147)  (1308 147)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.wire_bram/ram/RCLK
 (4 4)  (1310 148)  (1310 148)  routing T_25_9.sp4_v_t_38 <X> T_25_9.sp4_v_b_3
 (17 6)  (1323 150)  (1323 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1324 151)  (1324 151)  routing T_25_9.sp4_r_v_b_29 <X> T_25_9.lc_trk_g1_5
 (27 8)  (1333 152)  (1333 152)  routing T_25_9.lc_trk_g3_0 <X> T_25_9.wire_bram/ram/WDATA_11
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g3_0 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (38 9)  (1344 153)  (1344 153)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (7 10)  (1313 154)  (1313 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (4 12)  (1310 156)  (1310 156)  routing T_25_9.sp4_v_t_44 <X> T_25_9.sp4_v_b_9
 (14 12)  (1320 156)  (1320 156)  routing T_25_9.sp4_h_r_40 <X> T_25_9.lc_trk_g3_0
 (16 12)  (1322 156)  (1322 156)  routing T_25_9.sp4_v_b_25 <X> T_25_9.lc_trk_g3_1
 (17 12)  (1323 156)  (1323 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 156)  (1324 156)  routing T_25_9.sp4_v_b_25 <X> T_25_9.lc_trk_g3_1
 (14 13)  (1320 157)  (1320 157)  routing T_25_9.sp4_h_r_40 <X> T_25_9.lc_trk_g3_0
 (15 13)  (1321 157)  (1321 157)  routing T_25_9.sp4_h_r_40 <X> T_25_9.lc_trk_g3_0
 (16 13)  (1322 157)  (1322 157)  routing T_25_9.sp4_h_r_40 <X> T_25_9.lc_trk_g3_0
 (17 13)  (1323 157)  (1323 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 129)  (403 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 130)  (410 130)  routing T_8_8.sp4_h_r_20 <X> T_8_8.lc_trk_g0_4
 (22 2)  (418 130)  (418 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 130)  (419 130)  routing T_8_8.sp4_h_r_7 <X> T_8_8.lc_trk_g0_7
 (24 2)  (420 130)  (420 130)  routing T_8_8.sp4_h_r_7 <X> T_8_8.lc_trk_g0_7
 (0 3)  (396 131)  (396 131)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (7 3)  (403 131)  (403 131)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 131)  (410 131)  routing T_8_8.sp4_h_r_20 <X> T_8_8.lc_trk_g0_4
 (15 3)  (411 131)  (411 131)  routing T_8_8.sp4_h_r_20 <X> T_8_8.lc_trk_g0_4
 (16 3)  (412 131)  (412 131)  routing T_8_8.sp4_h_r_20 <X> T_8_8.lc_trk_g0_4
 (17 3)  (413 131)  (413 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_20 lc_trk_g0_4
 (21 3)  (417 131)  (417 131)  routing T_8_8.sp4_h_r_7 <X> T_8_8.lc_trk_g0_7
 (7 4)  (403 132)  (403 132)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 133)  (403 133)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 134)  (403 134)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 135)  (403 135)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 136)  (426 136)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_bram/ram/WDATA_3
 (38 8)  (434 136)  (434 136)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (30 9)  (426 137)  (426 137)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_bram/ram/WDATA_3
 (7 10)  (403 138)  (403 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g0_4 <X> T_8_8.wire_bram/ram/WE


LogicTile_9_8



LogicTile_10_8

 (7 10)  (499 138)  (499 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_11_8

 (5 14)  (551 142)  (551 142)  routing T_11_8.sp4_v_t_44 <X> T_11_8.sp4_h_l_44
 (6 15)  (552 143)  (552 143)  routing T_11_8.sp4_v_t_44 <X> T_11_8.sp4_h_l_44


LogicTile_12_8

 (12 8)  (612 136)  (612 136)  routing T_12_8.sp4_v_b_8 <X> T_12_8.sp4_h_r_8
 (11 9)  (611 137)  (611 137)  routing T_12_8.sp4_v_b_8 <X> T_12_8.sp4_h_r_8
 (7 10)  (607 138)  (607 138)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (608 138)  (608 138)  routing T_12_8.sp4_h_r_11 <X> T_12_8.sp4_h_l_42
 (10 10)  (610 138)  (610 138)  routing T_12_8.sp4_h_r_11 <X> T_12_8.sp4_h_l_42


LogicTile_13_8

 (15 0)  (669 128)  (669 128)  routing T_13_8.bot_op_1 <X> T_13_8.lc_trk_g0_1
 (17 0)  (671 128)  (671 128)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (683 128)  (683 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (690 128)  (690 128)  LC_0 Logic Functioning bit
 (38 0)  (692 128)  (692 128)  LC_0 Logic Functioning bit
 (41 0)  (695 128)  (695 128)  LC_0 Logic Functioning bit
 (43 0)  (697 128)  (697 128)  LC_0 Logic Functioning bit
 (45 0)  (699 128)  (699 128)  LC_0 Logic Functioning bit
 (36 1)  (690 129)  (690 129)  LC_0 Logic Functioning bit
 (38 1)  (692 129)  (692 129)  LC_0 Logic Functioning bit
 (41 1)  (695 129)  (695 129)  LC_0 Logic Functioning bit
 (43 1)  (697 129)  (697 129)  LC_0 Logic Functioning bit
 (0 2)  (654 130)  (654 130)  routing T_13_8.glb_netwk_3 <X> T_13_8.wire_logic_cluster/lc_7/clk
 (2 2)  (656 130)  (656 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 131)  (654 131)  routing T_13_8.glb_netwk_3 <X> T_13_8.wire_logic_cluster/lc_7/clk
 (7 10)  (661 138)  (661 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_14_8

 (8 5)  (716 133)  (716 133)  routing T_14_8.sp4_v_t_36 <X> T_14_8.sp4_v_b_4
 (10 5)  (718 133)  (718 133)  routing T_14_8.sp4_v_t_36 <X> T_14_8.sp4_v_b_4


LogicTile_15_8

 (0 2)  (762 130)  (762 130)  routing T_15_8.glb_netwk_3 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (2 2)  (764 130)  (764 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 131)  (762 131)  routing T_15_8.glb_netwk_3 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (25 6)  (787 134)  (787 134)  routing T_15_8.sp4_v_t_3 <X> T_15_8.lc_trk_g1_6
 (22 7)  (784 135)  (784 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 135)  (785 135)  routing T_15_8.sp4_v_t_3 <X> T_15_8.lc_trk_g1_6
 (25 7)  (787 135)  (787 135)  routing T_15_8.sp4_v_t_3 <X> T_15_8.lc_trk_g1_6
 (7 10)  (769 138)  (769 138)  Column buffer control bit: LH_colbuf_cntl_3

 (31 10)  (793 138)  (793 138)  routing T_15_8.lc_trk_g3_5 <X> T_15_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 138)  (794 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 138)  (795 138)  routing T_15_8.lc_trk_g3_5 <X> T_15_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 138)  (796 138)  routing T_15_8.lc_trk_g3_5 <X> T_15_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 138)  (798 138)  LC_5 Logic Functioning bit
 (37 10)  (799 138)  (799 138)  LC_5 Logic Functioning bit
 (38 10)  (800 138)  (800 138)  LC_5 Logic Functioning bit
 (39 10)  (801 138)  (801 138)  LC_5 Logic Functioning bit
 (45 10)  (807 138)  (807 138)  LC_5 Logic Functioning bit
 (36 11)  (798 139)  (798 139)  LC_5 Logic Functioning bit
 (37 11)  (799 139)  (799 139)  LC_5 Logic Functioning bit
 (38 11)  (800 139)  (800 139)  LC_5 Logic Functioning bit
 (39 11)  (801 139)  (801 139)  LC_5 Logic Functioning bit
 (31 12)  (793 140)  (793 140)  routing T_15_8.lc_trk_g1_6 <X> T_15_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 140)  (794 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 140)  (796 140)  routing T_15_8.lc_trk_g1_6 <X> T_15_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 140)  (798 140)  LC_6 Logic Functioning bit
 (37 12)  (799 140)  (799 140)  LC_6 Logic Functioning bit
 (38 12)  (800 140)  (800 140)  LC_6 Logic Functioning bit
 (39 12)  (801 140)  (801 140)  LC_6 Logic Functioning bit
 (45 12)  (807 140)  (807 140)  LC_6 Logic Functioning bit
 (51 12)  (813 140)  (813 140)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (31 13)  (793 141)  (793 141)  routing T_15_8.lc_trk_g1_6 <X> T_15_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 141)  (798 141)  LC_6 Logic Functioning bit
 (37 13)  (799 141)  (799 141)  LC_6 Logic Functioning bit
 (38 13)  (800 141)  (800 141)  LC_6 Logic Functioning bit
 (39 13)  (801 141)  (801 141)  LC_6 Logic Functioning bit
 (15 14)  (777 142)  (777 142)  routing T_15_8.sp4_h_r_45 <X> T_15_8.lc_trk_g3_5
 (16 14)  (778 142)  (778 142)  routing T_15_8.sp4_h_r_45 <X> T_15_8.lc_trk_g3_5
 (17 14)  (779 142)  (779 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 142)  (780 142)  routing T_15_8.sp4_h_r_45 <X> T_15_8.lc_trk_g3_5
 (18 15)  (780 143)  (780 143)  routing T_15_8.sp4_h_r_45 <X> T_15_8.lc_trk_g3_5


LogicTile_16_8

 (22 1)  (838 129)  (838 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 129)  (839 129)  routing T_16_8.sp4_v_b_18 <X> T_16_8.lc_trk_g0_2
 (24 1)  (840 129)  (840 129)  routing T_16_8.sp4_v_b_18 <X> T_16_8.lc_trk_g0_2
 (0 2)  (816 130)  (816 130)  routing T_16_8.glb_netwk_3 <X> T_16_8.wire_logic_cluster/lc_7/clk
 (2 2)  (818 130)  (818 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 131)  (816 131)  routing T_16_8.glb_netwk_3 <X> T_16_8.wire_logic_cluster/lc_7/clk
 (1 4)  (817 132)  (817 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 133)  (817 133)  routing T_16_8.lc_trk_g0_2 <X> T_16_8.wire_logic_cluster/lc_7/cen
 (22 6)  (838 134)  (838 134)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 134)  (840 134)  routing T_16_8.top_op_7 <X> T_16_8.lc_trk_g1_7
 (21 7)  (837 135)  (837 135)  routing T_16_8.top_op_7 <X> T_16_8.lc_trk_g1_7
 (7 10)  (823 138)  (823 138)  Column buffer control bit: LH_colbuf_cntl_3

 (12 12)  (828 140)  (828 140)  routing T_16_8.sp4_v_t_46 <X> T_16_8.sp4_h_r_11
 (12 14)  (828 142)  (828 142)  routing T_16_8.sp4_v_t_46 <X> T_16_8.sp4_h_l_46
 (21 14)  (837 142)  (837 142)  routing T_16_8.wire_logic_cluster/lc_7/out <X> T_16_8.lc_trk_g3_7
 (22 14)  (838 142)  (838 142)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 142)  (843 142)  routing T_16_8.lc_trk_g3_7 <X> T_16_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 142)  (844 142)  routing T_16_8.lc_trk_g3_7 <X> T_16_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 142)  (845 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 142)  (846 142)  routing T_16_8.lc_trk_g3_7 <X> T_16_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 142)  (847 142)  routing T_16_8.lc_trk_g1_7 <X> T_16_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 142)  (848 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 142)  (850 142)  routing T_16_8.lc_trk_g1_7 <X> T_16_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 142)  (852 142)  LC_7 Logic Functioning bit
 (38 14)  (854 142)  (854 142)  LC_7 Logic Functioning bit
 (40 14)  (856 142)  (856 142)  LC_7 Logic Functioning bit
 (42 14)  (858 142)  (858 142)  LC_7 Logic Functioning bit
 (45 14)  (861 142)  (861 142)  LC_7 Logic Functioning bit
 (11 15)  (827 143)  (827 143)  routing T_16_8.sp4_v_t_46 <X> T_16_8.sp4_h_l_46
 (30 15)  (846 143)  (846 143)  routing T_16_8.lc_trk_g3_7 <X> T_16_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 143)  (847 143)  routing T_16_8.lc_trk_g1_7 <X> T_16_8.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 143)  (852 143)  LC_7 Logic Functioning bit
 (38 15)  (854 143)  (854 143)  LC_7 Logic Functioning bit
 (40 15)  (856 143)  (856 143)  LC_7 Logic Functioning bit
 (42 15)  (858 143)  (858 143)  LC_7 Logic Functioning bit
 (48 15)  (864 143)  (864 143)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_8

 (3 6)  (877 134)  (877 134)  routing T_17_8.sp12_h_r_0 <X> T_17_8.sp12_v_t_23
 (3 7)  (877 135)  (877 135)  routing T_17_8.sp12_h_r_0 <X> T_17_8.sp12_v_t_23


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8

 (19 0)  (1055 128)  (1055 128)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (11 13)  (1047 141)  (1047 141)  routing T_20_8.sp4_h_l_46 <X> T_20_8.sp4_h_r_11


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (11 13)  (1263 141)  (1263 141)  routing T_24_8.sp4_h_l_46 <X> T_24_8.sp4_h_r_11


RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 131)  (1306 131)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 131)  (1321 131)  routing T_25_8.sp4_v_b_20 <X> T_25_8.lc_trk_g0_4
 (16 3)  (1322 131)  (1322 131)  routing T_25_8.sp4_v_b_20 <X> T_25_8.lc_trk_g0_4
 (17 3)  (1323 131)  (1323 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (25 6)  (1331 134)  (1331 134)  routing T_25_8.sp4_h_r_22 <X> T_25_8.lc_trk_g1_6
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 7)  (1328 135)  (1328 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (1329 135)  (1329 135)  routing T_25_8.sp4_h_r_22 <X> T_25_8.lc_trk_g1_6
 (24 7)  (1330 135)  (1330 135)  routing T_25_8.sp4_h_r_22 <X> T_25_8.lc_trk_g1_6
 (25 7)  (1331 135)  (1331 135)  routing T_25_8.sp4_h_r_22 <X> T_25_8.lc_trk_g1_6
 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.wire_bram/ram/WDATA_3
 (38 9)  (1344 137)  (1344 137)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (7 10)  (1313 138)  (1313 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g0_4 <X> T_25_8.wire_bram/ram/WE


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_3_7

 (3 6)  (129 118)  (129 118)  routing T_3_7.sp12_h_r_0 <X> T_3_7.sp12_v_t_23
 (3 7)  (129 119)  (129 119)  routing T_3_7.sp12_h_r_0 <X> T_3_7.sp12_v_t_23


LogicTile_7_7

 (3 4)  (345 116)  (345 116)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0
 (3 5)  (345 117)  (345 117)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0


RAM_Tile_8_7

 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 114)  (396 114)  routing T_8_7.lc_trk_g3_1 <X> T_8_7.wire_bram/ram/RCLK
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (396 115)  (396 115)  routing T_8_7.lc_trk_g3_1 <X> T_8_7.wire_bram/ram/RCLK
 (2 3)  (398 115)  (398 115)  routing T_8_7.lc_trk_g3_1 <X> T_8_7.wire_bram/ram/RCLK
 (16 3)  (412 115)  (412 115)  routing T_8_7.sp12_h_r_12 <X> T_8_7.lc_trk_g0_4
 (17 3)  (413 115)  (413 115)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (11 6)  (407 118)  (407 118)  routing T_8_7.sp4_h_r_11 <X> T_8_7.sp4_v_t_40
 (13 6)  (409 118)  (409 118)  routing T_8_7.sp4_h_r_11 <X> T_8_7.sp4_v_t_40
 (12 7)  (408 119)  (408 119)  routing T_8_7.sp4_h_r_11 <X> T_8_7.sp4_v_t_40
 (22 7)  (418 119)  (418 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 119)  (419 119)  routing T_8_7.sp4_h_r_6 <X> T_8_7.lc_trk_g1_6
 (24 7)  (420 119)  (420 119)  routing T_8_7.sp4_h_r_6 <X> T_8_7.lc_trk_g1_6
 (25 7)  (421 119)  (421 119)  routing T_8_7.sp4_h_r_6 <X> T_8_7.lc_trk_g1_6
 (27 8)  (423 120)  (423 120)  routing T_8_7.lc_trk_g1_6 <X> T_8_7.wire_bram/ram/WDATA_11
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 120)  (426 120)  routing T_8_7.lc_trk_g1_6 <X> T_8_7.wire_bram/ram/WDATA_11
 (39 8)  (435 120)  (435 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (5 9)  (401 121)  (401 121)  routing T_8_7.sp4_h_r_6 <X> T_8_7.sp4_v_b_6
 (30 9)  (426 121)  (426 121)  routing T_8_7.lc_trk_g1_6 <X> T_8_7.wire_bram/ram/WDATA_11
 (16 12)  (412 124)  (412 124)  routing T_8_7.sp4_v_b_25 <X> T_8_7.lc_trk_g3_1
 (17 12)  (413 124)  (413 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (414 124)  (414 124)  routing T_8_7.sp4_v_b_25 <X> T_8_7.lc_trk_g3_1
 (12 13)  (408 125)  (408 125)  routing T_8_7.sp4_h_r_11 <X> T_8_7.sp4_v_b_11
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g0_4 <X> T_8_7.wire_bram/ram/RE


LogicTile_9_7

 (4 0)  (442 112)  (442 112)  routing T_9_7.sp4_v_t_41 <X> T_9_7.sp4_v_b_0
 (6 0)  (444 112)  (444 112)  routing T_9_7.sp4_v_t_41 <X> T_9_7.sp4_v_b_0
 (13 4)  (451 116)  (451 116)  routing T_9_7.sp4_v_t_40 <X> T_9_7.sp4_v_b_5
 (8 12)  (446 124)  (446 124)  routing T_9_7.sp4_v_b_4 <X> T_9_7.sp4_h_r_10
 (9 12)  (447 124)  (447 124)  routing T_9_7.sp4_v_b_4 <X> T_9_7.sp4_h_r_10
 (10 12)  (448 124)  (448 124)  routing T_9_7.sp4_v_b_4 <X> T_9_7.sp4_h_r_10


LogicTile_12_7

 (0 2)  (600 114)  (600 114)  routing T_12_7.glb_netwk_3 <X> T_12_7.wire_logic_cluster/lc_7/clk
 (2 2)  (602 114)  (602 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (31 2)  (631 114)  (631 114)  routing T_12_7.lc_trk_g1_7 <X> T_12_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 114)  (632 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 114)  (634 114)  routing T_12_7.lc_trk_g1_7 <X> T_12_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 114)  (636 114)  LC_1 Logic Functioning bit
 (37 2)  (637 114)  (637 114)  LC_1 Logic Functioning bit
 (38 2)  (638 114)  (638 114)  LC_1 Logic Functioning bit
 (39 2)  (639 114)  (639 114)  LC_1 Logic Functioning bit
 (45 2)  (645 114)  (645 114)  LC_1 Logic Functioning bit
 (0 3)  (600 115)  (600 115)  routing T_12_7.glb_netwk_3 <X> T_12_7.wire_logic_cluster/lc_7/clk
 (31 3)  (631 115)  (631 115)  routing T_12_7.lc_trk_g1_7 <X> T_12_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 115)  (636 115)  LC_1 Logic Functioning bit
 (37 3)  (637 115)  (637 115)  LC_1 Logic Functioning bit
 (38 3)  (638 115)  (638 115)  LC_1 Logic Functioning bit
 (39 3)  (639 115)  (639 115)  LC_1 Logic Functioning bit
 (22 4)  (622 116)  (622 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (623 116)  (623 116)  routing T_12_7.sp12_h_r_11 <X> T_12_7.lc_trk_g1_3
 (3 6)  (603 118)  (603 118)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_v_t_23
 (21 6)  (621 118)  (621 118)  routing T_12_7.wire_logic_cluster/lc_7/out <X> T_12_7.lc_trk_g1_7
 (22 6)  (622 118)  (622 118)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (6 11)  (606 123)  (606 123)  routing T_12_7.sp4_h_r_6 <X> T_12_7.sp4_h_l_43
 (32 14)  (632 126)  (632 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 126)  (634 126)  routing T_12_7.lc_trk_g1_3 <X> T_12_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 126)  (636 126)  LC_7 Logic Functioning bit
 (37 14)  (637 126)  (637 126)  LC_7 Logic Functioning bit
 (38 14)  (638 126)  (638 126)  LC_7 Logic Functioning bit
 (39 14)  (639 126)  (639 126)  LC_7 Logic Functioning bit
 (45 14)  (645 126)  (645 126)  LC_7 Logic Functioning bit
 (11 15)  (611 127)  (611 127)  routing T_12_7.sp4_h_r_11 <X> T_12_7.sp4_h_l_46
 (31 15)  (631 127)  (631 127)  routing T_12_7.lc_trk_g1_3 <X> T_12_7.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 127)  (636 127)  LC_7 Logic Functioning bit
 (37 15)  (637 127)  (637 127)  LC_7 Logic Functioning bit
 (38 15)  (638 127)  (638 127)  LC_7 Logic Functioning bit
 (39 15)  (639 127)  (639 127)  LC_7 Logic Functioning bit


LogicTile_13_7

 (0 2)  (654 114)  (654 114)  routing T_13_7.glb_netwk_3 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (2 2)  (656 114)  (656 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (686 114)  (686 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 114)  (688 114)  routing T_13_7.lc_trk_g1_3 <X> T_13_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 114)  (690 114)  LC_1 Logic Functioning bit
 (37 2)  (691 114)  (691 114)  LC_1 Logic Functioning bit
 (38 2)  (692 114)  (692 114)  LC_1 Logic Functioning bit
 (39 2)  (693 114)  (693 114)  LC_1 Logic Functioning bit
 (45 2)  (699 114)  (699 114)  LC_1 Logic Functioning bit
 (0 3)  (654 115)  (654 115)  routing T_13_7.glb_netwk_3 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (31 3)  (685 115)  (685 115)  routing T_13_7.lc_trk_g1_3 <X> T_13_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 115)  (690 115)  LC_1 Logic Functioning bit
 (37 3)  (691 115)  (691 115)  LC_1 Logic Functioning bit
 (38 3)  (692 115)  (692 115)  LC_1 Logic Functioning bit
 (39 3)  (693 115)  (693 115)  LC_1 Logic Functioning bit
 (15 4)  (669 116)  (669 116)  routing T_13_7.lft_op_1 <X> T_13_7.lc_trk_g1_1
 (17 4)  (671 116)  (671 116)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 116)  (672 116)  routing T_13_7.lft_op_1 <X> T_13_7.lc_trk_g1_1
 (22 4)  (676 116)  (676 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 116)  (677 116)  routing T_13_7.sp12_h_l_16 <X> T_13_7.lc_trk_g1_3
 (21 5)  (675 117)  (675 117)  routing T_13_7.sp12_h_l_16 <X> T_13_7.lc_trk_g1_3
 (22 5)  (676 117)  (676 117)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 117)  (678 117)  routing T_13_7.bot_op_2 <X> T_13_7.lc_trk_g1_2
 (32 6)  (686 118)  (686 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 118)  (688 118)  routing T_13_7.lc_trk_g1_1 <X> T_13_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 118)  (690 118)  LC_3 Logic Functioning bit
 (37 6)  (691 118)  (691 118)  LC_3 Logic Functioning bit
 (38 6)  (692 118)  (692 118)  LC_3 Logic Functioning bit
 (39 6)  (693 118)  (693 118)  LC_3 Logic Functioning bit
 (45 6)  (699 118)  (699 118)  LC_3 Logic Functioning bit
 (46 6)  (700 118)  (700 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (706 118)  (706 118)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (36 7)  (690 119)  (690 119)  LC_3 Logic Functioning bit
 (37 7)  (691 119)  (691 119)  LC_3 Logic Functioning bit
 (38 7)  (692 119)  (692 119)  LC_3 Logic Functioning bit
 (39 7)  (693 119)  (693 119)  LC_3 Logic Functioning bit
 (32 8)  (686 120)  (686 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 120)  (688 120)  routing T_13_7.lc_trk_g1_2 <X> T_13_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 120)  (690 120)  LC_4 Logic Functioning bit
 (37 8)  (691 120)  (691 120)  LC_4 Logic Functioning bit
 (38 8)  (692 120)  (692 120)  LC_4 Logic Functioning bit
 (39 8)  (693 120)  (693 120)  LC_4 Logic Functioning bit
 (45 8)  (699 120)  (699 120)  LC_4 Logic Functioning bit
 (47 8)  (701 120)  (701 120)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (705 120)  (705 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (685 121)  (685 121)  routing T_13_7.lc_trk_g1_2 <X> T_13_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 121)  (690 121)  LC_4 Logic Functioning bit
 (37 9)  (691 121)  (691 121)  LC_4 Logic Functioning bit
 (38 9)  (692 121)  (692 121)  LC_4 Logic Functioning bit
 (39 9)  (693 121)  (693 121)  LC_4 Logic Functioning bit
 (8 12)  (662 124)  (662 124)  routing T_13_7.sp4_h_l_47 <X> T_13_7.sp4_h_r_10


LogicTile_14_7

 (3 2)  (711 114)  (711 114)  routing T_14_7.sp12_v_t_23 <X> T_14_7.sp12_h_l_23


LogicTile_15_7

 (3 3)  (765 115)  (765 115)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_l_23


LogicTile_16_7

 (3 3)  (819 115)  (819 115)  routing T_16_7.sp12_v_b_0 <X> T_16_7.sp12_h_l_23
 (5 10)  (821 122)  (821 122)  routing T_16_7.sp4_v_t_43 <X> T_16_7.sp4_h_l_43
 (6 11)  (822 123)  (822 123)  routing T_16_7.sp4_v_t_43 <X> T_16_7.sp4_h_l_43


LogicTile_17_7

 (8 15)  (882 127)  (882 127)  routing T_17_7.sp4_h_l_47 <X> T_17_7.sp4_v_t_47


RAM_Tile_25_7

 (6 0)  (1312 112)  (1312 112)  routing T_25_7.sp4_v_t_44 <X> T_25_7.sp4_v_b_0
 (9 0)  (1315 112)  (1315 112)  routing T_25_7.sp4_v_t_36 <X> T_25_7.sp4_h_r_1
 (5 1)  (1311 113)  (1311 113)  routing T_25_7.sp4_v_t_44 <X> T_25_7.sp4_v_b_0
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 113)  (1315 113)  routing T_25_7.sp4_v_t_36 <X> T_25_7.sp4_v_b_1
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 115)  (1306 115)  routing T_25_7.lc_trk_g1_1 <X> T_25_7.wire_bram/ram/RCLK
 (2 3)  (1308 115)  (1308 115)  routing T_25_7.lc_trk_g1_1 <X> T_25_7.wire_bram/ram/RCLK
 (15 4)  (1321 116)  (1321 116)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (16 4)  (1322 116)  (1322 116)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (17 4)  (1323 116)  (1323 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1324 117)  (1324 117)  routing T_25_7.sp4_h_r_1 <X> T_25_7.lc_trk_g1_1
 (17 6)  (1323 118)  (1323 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (3 7)  (1309 119)  (1309 119)  routing T_25_7.sp12_h_l_23 <X> T_25_7.sp12_v_t_23
 (21 8)  (1327 120)  (1327 120)  routing T_25_7.sp4_v_b_27 <X> T_25_7.lc_trk_g2_3
 (22 8)  (1328 120)  (1328 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (1329 120)  (1329 120)  routing T_25_7.sp4_v_b_27 <X> T_25_7.lc_trk_g2_3
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g2_3 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (38 8)  (1344 120)  (1344 120)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (30 9)  (1336 121)  (1336 121)  routing T_25_7.lc_trk_g2_3 <X> T_25_7.wire_bram/ram/WDATA_11
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g1_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g1_5 <X> T_25_7.wire_bram/ram/RE


LogicTile_26_7

 (13 4)  (1361 116)  (1361 116)  routing T_26_7.sp4_v_t_40 <X> T_26_7.sp4_v_b_5


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_1 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (6 8)  (11 104)  (11 104)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g1_1
 (7 8)  (10 104)  (10 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 104)  (9 104)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g1_1
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_4 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 106)  (4 106)  routing T_0_6.lc_trk_g1_4 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 108)  (13 108)  routing T_0_6.span4_vert_b_12 <X> T_0_6.lc_trk_g1_4
 (5 13)  (12 109)  (12 109)  routing T_0_6.span4_vert_b_12 <X> T_0_6.lc_trk_g1_4
 (7 13)  (10 109)  (10 109)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_4_6

 (8 2)  (188 98)  (188 98)  routing T_4_6.sp4_v_t_42 <X> T_4_6.sp4_h_l_36
 (9 2)  (189 98)  (189 98)  routing T_4_6.sp4_v_t_42 <X> T_4_6.sp4_h_l_36
 (10 2)  (190 98)  (190 98)  routing T_4_6.sp4_v_t_42 <X> T_4_6.sp4_h_l_36


RAM_Tile_8_6

 (7 0)  (403 96)  (403 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 97)  (403 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 98)  (396 98)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 98)  (403 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 99)  (396 99)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (7 3)  (403 99)  (403 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 100)  (403 100)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 101)  (403 101)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 102)  (403 102)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 103)  (403 103)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (21 8)  (417 104)  (417 104)  routing T_8_6.sp4_h_l_30 <X> T_8_6.lc_trk_g2_3
 (22 8)  (418 104)  (418 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (419 104)  (419 104)  routing T_8_6.sp4_h_l_30 <X> T_8_6.lc_trk_g2_3
 (24 8)  (420 104)  (420 104)  routing T_8_6.sp4_h_l_30 <X> T_8_6.lc_trk_g2_3
 (28 8)  (424 104)  (424 104)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_bram/ram/WDATA_3
 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (417 105)  (417 105)  routing T_8_6.sp4_h_l_30 <X> T_8_6.lc_trk_g2_3
 (30 9)  (426 105)  (426 105)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_bram/ram/WDATA_3
 (38 9)  (434 105)  (434 105)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (0 14)  (396 110)  (396 110)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (411 110)  (411 110)  routing T_8_6.sp4_h_l_16 <X> T_8_6.lc_trk_g3_5
 (16 14)  (412 110)  (412 110)  routing T_8_6.sp4_h_l_16 <X> T_8_6.lc_trk_g3_5
 (17 14)  (413 110)  (413 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (396 111)  (396 111)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (18 15)  (414 111)  (414 111)  routing T_8_6.sp4_h_l_16 <X> T_8_6.lc_trk_g3_5


LogicTile_9_6

 (12 5)  (450 101)  (450 101)  routing T_9_6.sp4_h_r_5 <X> T_9_6.sp4_v_b_5
 (4 10)  (442 106)  (442 106)  routing T_9_6.sp4_h_r_6 <X> T_9_6.sp4_v_t_43
 (5 11)  (443 107)  (443 107)  routing T_9_6.sp4_h_r_6 <X> T_9_6.sp4_v_t_43
 (6 11)  (444 107)  (444 107)  routing T_9_6.sp4_h_r_6 <X> T_9_6.sp4_h_l_43


LogicTile_10_6

 (11 7)  (503 103)  (503 103)  routing T_10_6.sp4_h_r_9 <X> T_10_6.sp4_h_l_40
 (13 7)  (505 103)  (505 103)  routing T_10_6.sp4_h_r_9 <X> T_10_6.sp4_h_l_40
 (11 12)  (503 108)  (503 108)  routing T_10_6.sp4_h_l_40 <X> T_10_6.sp4_v_b_11
 (13 12)  (505 108)  (505 108)  routing T_10_6.sp4_h_l_40 <X> T_10_6.sp4_v_b_11
 (12 13)  (504 109)  (504 109)  routing T_10_6.sp4_h_l_40 <X> T_10_6.sp4_v_b_11


LogicTile_11_6

 (5 4)  (551 100)  (551 100)  routing T_11_6.sp4_v_b_9 <X> T_11_6.sp4_h_r_3
 (4 5)  (550 101)  (550 101)  routing T_11_6.sp4_v_b_9 <X> T_11_6.sp4_h_r_3
 (6 5)  (552 101)  (552 101)  routing T_11_6.sp4_v_b_9 <X> T_11_6.sp4_h_r_3


LogicTile_12_6

 (3 7)  (603 103)  (603 103)  routing T_12_6.sp12_h_l_23 <X> T_12_6.sp12_v_t_23


LogicTile_13_6

 (36 0)  (690 96)  (690 96)  LC_0 Logic Functioning bit
 (38 0)  (692 96)  (692 96)  LC_0 Logic Functioning bit
 (41 0)  (695 96)  (695 96)  LC_0 Logic Functioning bit
 (43 0)  (697 96)  (697 96)  LC_0 Logic Functioning bit
 (45 0)  (699 96)  (699 96)  LC_0 Logic Functioning bit
 (26 1)  (680 97)  (680 97)  routing T_13_6.lc_trk_g3_3 <X> T_13_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 97)  (681 97)  routing T_13_6.lc_trk_g3_3 <X> T_13_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 97)  (682 97)  routing T_13_6.lc_trk_g3_3 <X> T_13_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 97)  (683 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 97)  (691 97)  LC_0 Logic Functioning bit
 (39 1)  (693 97)  (693 97)  LC_0 Logic Functioning bit
 (40 1)  (694 97)  (694 97)  LC_0 Logic Functioning bit
 (42 1)  (696 97)  (696 97)  LC_0 Logic Functioning bit
 (0 2)  (654 98)  (654 98)  routing T_13_6.glb_netwk_3 <X> T_13_6.wire_logic_cluster/lc_7/clk
 (2 2)  (656 98)  (656 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 99)  (654 99)  routing T_13_6.glb_netwk_3 <X> T_13_6.wire_logic_cluster/lc_7/clk
 (14 4)  (668 100)  (668 100)  routing T_13_6.wire_logic_cluster/lc_0/out <X> T_13_6.lc_trk_g1_0
 (32 4)  (686 100)  (686 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 100)  (688 100)  routing T_13_6.lc_trk_g1_0 <X> T_13_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 100)  (690 100)  LC_2 Logic Functioning bit
 (37 4)  (691 100)  (691 100)  LC_2 Logic Functioning bit
 (38 4)  (692 100)  (692 100)  LC_2 Logic Functioning bit
 (39 4)  (693 100)  (693 100)  LC_2 Logic Functioning bit
 (45 4)  (699 100)  (699 100)  LC_2 Logic Functioning bit
 (17 5)  (671 101)  (671 101)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (690 101)  (690 101)  LC_2 Logic Functioning bit
 (37 5)  (691 101)  (691 101)  LC_2 Logic Functioning bit
 (38 5)  (692 101)  (692 101)  LC_2 Logic Functioning bit
 (39 5)  (693 101)  (693 101)  LC_2 Logic Functioning bit
 (12 6)  (666 102)  (666 102)  routing T_13_6.sp4_v_t_40 <X> T_13_6.sp4_h_l_40
 (11 7)  (665 103)  (665 103)  routing T_13_6.sp4_v_t_40 <X> T_13_6.sp4_h_l_40
 (4 11)  (658 107)  (658 107)  routing T_13_6.sp4_v_b_1 <X> T_13_6.sp4_h_l_43
 (3 12)  (657 108)  (657 108)  routing T_13_6.sp12_v_t_22 <X> T_13_6.sp12_h_r_1
 (22 12)  (676 108)  (676 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 108)  (677 108)  routing T_13_6.sp4_h_r_27 <X> T_13_6.lc_trk_g3_3
 (24 12)  (678 108)  (678 108)  routing T_13_6.sp4_h_r_27 <X> T_13_6.lc_trk_g3_3
 (21 13)  (675 109)  (675 109)  routing T_13_6.sp4_h_r_27 <X> T_13_6.lc_trk_g3_3


LogicTile_14_6

 (5 14)  (713 110)  (713 110)  routing T_14_6.sp4_v_t_44 <X> T_14_6.sp4_h_l_44
 (6 15)  (714 111)  (714 111)  routing T_14_6.sp4_v_t_44 <X> T_14_6.sp4_h_l_44


LogicTile_15_6

 (0 2)  (762 98)  (762 98)  routing T_15_6.glb_netwk_3 <X> T_15_6.wire_logic_cluster/lc_7/clk
 (2 2)  (764 98)  (764 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 99)  (762 99)  routing T_15_6.glb_netwk_3 <X> T_15_6.wire_logic_cluster/lc_7/clk
 (31 6)  (793 102)  (793 102)  routing T_15_6.lc_trk_g3_7 <X> T_15_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 102)  (794 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 102)  (795 102)  routing T_15_6.lc_trk_g3_7 <X> T_15_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 102)  (796 102)  routing T_15_6.lc_trk_g3_7 <X> T_15_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 102)  (798 102)  LC_3 Logic Functioning bit
 (37 6)  (799 102)  (799 102)  LC_3 Logic Functioning bit
 (38 6)  (800 102)  (800 102)  LC_3 Logic Functioning bit
 (39 6)  (801 102)  (801 102)  LC_3 Logic Functioning bit
 (45 6)  (807 102)  (807 102)  LC_3 Logic Functioning bit
 (31 7)  (793 103)  (793 103)  routing T_15_6.lc_trk_g3_7 <X> T_15_6.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 103)  (798 103)  LC_3 Logic Functioning bit
 (37 7)  (799 103)  (799 103)  LC_3 Logic Functioning bit
 (38 7)  (800 103)  (800 103)  LC_3 Logic Functioning bit
 (39 7)  (801 103)  (801 103)  LC_3 Logic Functioning bit
 (51 7)  (813 103)  (813 103)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 14)  (783 110)  (783 110)  routing T_15_6.sp12_v_b_7 <X> T_15_6.lc_trk_g3_7
 (22 14)  (784 110)  (784 110)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (786 110)  (786 110)  routing T_15_6.sp12_v_b_7 <X> T_15_6.lc_trk_g3_7
 (21 15)  (783 111)  (783 111)  routing T_15_6.sp12_v_b_7 <X> T_15_6.lc_trk_g3_7


LogicTile_16_6

 (31 2)  (847 98)  (847 98)  routing T_16_6.lc_trk_g2_6 <X> T_16_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 98)  (848 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 98)  (849 98)  routing T_16_6.lc_trk_g2_6 <X> T_16_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 98)  (852 98)  LC_1 Logic Functioning bit
 (37 2)  (853 98)  (853 98)  LC_1 Logic Functioning bit
 (38 2)  (854 98)  (854 98)  LC_1 Logic Functioning bit
 (39 2)  (855 98)  (855 98)  LC_1 Logic Functioning bit
 (41 2)  (857 98)  (857 98)  LC_1 Logic Functioning bit
 (43 2)  (859 98)  (859 98)  LC_1 Logic Functioning bit
 (26 3)  (842 99)  (842 99)  routing T_16_6.lc_trk_g3_2 <X> T_16_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 99)  (843 99)  routing T_16_6.lc_trk_g3_2 <X> T_16_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 99)  (844 99)  routing T_16_6.lc_trk_g3_2 <X> T_16_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 99)  (845 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 99)  (847 99)  routing T_16_6.lc_trk_g2_6 <X> T_16_6.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 99)  (852 99)  LC_1 Logic Functioning bit
 (37 3)  (853 99)  (853 99)  LC_1 Logic Functioning bit
 (38 3)  (854 99)  (854 99)  LC_1 Logic Functioning bit
 (39 3)  (855 99)  (855 99)  LC_1 Logic Functioning bit
 (40 3)  (856 99)  (856 99)  LC_1 Logic Functioning bit
 (42 3)  (858 99)  (858 99)  LC_1 Logic Functioning bit
 (47 3)  (863 99)  (863 99)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (25 10)  (841 106)  (841 106)  routing T_16_6.sp4_v_b_38 <X> T_16_6.lc_trk_g2_6
 (22 11)  (838 107)  (838 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 107)  (839 107)  routing T_16_6.sp4_v_b_38 <X> T_16_6.lc_trk_g2_6
 (25 11)  (841 107)  (841 107)  routing T_16_6.sp4_v_b_38 <X> T_16_6.lc_trk_g2_6
 (22 13)  (838 109)  (838 109)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (839 109)  (839 109)  routing T_16_6.sp12_v_b_18 <X> T_16_6.lc_trk_g3_2
 (25 13)  (841 109)  (841 109)  routing T_16_6.sp12_v_b_18 <X> T_16_6.lc_trk_g3_2


LogicTile_18_6

 (9 0)  (937 96)  (937 96)  routing T_18_6.sp4_h_l_47 <X> T_18_6.sp4_h_r_1
 (10 0)  (938 96)  (938 96)  routing T_18_6.sp4_h_l_47 <X> T_18_6.sp4_h_r_1


LogicTile_22_6

 (8 9)  (1152 105)  (1152 105)  routing T_22_6.sp4_h_l_36 <X> T_22_6.sp4_v_b_7
 (9 9)  (1153 105)  (1153 105)  routing T_22_6.sp4_h_l_36 <X> T_22_6.sp4_v_b_7
 (10 9)  (1154 105)  (1154 105)  routing T_22_6.sp4_h_l_36 <X> T_22_6.sp4_v_b_7


LogicTile_23_6

 (9 4)  (1207 100)  (1207 100)  routing T_23_6.sp4_v_t_41 <X> T_23_6.sp4_h_r_4


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 99)  (1306 99)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (3 6)  (1309 102)  (1309 102)  routing T_25_6.sp12_v_b_0 <X> T_25_6.sp12_v_t_23
 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 8)  (1328 104)  (1328 104)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1329 104)  (1329 104)  routing T_25_6.sp12_v_b_11 <X> T_25_6.lc_trk_g2_3
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (3 9)  (1309 105)  (1309 105)  routing T_25_6.sp12_h_l_22 <X> T_25_6.sp12_v_b_1
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.wire_bram/ram/WDATA_3
 (38 9)  (1344 105)  (1344 105)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 11)  (1320 107)  (1320 107)  routing T_25_6.sp4_h_l_17 <X> T_25_6.lc_trk_g2_4
 (15 11)  (1321 107)  (1321 107)  routing T_25_6.sp4_h_l_17 <X> T_25_6.lc_trk_g2_4
 (16 11)  (1322 107)  (1322 107)  routing T_25_6.sp4_h_l_17 <X> T_25_6.lc_trk_g2_4
 (17 11)  (1323 107)  (1323 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (3 15)  (1309 111)  (1309 111)  routing T_25_6.sp12_h_l_22 <X> T_25_6.sp12_v_t_22


LogicTile_29_6

 (3 7)  (1513 103)  (1513 103)  routing T_29_6.sp12_h_l_23 <X> T_29_6.sp12_v_t_23


RAM_Tile_8_5

 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (405 81)  (405 81)  routing T_8_5.sp4_v_t_36 <X> T_8_5.sp4_v_b_1
 (17 1)  (413 81)  (413 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 83)  (398 83)  routing T_8_5.lc_trk_g0_0 <X> T_8_5.wire_bram/ram/RCLK
 (17 6)  (413 86)  (413 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (414 87)  (414 87)  routing T_8_5.sp4_r_v_b_29 <X> T_8_5.lc_trk_g1_5
 (3 8)  (399 88)  (399 88)  routing T_8_5.sp12_v_t_22 <X> T_8_5.sp12_v_b_1
 (21 8)  (417 88)  (417 88)  routing T_8_5.sp4_v_b_35 <X> T_8_5.lc_trk_g2_3
 (22 8)  (418 88)  (418 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (419 88)  (419 88)  routing T_8_5.sp4_v_b_35 <X> T_8_5.lc_trk_g2_3
 (28 8)  (424 88)  (424 88)  routing T_8_5.lc_trk_g2_3 <X> T_8_5.wire_bram/ram/WDATA_11
 (29 8)  (425 88)  (425 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (37 8)  (433 88)  (433 88)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (21 9)  (417 89)  (417 89)  routing T_8_5.sp4_v_b_35 <X> T_8_5.lc_trk_g2_3
 (30 9)  (426 89)  (426 89)  routing T_8_5.lc_trk_g2_3 <X> T_8_5.wire_bram/ram/WDATA_11
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 95)  (396 95)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_bram/ram/RE


LogicTile_9_5

 (8 4)  (446 84)  (446 84)  routing T_9_5.sp4_v_b_4 <X> T_9_5.sp4_h_r_4
 (9 4)  (447 84)  (447 84)  routing T_9_5.sp4_v_b_4 <X> T_9_5.sp4_h_r_4


LogicTile_12_5

 (12 0)  (612 80)  (612 80)  routing T_12_5.sp4_v_b_8 <X> T_12_5.sp4_h_r_2
 (11 1)  (611 81)  (611 81)  routing T_12_5.sp4_v_b_8 <X> T_12_5.sp4_h_r_2
 (13 1)  (613 81)  (613 81)  routing T_12_5.sp4_v_b_8 <X> T_12_5.sp4_h_r_2
 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_v_t_23


LogicTile_13_5

 (0 2)  (654 82)  (654 82)  routing T_13_5.glb_netwk_3 <X> T_13_5.wire_logic_cluster/lc_7/clk
 (2 2)  (656 82)  (656 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (675 82)  (675 82)  routing T_13_5.sp4_h_l_2 <X> T_13_5.lc_trk_g0_7
 (22 2)  (676 82)  (676 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 82)  (677 82)  routing T_13_5.sp4_h_l_2 <X> T_13_5.lc_trk_g0_7
 (24 2)  (678 82)  (678 82)  routing T_13_5.sp4_h_l_2 <X> T_13_5.lc_trk_g0_7
 (0 3)  (654 83)  (654 83)  routing T_13_5.glb_netwk_3 <X> T_13_5.wire_logic_cluster/lc_7/clk
 (3 6)  (657 86)  (657 86)  routing T_13_5.sp12_h_r_0 <X> T_13_5.sp12_v_t_23
 (3 7)  (657 87)  (657 87)  routing T_13_5.sp12_h_r_0 <X> T_13_5.sp12_v_t_23
 (9 8)  (663 88)  (663 88)  routing T_13_5.sp4_h_l_41 <X> T_13_5.sp4_h_r_7
 (10 8)  (664 88)  (664 88)  routing T_13_5.sp4_h_l_41 <X> T_13_5.sp4_h_r_7
 (31 12)  (685 92)  (685 92)  routing T_13_5.lc_trk_g0_7 <X> T_13_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 92)  (686 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 92)  (690 92)  LC_6 Logic Functioning bit
 (37 12)  (691 92)  (691 92)  LC_6 Logic Functioning bit
 (38 12)  (692 92)  (692 92)  LC_6 Logic Functioning bit
 (39 12)  (693 92)  (693 92)  LC_6 Logic Functioning bit
 (45 12)  (699 92)  (699 92)  LC_6 Logic Functioning bit
 (52 12)  (706 92)  (706 92)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (31 13)  (685 93)  (685 93)  routing T_13_5.lc_trk_g0_7 <X> T_13_5.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 93)  (690 93)  LC_6 Logic Functioning bit
 (37 13)  (691 93)  (691 93)  LC_6 Logic Functioning bit
 (38 13)  (692 93)  (692 93)  LC_6 Logic Functioning bit
 (39 13)  (693 93)  (693 93)  LC_6 Logic Functioning bit
 (48 13)  (702 93)  (702 93)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_17_5

 (6 2)  (880 82)  (880 82)  routing T_17_5.sp4_h_l_42 <X> T_17_5.sp4_v_t_37
 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_h_r_0 <X> T_17_5.sp12_v_t_23
 (3 7)  (877 87)  (877 87)  routing T_17_5.sp12_h_r_0 <X> T_17_5.sp12_v_t_23


LogicTile_20_5

 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_l_23 <X> T_20_5.sp12_v_t_23


RAM_Tile_25_5

 (6 0)  (1312 80)  (1312 80)  routing T_25_5.sp4_v_t_44 <X> T_25_5.sp4_v_b_0
 (5 1)  (1311 81)  (1311 81)  routing T_25_5.sp4_v_t_44 <X> T_25_5.sp4_v_b_0
 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 83)  (1306 83)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.wire_bram/ram/RCLK
 (2 3)  (1308 83)  (1308 83)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.wire_bram/ram/RCLK
 (3 3)  (1309 83)  (1309 83)  routing T_25_5.sp12_v_b_0 <X> T_25_5.sp12_h_l_23
 (17 6)  (1323 86)  (1323 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1324 87)  (1324 87)  routing T_25_5.sp4_r_v_b_29 <X> T_25_5.lc_trk_g1_5
 (27 8)  (1333 88)  (1333 88)  routing T_25_5.lc_trk_g3_2 <X> T_25_5.wire_bram/ram/WDATA_11
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g3_2 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g3_2 <X> T_25_5.wire_bram/ram/WDATA_11
 (38 9)  (1344 89)  (1344 89)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (16 12)  (1322 92)  (1322 92)  routing T_25_5.sp4_v_b_25 <X> T_25_5.lc_trk_g3_1
 (17 12)  (1323 92)  (1323 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 92)  (1324 92)  routing T_25_5.sp4_v_b_25 <X> T_25_5.lc_trk_g3_1
 (25 12)  (1331 92)  (1331 92)  routing T_25_5.sp12_v_t_1 <X> T_25_5.lc_trk_g3_2
 (22 13)  (1328 93)  (1328 93)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1330 93)  (1330 93)  routing T_25_5.sp12_v_t_1 <X> T_25_5.lc_trk_g3_2
 (25 13)  (1331 93)  (1331 93)  routing T_25_5.sp12_v_t_1 <X> T_25_5.lc_trk_g3_2
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE


RAM_Tile_8_4

 (7 0)  (403 64)  (403 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 65)  (403 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 66)  (396 66)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (2 2)  (398 66)  (398 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 66)  (403 66)  Ram config bit: MEMT_bram_cbit_3

 (17 2)  (413 66)  (413 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (0 3)  (396 67)  (396 67)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (7 3)  (403 67)  (403 67)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 67)  (414 67)  routing T_8_4.sp4_r_v_b_29 <X> T_8_4.lc_trk_g0_5
 (7 4)  (403 68)  (403 68)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (403 69)  (403 69)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (403 70)  (403 70)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (7 7)  (403 71)  (403 71)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (29 8)  (425 72)  (425 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 72)  (426 72)  routing T_8_4.lc_trk_g0_5 <X> T_8_4.wire_bram/ram/WDATA_3
 (41 8)  (437 72)  (437 72)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (14 11)  (410 75)  (410 75)  routing T_8_4.sp4_h_l_17 <X> T_8_4.lc_trk_g2_4
 (15 11)  (411 75)  (411 75)  routing T_8_4.sp4_h_l_17 <X> T_8_4.lc_trk_g2_4
 (16 11)  (412 75)  (412 75)  routing T_8_4.sp4_h_l_17 <X> T_8_4.lc_trk_g2_4
 (17 11)  (413 75)  (413 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (396 78)  (396 78)  routing T_8_4.lc_trk_g2_4 <X> T_8_4.wire_bram/ram/WE
 (1 14)  (397 78)  (397 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 79)  (397 79)  routing T_8_4.lc_trk_g2_4 <X> T_8_4.wire_bram/ram/WE


LogicTile_10_4

 (8 6)  (500 70)  (500 70)  routing T_10_4.sp4_h_r_4 <X> T_10_4.sp4_h_l_41


LogicTile_12_4

 (11 10)  (611 74)  (611 74)  routing T_12_4.sp4_v_b_5 <X> T_12_4.sp4_v_t_45
 (12 11)  (612 75)  (612 75)  routing T_12_4.sp4_v_b_5 <X> T_12_4.sp4_v_t_45


LogicTile_14_4

 (8 6)  (716 70)  (716 70)  routing T_14_4.sp4_v_t_41 <X> T_14_4.sp4_h_l_41
 (9 6)  (717 70)  (717 70)  routing T_14_4.sp4_v_t_41 <X> T_14_4.sp4_h_l_41


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 67)  (1306 67)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (3 6)  (1309 70)  (1309 70)  routing T_25_4.sp12_h_r_0 <X> T_25_4.sp12_v_t_23
 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (3 7)  (1309 71)  (1309 71)  routing T_25_4.sp12_h_r_0 <X> T_25_4.sp12_v_t_23
 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (15 8)  (1321 72)  (1321 72)  routing T_25_4.sp4_v_b_41 <X> T_25_4.lc_trk_g2_1
 (16 8)  (1322 72)  (1322 72)  routing T_25_4.sp4_v_b_41 <X> T_25_4.lc_trk_g2_1
 (17 8)  (1323 72)  (1323 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (1334 72)  (1334 72)  routing T_25_4.lc_trk_g2_1 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (37 8)  (1343 72)  (1343 72)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (0 14)  (1306 78)  (1306 78)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 78)  (1322 78)  routing T_25_4.sp4_v_b_37 <X> T_25_4.lc_trk_g3_5
 (17 14)  (1323 78)  (1323 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 78)  (1324 78)  routing T_25_4.sp4_v_b_37 <X> T_25_4.lc_trk_g3_5
 (0 15)  (1306 79)  (1306 79)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (18 15)  (1324 79)  (1324 79)  routing T_25_4.sp4_v_b_37 <X> T_25_4.lc_trk_g3_5


RAM_Tile_8_3

 (11 0)  (407 48)  (407 48)  routing T_8_3.sp4_v_t_43 <X> T_8_3.sp4_v_b_2
 (13 0)  (409 48)  (409 48)  routing T_8_3.sp4_v_t_43 <X> T_8_3.sp4_v_b_2
 (7 1)  (403 49)  (403 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 50)  (396 50)  routing T_8_3.lc_trk_g3_1 <X> T_8_3.wire_bram/ram/RCLK
 (2 2)  (398 50)  (398 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (396 51)  (396 51)  routing T_8_3.lc_trk_g3_1 <X> T_8_3.wire_bram/ram/RCLK
 (2 3)  (398 51)  (398 51)  routing T_8_3.lc_trk_g3_1 <X> T_8_3.wire_bram/ram/RCLK
 (17 6)  (413 54)  (413 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (28 8)  (424 56)  (424 56)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_bram/ram/WDATA_11
 (29 8)  (425 56)  (425 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (426 56)  (426 56)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_bram/ram/WDATA_11
 (37 8)  (433 56)  (433 56)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (15 10)  (411 58)  (411 58)  routing T_8_3.sp12_v_b_5 <X> T_8_3.lc_trk_g2_5
 (17 10)  (413 58)  (413 58)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (414 58)  (414 58)  routing T_8_3.sp12_v_b_5 <X> T_8_3.lc_trk_g2_5
 (18 11)  (414 59)  (414 59)  routing T_8_3.sp12_v_b_5 <X> T_8_3.lc_trk_g2_5
 (16 12)  (412 60)  (412 60)  routing T_8_3.sp4_v_b_25 <X> T_8_3.lc_trk_g3_1
 (17 12)  (413 60)  (413 60)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (414 60)  (414 60)  routing T_8_3.sp4_v_b_25 <X> T_8_3.lc_trk_g3_1
 (1 14)  (397 62)  (397 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 63)  (396 63)  routing T_8_3.lc_trk_g1_5 <X> T_8_3.wire_bram/ram/RE
 (1 15)  (397 63)  (397 63)  routing T_8_3.lc_trk_g1_5 <X> T_8_3.wire_bram/ram/RE


LogicTile_9_3

 (4 0)  (442 48)  (442 48)  routing T_9_3.sp4_v_t_37 <X> T_9_3.sp4_v_b_0
 (13 4)  (451 52)  (451 52)  routing T_9_3.sp4_v_t_40 <X> T_9_3.sp4_v_b_5


LogicTile_12_3

 (32 0)  (632 48)  (632 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 48)  (633 48)  routing T_12_3.lc_trk_g2_1 <X> T_12_3.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 48)  (636 48)  LC_0 Logic Functioning bit
 (37 0)  (637 48)  (637 48)  LC_0 Logic Functioning bit
 (38 0)  (638 48)  (638 48)  LC_0 Logic Functioning bit
 (39 0)  (639 48)  (639 48)  LC_0 Logic Functioning bit
 (45 0)  (645 48)  (645 48)  LC_0 Logic Functioning bit
 (36 1)  (636 49)  (636 49)  LC_0 Logic Functioning bit
 (37 1)  (637 49)  (637 49)  LC_0 Logic Functioning bit
 (38 1)  (638 49)  (638 49)  LC_0 Logic Functioning bit
 (39 1)  (639 49)  (639 49)  LC_0 Logic Functioning bit
 (51 1)  (651 49)  (651 49)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 50)  (600 50)  routing T_12_3.glb_netwk_3 <X> T_12_3.wire_logic_cluster/lc_7/clk
 (2 2)  (602 50)  (602 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (600 51)  (600 51)  routing T_12_3.glb_netwk_3 <X> T_12_3.wire_logic_cluster/lc_7/clk
 (3 4)  (603 52)  (603 52)  routing T_12_3.sp12_v_t_23 <X> T_12_3.sp12_h_r_0
 (17 8)  (617 56)  (617 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (618 57)  (618 57)  routing T_12_3.sp4_r_v_b_33 <X> T_12_3.lc_trk_g2_1


LogicTile_13_3

 (3 6)  (657 54)  (657 54)  routing T_13_3.sp12_h_r_0 <X> T_13_3.sp12_v_t_23
 (3 7)  (657 55)  (657 55)  routing T_13_3.sp12_h_r_0 <X> T_13_3.sp12_v_t_23


LogicTile_15_3

 (3 6)  (765 54)  (765 54)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_v_t_23


LogicTile_16_3

 (3 4)  (819 52)  (819 52)  routing T_16_3.sp12_v_t_23 <X> T_16_3.sp12_h_r_0


LogicTile_20_3

 (3 7)  (1039 55)  (1039 55)  routing T_20_3.sp12_h_l_23 <X> T_20_3.sp12_v_t_23


LogicTile_22_3

 (2 12)  (1146 60)  (1146 60)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_3

 (9 0)  (1315 48)  (1315 48)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_h_r_1
 (22 0)  (1328 48)  (1328 48)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1329 48)  (1329 48)  routing T_25_3.sp12_h_l_16 <X> T_25_3.lc_trk_g0_3
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 49)  (1327 49)  routing T_25_3.sp12_h_l_16 <X> T_25_3.lc_trk_g0_3
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (3 2)  (1309 50)  (1309 50)  routing T_25_3.sp12_h_r_0 <X> T_25_3.sp12_h_l_23
 (0 3)  (1306 51)  (1306 51)  routing T_25_3.lc_trk_g1_1 <X> T_25_3.wire_bram/ram/RCLK
 (2 3)  (1308 51)  (1308 51)  routing T_25_3.lc_trk_g1_1 <X> T_25_3.wire_bram/ram/RCLK
 (3 3)  (1309 51)  (1309 51)  routing T_25_3.sp12_h_r_0 <X> T_25_3.sp12_h_l_23
 (11 4)  (1317 52)  (1317 52)  routing T_25_3.sp4_h_l_46 <X> T_25_3.sp4_v_b_5
 (13 4)  (1319 52)  (1319 52)  routing T_25_3.sp4_h_l_46 <X> T_25_3.sp4_v_b_5
 (15 4)  (1321 52)  (1321 52)  routing T_25_3.sp4_h_r_1 <X> T_25_3.lc_trk_g1_1
 (16 4)  (1322 52)  (1322 52)  routing T_25_3.sp4_h_r_1 <X> T_25_3.lc_trk_g1_1
 (17 4)  (1323 52)  (1323 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (12 5)  (1318 53)  (1318 53)  routing T_25_3.sp4_h_l_46 <X> T_25_3.sp4_v_b_5
 (18 5)  (1324 53)  (1324 53)  routing T_25_3.sp4_h_r_1 <X> T_25_3.lc_trk_g1_1
 (17 6)  (1323 54)  (1323 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (10 7)  (1316 55)  (1316 55)  routing T_25_3.sp4_h_l_46 <X> T_25_3.sp4_v_t_41
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (37 8)  (1343 56)  (1343 56)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (1336 57)  (1336 57)  routing T_25_3.lc_trk_g0_3 <X> T_25_3.wire_bram/ram/WDATA_11
 (4 12)  (1310 60)  (1310 60)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_9
 (6 12)  (1312 60)  (1312 60)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_9
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 63)  (1306 63)  routing T_25_3.lc_trk_g1_5 <X> T_25_3.wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g1_5 <X> T_25_3.wire_bram/ram/RE


LogicTile_26_3

 (13 4)  (1361 52)  (1361 52)  routing T_26_3.sp4_v_t_40 <X> T_26_3.sp4_v_b_5


RAM_Tile_8_2

 (7 0)  (403 32)  (403 32)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (412 32)  (412 32)  routing T_8_2.sp12_h_l_6 <X> T_8_2.lc_trk_g0_1
 (17 0)  (413 32)  (413 32)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_6 lc_trk_g0_1
 (7 1)  (403 33)  (403 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 34)  (396 34)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (2 2)  (398 34)  (398 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 34)  (403 34)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 35)  (396 35)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (7 3)  (403 35)  (403 35)  Ram config bit: MEMT_bram_cbit_2

 (7 5)  (403 37)  (403 37)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 7)  (403 39)  (403 39)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (29 8)  (425 40)  (425 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (41 8)  (437 40)  (437 40)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (0 14)  (396 46)  (396 46)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.wire_bram/ram/WE
 (1 14)  (397 46)  (397 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (411 46)  (411 46)  routing T_8_2.sp4_h_l_16 <X> T_8_2.lc_trk_g3_5
 (16 14)  (412 46)  (412 46)  routing T_8_2.sp4_h_l_16 <X> T_8_2.lc_trk_g3_5
 (17 14)  (413 46)  (413 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (396 47)  (396 47)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.wire_bram/ram/WE
 (1 15)  (397 47)  (397 47)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.wire_bram/ram/WE
 (18 15)  (414 47)  (414 47)  routing T_8_2.sp4_h_l_16 <X> T_8_2.lc_trk_g3_5


LogicTile_10_2

 (12 6)  (504 38)  (504 38)  routing T_10_2.sp4_v_t_46 <X> T_10_2.sp4_h_l_40
 (11 7)  (503 39)  (503 39)  routing T_10_2.sp4_v_t_46 <X> T_10_2.sp4_h_l_40
 (13 7)  (505 39)  (505 39)  routing T_10_2.sp4_v_t_46 <X> T_10_2.sp4_h_l_40


LogicTile_11_2

 (4 14)  (550 46)  (550 46)  routing T_11_2.sp4_v_b_9 <X> T_11_2.sp4_v_t_44


LogicTile_16_2

 (3 10)  (819 42)  (819 42)  routing T_16_2.sp12_v_t_22 <X> T_16_2.sp12_h_l_22


LogicTile_22_2

 (8 13)  (1152 45)  (1152 45)  routing T_22_2.sp4_v_t_42 <X> T_22_2.sp4_v_b_10
 (10 13)  (1154 45)  (1154 45)  routing T_22_2.sp4_v_t_42 <X> T_22_2.sp4_v_b_10


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 35)  (1306 35)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (15 5)  (1321 37)  (1321 37)  routing T_25_2.sp4_v_b_16 <X> T_25_2.lc_trk_g1_0
 (16 5)  (1322 37)  (1322 37)  routing T_25_2.sp4_v_b_16 <X> T_25_2.lc_trk_g1_0
 (17 5)  (1323 37)  (1323 37)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (27 8)  (1333 40)  (1333 40)  routing T_25_2.lc_trk_g1_0 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (40 9)  (1346 41)  (1346 41)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (0 14)  (1306 46)  (1306 46)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 46)  (1322 46)  routing T_25_2.sp4_v_b_37 <X> T_25_2.lc_trk_g3_5
 (17 14)  (1323 46)  (1323 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 46)  (1324 46)  routing T_25_2.sp4_v_b_37 <X> T_25_2.lc_trk_g3_5
 (0 15)  (1306 47)  (1306 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (18 15)  (1324 47)  (1324 47)  routing T_25_2.sp4_v_b_37 <X> T_25_2.lc_trk_g3_5


RAM_Tile_8_1

 (7 1)  (403 17)  (403 17)  Ram config bit: MEMB_Power_Up_Control

 (17 1)  (413 17)  (413 17)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 2)  (398 18)  (398 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 19)  (398 19)  routing T_8_1.lc_trk_g0_0 <X> T_8_1.wire_bram/ram/RCLK
 (17 6)  (413 22)  (413 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (414 23)  (414 23)  routing T_8_1.sp4_r_v_b_29 <X> T_8_1.lc_trk_g1_5
 (27 8)  (423 24)  (423 24)  routing T_8_1.lc_trk_g3_2 <X> T_8_1.wire_bram/ram/WDATA_11
 (28 8)  (424 24)  (424 24)  routing T_8_1.lc_trk_g3_2 <X> T_8_1.wire_bram/ram/WDATA_11
 (29 8)  (425 24)  (425 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (37 8)  (433 24)  (433 24)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 25)  (426 25)  routing T_8_1.lc_trk_g3_2 <X> T_8_1.wire_bram/ram/WDATA_11
 (25 12)  (421 28)  (421 28)  routing T_8_1.sp4_v_t_15 <X> T_8_1.lc_trk_g3_2
 (22 13)  (418 29)  (418 29)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_15 lc_trk_g3_2
 (23 13)  (419 29)  (419 29)  routing T_8_1.sp4_v_t_15 <X> T_8_1.lc_trk_g3_2
 (1 14)  (397 30)  (397 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 31)  (396 31)  routing T_8_1.lc_trk_g1_5 <X> T_8_1.wire_bram/ram/RE
 (1 15)  (397 31)  (397 31)  routing T_8_1.lc_trk_g1_5 <X> T_8_1.wire_bram/ram/RE


LogicTile_10_1

 (0 2)  (492 18)  (492 18)  routing T_10_1.glb_netwk_3 <X> T_10_1.wire_logic_cluster/lc_7/clk
 (2 2)  (494 18)  (494 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (492 19)  (492 19)  routing T_10_1.glb_netwk_3 <X> T_10_1.wire_logic_cluster/lc_7/clk
 (31 4)  (523 20)  (523 20)  routing T_10_1.lc_trk_g2_5 <X> T_10_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 20)  (524 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 20)  (525 20)  routing T_10_1.lc_trk_g2_5 <X> T_10_1.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 20)  (528 20)  LC_2 Logic Functioning bit
 (37 4)  (529 20)  (529 20)  LC_2 Logic Functioning bit
 (38 4)  (530 20)  (530 20)  LC_2 Logic Functioning bit
 (39 4)  (531 20)  (531 20)  LC_2 Logic Functioning bit
 (45 4)  (537 20)  (537 20)  LC_2 Logic Functioning bit
 (46 4)  (538 20)  (538 20)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (36 5)  (528 21)  (528 21)  LC_2 Logic Functioning bit
 (37 5)  (529 21)  (529 21)  LC_2 Logic Functioning bit
 (38 5)  (530 21)  (530 21)  LC_2 Logic Functioning bit
 (39 5)  (531 21)  (531 21)  LC_2 Logic Functioning bit
 (16 10)  (508 26)  (508 26)  routing T_10_1.sp4_v_b_37 <X> T_10_1.lc_trk_g2_5
 (17 10)  (509 26)  (509 26)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 26)  (510 26)  routing T_10_1.sp4_v_b_37 <X> T_10_1.lc_trk_g2_5
 (18 11)  (510 27)  (510 27)  routing T_10_1.sp4_v_b_37 <X> T_10_1.lc_trk_g2_5


LogicTile_13_1

 (5 15)  (659 31)  (659 31)  routing T_13_1.sp4_h_l_44 <X> T_13_1.sp4_v_t_44


LogicTile_20_1

 (3 7)  (1039 23)  (1039 23)  routing T_20_1.sp12_h_l_23 <X> T_20_1.sp12_v_t_23


LogicTile_22_1

 (3 4)  (1147 20)  (1147 20)  routing T_22_1.sp12_v_t_23 <X> T_22_1.sp12_h_r_0


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (21 2)  (1327 18)  (1327 18)  routing T_25_1.sp12_h_r_7 <X> T_25_1.lc_trk_g0_7
 (22 2)  (1328 18)  (1328 18)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_7 lc_trk_g0_7
 (24 2)  (1330 18)  (1330 18)  routing T_25_1.sp12_h_r_7 <X> T_25_1.lc_trk_g0_7
 (0 3)  (1306 19)  (1306 19)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.wire_bram/ram/RCLK
 (2 3)  (1308 19)  (1308 19)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.wire_bram/ram/RCLK
 (21 3)  (1327 19)  (1327 19)  routing T_25_1.sp12_h_r_7 <X> T_25_1.lc_trk_g0_7
 (17 6)  (1323 22)  (1323 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1324 23)  (1324 23)  routing T_25_1.sp4_r_v_b_29 <X> T_25_1.lc_trk_g1_5
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 24)  (1336 24)  routing T_25_1.lc_trk_g0_7 <X> T_25_1.wire_bram/ram/WDATA_11
 (30 9)  (1336 25)  (1336 25)  routing T_25_1.lc_trk_g0_7 <X> T_25_1.wire_bram/ram/WDATA_11
 (40 9)  (1346 25)  (1346 25)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (16 12)  (1322 28)  (1322 28)  routing T_25_1.sp4_v_t_20 <X> T_25_1.lc_trk_g3_1
 (17 12)  (1323 28)  (1323 28)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (1324 28)  (1324 28)  routing T_25_1.sp4_v_t_20 <X> T_25_1.lc_trk_g3_1
 (18 13)  (1324 29)  (1324 29)  routing T_25_1.sp4_v_t_20 <X> T_25_1.lc_trk_g3_1
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 31)  (1306 31)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.wire_bram/ram/RE


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_6_0

 (3 6)  (315 8)  (315 8)  IO control bit: BIODOWN_IE_1

 (1 11)  (313 5)  (313 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_10_0

 (11 7)  (525 9)  (525 9)  routing T_10_0.span4_horz_l_14 <X> T_10_0.span4_vert_37


IO_Tile_11_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (0 8)  (569 7)  (569 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (17 2)  (605 12)  (605 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (623 13)  (623 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (17 9)  (605 6)  (605 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (17 5)  (767 10)  (767 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (3 9)  (789 6)  (789 6)  IO control bit: IODOWN_IE_0

 (16 9)  (766 6)  (766 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 9)  (821 6)  (821 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_20_0

 (17 3)  (1041 13)  (1041 13)  IOB_0 IO Functioning bit
 (17 5)  (1041 10)  (1041 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (1063 6)  (1063 6)  IO control bit: BIODOWN_IE_0



IO_Tile_22_0

 (5 6)  (1161 8)  (1161 8)  routing T_22_0.span4_vert_23 <X> T_22_0.lc_trk_g0_7
 (6 6)  (1162 8)  (1162 8)  routing T_22_0.span4_vert_23 <X> T_22_0.lc_trk_g0_7
 (7 6)  (1163 8)  (1163 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 5)  (1257 10)  (1257 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (1279 6)  (1279 6)  IO control bit: IODOWN_IE_0


