
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000072  00800100  00001a6a  00001ade  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001a6a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000ab  00800172  00001adc  00001b50  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  00001b50  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000003a8  00000000  00000000  00001bf0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001699  00000000  00000000  00001f98  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000086f  00000000  00000000  00003631  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001126  00000000  00000000  00003ea0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000290  00000000  00000000  00004fc8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000500  00000000  00000000  00005258  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000004ec  00000000  00000000  00005758  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000c0  00000000  00000000  00005c44  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__ctors_end>
       4:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
       8:	0c 94 c1 01 	jmp	0x382	; 0x382 <__vector_2>
       c:	0c 94 55 03 	jmp	0x6aa	; 0x6aa <__vector_3>
      10:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      14:	0c 94 70 07 	jmp	0xee0	; 0xee0 <__vector_5>
      18:	0c 94 24 07 	jmp	0xe48	; 0xe48 <__vector_6>
      1c:	0c 94 4d 08 	jmp	0x109a	; 0x109a <__vector_7>
      20:	0c 94 0c 08 	jmp	0x1018	; 0x1018 <__vector_8>
      24:	0c 94 15 07 	jmp	0xe2a	; 0xe2a <__vector_9>
      28:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      2c:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      30:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      34:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      38:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      3c:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      40:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      44:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      48:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      4c:	0c 94 fb 03 	jmp	0x7f6	; 0x7f6 <__vector_19>
      50:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      54:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      58:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>

0000005c <__c.1681>:
      5c:	0a 0a 49 6e 76 61 6c 69 64 20 49 6e 74 65 72 75     ..Invalid Interu
      6c:	70 74 20 45 6e 61 62 6c 65 64 0a 00                 pt Enabled..

00000078 <__c.1639>:
      78:	0a 49 6e 69 74 3a 20 44 6f 6e 65 0a 0a 00           .Init: Done...

00000086 <__c.1627>:
      86:	0a 5b 64 65 62 75 67 5d 20 50 42 3f 20 52 65 6c     .[debug] PB? Rel
      96:	65 61 73 65 64 00                                   eased.

0000009c <__c.1611>:
      9c:	0a 5b 64 65 62 75 67 5d 20 50 45 3f 20 52 65 6c     .[debug] PE? Rel
      ac:	65 61 73 65 64 00                                   eased.

000000b2 <__c.1609>:
      b2:	0a 43 75 72 72 65 6e 74 20 4d 6f 64 65 20 28 46     .Current Mode (F
      c2:	2f 57 29 3d 20 25 64 00                             /W)= %d.

000000ca <__c.1607>:
      ca:	0a 43 75 72 72 65 6e 74 20 4d 6f 64 65 20 28 54     .Current Mode (T
      da:	2f 57 29 20 3d 20 25 64 00                          /W) = %d.

000000e3 <__c.1826>:
      e3:	09 5b 64 6f 6e 65 5d 00                             .[done].

000000eb <__c.1824>:
      eb:	0a 61 64 63 3a 20 69 6e 69 74 3a 20 73 65 74 75     .adc: init: setu
      fb:	70 20 63 6f 6e 76 65 72 74 69 6f 6e 73 00           p convertions.

00000109 <__c.1822>:
     109:	0a 61 64 63 3a 20 69 6e 69 74 00                    .adc: init.

00000114 <__c.1811>:
     114:	0a 5b 64 65 62 75 67 5d 20 57 61 72 6e 69 6e 67     .[debug] Warning
     124:	3a 20 75 6e 69 6d 70 6c 69 6d 65 6e 74 65 64 20     : unimplimented 
     134:	66 75 6e 63 74 69 6f 6e 20 61 64 63 5f 63 61 6c     function adc_cal
     144:	69 62 72 61 74 65 5f 73 74 6f 72 65 20 63 61 6c     ibrate_store cal
     154:	6c 65 64 00                                         led.

00000158 <__c.1755>:
     158:	0a 5b 64 65 62 75 67 5d 20 41 44 43 20 4f 46 46     .[debug] ADC OFF
     168:	53 45 54 53 3a 20 00                                SETS: .

0000016f <__c.1743>:
     16f:	0a 5b 64 65 62 75 67 5d 20 46 49 58 45 44 20 41     .[debug] FIXED A
     17f:	44 43 3a 20 00                                      DC: .

00000184 <__c.1737>:
     184:	0a 5b 64 65 62 75 67 5d 20 20 20 52 41 57 20 41     .[debug]   RAW A
     194:	44 43 3a 20 00                                      DC: .

00000199 <__c.1583>:
     199:	0a 75 73 61 72 74 3a 20 69 6e 69 74 20 75 73 61     .usart: init usa
     1a9:	72 74 30 09 5b 64 6f 6e 65 5d 00                    rt0.[done].

000001b4 <__c.1653>:
     1b4:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 09 5b     .timers: init:.[
     1c4:	64 6f 6e 65 5d 00                                   done].

000001ca <__c.1651>:
     1ca:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 73     .timers: init: s
     1da:	74 61 72 74 2e 00                                   tart..

000001e0 <__c.1574>:
     1e0:	09 5b 64 6f 6e 65 5d 00                             .[done].

000001e8 <__c.1567>:
     1e8:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     1f8:	69 6d 65 72 31 00                                   imer1.

000001fe <__c.1558>:
     1fe:	0a 4d 6f 64 65 3a 20 25 64 00                       .Mode: %d.

00000208 <__c.1518>:
     208:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000210 <__c.1510>:
     210:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     220:	69 6d 65 72 32 00                                   imer2.

00000226 <__c.1680>:
     226:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     236:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     246:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

00000254 <__c.1665>:
     254:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     264:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     274:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

00000282 <__c.1643>:
     282:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     292:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     2a2:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002b0 <__ctors_end>:
     2b0:	11 24       	eor	r1, r1
     2b2:	1f be       	out	0x3f, r1	; 63
     2b4:	cf ef       	ldi	r28, 0xFF	; 255
     2b6:	d4 e0       	ldi	r29, 0x04	; 4
     2b8:	de bf       	out	0x3e, r29	; 62
     2ba:	cd bf       	out	0x3d, r28	; 61

000002bc <__do_copy_data>:
     2bc:	11 e0       	ldi	r17, 0x01	; 1
     2be:	a0 e0       	ldi	r26, 0x00	; 0
     2c0:	b1 e0       	ldi	r27, 0x01	; 1
     2c2:	ea e6       	ldi	r30, 0x6A	; 106
     2c4:	fa e1       	ldi	r31, 0x1A	; 26
     2c6:	02 c0       	rjmp	.+4      	; 0x2cc <.do_copy_data_start>

000002c8 <.do_copy_data_loop>:
     2c8:	05 90       	lpm	r0, Z+
     2ca:	0d 92       	st	X+, r0

000002cc <.do_copy_data_start>:
     2cc:	a2 37       	cpi	r26, 0x72	; 114
     2ce:	b1 07       	cpc	r27, r17
     2d0:	d9 f7       	brne	.-10     	; 0x2c8 <.do_copy_data_loop>

000002d2 <__do_clear_bss>:
     2d2:	12 e0       	ldi	r17, 0x02	; 2
     2d4:	a2 e7       	ldi	r26, 0x72	; 114
     2d6:	b1 e0       	ldi	r27, 0x01	; 1
     2d8:	01 c0       	rjmp	.+2      	; 0x2dc <.do_clear_bss_start>

000002da <.do_clear_bss_loop>:
     2da:	1d 92       	st	X+, r1

000002dc <.do_clear_bss_start>:
     2dc:	ad 31       	cpi	r26, 0x1D	; 29
     2de:	b1 07       	cpc	r27, r17
     2e0:	e1 f7       	brne	.-8      	; 0x2da <.do_clear_bss_loop>
     2e2:	0e 94 76 02 	call	0x4ec	; 0x4ec <main>
     2e6:	0c 94 33 0d 	jmp	0x1a66	; 0x1a66 <_exit>

000002ea <__bad_interrupt>:
     2ea:	0c 94 97 01 	jmp	0x32e	; 0x32e <__vector_default>

000002ee <clock_init>:
#include <avr/interrupt.h>
#include <util/delay.h>
#include <avr/pgmspace.h>


void clock_init(void) {
     2ee:	80 e0       	ldi	r24, 0x00	; 0
     2f0:	90 e0       	ldi	r25, 0x00	; 0
     2f2:	20 e8       	ldi	r18, 0x80	; 128
     2f4:	0f b6       	in	r0, 0x3f	; 63
     2f6:	f8 94       	cli
     2f8:	20 93 61 00 	sts	0x0061, r18
     2fc:	80 93 61 00 	sts	0x0061, r24
     300:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
     302:	08 95       	ret

00000304 <joy_init>:
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}

void joy_init(void) {
     304:	84 b1       	in	r24, 0x04	; 4
     306:	8f 72       	andi	r24, 0x2F	; 47
     308:	84 b9       	out	0x04, r24	; 4
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     30a:	8d b1       	in	r24, 0x0d	; 13
     30c:	83 7f       	andi	r24, 0xF3	; 243
     30e:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     310:	85 b1       	in	r24, 0x05	; 5
     312:	80 6d       	ori	r24, 0xD0	; 208
     314:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     316:	8e b1       	in	r24, 0x0e	; 14
     318:	8c 60       	ori	r24, 0x0C	; 12
     31a:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     31c:	80 ec       	ldi	r24, 0xC0	; 192
     31e:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     320:	80 ed       	ldi	r24, 0xD0	; 208
     322:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     326:	8c e0       	ldi	r24, 0x0C	; 12
     328:	80 93 6b 00 	sts	0x006B, r24
	
}
     32c:	08 95       	ret

0000032e <__vector_default>:
			++sp;
		}
	}	
} 
		
ISR(BADISR_vect) {
     32e:	1f 92       	push	r1
     330:	0f 92       	push	r0
     332:	0f b6       	in	r0, 0x3f	; 63
     334:	0f 92       	push	r0
     336:	11 24       	eor	r1, r1
     338:	2f 93       	push	r18
     33a:	3f 93       	push	r19
     33c:	4f 93       	push	r20
     33e:	5f 93       	push	r21
     340:	6f 93       	push	r22
     342:	7f 93       	push	r23
     344:	8f 93       	push	r24
     346:	9f 93       	push	r25
     348:	af 93       	push	r26
     34a:	bf 93       	push	r27
     34c:	ef 93       	push	r30
     34e:	ff 93       	push	r31
	printf_P(PSTR("\n\nInvalid Interupt Enabled\n"));
     350:	8c e5       	ldi	r24, 0x5C	; 92
     352:	90 e0       	ldi	r25, 0x00	; 0
     354:	9f 93       	push	r25
     356:	8f 93       	push	r24
     358:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     35c:	0f 90       	pop	r0
     35e:	0f 90       	pop	r0
}
     360:	ff 91       	pop	r31
     362:	ef 91       	pop	r30
     364:	bf 91       	pop	r27
     366:	af 91       	pop	r26
     368:	9f 91       	pop	r25
     36a:	8f 91       	pop	r24
     36c:	7f 91       	pop	r23
     36e:	6f 91       	pop	r22
     370:	5f 91       	pop	r21
     372:	4f 91       	pop	r20
     374:	3f 91       	pop	r19
     376:	2f 91       	pop	r18
     378:	0f 90       	pop	r0
     37a:	0f be       	out	0x3f, r0	; 63
     37c:	0f 90       	pop	r0
     37e:	1f 90       	pop	r1
     380:	18 95       	reti

00000382 <__vector_2>:
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
	
}

ISR(PCINT0_vect) {
     382:	1f 92       	push	r1
     384:	0f 92       	push	r0
     386:	0f b6       	in	r0, 0x3f	; 63
     388:	0f 92       	push	r0
     38a:	11 24       	eor	r1, r1
     38c:	2f 93       	push	r18
     38e:	3f 93       	push	r19
     390:	4f 93       	push	r20
     392:	5f 93       	push	r21
     394:	6f 93       	push	r22
     396:	7f 93       	push	r23
     398:	8f 93       	push	r24
     39a:	9f 93       	push	r25
     39c:	af 93       	push	r26
     39e:	bf 93       	push	r27
     3a0:	cf 93       	push	r28
     3a2:	df 93       	push	r29
     3a4:	ef 93       	push	r30
     3a6:	ff 93       	push	r31
	//PE2,3
	uint8_t iPINE = (uint8_t)~PINE;
     3a8:	8c b1       	in	r24, 0x0c	; 12
	if (iPINE&((1<<2)|(1<<3))) {
     3aa:	80 95       	com	r24
     3ac:	c8 2f       	mov	r28, r24
     3ae:	d0 e0       	ldi	r29, 0x00	; 0
     3b0:	ce 01       	movw	r24, r28
     3b2:	8c 70       	andi	r24, 0x0C	; 12
     3b4:	90 70       	andi	r25, 0x00	; 0
     3b6:	89 2b       	or	r24, r25
     3b8:	e1 f1       	breq	.+120    	; 0x432 <__vector_2+0xb0>
		if (iPINE&(1<<2)) {// Left
     3ba:	c2 ff       	sbrs	r28, 2
     3bc:	1b c0       	rjmp	.+54     	; 0x3f4 <__vector_2+0x72>
			if (c_mode!=WAIT)
     3be:	80 91 04 02 	lds	r24, 0x0204
     3c2:	88 23       	and	r24, r24
     3c4:	19 f0       	breq	.+6      	; 0x3cc <__vector_2+0x4a>
				c_mode=WAIT;
     3c6:	10 92 04 02 	sts	0x0204, r1
     3ca:	05 c0       	rjmp	.+10     	; 0x3d6 <__vector_2+0x54>
			else {
				initial=true;
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	80 93 16 02 	sts	0x0216, r24
				c_mode=TEST;
     3d2:	80 93 04 02 	sts	0x0204, r24
			}
				
			printf_P(PSTR("\nCurrent Mode (T/W) = %d"),c_mode);
     3d6:	80 91 04 02 	lds	r24, 0x0204
     3da:	90 e0       	ldi	r25, 0x00	; 0
     3dc:	9f 93       	push	r25
     3de:	8f 93       	push	r24
     3e0:	8a ec       	ldi	r24, 0xCA	; 202
     3e2:	90 e0       	ldi	r25, 0x00	; 0
     3e4:	9f 93       	push	r25
     3e6:	8f 93       	push	r24
     3e8:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     3ec:	0f 90       	pop	r0
     3ee:	0f 90       	pop	r0
     3f0:	0f 90       	pop	r0
     3f2:	0f 90       	pop	r0
		}
		if (iPINE&(1<<3)) {// Right
     3f4:	c3 ff       	sbrs	r28, 3
     3f6:	25 c0       	rjmp	.+74     	; 0x442 <__vector_2+0xc0>
			if (c_mode!=WAIT)
     3f8:	80 91 04 02 	lds	r24, 0x0204
     3fc:	88 23       	and	r24, r24
     3fe:	19 f0       	breq	.+6      	; 0x406 <__vector_2+0x84>
				c_mode=WAIT;
     400:	10 92 04 02 	sts	0x0204, r1
     404:	06 c0       	rjmp	.+12     	; 0x412 <__vector_2+0x90>
			else {
				initial=true;
     406:	81 e0       	ldi	r24, 0x01	; 1
     408:	80 93 16 02 	sts	0x0216, r24
				c_mode=FOLLOW;
     40c:	82 e0       	ldi	r24, 0x02	; 2
     40e:	80 93 04 02 	sts	0x0204, r24
			}
				
			printf_P(PSTR("\nCurrent Mode (F/W)= %d"),c_mode);
     412:	80 91 04 02 	lds	r24, 0x0204
     416:	90 e0       	ldi	r25, 0x00	; 0
     418:	9f 93       	push	r25
     41a:	8f 93       	push	r24
     41c:	82 eb       	ldi	r24, 0xB2	; 178
     41e:	90 e0       	ldi	r25, 0x00	; 0
     420:	9f 93       	push	r25
     422:	8f 93       	push	r24
     424:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     428:	0f 90       	pop	r0
     42a:	0f 90       	pop	r0
     42c:	0f 90       	pop	r0
     42e:	0f 90       	pop	r0
     430:	08 c0       	rjmp	.+16     	; 0x442 <__vector_2+0xc0>
		}
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
     432:	8c e9       	ldi	r24, 0x9C	; 156
     434:	90 e0       	ldi	r25, 0x00	; 0
     436:	9f 93       	push	r25
     438:	8f 93       	push	r24
     43a:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     43e:	0f 90       	pop	r0
     440:	0f 90       	pop	r0
}
     442:	ff 91       	pop	r31
     444:	ef 91       	pop	r30
     446:	df 91       	pop	r29
     448:	cf 91       	pop	r28
     44a:	bf 91       	pop	r27
     44c:	af 91       	pop	r26
     44e:	9f 91       	pop	r25
     450:	8f 91       	pop	r24
     452:	7f 91       	pop	r23
     454:	6f 91       	pop	r22
     456:	5f 91       	pop	r21
     458:	4f 91       	pop	r20
     45a:	3f 91       	pop	r19
     45c:	2f 91       	pop	r18
     45e:	0f 90       	pop	r0
     460:	0f be       	out	0x3f, r0	; 63
     462:	0f 90       	pop	r0
     464:	1f 90       	pop	r1
     466:	18 95       	reti

00000468 <init>:
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
}

void init(void) {
     468:	f8 94       	cli
	cli();
	power_lcd_disable();
     46a:	e4 e6       	ldi	r30, 0x64	; 100
     46c:	f0 e0       	ldi	r31, 0x00	; 0
     46e:	80 81       	ld	r24, Z
     470:	80 61       	ori	r24, 0x10	; 16
     472:	80 83       	st	Z, r24
	power_spi_disable();
     474:	80 81       	ld	r24, Z
     476:	84 60       	ori	r24, 0x04	; 4
     478:	80 83       	st	Z, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     47a:	80 e0       	ldi	r24, 0x00	; 0
     47c:	90 e0       	ldi	r25, 0x00	; 0
     47e:	20 e8       	ldi	r18, 0x80	; 128
     480:	0f b6       	in	r0, 0x3f	; 63
     482:	f8 94       	cli
     484:	20 93 61 00 	sts	0x0061, r18
     488:	80 93 61 00 	sts	0x0061, r24
     48c:	0f be       	out	0x3f, r0	; 63
	}
}

void joy_init(void) {
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
     48e:	84 b1       	in	r24, 0x04	; 4
     490:	8f 72       	andi	r24, 0x2F	; 47
     492:	84 b9       	out	0x04, r24	; 4
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     494:	8d b1       	in	r24, 0x0d	; 13
     496:	83 7f       	andi	r24, 0xF3	; 243
     498:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     49a:	85 b1       	in	r24, 0x05	; 5
     49c:	80 6d       	ori	r24, 0xD0	; 208
     49e:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     4a0:	8e b1       	in	r24, 0x0e	; 14
     4a2:	8c 60       	ori	r24, 0x0C	; 12
     4a4:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     4a6:	80 ec       	ldi	r24, 0xC0	; 192
     4a8:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     4aa:	80 ed       	ldi	r24, 0xD0	; 208
     4ac:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     4b0:	8c e0       	ldi	r24, 0x0C	; 12
     4b2:	80 93 6b 00 	sts	0x006B, r24
	cli();
	power_lcd_disable();
	power_spi_disable();
	clock_init();
	joy_init();
	usart_init();
     4b6:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <usart_init>
	adc_init();
     4ba:	0e 94 4f 04 	call	0x89e	; 0x89e <adc_init>
	timers_init();
     4be:	0e 94 f7 07 	call	0xfee	; 0xfee <timers_init>
	MOTOR_CTL_DDR|=((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
     4c2:	8a b1       	in	r24, 0x0a	; 10
     4c4:	8a 6a       	ori	r24, 0xAA	; 170
     4c6:	8a b9       	out	0x0a, r24	; 10
	motor_mode(MOTOR_L_FWD,LEFT);
     4c8:	60 e0       	ldi	r22, 0x00	; 0
     4ca:	81 e0       	ldi	r24, 0x01	; 1
     4cc:	0e 94 7e 09 	call	0x12fc	; 0x12fc <motor_mode>
	motor_mode(MOTOR_R_FWD,RIGHT);
     4d0:	61 e0       	ldi	r22, 0x01	; 1
     4d2:	81 e0       	ldi	r24, 0x01	; 1
     4d4:	0e 94 7e 09 	call	0x12fc	; 0x12fc <motor_mode>
	sei();
     4d8:	78 94       	sei
	printf_P(PSTR("\nInit: Done\n\n"));
     4da:	88 e7       	ldi	r24, 0x78	; 120
     4dc:	90 e0       	ldi	r25, 0x00	; 0
     4de:	9f 93       	push	r25
     4e0:	8f 93       	push	r24
     4e2:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     4e6:	0f 90       	pop	r0
     4e8:	0f 90       	pop	r0
}
     4ea:	08 95       	ret

000004ec <main>:



int main(void) {
     4ec:	2f 92       	push	r2
     4ee:	3f 92       	push	r3
     4f0:	4f 92       	push	r4
     4f2:	5f 92       	push	r5
     4f4:	6f 92       	push	r6
     4f6:	7f 92       	push	r7
     4f8:	8f 92       	push	r8
     4fa:	9f 92       	push	r9
     4fc:	af 92       	push	r10
     4fe:	bf 92       	push	r11
     500:	cf 92       	push	r12
     502:	df 92       	push	r13
     504:	ef 92       	push	r14
     506:	ff 92       	push	r15
     508:	0f 93       	push	r16
     50a:	1f 93       	push	r17
     50c:	cf 93       	push	r28
     50e:	df 93       	push	r29
	init();
     510:	0e 94 34 02 	call	0x468	; 0x468 <init>
	c_mode=WAIT;
     514:	10 92 04 02 	sts	0x0204, r1
	initial=true;
     518:	81 e0       	ldi	r24, 0x01	; 1
     51a:	80 93 16 02 	sts	0x0216, r24
	
	motor_set_speed(0x200,LEFT);
     51e:	60 e0       	ldi	r22, 0x00	; 0
     520:	80 e0       	ldi	r24, 0x00	; 0
     522:	92 e0       	ldi	r25, 0x02	; 2
     524:	0e 94 c2 08 	call	0x1184	; 0x1184 <motor_set_speed>
	motor_set_speed(0x200,RIGHT);
     528:	61 e0       	ldi	r22, 0x01	; 1
     52a:	80 e0       	ldi	r24, 0x00	; 0
     52c:	92 e0       	ldi	r25, 0x02	; 2
     52e:	0e 94 c2 08 	call	0x1184	; 0x1184 <motor_set_speed>
				lf_full_speed();
				printf("\nInitialize Speed.");
				initial=false;
			}
			uint16_t c_speed [2] = {motor_get_speed(LEFT),motor_get_speed(RIGHT)};
			printf("\nML: %X",c_speed[0]);
     532:	b3 e1       	ldi	r27, 0x13	; 19
     534:	2b 2e       	mov	r2, r27
     536:	b1 e0       	ldi	r27, 0x01	; 1
     538:	3b 2e       	mov	r3, r27
			printf("\nMR: %X",c_speed[1]);
     53a:	ab e1       	ldi	r26, 0x1B	; 27
     53c:	4a 2e       	mov	r4, r26
     53e:	a1 e0       	ldi	r26, 0x01	; 1
     540:	5a 2e       	mov	r5, r26
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     542:	f8 ec       	ldi	r31, 0xC8	; 200
     544:	6f 2e       	mov	r6, r31
     546:	71 2c       	mov	r7, r1
		
	for(;;) {
		if		(c_mode==FOLLOW) {	
			if (initial) {
				lf_full_speed();
				printf("\nInitialize Speed.");
     548:	e0 e0       	ldi	r30, 0x00	; 0
     54a:	8e 2e       	mov	r8, r30
     54c:	e1 e0       	ldi	r30, 0x01	; 1
     54e:	9e 2e       	mov	r9, r30
     550:	70 ea       	ldi	r23, 0xA0	; 160
     552:	a7 2e       	mov	r10, r23
     554:	7f e0       	ldi	r23, 0x0F	; 15
     556:	b7 2e       	mov	r11, r23
			
			motor_set_speed(sp,LEFT);
			motor_set_speed(sp,RIGHT);
			_delay_ms(2);
			if (!(sp%0x100))
				printf("\nsp=%x",sp);
     558:	63 e2       	ldi	r22, 0x23	; 35
     55a:	c6 2e       	mov	r12, r22
     55c:	61 e0       	ldi	r22, 0x01	; 1
     55e:	d6 2e       	mov	r13, r22
	
	motor_set_speed(0x200,LEFT);
	motor_set_speed(0x200,RIGHT);
		
	for(;;) {
		if		(c_mode==FOLLOW) {	
     560:	80 91 04 02 	lds	r24, 0x0204
     564:	82 30       	cpi	r24, 0x02	; 2
     566:	09 f0       	breq	.+2      	; 0x56a <__stack+0x6b>
     568:	64 c0       	rjmp	.+200    	; 0x632 <__stack+0x133>
			if (initial) {
     56a:	80 91 16 02 	lds	r24, 0x0216
     56e:	88 23       	and	r24, r24
     570:	51 f0       	breq	.+20     	; 0x586 <__stack+0x87>
				lf_full_speed();
     572:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <lf_full_speed>
				printf("\nInitialize Speed.");
     576:	9f 92       	push	r9
     578:	8f 92       	push	r8
     57a:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
				initial=false;
     57e:	10 92 16 02 	sts	0x0216, r1
     582:	0f 90       	pop	r0
     584:	0f 90       	pop	r0
			}
			uint16_t c_speed [2] = {motor_get_speed(LEFT),motor_get_speed(RIGHT)};
     586:	80 e0       	ldi	r24, 0x00	; 0
     588:	0e 94 f5 08 	call	0x11ea	; 0x11ea <motor_get_speed>
     58c:	8c 01       	movw	r16, r24
     58e:	81 e0       	ldi	r24, 0x01	; 1
     590:	0e 94 f5 08 	call	0x11ea	; 0x11ea <motor_get_speed>
     594:	7c 01       	movw	r14, r24
			printf("\nML: %X",c_speed[0]);
     596:	1f 93       	push	r17
     598:	0f 93       	push	r16
     59a:	3f 92       	push	r3
     59c:	2f 92       	push	r2
     59e:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
			printf("\nMR: %X",c_speed[1]);
     5a2:	ff 92       	push	r15
     5a4:	ef 92       	push	r14
     5a6:	5f 92       	push	r5
     5a8:	4f 92       	push	r4
     5aa:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
			print_adc_values();
     5ae:	0e 94 8c 05 	call	0xb18	; 0xb18 <print_adc_values>
	
			uint16_t adc_val_mixed [2] = {	adc_get_val(0) + adc_get_val(1) * LF_ADC_MIX_WIEGHT,	\
     5b2:	80 e0       	ldi	r24, 0x00	; 0
     5b4:	0e 94 cb 03 	call	0x796	; 0x796 <adc_get_val>
     5b8:	8c 01       	movw	r16, r24
     5ba:	81 e0       	ldi	r24, 0x01	; 1
     5bc:	0e 94 cb 03 	call	0x796	; 0x796 <adc_get_val>
     5c0:	ec 01       	movw	r28, r24
     5c2:	cc 0f       	add	r28, r28
     5c4:	dd 1f       	adc	r29, r29
     5c6:	cc 0f       	add	r28, r28
     5c8:	dd 1f       	adc	r29, r29
     5ca:	c8 0f       	add	r28, r24
     5cc:	d9 1f       	adc	r29, r25
     5ce:	c0 0f       	add	r28, r16
     5d0:	d1 1f       	adc	r29, r17
     5d2:	83 e0       	ldi	r24, 0x03	; 3
     5d4:	0e 94 cb 03 	call	0x796	; 0x796 <adc_get_val>
     5d8:	8c 01       	movw	r16, r24
     5da:	82 e0       	ldi	r24, 0x02	; 2
     5dc:	0e 94 cb 03 	call	0x796	; 0x796 <adc_get_val>
     5e0:	9c 01       	movw	r18, r24
     5e2:	22 0f       	add	r18, r18
     5e4:	33 1f       	adc	r19, r19
     5e6:	22 0f       	add	r18, r18
     5e8:	33 1f       	adc	r19, r19
     5ea:	28 0f       	add	r18, r24
     5ec:	39 1f       	adc	r19, r25
     5ee:	20 0f       	add	r18, r16
     5f0:	31 1f       	adc	r19, r17
											adc_get_val(3) + adc_get_val(2) * LF_ADC_MIX_WIEGHT	};

			if (adc_val_mixed[0]>adc_val_mixed[1])
     5f2:	8d b7       	in	r24, 0x3d	; 61
     5f4:	9e b7       	in	r25, 0x3e	; 62
     5f6:	08 96       	adiw	r24, 0x08	; 8
     5f8:	0f b6       	in	r0, 0x3f	; 63
     5fa:	f8 94       	cli
     5fc:	9e bf       	out	0x3e, r25	; 62
     5fe:	0f be       	out	0x3f, r0	; 63
     600:	8d bf       	out	0x3d, r24	; 61
     602:	2c 17       	cp	r18, r28
     604:	3d 07       	cpc	r19, r29
     606:	10 f4       	brcc	.+4      	; 0x60c <__stack+0x10d>
				lf_turn_inc(LF_INC,NEG);
     608:	60 e0       	ldi	r22, 0x00	; 0
     60a:	04 c0       	rjmp	.+8      	; 0x614 <__stack+0x115>
			else if (adc_val_mixed[1]>adc_val_mixed[0])
     60c:	c2 17       	cp	r28, r18
     60e:	d3 07       	cpc	r29, r19
     610:	30 f4       	brcc	.+12     	; 0x61e <__stack+0x11f>
				lf_turn_inc(LF_INC,POS);
     612:	61 e0       	ldi	r22, 0x01	; 1
     614:	80 e0       	ldi	r24, 0x00	; 0
     616:	92 e0       	ldi	r25, 0x02	; 2
     618:	0e 94 21 09 	call	0x1242	; 0x1242 <lf_turn_inc>
     61c:	02 c0       	rjmp	.+4      	; 0x622 <__stack+0x123>
			else
				lf_full_speed();
     61e:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <lf_full_speed>
     622:	88 eb       	ldi	r24, 0xB8	; 184
     624:	9b e0       	ldi	r25, 0x0B	; 11
     626:	f3 01       	movw	r30, r6
     628:	31 97       	sbiw	r30, 0x01	; 1
     62a:	f1 f7       	brne	.-4      	; 0x628 <__stack+0x129>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     62c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     62e:	d9 f7       	brne	.-10     	; 0x626 <__stack+0x127>
     630:	97 cf       	rjmp	.-210    	; 0x560 <__stack+0x61>

			_delay_ms(300);
			// do at every adc calc or pwm vector.
		}
		else if	(c_mode==TEST) {
     632:	81 30       	cpi	r24, 0x01	; 1
     634:	09 f0       	breq	.+2      	; 0x638 <__stack+0x139>
     636:	94 cf       	rjmp	.-216    	; 0x560 <__stack+0x61>
			if (initial) {
     638:	80 91 16 02 	lds	r24, 0x0216
     63c:	88 23       	and	r24, r24
     63e:	51 f0       	breq	.+20     	; 0x654 <__stack+0x155>
				motor_mode(MOTOR_L_FWD,LEFT);
     640:	60 e0       	ldi	r22, 0x00	; 0
     642:	81 e0       	ldi	r24, 0x01	; 1
     644:	0e 94 7e 09 	call	0x12fc	; 0x12fc <motor_mode>
				motor_mode(MOTOR_R_FWD,RIGHT);
     648:	61 e0       	ldi	r22, 0x01	; 1
     64a:	81 e0       	ldi	r24, 0x01	; 1
     64c:	0e 94 7e 09 	call	0x12fc	; 0x12fc <motor_mode>
				initial=false;
     650:	10 92 16 02 	sts	0x0216, r1
			}
			static uint16_t sp;
			
			motor_set_speed(sp,LEFT);
     654:	60 e0       	ldi	r22, 0x00	; 0
     656:	80 91 72 01 	lds	r24, 0x0172
     65a:	90 91 73 01 	lds	r25, 0x0173
     65e:	0e 94 c2 08 	call	0x1184	; 0x1184 <motor_set_speed>
			motor_set_speed(sp,RIGHT);
     662:	61 e0       	ldi	r22, 0x01	; 1
     664:	80 91 72 01 	lds	r24, 0x0172
     668:	90 91 73 01 	lds	r25, 0x0173
     66c:	0e 94 c2 08 	call	0x1184	; 0x1184 <motor_set_speed>
     670:	c5 01       	movw	r24, r10
     672:	01 97       	sbiw	r24, 0x01	; 1
     674:	f1 f7       	brne	.-4      	; 0x672 <__stack+0x173>
			_delay_ms(2);
			if (!(sp%0x100))
     676:	80 91 72 01 	lds	r24, 0x0172
     67a:	90 91 73 01 	lds	r25, 0x0173
     67e:	88 23       	and	r24, r24
     680:	51 f4       	brne	.+20     	; 0x696 <__stack+0x197>
				printf("\nsp=%x",sp);
     682:	9f 93       	push	r25
     684:	8f 93       	push	r24
     686:	df 92       	push	r13
     688:	cf 92       	push	r12
     68a:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
     68e:	0f 90       	pop	r0
     690:	0f 90       	pop	r0
     692:	0f 90       	pop	r0
     694:	0f 90       	pop	r0
			++sp;
     696:	80 91 72 01 	lds	r24, 0x0172
     69a:	90 91 73 01 	lds	r25, 0x0173
     69e:	01 96       	adiw	r24, 0x01	; 1
     6a0:	90 93 73 01 	sts	0x0173, r25
     6a4:	80 93 72 01 	sts	0x0172, r24
     6a8:	5b cf       	rjmp	.-330    	; 0x560 <__stack+0x61>

000006aa <__vector_3>:
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
}

ISR(PCINT1_vect) {
     6aa:	1f 92       	push	r1
     6ac:	0f 92       	push	r0
     6ae:	0f b6       	in	r0, 0x3f	; 63
     6b0:	0f 92       	push	r0
     6b2:	11 24       	eor	r1, r1
     6b4:	1f 93       	push	r17
     6b6:	2f 93       	push	r18
     6b8:	3f 93       	push	r19
     6ba:	4f 93       	push	r20
     6bc:	5f 93       	push	r21
     6be:	6f 93       	push	r22
     6c0:	7f 93       	push	r23
     6c2:	8f 93       	push	r24
     6c4:	9f 93       	push	r25
     6c6:	af 93       	push	r26
     6c8:	bf 93       	push	r27
     6ca:	ef 93       	push	r30
     6cc:	ff 93       	push	r31
	//PB7,4,6
	uint8_t iPINB = (uint8_t)~PINB;
     6ce:	93 b1       	in	r25, 0x03	; 3
     6d0:	90 95       	com	r25
	if (iPINB&((1<<7)|(1<<6)|(1<<4))) {
     6d2:	19 2f       	mov	r17, r25
     6d4:	89 2f       	mov	r24, r25
     6d6:	80 7d       	andi	r24, 0xD0	; 208
     6d8:	b9 f0       	breq	.+46     	; 0x708 <__vector_3+0x5e>
		if (iPINB&(1<<7)) {// Down
     6da:	97 ff       	sbrs	r25, 7
     6dc:	06 c0       	rjmp	.+12     	; 0x6ea <__vector_3+0x40>
			adc_calibrate_update();
     6de:	0e 94 c6 04 	call	0x98c	; 0x98c <adc_calibrate_update>
			print_adc_calibration();
     6e2:	0e 94 41 05 	call	0xa82	; 0xa82 <print_adc_calibration>
			print_adc_values();
     6e6:	0e 94 8c 05 	call	0xb18	; 0xb18 <print_adc_values>
		}
		if (iPINB&(1<<4)) {// In
     6ea:	14 ff       	sbrs	r17, 4
     6ec:	04 c0       	rjmp	.+8      	; 0x6f6 <__vector_3+0x4c>
			print_adc_calibration();
     6ee:	0e 94 41 05 	call	0xa82	; 0xa82 <print_adc_calibration>
			print_adc_values();
     6f2:	0e 94 8c 05 	call	0xb18	; 0xb18 <print_adc_values>
		}
		if (iPINB&(1<<6)) {// Up
     6f6:	16 ff       	sbrs	r17, 6
     6f8:	0f c0       	rjmp	.+30     	; 0x718 <__vector_3+0x6e>
			adc_calibrate_clear();
     6fa:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <adc_calibrate_clear>
			print_adc_calibration();
     6fe:	0e 94 41 05 	call	0xa82	; 0xa82 <print_adc_calibration>
			print_adc_values();
     702:	0e 94 8c 05 	call	0xb18	; 0xb18 <print_adc_values>
     706:	08 c0       	rjmp	.+16     	; 0x718 <__vector_3+0x6e>
		}
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
     708:	86 e8       	ldi	r24, 0x86	; 134
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	9f 93       	push	r25
     70e:	8f 93       	push	r24
     710:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     714:	0f 90       	pop	r0
     716:	0f 90       	pop	r0
}
     718:	ff 91       	pop	r31
     71a:	ef 91       	pop	r30
     71c:	bf 91       	pop	r27
     71e:	af 91       	pop	r26
     720:	9f 91       	pop	r25
     722:	8f 91       	pop	r24
     724:	7f 91       	pop	r23
     726:	6f 91       	pop	r22
     728:	5f 91       	pop	r21
     72a:	4f 91       	pop	r20
     72c:	3f 91       	pop	r19
     72e:	2f 91       	pop	r18
     730:	1f 91       	pop	r17
     732:	0f 90       	pop	r0
     734:	0f be       	out	0x3f, r0	; 63
     736:	0f 90       	pop	r0
     738:	1f 90       	pop	r1
     73a:	18 95       	reti

0000073c <print_bin>:
	#endif
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
     73c:	ef 92       	push	r14
     73e:	ff 92       	push	r15
     740:	0f 93       	push	r16
     742:	1f 93       	push	r17
     744:	cf 93       	push	r28
     746:	df 93       	push	r29
     748:	c7 e0       	ldi	r28, 0x07	; 7
     74a:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
     74c:	11 e0       	ldi	r17, 0x01	; 1
     74e:	e1 2e       	mov	r14, r17
     750:	f1 2c       	mov	r15, r1
     752:	08 2f       	mov	r16, r24
     754:	10 e0       	ldi	r17, 0x00	; 0
     756:	c7 01       	movw	r24, r14
     758:	0c 2e       	mov	r0, r28
     75a:	02 c0       	rjmp	.+4      	; 0x760 <print_bin+0x24>
     75c:	88 0f       	add	r24, r24
     75e:	99 1f       	adc	r25, r25
     760:	0a 94       	dec	r0
     762:	e2 f7       	brpl	.-8      	; 0x75c <print_bin+0x20>
     764:	80 23       	and	r24, r16
     766:	91 23       	and	r25, r17
     768:	0c 2e       	mov	r0, r28
     76a:	02 c0       	rjmp	.+4      	; 0x770 <print_bin+0x34>
     76c:	95 95       	asr	r25
     76e:	87 95       	ror	r24
     770:	0a 94       	dec	r0
     772:	e2 f7       	brpl	.-8      	; 0x76c <print_bin+0x30>
     774:	c0 96       	adiw	r24, 0x30	; 48
     776:	0e 94 4f 0a 	call	0x149e	; 0x149e <putchar>
     77a:	21 97       	sbiw	r28, 0x01	; 1
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     77c:	8f ef       	ldi	r24, 0xFF	; 255
     77e:	cf 3f       	cpi	r28, 0xFF	; 255
     780:	d8 07       	cpc	r29, r24
     782:	49 f7       	brne	.-46     	; 0x756 <print_bin+0x1a>
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}
     784:	df 91       	pop	r29
     786:	cf 91       	pop	r28
     788:	1f 91       	pop	r17
     78a:	0f 91       	pop	r16
     78c:	ff 90       	pop	r15
     78e:	ef 90       	pop	r14
     790:	08 95       	ret

00000792 <max>:
#include <math.h>
#include <util/delay_basic.h>
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
     792:	86 2f       	mov	r24, r22
		if (val[c]<tmpv) {
			tmpi=c;
			tmpv=val[c];
		}
	return tmpi;
}
     794:	08 95       	ret

00000796 <adc_get_val>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
}


uint16_t adc_get_val(uint8_t ch) {
     796:	e8 2f       	mov	r30, r24
     798:	f0 e0       	ldi	r31, 0x00	; 0
     79a:	ee 0f       	add	r30, r30
     79c:	ff 1f       	adc	r31, r31
     79e:	df 01       	movw	r26, r30
     7a0:	a4 50       	subi	r26, 0x04	; 4
     7a2:	be 4f       	sbci	r27, 0xFE	; 254
     7a4:	eb 5f       	subi	r30, 0xFB	; 251
     7a6:	fd 4f       	sbci	r31, 0xFD	; 253
     7a8:	20 81       	ld	r18, Z
     7aa:	31 81       	ldd	r19, Z+1	; 0x01
     7ac:	8d 91       	ld	r24, X+
     7ae:	9c 91       	ld	r25, X
     7b0:	28 0f       	add	r18, r24
     7b2:	39 1f       	adc	r19, r25
	return adc_val[ch]+adc_offset[ch];
}
     7b4:	c9 01       	movw	r24, r18
     7b6:	08 95       	ret

000007b8 <adc_calibrate_clear>:

void adc_calibrate_store() {
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}

void adc_calibrate_clear() {
     7b8:	10 92 06 02 	sts	0x0206, r1
     7bc:	10 92 05 02 	sts	0x0205, r1
     7c0:	10 92 08 02 	sts	0x0208, r1
     7c4:	10 92 07 02 	sts	0x0207, r1
     7c8:	10 92 0a 02 	sts	0x020A, r1
     7cc:	10 92 09 02 	sts	0x0209, r1
     7d0:	10 92 0c 02 	sts	0x020C, r1
     7d4:	10 92 0b 02 	sts	0x020B, r1
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
     7d8:	10 92 75 01 	sts	0x0175, r1
}
     7dc:	08 95       	ret

000007de <adc_set_channel>:
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
}

void adc_set_channel(uint8_t channel) {
     7de:	ac e7       	ldi	r26, 0x7C	; 124
     7e0:	b0 e0       	ldi	r27, 0x00	; 0
     7e2:	9c 91       	ld	r25, X
     7e4:	e8 e3       	ldi	r30, 0x38	; 56
     7e6:	f1 e0       	ldi	r31, 0x01	; 1
     7e8:	e8 0f       	add	r30, r24
     7ea:	f1 1d       	adc	r31, r1
     7ec:	90 7e       	andi	r25, 0xE0	; 224
     7ee:	80 81       	ld	r24, Z
     7f0:	98 2b       	or	r25, r24
     7f2:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     7f4:	08 95       	ret

000007f6 <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     7f6:	1f 92       	push	r1
     7f8:	0f 92       	push	r0
     7fa:	0f b6       	in	r0, 0x3f	; 63
     7fc:	0f 92       	push	r0
     7fe:	11 24       	eor	r1, r1
     800:	2f 93       	push	r18
     802:	3f 93       	push	r19
     804:	4f 93       	push	r20
     806:	8f 93       	push	r24
     808:	9f 93       	push	r25
     80a:	af 93       	push	r26
     80c:	bf 93       	push	r27
     80e:	ef 93       	push	r30
     810:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     812:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     816:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;
	static uint8_t ct;
	++ct;
     81a:	80 91 74 01 	lds	r24, 0x0174
     81e:	8f 5f       	subi	r24, 0xFF	; 255
     820:	80 93 74 01 	sts	0x0174, r24

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     824:	20 91 0d 02 	lds	r18, 0x020D
     828:	22 23       	and	r18, r18
     82a:	11 f4       	brne	.+4      	; 0x830 <__vector_19+0x3a>
     82c:	e3 e0       	ldi	r30, 0x03	; 3
     82e:	02 c0       	rjmp	.+4      	; 0x834 <__vector_19+0x3e>
	else		real_channel = curr_ch-1;
     830:	e2 2f       	mov	r30, r18
     832:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     834:	f0 e0       	ldi	r31, 0x00	; 0
     836:	ee 0f       	add	r30, r30
     838:	ff 1f       	adc	r31, r31
     83a:	df 01       	movw	r26, r30
     83c:	a4 50       	subi	r26, 0x04	; 4
     83e:	be 4f       	sbci	r27, 0xFE	; 254
     840:	93 2f       	mov	r25, r19
     842:	80 e0       	ldi	r24, 0x00	; 0
     844:	84 0f       	add	r24, r20
     846:	91 1d       	adc	r25, r1
     848:	8d 93       	st	X+, r24
     84a:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     84c:	e2 5f       	subi	r30, 0xF2	; 242
     84e:	fd 4f       	sbci	r31, 0xFD	; 253
     850:	80 81       	ld	r24, Z
     852:	91 81       	ldd	r25, Z+1	; 0x01
     854:	01 96       	adiw	r24, 0x01	; 1
     856:	91 83       	std	Z+1, r25	; 0x01
     858:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     85a:	82 2f       	mov	r24, r18
     85c:	8f 5f       	subi	r24, 0xFF	; 255
     85e:	80 93 0d 02 	sts	0x020D, r24
     862:	84 30       	cpi	r24, 0x04	; 4
     864:	10 f0       	brcs	.+4      	; 0x86a <__vector_19+0x74>
     866:	10 92 0d 02 	sts	0x020D, r1

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     86a:	80 91 7c 00 	lds	r24, 0x007C
     86e:	e0 91 0d 02 	lds	r30, 0x020D
     872:	f0 e0       	ldi	r31, 0x00	; 0
     874:	e8 5c       	subi	r30, 0xC8	; 200
     876:	fe 4f       	sbci	r31, 0xFE	; 254
     878:	80 7e       	andi	r24, 0xE0	; 224
     87a:	90 81       	ld	r25, Z
     87c:	89 2b       	or	r24, r25
     87e:	80 93 7c 00 	sts	0x007C, r24
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
	
	if (!(ct%4)) {
		//all values have been recalculated, update motors.
	}
}
     882:	ff 91       	pop	r31
     884:	ef 91       	pop	r30
     886:	bf 91       	pop	r27
     888:	af 91       	pop	r26
     88a:	9f 91       	pop	r25
     88c:	8f 91       	pop	r24
     88e:	4f 91       	pop	r20
     890:	3f 91       	pop	r19
     892:	2f 91       	pop	r18
     894:	0f 90       	pop	r0
     896:	0f be       	out	0x3f, r0	; 63
     898:	0f 90       	pop	r0
     89a:	1f 90       	pop	r1
     89c:	18 95       	reti

0000089e <adc_init>:
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
}

void adc_init() {
     89e:	ef 92       	push	r14
     8a0:	ff 92       	push	r15
     8a2:	0f 93       	push	r16
     8a4:	1f 93       	push	r17
	printf_P(PSTR("\nadc: init"));
     8a6:	89 e0       	ldi	r24, 0x09	; 9
     8a8:	91 e0       	ldi	r25, 0x01	; 1
     8aa:	9f 93       	push	r25
     8ac:	8f 93       	push	r24
     8ae:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>

	power_adc_enable();
     8b2:	e4 e6       	ldi	r30, 0x64	; 100
     8b4:	f0 e0       	ldi	r31, 0x00	; 0
     8b6:	80 81       	ld	r24, Z
     8b8:	8e 7f       	andi	r24, 0xFE	; 254
     8ba:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     8bc:	0c e7       	ldi	r16, 0x7C	; 124
     8be:	10 e0       	ldi	r17, 0x00	; 0
     8c0:	f8 01       	movw	r30, r16
     8c2:	80 81       	ld	r24, Z
     8c4:	80 64       	ori	r24, 0x40	; 64
     8c6:	80 83       	st	Z, r24
	ADMUX&=(uint8_t)~(1<<REFS1);
     8c8:	80 81       	ld	r24, Z
     8ca:	8f 77       	andi	r24, 0x7F	; 127
     8cc:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     8ce:	2a e7       	ldi	r18, 0x7A	; 122
     8d0:	e2 2e       	mov	r14, r18
     8d2:	f1 2c       	mov	r15, r1
     8d4:	f7 01       	movw	r30, r14
     8d6:	80 81       	ld	r24, Z
     8d8:	88 6a       	ori	r24, 0xA8	; 168
     8da:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     8dc:	80 81       	ld	r24, Z
     8de:	88 7f       	andi	r24, 0xF8	; 248
     8e0:	86 60       	ori	r24, 0x06	; 6
     8e2:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (1<<7); //reserved bit.
     8e4:	eb e7       	ldi	r30, 0x7B	; 123
     8e6:	f0 e0       	ldi	r31, 0x00	; 0
     8e8:	80 81       	ld	r24, Z
     8ea:	80 68       	ori	r24, 0x80	; 128
     8ec:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     8ee:	80 81       	ld	r24, Z
     8f0:	88 7f       	andi	r24, 0xF8	; 248
     8f2:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     8f4:	ee e7       	ldi	r30, 0x7E	; 126
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	80 81       	ld	r24, Z
     8fa:	80 6f       	ori	r24, 0xF0	; 240
     8fc:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     8fe:	83 b7       	in	r24, 0x33	; 51
     900:	81 7f       	andi	r24, 0xF1	; 241
     902:	82 60       	ori	r24, 0x02	; 2
     904:	83 bf       	out	0x33, r24	; 51
	printf_P(PSTR("\nadc: init: setup convertions"));
     906:	8b ee       	ldi	r24, 0xEB	; 235
     908:	90 e0       	ldi	r25, 0x00	; 0
     90a:	9f 93       	push	r25
     90c:	8f 93       	push	r24
     90e:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
	adc_set_channel(curr_ch);
     912:	20 91 0d 02 	lds	r18, 0x020D

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     916:	f8 01       	movw	r30, r16
     918:	80 81       	ld	r24, Z
     91a:	a8 e3       	ldi	r26, 0x38	; 56
     91c:	b1 e0       	ldi	r27, 0x01	; 1
     91e:	fd 01       	movw	r30, r26
     920:	e2 0f       	add	r30, r18
     922:	f1 1d       	adc	r31, r1
     924:	80 7e       	andi	r24, 0xE0	; 224
     926:	90 81       	ld	r25, Z
     928:	89 2b       	or	r24, r25
     92a:	f8 01       	movw	r30, r16
     92c:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
	printf_P(PSTR("\nadc: init: setup convertions"));
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (1<<ADSC);
     92e:	f7 01       	movw	r30, r14
     930:	80 81       	ld	r24, Z
     932:	80 64       	ori	r24, 0x40	; 64
     934:	80 83       	st	Z, r24
     936:	80 e0       	ldi	r24, 0x00	; 0
     938:	90 e0       	ldi	r25, 0x00	; 0
     93a:	01 97       	sbiw	r24, 0x01	; 1
     93c:	f1 f7       	brne	.-4      	; 0x93a <adc_init+0x9c>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     93e:	2f 5f       	subi	r18, 0xFF	; 255
     940:	20 93 0d 02 	sts	0x020D, r18

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     944:	f8 01       	movw	r30, r16
     946:	80 81       	ld	r24, Z
     948:	a2 0f       	add	r26, r18
     94a:	b1 1d       	adc	r27, r1
     94c:	80 7e       	andi	r24, 0xE0	; 224
     94e:	9c 91       	ld	r25, X
     950:	89 2b       	or	r24, r25
     952:	80 83       	st	Z, r24
	adc_set_channel(++curr_ch);
	
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
     954:	83 ee       	ldi	r24, 0xE3	; 227
     956:	90 e0       	ldi	r25, 0x00	; 0
     958:	9f 93       	push	r25
     95a:	8f 93       	push	r24
     95c:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     960:	8d b7       	in	r24, 0x3d	; 61
     962:	9e b7       	in	r25, 0x3e	; 62
     964:	06 96       	adiw	r24, 0x06	; 6
     966:	0f b6       	in	r0, 0x3f	; 63
     968:	f8 94       	cli
     96a:	9e bf       	out	0x3e, r25	; 62
     96c:	0f be       	out	0x3f, r0	; 63
     96e:	8d bf       	out	0x3d, r24	; 61
}
     970:	1f 91       	pop	r17
     972:	0f 91       	pop	r16
     974:	ff 90       	pop	r15
     976:	ef 90       	pop	r14
     978:	08 95       	ret

0000097a <adc_calibrate_store>:
		}
			
	++num_calibrations;
}

void adc_calibrate_store() {
     97a:	84 e1       	ldi	r24, 0x14	; 20
     97c:	91 e0       	ldi	r25, 0x01	; 1
     97e:	9f 93       	push	r25
     980:	8f 93       	push	r24
     982:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     986:	0f 90       	pop	r0
     988:	0f 90       	pop	r0
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}
     98a:	08 95       	ret

0000098c <adc_calibrate_update>:
uint16_t adc_get_val(uint8_t ch) {
	return adc_val[ch]+adc_offset[ch];
}

static uint8_t num_calibrations;
void adc_calibrate_update() {
     98c:	cf 92       	push	r12
     98e:	df 92       	push	r13
     990:	ef 92       	push	r14
     992:	ff 92       	push	r15
     994:	0f 93       	push	r16
     996:	1f 93       	push	r17
     998:	df 93       	push	r29
     99a:	cf 93       	push	r28
     99c:	cd b7       	in	r28, 0x3d	; 61
     99e:	de b7       	in	r29, 0x3e	; 62
     9a0:	60 97       	sbiw	r28, 0x10	; 16
     9a2:	0f b6       	in	r0, 0x3f	; 63
     9a4:	f8 94       	cli
     9a6:	de bf       	out	0x3e, r29	; 62
     9a8:	0f be       	out	0x3f, r0	; 63
     9aa:	cd bf       	out	0x3d, r28	; 61
	int16_t offsets[channel_amt];
	uint16_t adc_val_cpy[channel_amt];
	memcpy(adc_val_cpy,adc_val,sizeof(adc_val));
     9ac:	de 01       	movw	r26, r28
     9ae:	19 96       	adiw	r26, 0x09	; 9
     9b0:	ec ef       	ldi	r30, 0xFC	; 252
     9b2:	f1 e0       	ldi	r31, 0x01	; 1
     9b4:	88 e0       	ldi	r24, 0x08	; 8
     9b6:	01 90       	ld	r0, Z+
     9b8:	0d 92       	st	X+, r0
     9ba:	81 50       	subi	r24, 0x01	; 1
     9bc:	e1 f7       	brne	.-8      	; 0x9b6 <adc_calibrate_update+0x2a>
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
     9be:	49 85       	ldd	r20, Y+9	; 0x09
     9c0:	5a 85       	ldd	r21, Y+10	; 0x0a
     9c2:	20 e0       	ldi	r18, 0x00	; 0
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	8e 01       	movw	r16, r28
     9c8:	0f 5f       	subi	r16, 0xFF	; 255
     9ca:	1f 4f       	sbci	r17, 0xFF	; 255
     9cc:	be 01       	movw	r22, r28
     9ce:	67 5f       	subi	r22, 0xF7	; 247
     9d0:	7f 4f       	sbci	r23, 0xFF	; 255
     9d2:	d8 01       	movw	r26, r16
     9d4:	a2 0f       	add	r26, r18
     9d6:	b3 1f       	adc	r27, r19
     9d8:	fb 01       	movw	r30, r22
     9da:	e2 0f       	add	r30, r18
     9dc:	f3 1f       	adc	r31, r19
     9de:	80 81       	ld	r24, Z
     9e0:	91 81       	ldd	r25, Z+1	; 0x01
     9e2:	fa 01       	movw	r30, r20
     9e4:	e8 1b       	sub	r30, r24
     9e6:	f9 0b       	sbc	r31, r25
     9e8:	ed 93       	st	X+, r30
     9ea:	fc 93       	st	X, r31
     9ec:	2e 5f       	subi	r18, 0xFE	; 254
     9ee:	3f 4f       	sbci	r19, 0xFF	; 255
			i=c;
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
     9f0:	28 30       	cpi	r18, 0x08	; 8
     9f2:	31 05       	cpc	r19, r1
     9f4:	71 f7       	brne	.-36     	; 0x9d2 <adc_calibrate_update+0x46>
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
	}
		
	if (num_calibrations==0)
     9f6:	80 91 75 01 	lds	r24, 0x0175
     9fa:	9e 01       	movw	r18, r28
     9fc:	2f 5f       	subi	r18, 0xFF	; 255
     9fe:	3f 4f       	sbci	r19, 0xFF	; 255
     a00:	88 23       	and	r24, r24
     a02:	49 f4       	brne	.+18     	; 0xa16 <adc_calibrate_update+0x8a>
		memcpy(adc_offset,offsets,sizeof(adc_offset));
     a04:	a5 e0       	ldi	r26, 0x05	; 5
     a06:	b2 e0       	ldi	r27, 0x02	; 2
     a08:	f9 01       	movw	r30, r18
     a0a:	88 e0       	ldi	r24, 0x08	; 8
     a0c:	01 90       	ld	r0, Z+
     a0e:	0d 92       	st	X+, r0
     a10:	81 50       	subi	r24, 0x01	; 1
     a12:	e1 f7       	brne	.-8      	; 0xa0c <adc_calibrate_update+0x80>
     a14:	22 c0       	rjmp	.+68     	; 0xa5a <adc_calibrate_update+0xce>
     a16:	e5 e0       	ldi	r30, 0x05	; 5
     a18:	f2 e0       	ldi	r31, 0x02	; 2
     a1a:	79 01       	movw	r14, r18
	else
		for(uint8_t c=0;c<channel_amt;++c) {
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
     a1c:	08 2f       	mov	r16, r24
     a1e:	10 e0       	ldi	r17, 0x00	; 0
     a20:	68 01       	movw	r12, r16
     a22:	08 94       	sec
     a24:	c1 1c       	adc	r12, r1
     a26:	d1 1c       	adc	r13, r1
     a28:	80 81       	ld	r24, Z
     a2a:	91 81       	ldd	r25, Z+1	; 0x01
     a2c:	9c 01       	movw	r18, r24
     a2e:	02 9f       	mul	r16, r18
     a30:	c0 01       	movw	r24, r0
     a32:	03 9f       	mul	r16, r19
     a34:	90 0d       	add	r25, r0
     a36:	12 9f       	mul	r17, r18
     a38:	90 0d       	add	r25, r0
     a3a:	11 24       	eor	r1, r1
     a3c:	d7 01       	movw	r26, r14
     a3e:	2d 91       	ld	r18, X+
     a40:	3d 91       	ld	r19, X+
     a42:	7d 01       	movw	r14, r26
     a44:	82 0f       	add	r24, r18
     a46:	93 1f       	adc	r25, r19
     a48:	b6 01       	movw	r22, r12
     a4a:	0e 94 d5 0c 	call	0x19aa	; 0x19aa <__divmodhi4>
     a4e:	61 93       	st	Z+, r22
     a50:	71 93       	st	Z+, r23
	}
		
	if (num_calibrations==0)
		memcpy(adc_offset,offsets,sizeof(adc_offset));
	else
		for(uint8_t c=0;c<channel_amt;++c) {
     a52:	b2 e0       	ldi	r27, 0x02	; 2
     a54:	ed 30       	cpi	r30, 0x0D	; 13
     a56:	fb 07       	cpc	r31, r27
     a58:	39 f7       	brne	.-50     	; 0xa28 <adc_calibrate_update+0x9c>
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
		}
			
	++num_calibrations;
     a5a:	80 91 75 01 	lds	r24, 0x0175
     a5e:	8f 5f       	subi	r24, 0xFF	; 255
     a60:	80 93 75 01 	sts	0x0175, r24
}
     a64:	60 96       	adiw	r28, 0x10	; 16
     a66:	0f b6       	in	r0, 0x3f	; 63
     a68:	f8 94       	cli
     a6a:	de bf       	out	0x3e, r29	; 62
     a6c:	0f be       	out	0x3f, r0	; 63
     a6e:	cd bf       	out	0x3d, r28	; 61
     a70:	cf 91       	pop	r28
     a72:	df 91       	pop	r29
     a74:	1f 91       	pop	r17
     a76:	0f 91       	pop	r16
     a78:	ff 90       	pop	r15
     a7a:	ef 90       	pop	r14
     a7c:	df 90       	pop	r13
     a7e:	cf 90       	pop	r12
     a80:	08 95       	ret

00000a82 <print_adc_calibration>:
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}

void print_adc_calibration() {
     a82:	0f 93       	push	r16
     a84:	1f 93       	push	r17
	printf_P(PSTR("\n[debug] ADC OFFSETS: "));
     a86:	88 e5       	ldi	r24, 0x58	; 88
     a88:	91 e0       	ldi	r25, 0x01	; 1
     a8a:	9f 93       	push	r25
     a8c:	8f 93       	push	r24
     a8e:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
     a92:	80 91 05 02 	lds	r24, 0x0205
     a96:	90 91 06 02 	lds	r25, 0x0206
     a9a:	9f 93       	push	r25
     a9c:	8f 93       	push	r24
     a9e:	1f 92       	push	r1
     aa0:	1f 92       	push	r1
     aa2:	0a e2       	ldi	r16, 0x2A	; 42
     aa4:	11 e0       	ldi	r17, 0x01	; 1
     aa6:	1f 93       	push	r17
     aa8:	0f 93       	push	r16
     aaa:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
     aae:	80 91 07 02 	lds	r24, 0x0207
     ab2:	90 91 08 02 	lds	r25, 0x0208
     ab6:	9f 93       	push	r25
     ab8:	8f 93       	push	r24
     aba:	81 e0       	ldi	r24, 0x01	; 1
     abc:	90 e0       	ldi	r25, 0x00	; 0
     abe:	9f 93       	push	r25
     ac0:	8f 93       	push	r24
     ac2:	1f 93       	push	r17
     ac4:	0f 93       	push	r16
     ac6:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
     aca:	80 91 09 02 	lds	r24, 0x0209
     ace:	90 91 0a 02 	lds	r25, 0x020A
     ad2:	9f 93       	push	r25
     ad4:	8f 93       	push	r24
     ad6:	82 e0       	ldi	r24, 0x02	; 2
     ad8:	90 e0       	ldi	r25, 0x00	; 0
     ada:	9f 93       	push	r25
     adc:	8f 93       	push	r24
     ade:	1f 93       	push	r17
     ae0:	0f 93       	push	r16
     ae2:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
     ae6:	80 91 0b 02 	lds	r24, 0x020B
     aea:	90 91 0c 02 	lds	r25, 0x020C
     aee:	9f 93       	push	r25
     af0:	8f 93       	push	r24
     af2:	83 e0       	ldi	r24, 0x03	; 3
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	9f 93       	push	r25
     af8:	8f 93       	push	r24
     afa:	1f 93       	push	r17
     afc:	0f 93       	push	r16
     afe:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
     b02:	8d b7       	in	r24, 0x3d	; 61
     b04:	9e b7       	in	r25, 0x3e	; 62
     b06:	4a 96       	adiw	r24, 0x1a	; 26
     b08:	0f b6       	in	r0, 0x3f	; 63
     b0a:	f8 94       	cli
     b0c:	9e bf       	out	0x3e, r25	; 62
     b0e:	0f be       	out	0x3f, r0	; 63
     b10:	8d bf       	out	0x3d, r24	; 61
}
     b12:	1f 91       	pop	r17
     b14:	0f 91       	pop	r16
     b16:	08 95       	ret

00000b18 <print_adc_values>:
			tmpv=val[c];
		}
	return tmpi;
}

void print_adc_values() {
     b18:	cf 92       	push	r12
     b1a:	df 92       	push	r13
     b1c:	ef 92       	push	r14
     b1e:	ff 92       	push	r15
     b20:	0f 93       	push	r16
     b22:	1f 93       	push	r17
     b24:	cf 93       	push	r28
     b26:	df 93       	push	r29
	printf_P(PSTR("\n[debug]   RAW ADC: "));
     b28:	84 e8       	ldi	r24, 0x84	; 132
     b2a:	91 e0       	ldi	r25, 0x01	; 1
     b2c:	9f 93       	push	r25
     b2e:	8f 93       	push	r24
     b30:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
     b34:	80 91 fc 01 	lds	r24, 0x01FC
     b38:	90 91 fd 01 	lds	r25, 0x01FD
     b3c:	9f 93       	push	r25
     b3e:	8f 93       	push	r24
     b40:	1f 92       	push	r1
     b42:	1f 92       	push	r1
     b44:	0a e2       	ldi	r16, 0x2A	; 42
     b46:	11 e0       	ldi	r17, 0x01	; 1
     b48:	1f 93       	push	r17
     b4a:	0f 93       	push	r16
     b4c:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
     b50:	80 91 fe 01 	lds	r24, 0x01FE
     b54:	90 91 ff 01 	lds	r25, 0x01FF
     b58:	9f 93       	push	r25
     b5a:	8f 93       	push	r24
     b5c:	81 e0       	ldi	r24, 0x01	; 1
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	9f 93       	push	r25
     b62:	8f 93       	push	r24
     b64:	1f 93       	push	r17
     b66:	0f 93       	push	r16
     b68:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
     b6c:	80 91 00 02 	lds	r24, 0x0200
     b70:	90 91 01 02 	lds	r25, 0x0201
     b74:	9f 93       	push	r25
     b76:	8f 93       	push	r24
     b78:	82 e0       	ldi	r24, 0x02	; 2
     b7a:	90 e0       	ldi	r25, 0x00	; 0
     b7c:	9f 93       	push	r25
     b7e:	8f 93       	push	r24
     b80:	1f 93       	push	r17
     b82:	0f 93       	push	r16
     b84:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
     b88:	80 91 02 02 	lds	r24, 0x0202
     b8c:	90 91 03 02 	lds	r25, 0x0203
     b90:	9f 93       	push	r25
     b92:	8f 93       	push	r24
     b94:	83 e0       	ldi	r24, 0x03	; 3
     b96:	90 e0       	ldi	r25, 0x00	; 0
     b98:	9f 93       	push	r25
     b9a:	8f 93       	push	r24
     b9c:	1f 93       	push	r17
     b9e:	0f 93       	push	r16
     ba0:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
     ba4:	8f e6       	ldi	r24, 0x6F	; 111
     ba6:	91 e0       	ldi	r25, 0x01	; 1
     ba8:	9f 93       	push	r25
     baa:	8f 93       	push	r24
     bac:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     bb0:	4c ef       	ldi	r20, 0xFC	; 252
     bb2:	c4 2e       	mov	r12, r20
     bb4:	41 e0       	ldi	r20, 0x01	; 1
     bb6:	d4 2e       	mov	r13, r20
     bb8:	35 e0       	ldi	r19, 0x05	; 5
     bba:	e3 2e       	mov	r14, r19
     bbc:	32 e0       	ldi	r19, 0x02	; 2
     bbe:	f3 2e       	mov	r15, r19
     bc0:	c0 e0       	ldi	r28, 0x00	; 0
     bc2:	d0 e0       	ldi	r29, 0x00	; 0
     bc4:	8d b7       	in	r24, 0x3d	; 61
     bc6:	9e b7       	in	r25, 0x3e	; 62
     bc8:	4c 96       	adiw	r24, 0x1c	; 28
     bca:	0f b6       	in	r0, 0x3f	; 63
     bcc:	f8 94       	cli
     bce:	9e bf       	out	0x3e, r25	; 62
     bd0:	0f be       	out	0x3f, r0	; 63
     bd2:	8d bf       	out	0x3d, r24	; 61
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
     bd4:	f7 01       	movw	r30, r14
     bd6:	81 91       	ld	r24, Z+
     bd8:	91 91       	ld	r25, Z+
     bda:	7f 01       	movw	r14, r30
     bdc:	f6 01       	movw	r30, r12
     bde:	21 91       	ld	r18, Z+
     be0:	31 91       	ld	r19, Z+
     be2:	6f 01       	movw	r12, r30
     be4:	82 0f       	add	r24, r18
     be6:	93 1f       	adc	r25, r19
     be8:	9f 93       	push	r25
     bea:	8f 93       	push	r24
     bec:	df 93       	push	r29
     bee:	cf 93       	push	r28
     bf0:	1f 93       	push	r17
     bf2:	0f 93       	push	r16
     bf4:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
     bf8:	21 96       	adiw	r28, 0x01	; 1
	printf_P(PSTR("\n[debug]   RAW ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
     bfa:	8d b7       	in	r24, 0x3d	; 61
     bfc:	9e b7       	in	r25, 0x3e	; 62
     bfe:	06 96       	adiw	r24, 0x06	; 6
     c00:	0f b6       	in	r0, 0x3f	; 63
     c02:	f8 94       	cli
     c04:	9e bf       	out	0x3e, r25	; 62
     c06:	0f be       	out	0x3f, r0	; 63
     c08:	8d bf       	out	0x3d, r24	; 61
     c0a:	c4 30       	cpi	r28, 0x04	; 4
     c0c:	d1 05       	cpc	r29, r1
     c0e:	11 f7       	brne	.-60     	; 0xbd4 <print_adc_values+0xbc>
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}
     c10:	df 91       	pop	r29
     c12:	cf 91       	pop	r28
     c14:	1f 91       	pop	r17
     c16:	0f 91       	pop	r16
     c18:	ff 90       	pop	r15
     c1a:	ef 90       	pop	r14
     c1c:	df 90       	pop	r13
     c1e:	cf 90       	pop	r12
     c20:	08 95       	ret

00000c22 <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     c22:	1f 93       	push	r17
     c24:	18 2f       	mov	r17, r24

  if (c == '\n')
     c26:	8a 30       	cpi	r24, 0x0A	; 10
     c28:	19 f4       	brne	.+6      	; 0xc30 <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     c2a:	8d e0       	ldi	r24, 0x0D	; 13
     c2c:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
  loop_until_bit_is_set(UCSR0A, UDRE0);
     c30:	80 91 c0 00 	lds	r24, 0x00C0
     c34:	85 ff       	sbrs	r24, 5
     c36:	fc cf       	rjmp	.-8      	; 0xc30 <usart0_putchar+0xe>
  UDR0 = c;
     c38:	10 93 c6 00 	sts	0x00C6, r17
  return 0;
}
     c3c:	80 e0       	ldi	r24, 0x00	; 0
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	1f 91       	pop	r17
     c42:	08 95       	ret

00000c44 <usart0_getchar>:
static int usart0_putchar(char c, FILE *stream);
int usart0_getchar(FILE *stream);

static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

int usart0_getchar(FILE *stream) {
     c44:	ef 92       	push	r14
     c46:	ff 92       	push	r15
     c48:	0f 93       	push	r16
     c4a:	1f 93       	push	r17
     c4c:	cf 93       	push	r28
     c4e:	df 93       	push	r29
     c50:	7c 01       	movw	r14, r24
	static char b[RX_BUFSIZE];
	static char *rxp;
	//if (UCSR0B&(1<<RXCIE0)) // Disable the interrupt while scanf is working.
	//	UCSR0B &=(uint8_t)~(1<<RXCIE0);
	
	if (rxp == 0) {
     c52:	80 91 76 01 	lds	r24, 0x0176
     c56:	90 91 77 01 	lds	r25, 0x0177
     c5a:	89 2b       	or	r24, r25
     c5c:	09 f0       	breq	.+2      	; 0xc60 <usart0_getchar+0x1c>
     c5e:	a0 c0       	rjmp	.+320    	; 0xda0 <usart0_getchar+0x15c>
     c60:	08 e7       	ldi	r16, 0x78	; 120
     c62:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     c64:	80 91 c0 00 	lds	r24, 0x00C0
     c68:	87 ff       	sbrs	r24, 7
     c6a:	fc cf       	rjmp	.-8      	; 0xc64 <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     c6c:	80 91 c0 00 	lds	r24, 0x00C0
     c70:	84 ff       	sbrs	r24, 4
     c72:	03 c0       	rjmp	.+6      	; 0xc7a <usart0_getchar+0x36>
     c74:	2e ef       	ldi	r18, 0xFE	; 254
     c76:	3f ef       	ldi	r19, 0xFF	; 255
     c78:	a7 c0       	rjmp	.+334    	; 0xdc8 <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     c7a:	80 91 c0 00 	lds	r24, 0x00C0
     c7e:	83 fd       	sbrc	r24, 3
     c80:	a1 c0       	rjmp	.+322    	; 0xdc4 <usart0_getchar+0x180>
			c = UDR0;
     c82:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     c86:	9d 30       	cpi	r25, 0x0D	; 13
     c88:	11 f0       	breq	.+4      	; 0xc8e <usart0_getchar+0x4a>
			if (c == '\n') {
     c8a:	9a 30       	cpi	r25, 0x0A	; 10
     c8c:	69 f4       	brne	.+26     	; 0xca8 <usart0_getchar+0x64>
				*cp = c;
     c8e:	8a e0       	ldi	r24, 0x0A	; 10
     c90:	f8 01       	movw	r30, r16
     c92:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     c94:	b7 01       	movw	r22, r14
     c96:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
				rxp = b;
     c9a:	88 e7       	ldi	r24, 0x78	; 120
     c9c:	91 e0       	ldi	r25, 0x01	; 1
     c9e:	90 93 77 01 	sts	0x0177, r25
     ca2:	80 93 76 01 	sts	0x0176, r24
     ca6:	7c c0       	rjmp	.+248    	; 0xda0 <usart0_getchar+0x15c>
			//	UCSR0B |=(1<<RXCIE0); //scanf done?
				break;
			}
			else if (c == '\t') 	c = ' ';
     ca8:	99 30       	cpi	r25, 0x09	; 9
     caa:	09 f4       	brne	.+2      	; 0xcae <usart0_getchar+0x6a>
     cac:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     cae:	89 2f       	mov	r24, r25
     cb0:	80 52       	subi	r24, 0x20	; 32
     cb2:	8f 35       	cpi	r24, 0x5F	; 95
     cb4:	10 f0       	brcs	.+4      	; 0xcba <usart0_getchar+0x76>
     cb6:	90 3a       	cpi	r25, 0xA0	; 160
     cb8:	78 f0       	brcs	.+30     	; 0xcd8 <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     cba:	f1 e0       	ldi	r31, 0x01	; 1
     cbc:	06 3f       	cpi	r16, 0xF6	; 246
     cbe:	1f 07       	cpc	r17, r31
     cc0:	19 f4       	brne	.+6      	; 0xcc8 <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     cc2:	b7 01       	movw	r22, r14
     cc4:	87 e0       	ldi	r24, 0x07	; 7
     cc6:	05 c0       	rjmp	.+10     	; 0xcd2 <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     cc8:	f8 01       	movw	r30, r16
     cca:	91 93       	st	Z+, r25
     ccc:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     cce:	b7 01       	movw	r22, r14
     cd0:	89 2f       	mov	r24, r25
     cd2:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
     cd6:	c6 cf       	rjmp	.-116    	; 0xc64 <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     cd8:	92 31       	cpi	r25, 0x12	; 18
     cda:	39 f1       	breq	.+78     	; 0xd2a <usart0_getchar+0xe6>
     cdc:	93 31       	cpi	r25, 0x13	; 19
     cde:	38 f4       	brcc	.+14     	; 0xcee <usart0_getchar+0xaa>
     ce0:	93 30       	cpi	r25, 0x03	; 3
     ce2:	09 f4       	brne	.+2      	; 0xce6 <usart0_getchar+0xa2>
     ce4:	6f c0       	rjmp	.+222    	; 0xdc4 <usart0_getchar+0x180>
     ce6:	98 30       	cpi	r25, 0x08	; 8
     ce8:	09 f0       	breq	.+2      	; 0xcec <usart0_getchar+0xa8>
     cea:	bc cf       	rjmp	.-136    	; 0xc64 <usart0_getchar+0x20>
     cec:	09 c0       	rjmp	.+18     	; 0xd00 <usart0_getchar+0xbc>
     cee:	97 31       	cpi	r25, 0x17	; 23
     cf0:	09 f4       	brne	.+2      	; 0xcf4 <usart0_getchar+0xb0>
     cf2:	4b c0       	rjmp	.+150    	; 0xd8a <usart0_getchar+0x146>
     cf4:	9f 37       	cpi	r25, 0x7F	; 127
     cf6:	21 f0       	breq	.+8      	; 0xd00 <usart0_getchar+0xbc>
     cf8:	95 31       	cpi	r25, 0x15	; 21
     cfa:	09 f0       	breq	.+2      	; 0xcfe <usart0_getchar+0xba>
     cfc:	b3 cf       	rjmp	.-154    	; 0xc64 <usart0_getchar+0x20>
     cfe:	32 c0       	rjmp	.+100    	; 0xd64 <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     d00:	f1 e0       	ldi	r31, 0x01	; 1
     d02:	08 37       	cpi	r16, 0x78	; 120
     d04:	1f 07       	cpc	r17, r31
     d06:	09 f0       	breq	.+2      	; 0xd0a <usart0_getchar+0xc6>
     d08:	08 f4       	brcc	.+2      	; 0xd0c <usart0_getchar+0xc8>
     d0a:	ac cf       	rjmp	.-168    	; 0xc64 <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     d0c:	b7 01       	movw	r22, r14
     d0e:	88 e0       	ldi	r24, 0x08	; 8
     d10:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
					usart0_putchar(' ', stream);
     d14:	b7 01       	movw	r22, r14
     d16:	80 e2       	ldi	r24, 0x20	; 32
     d18:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
					usart0_putchar('\b', stream);
     d1c:	b7 01       	movw	r22, r14
     d1e:	88 e0       	ldi	r24, 0x08	; 8
     d20:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
					cp--;
     d24:	01 50       	subi	r16, 0x01	; 1
     d26:	10 40       	sbci	r17, 0x00	; 0
     d28:	9d cf       	rjmp	.-198    	; 0xc64 <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     d2a:	b7 01       	movw	r22, r14
     d2c:	8d e0       	ldi	r24, 0x0D	; 13
     d2e:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
     d32:	c8 e7       	ldi	r28, 0x78	; 120
     d34:	d1 e0       	ldi	r29, 0x01	; 1
     d36:	04 c0       	rjmp	.+8      	; 0xd40 <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     d38:	b7 01       	movw	r22, r14
     d3a:	89 91       	ld	r24, Y+
     d3c:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     d40:	c0 17       	cp	r28, r16
     d42:	d1 07       	cpc	r29, r17
     d44:	c8 f3       	brcs	.-14     	; 0xd38 <usart0_getchar+0xf4>
     d46:	8e cf       	rjmp	.-228    	; 0xc64 <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     d48:	b7 01       	movw	r22, r14
     d4a:	88 e0       	ldi	r24, 0x08	; 8
     d4c:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
					usart0_putchar(' ', stream);
     d50:	b7 01       	movw	r22, r14
     d52:	80 e2       	ldi	r24, 0x20	; 32
     d54:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
					usart0_putchar('\b', stream);
     d58:	b7 01       	movw	r22, r14
     d5a:	88 e0       	ldi	r24, 0x08	; 8
     d5c:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
					cp--;
     d60:	01 50       	subi	r16, 0x01	; 1
     d62:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     d64:	81 e0       	ldi	r24, 0x01	; 1
     d66:	08 37       	cpi	r16, 0x78	; 120
     d68:	18 07       	cpc	r17, r24
     d6a:	09 f0       	breq	.+2      	; 0xd6e <usart0_getchar+0x12a>
     d6c:	68 f7       	brcc	.-38     	; 0xd48 <usart0_getchar+0x104>
     d6e:	7a cf       	rjmp	.-268    	; 0xc64 <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     d70:	b7 01       	movw	r22, r14
     d72:	88 e0       	ldi	r24, 0x08	; 8
     d74:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
					usart0_putchar(' ', stream);
     d78:	b7 01       	movw	r22, r14
     d7a:	80 e2       	ldi	r24, 0x20	; 32
     d7c:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
					usart0_putchar('\b', stream);
     d80:	b7 01       	movw	r22, r14
     d82:	88 e0       	ldi	r24, 0x08	; 8
     d84:	0e 94 11 06 	call	0xc22	; 0xc22 <usart0_putchar>
     d88:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     d8a:	e1 e0       	ldi	r30, 0x01	; 1
     d8c:	08 37       	cpi	r16, 0x78	; 120
     d8e:	1e 07       	cpc	r17, r30
     d90:	09 f0       	breq	.+2      	; 0xd94 <usart0_getchar+0x150>
     d92:	08 f4       	brcc	.+2      	; 0xd96 <usart0_getchar+0x152>
     d94:	67 cf       	rjmp	.-306    	; 0xc64 <usart0_getchar+0x20>
     d96:	e8 01       	movw	r28, r16
     d98:	8a 91       	ld	r24, -Y
     d9a:	80 32       	cpi	r24, 0x20	; 32
     d9c:	49 f7       	brne	.-46     	; 0xd70 <usart0_getchar+0x12c>
     d9e:	62 cf       	rjmp	.-316    	; 0xc64 <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     da0:	e0 91 76 01 	lds	r30, 0x0176
     da4:	f0 91 77 01 	lds	r31, 0x0177
     da8:	81 91       	ld	r24, Z+
     daa:	f0 93 77 01 	sts	0x0177, r31
     dae:	e0 93 76 01 	sts	0x0176, r30
	if (c == '\n')	rxp = 0;
     db2:	8a 30       	cpi	r24, 0x0A	; 10
     db4:	21 f4       	brne	.+8      	; 0xdbe <usart0_getchar+0x17a>
     db6:	10 92 77 01 	sts	0x0177, r1
     dba:	10 92 76 01 	sts	0x0176, r1
	return c;
     dbe:	28 2f       	mov	r18, r24
     dc0:	30 e0       	ldi	r19, 0x00	; 0
     dc2:	02 c0       	rjmp	.+4      	; 0xdc8 <usart0_getchar+0x184>
     dc4:	2f ef       	ldi	r18, 0xFF	; 255
     dc6:	3f ef       	ldi	r19, 0xFF	; 255
}
     dc8:	c9 01       	movw	r24, r18
     dca:	df 91       	pop	r29
     dcc:	cf 91       	pop	r28
     dce:	1f 91       	pop	r17
     dd0:	0f 91       	pop	r16
     dd2:	ff 90       	pop	r15
     dd4:	ef 90       	pop	r14
     dd6:	08 95       	ret

00000dd8 <usart_init>:

ISR(USART0_UDRE_vect) {
}
*/

void usart_init(void) {
     dd8:	e4 e6       	ldi	r30, 0x64	; 100
     dda:	f0 e0       	ldi	r31, 0x00	; 0
     ddc:	80 81       	ld	r24, Z
     dde:	8d 7f       	andi	r24, 0xFD	; 253
     de0:	80 83       	st	Z, r24
	power_usart0_enable();

	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     de2:	89 e1       	ldi	r24, 0x19	; 25
     de4:	90 e0       	ldi	r25, 0x00	; 0
     de6:	90 93 c5 00 	sts	0x00C5, r25
     dea:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &=(uint8_t)~(1 << U2X0);
     dee:	e0 ec       	ldi	r30, 0xC0	; 192
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	80 81       	ld	r24, Z
     df4:	8d 7f       	andi	r24, 0xFD	; 253
     df6:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     df8:	88 e1       	ldi	r24, 0x18	; 24
     dfa:	80 93 c1 00 	sts	0x00C1, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	//UCSR0B |=(1<<RXCIE0);
	//UCSR0B |=(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (0<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     dfe:	86 e0       	ldi	r24, 0x06	; 6
     e00:	80 93 c2 00 	sts	0x00C2, r24
	
	stdout=stdin=&usart0_stdio;
     e04:	8c e3       	ldi	r24, 0x3C	; 60
     e06:	91 e0       	ldi	r25, 0x01	; 1
     e08:	90 93 18 02 	sts	0x0218, r25
     e0c:	80 93 17 02 	sts	0x0217, r24
     e10:	90 93 1a 02 	sts	0x021A, r25
     e14:	80 93 19 02 	sts	0x0219, r24
	printf_P(PSTR("\nusart: init usart0\t[done]"));
     e18:	89 e9       	ldi	r24, 0x99	; 153
     e1a:	91 e0       	ldi	r25, 0x01	; 1
     e1c:	9f 93       	push	r25
     e1e:	8f 93       	push	r24
     e20:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     e24:	0f 90       	pop	r0
     e26:	0f 90       	pop	r0
}
     e28:	08 95       	ret

00000e2a <__vector_9>:
}

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     e2a:	1f 92       	push	r1
     e2c:	0f 92       	push	r0
     e2e:	0f b6       	in	r0, 0x3f	; 63
     e30:	0f 92       	push	r0
     e32:	11 24       	eor	r1, r1
     e34:	8f 93       	push	r24
	timer_2_dir=UP;
     e36:	81 e0       	ldi	r24, 0x01	; 1
     e38:	80 93 f9 01 	sts	0x01F9, r24
	//printf("\nUP:%x",TCNT1);
}
     e3c:	8f 91       	pop	r24
     e3e:	0f 90       	pop	r0
     e40:	0f be       	out	0x3f, r0	; 63
     e42:	0f 90       	pop	r0
     e44:	1f 90       	pop	r1
     e46:	18 95       	reti

00000e48 <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     e48:	1f 92       	push	r1
     e4a:	0f 92       	push	r0
     e4c:	0f b6       	in	r0, 0x3f	; 63
     e4e:	0f 92       	push	r0
     e50:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     e52:	10 92 f9 01 	sts	0x01F9, r1
	//printf("\nDN:%x",TCNT1);
}
     e56:	0f 90       	pop	r0
     e58:	0f be       	out	0x3f, r0	; 63
     e5a:	0f 90       	pop	r0
     e5c:	1f 90       	pop	r1
     e5e:	18 95       	reti

00000e60 <timer1_init>:
	}
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}

void timer1_init(void) { // Runs the PWMs
     e60:	88 ee       	ldi	r24, 0xE8	; 232
     e62:	91 e0       	ldi	r25, 0x01	; 1
     e64:	9f 93       	push	r25
     e66:	8f 93       	push	r24
     e68:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
	// Set OC1A/B on up, clear on down
//	TCCR1A|= (uint8_t) (1<<COM1A1)|(1<<COM1A0);
//	TCCR1A|= (uint8_t) (1<<COM1B1)|(1<<COM1B0);

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
     e6c:	e0 e8       	ldi	r30, 0x80	; 128
     e6e:	f0 e0       	ldi	r31, 0x00	; 0
     e70:	80 81       	ld	r24, Z
     e72:	8f 70       	andi	r24, 0x0F	; 15
     e74:	80 83       	st	Z, r24
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
     e76:	80 81       	ld	r24, Z
     e78:	8c 7f       	andi	r24, 0xFC	; 252
     e7a:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     e7c:	e1 e8       	ldi	r30, 0x81	; 129
     e7e:	f0 e0       	ldi	r31, 0x00	; 0
     e80:	80 81       	ld	r24, Z
     e82:	80 62       	ori	r24, 0x20	; 32
     e84:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     e86:	80 81       	ld	r24, Z
     e88:	80 61       	ori	r24, 0x10	; 16
     e8a:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     e8c:	80 81       	ld	r24, Z
     e8e:	87 7f       	andi	r24, 0xF7	; 247
     e90:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B|= (uint8_t)(1<<ICNC1);
     e92:	80 81       	ld	r24, Z
     e94:	80 68       	ori	r24, 0x80	; 128
     e96:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     e98:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     e9a:	f8 94       	cli
		ICR1=0xFFFF;
     e9c:	8f ef       	ldi	r24, 0xFF	; 255
     e9e:	9f ef       	ldi	r25, 0xFF	; 255
     ea0:	90 93 87 00 	sts	0x0087, r25
     ea4:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ea8:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     eaa:	e1 e8       	ldi	r30, 0x81	; 129
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	89 7f       	andi	r24, 0xF9	; 249
     eb2:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     eb4:	80 81       	ld	r24, Z
     eb6:	81 60       	ori	r24, 0x01	; 1
     eb8:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// Enable the interupts, used to avoid the fucking speaker.
	TIMSK1|=((1<<ICIE1)|(1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     eba:	ef e6       	ldi	r30, 0x6F	; 111
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	87 62       	ori	r24, 0x27	; 39
     ec2:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= ((1<<M_PWMA_PIN)|(1<<M_PWMB_PIN));
     ec4:	84 b1       	in	r24, 0x04	; 4
     ec6:	8c 60       	ori	r24, 0x0C	; 12
     ec8:	84 b9       	out	0x04, r24	; 4
	
	printf_P(PSTR("\t[done]"));
     eca:	80 ee       	ldi	r24, 0xE0	; 224
     ecc:	91 e0       	ldi	r25, 0x01	; 1
     ece:	9f 93       	push	r25
     ed0:	8f 93       	push	r24
     ed2:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     ed6:	0f 90       	pop	r0
     ed8:	0f 90       	pop	r0
     eda:	0f 90       	pop	r0
     edc:	0f 90       	pop	r0
}
     ede:	08 95       	ret

00000ee0 <__vector_5>:
	printf_P(PSTR("\t[done]"));
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
     ee0:	1f 92       	push	r1
     ee2:	0f 92       	push	r0
     ee4:	0f b6       	in	r0, 0x3f	; 63
     ee6:	0f 92       	push	r0
     ee8:	11 24       	eor	r1, r1
     eea:	2f 93       	push	r18
     eec:	3f 93       	push	r19
     eee:	4f 93       	push	r20
     ef0:	5f 93       	push	r21
     ef2:	6f 93       	push	r22
     ef4:	7f 93       	push	r23
     ef6:	8f 93       	push	r24
     ef8:	9f 93       	push	r25
     efa:	af 93       	push	r26
     efc:	bf 93       	push	r27
     efe:	ef 93       	push	r30
     f00:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
     f02:	80 91 f7 01 	lds	r24, 0x01F7
     f06:	90 91 f8 01 	lds	r25, 0x01F8
     f0a:	01 96       	adiw	r24, 0x01	; 1
     f0c:	90 93 f8 01 	sts	0x01F8, r25
     f10:	80 93 f7 01 	sts	0x01F7, r24
	//1 Hz (16/16)
	if (c_mode==WAIT) {
     f14:	80 91 04 02 	lds	r24, 0x0204
     f18:	88 23       	and	r24, r24
     f1a:	61 f4       	brne	.+24     	; 0xf34 <__vector_5+0x54>
		//printf("\n\tT: %ds\n",sec);
		printf_P(PSTR("\nMode: %d"),c_mode);
     f1c:	1f 92       	push	r1
     f1e:	1f 92       	push	r1
     f20:	8e ef       	ldi	r24, 0xFE	; 254
     f22:	91 e0       	ldi	r25, 0x01	; 1
     f24:	9f 93       	push	r25
     f26:	8f 93       	push	r24
     f28:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     f2c:	0f 90       	pop	r0
     f2e:	0f 90       	pop	r0
     f30:	0f 90       	pop	r0
     f32:	0f 90       	pop	r0
	}
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}
     f34:	ff 91       	pop	r31
     f36:	ef 91       	pop	r30
     f38:	bf 91       	pop	r27
     f3a:	af 91       	pop	r26
     f3c:	9f 91       	pop	r25
     f3e:	8f 91       	pop	r24
     f40:	7f 91       	pop	r23
     f42:	6f 91       	pop	r22
     f44:	5f 91       	pop	r21
     f46:	4f 91       	pop	r20
     f48:	3f 91       	pop	r19
     f4a:	2f 91       	pop	r18
     f4c:	0f 90       	pop	r0
     f4e:	0f be       	out	0x3f, r0	; 63
     f50:	0f 90       	pop	r0
     f52:	1f 90       	pop	r1
     f54:	18 95       	reti

00000f56 <timer2_init>:
#include <avr/interrupt.h>
#include <stdio.h>
#include <avr/pgmspace.h>


void timer2_init(void) {
     f56:	80 e1       	ldi	r24, 0x10	; 16
     f58:	92 e0       	ldi	r25, 0x02	; 2
     f5a:	9f 93       	push	r25
     f5c:	8f 93       	push	r24
     f5e:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
	e. Clear the Timer/Counter2 Interrupt Flags.
	f. Enable interrupts, if needed.
	*/
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
     f62:	80 91 70 00 	lds	r24, 0x0070
     f66:	8c 7f       	andi	r24, 0xFC	; 252
     f68:	80 93 70 00 	sts	0x0070, r24
	
	// Enable asyncronous clocking.
	ASSR&=(uint8_t)~(1<<EXCLK);
     f6c:	80 91 b6 00 	lds	r24, 0x00B6
     f70:	8f 7e       	andi	r24, 0xEF	; 239
     f72:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
     f76:	80 91 b6 00 	lds	r24, 0x00B6
     f7a:	88 60       	ori	r24, 0x08	; 8
     f7c:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
     f80:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
     f84:	80 91 b0 00 	lds	r24, 0x00B0
     f88:	8f 77       	andi	r24, 0x7F	; 127
     f8a:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
     f8e:	80 91 b0 00 	lds	r24, 0x00B0
     f92:	87 7b       	andi	r24, 0xB7	; 183
     f94:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
     f98:	80 91 b0 00 	lds	r24, 0x00B0
     f9c:	8f 7c       	andi	r24, 0xCF	; 207
     f9e:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
     fa2:	80 91 b0 00 	lds	r24, 0x00B0
     fa6:	85 60       	ori	r24, 0x05	; 5
     fa8:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=(uint8_t)~(1<<CS21);
     fac:	80 91 b0 00 	lds	r24, 0x00B0
     fb0:	8d 7f       	andi	r24, 0xFD	; 253
     fb2:	80 93 b0 00 	sts	0x00B0, r24
     fb6:	0f 90       	pop	r0
     fb8:	0f 90       	pop	r0

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
     fba:	80 91 b6 00 	lds	r24, 0x00B6
     fbe:	82 fd       	sbrc	r24, 2
     fc0:	fc cf       	rjmp	.-8      	; 0xfba <timer2_init+0x64>
	loop_until_bit_is_clear(ASSR,OCR2UB);
     fc2:	80 91 b6 00 	lds	r24, 0x00B6
     fc6:	81 fd       	sbrc	r24, 1
     fc8:	fc cf       	rjmp	.-8      	; 0xfc2 <timer2_init+0x6c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
     fca:	80 91 b6 00 	lds	r24, 0x00B6
     fce:	80 fd       	sbrc	r24, 0
     fd0:	fc cf       	rjmp	.-8      	; 0xfca <timer2_init+0x74>
	
	// Enable overflow interrupt, disable match.
	TIMSK2|= (1<<TOIE2);
     fd2:	80 91 70 00 	lds	r24, 0x0070
     fd6:	81 60       	ori	r24, 0x01	; 1
     fd8:	80 93 70 00 	sts	0x0070, r24
	//TIMSK2&=~(1<<OCIE2A); // Disabled
	printf_P(PSTR("\t[done]"));
     fdc:	88 e0       	ldi	r24, 0x08	; 8
     fde:	92 e0       	ldi	r25, 0x02	; 2
     fe0:	9f 93       	push	r25
     fe2:	8f 93       	push	r24
     fe4:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
     fe8:	0f 90       	pop	r0
     fea:	0f 90       	pop	r0
}
     fec:	08 95       	ret

00000fee <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
     fee:	8a ec       	ldi	r24, 0xCA	; 202
     ff0:	91 e0       	ldi	r25, 0x01	; 1
     ff2:	9f 93       	push	r25
     ff4:	8f 93       	push	r24
     ff6:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
	printf_P(PSTR("\ntimers: init: start."));
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
     ffa:	0e 94 30 07 	call	0xe60	; 0xe60 <timer1_init>
	timer2_init(); //RTC
     ffe:	0e 94 ab 07 	call	0xf56	; 0xf56 <timer2_init>
	printf_P(PSTR("\ntimers: init:\t[done]"));
    1002:	84 eb       	ldi	r24, 0xB4	; 180
    1004:	91 e0       	ldi	r25, 0x01	; 1
    1006:	9f 93       	push	r25
    1008:	8f 93       	push	r24
    100a:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
    100e:	0f 90       	pop	r0
    1010:	0f 90       	pop	r0
    1012:	0f 90       	pop	r0
    1014:	0f 90       	pop	r0
	
}
    1016:	08 95       	ret

00001018 <__vector_8>:
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
		
}

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
    1018:	1f 92       	push	r1
    101a:	0f 92       	push	r0
    101c:	0f b6       	in	r0, 0x3f	; 63
    101e:	0f 92       	push	r0
    1020:	11 24       	eor	r1, r1
    1022:	2f 93       	push	r18
    1024:	3f 93       	push	r19
    1026:	4f 93       	push	r20
    1028:	5f 93       	push	r21
    102a:	6f 93       	push	r22
    102c:	7f 93       	push	r23
    102e:	8f 93       	push	r24
    1030:	9f 93       	push	r25
    1032:	af 93       	push	r26
    1034:	bf 93       	push	r27
    1036:	ef 93       	push	r30
    1038:	ff 93       	push	r31
	printf("\nCOMPb:%c",dirtoc(timer_2_dir));
    103a:	80 91 f9 01 	lds	r24, 0x01F9
	timer_2_dir=DOWN;
	//printf("\nDN:%x",TCNT1);
}

static char dirtoc(uint8_t dir){
	if (dir==UP)
    103e:	81 30       	cpi	r24, 0x01	; 1
    1040:	11 f4       	brne	.+4      	; 0x1046 <__vector_8+0x2e>
    1042:	85 e5       	ldi	r24, 0x55	; 85
    1044:	05 c0       	rjmp	.+10     	; 0x1050 <__vector_8+0x38>
		return 'U';
	else if (dir==DOWN)
    1046:	88 23       	and	r24, r24
    1048:	11 f0       	breq	.+4      	; 0x104e <__vector_8+0x36>
    104a:	8f e3       	ldi	r24, 0x3F	; 63
    104c:	01 c0       	rjmp	.+2      	; 0x1050 <__vector_8+0x38>
    104e:	84 e4       	ldi	r24, 0x44	; 68
		
}

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
	printf("\nCOMPb:%c",dirtoc(timer_2_dir));
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	9f 93       	push	r25
    1054:	8f 93       	push	r24
    1056:	8a e4       	ldi	r24, 0x4A	; 74
    1058:	91 e0       	ldi	r25, 0x01	; 1
    105a:	9f 93       	push	r25
    105c:	8f 93       	push	r24
    105e:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
	if (timer_2_dir==UP)	
    1062:	0f 90       	pop	r0
    1064:	0f 90       	pop	r0
    1066:	0f 90       	pop	r0
    1068:	0f 90       	pop	r0
    106a:	80 91 f9 01 	lds	r24, 0x01F9
    106e:	81 30       	cpi	r24, 0x01	; 1
    1070:	11 f4       	brne	.+4      	; 0x1076 <__vector_8+0x5e>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMB_PIN);
    1072:	2b 98       	cbi	0x05, 3	; 5
    1074:	01 c0       	rjmp	.+2      	; 0x1078 <__vector_8+0x60>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
    1076:	2b 9a       	sbi	0x05, 3	; 5
}
    1078:	ff 91       	pop	r31
    107a:	ef 91       	pop	r30
    107c:	bf 91       	pop	r27
    107e:	af 91       	pop	r26
    1080:	9f 91       	pop	r25
    1082:	8f 91       	pop	r24
    1084:	7f 91       	pop	r23
    1086:	6f 91       	pop	r22
    1088:	5f 91       	pop	r21
    108a:	4f 91       	pop	r20
    108c:	3f 91       	pop	r19
    108e:	2f 91       	pop	r18
    1090:	0f 90       	pop	r0
    1092:	0f be       	out	0x3f, r0	; 63
    1094:	0f 90       	pop	r0
    1096:	1f 90       	pop	r1
    1098:	18 95       	reti

0000109a <__vector_7>:
		return '?';
}


/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
    109a:	1f 92       	push	r1
    109c:	0f 92       	push	r0
    109e:	0f b6       	in	r0, 0x3f	; 63
    10a0:	0f 92       	push	r0
    10a2:	11 24       	eor	r1, r1
    10a4:	2f 93       	push	r18
    10a6:	3f 93       	push	r19
    10a8:	4f 93       	push	r20
    10aa:	5f 93       	push	r21
    10ac:	6f 93       	push	r22
    10ae:	7f 93       	push	r23
    10b0:	8f 93       	push	r24
    10b2:	9f 93       	push	r25
    10b4:	af 93       	push	r26
    10b6:	bf 93       	push	r27
    10b8:	ef 93       	push	r30
    10ba:	ff 93       	push	r31
	printf("\nCOMPa:%c",dirtoc(timer_2_dir));
    10bc:	80 91 f9 01 	lds	r24, 0x01F9
	timer_2_dir=DOWN;
	//printf("\nDN:%x",TCNT1);
}

static char dirtoc(uint8_t dir){
	if (dir==UP)
    10c0:	81 30       	cpi	r24, 0x01	; 1
    10c2:	11 f4       	brne	.+4      	; 0x10c8 <__vector_7+0x2e>
    10c4:	85 e5       	ldi	r24, 0x55	; 85
    10c6:	05 c0       	rjmp	.+10     	; 0x10d2 <__vector_7+0x38>
		return 'U';
	else if (dir==DOWN)
    10c8:	88 23       	and	r24, r24
    10ca:	11 f0       	breq	.+4      	; 0x10d0 <__vector_7+0x36>
    10cc:	8f e3       	ldi	r24, 0x3F	; 63
    10ce:	01 c0       	rjmp	.+2      	; 0x10d2 <__vector_7+0x38>
    10d0:	84 e4       	ldi	r24, 0x44	; 68
}


/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
	printf("\nCOMPa:%c",dirtoc(timer_2_dir));
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	9f 93       	push	r25
    10d6:	8f 93       	push	r24
    10d8:	84 e5       	ldi	r24, 0x54	; 84
    10da:	91 e0       	ldi	r25, 0x01	; 1
    10dc:	9f 93       	push	r25
    10de:	8f 93       	push	r24
    10e0:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
	if (timer_2_dir==UP)	
    10e4:	0f 90       	pop	r0
    10e6:	0f 90       	pop	r0
    10e8:	0f 90       	pop	r0
    10ea:	0f 90       	pop	r0
    10ec:	80 91 f9 01 	lds	r24, 0x01F9
    10f0:	81 30       	cpi	r24, 0x01	; 1
    10f2:	11 f4       	brne	.+4      	; 0x10f8 <__vector_7+0x5e>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMA_PIN);
    10f4:	2a 98       	cbi	0x05, 2	; 5
    10f6:	01 c0       	rjmp	.+2      	; 0x10fa <__vector_7+0x60>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
    10f8:	2a 9a       	sbi	0x05, 2	; 5
		
}
    10fa:	ff 91       	pop	r31
    10fc:	ef 91       	pop	r30
    10fe:	bf 91       	pop	r27
    1100:	af 91       	pop	r26
    1102:	9f 91       	pop	r25
    1104:	8f 91       	pop	r24
    1106:	7f 91       	pop	r23
    1108:	6f 91       	pop	r22
    110a:	5f 91       	pop	r21
    110c:	4f 91       	pop	r20
    110e:	3f 91       	pop	r19
    1110:	2f 91       	pop	r18
    1112:	0f 90       	pop	r0
    1114:	0f be       	out	0x3f, r0	; 63
    1116:	0f 90       	pop	r0
    1118:	1f 90       	pop	r1
    111a:	18 95       	reti

0000111c <inc_limit>:
		mname='R';
	printf("\nMotor: %c mode: %d",mname,*c_mode);
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
    111c:	fc 01       	movw	r30, r24
	uint16_t space_left = lim-(*org);
    111e:	20 81       	ld	r18, Z
    1120:	31 81       	ldd	r19, Z+1	; 0x01
    1122:	42 1b       	sub	r20, r18
    1124:	53 0b       	sbc	r21, r19
	if (inc>space_left) {
    1126:	46 17       	cp	r20, r22
    1128:	57 07       	cpc	r21, r23
    112a:	48 f4       	brcc	.+18     	; 0x113e <inc_limit+0x22>
		*org+=space_left;
    112c:	24 0f       	add	r18, r20
    112e:	35 1f       	adc	r19, r21
    1130:	31 83       	std	Z+1, r19	; 0x01
    1132:	20 83       	st	Z, r18
		//*org=max;
		return (inc-space_left);
    1134:	cb 01       	movw	r24, r22
    1136:	84 1b       	sub	r24, r20
    1138:	95 0b       	sbc	r25, r21
    113a:	ac 01       	movw	r20, r24
    113c:	06 c0       	rjmp	.+12     	; 0x114a <inc_limit+0x2e>
	}
	else {
		*org+=inc;
    113e:	26 0f       	add	r18, r22
    1140:	37 1f       	adc	r19, r23
    1142:	31 83       	std	Z+1, r19	; 0x01
    1144:	20 83       	st	Z, r18
    1146:	40 e0       	ldi	r20, 0x00	; 0
    1148:	50 e0       	ldi	r21, 0x00	; 0
		return 0;
	}
}
    114a:	ca 01       	movw	r24, r20
    114c:	08 95       	ret

0000114e <dec_limit>:

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
    114e:	fc 01       	movw	r30, r24
    1150:	cb 01       	movw	r24, r22
	uint16_t space_left = (*org)-lim;
    1152:	20 81       	ld	r18, Z
    1154:	31 81       	ldd	r19, Z+1	; 0x01
    1156:	b9 01       	movw	r22, r18
    1158:	64 1b       	sub	r22, r20
    115a:	75 0b       	sbc	r23, r21
	if (dec>space_left) {
    115c:	68 17       	cp	r22, r24
    115e:	79 07       	cpc	r23, r25
    1160:	48 f4       	brcc	.+18     	; 0x1174 <dec_limit+0x26>
		*org-=space_left;
    1162:	26 1b       	sub	r18, r22
    1164:	37 0b       	sbc	r19, r23
    1166:	31 83       	std	Z+1, r19	; 0x01
    1168:	20 83       	st	Z, r18
		return (dec-space_left);
    116a:	9c 01       	movw	r18, r24
    116c:	26 1b       	sub	r18, r22
    116e:	37 0b       	sbc	r19, r23
    1170:	b9 01       	movw	r22, r18
    1172:	06 c0       	rjmp	.+12     	; 0x1180 <dec_limit+0x32>
	}
	else {
		*org-=dec;
    1174:	28 1b       	sub	r18, r24
    1176:	39 0b       	sbc	r19, r25
    1178:	31 83       	std	Z+1, r19	; 0x01
    117a:	20 83       	st	Z, r18
    117c:	60 e0       	ldi	r22, 0x00	; 0
    117e:	70 e0       	ldi	r23, 0x00	; 0
		return 0;
	}
}
    1180:	cb 01       	movw	r24, r22
    1182:	08 95       	ret

00001184 <motor_set_speed>:
		temp=0;
	}
	return temp;
}

void motor_set_speed(uint16_t speed, uint8_t motor) {
    1184:	66 23       	and	r22, r22
    1186:	31 f4       	brne	.+12     	; 0x1194 <motor_set_speed+0x10>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1188:	f8 94       	cli
	if		(motor==LEFT)
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    118a:	90 93 89 00 	sts	0x0089, r25
    118e:	80 93 88 00 	sts	0x0088, r24
    1192:	07 c0       	rjmp	.+14     	; 0x11a2 <motor_set_speed+0x1e>
	}
	else if (motor==RIGHT)
    1194:	61 30       	cpi	r22, 0x01	; 1
    1196:	39 f4       	brne	.+14     	; 0x11a6 <motor_set_speed+0x22>
    1198:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    119a:	90 93 8b 00 	sts	0x008B, r25
    119e:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    11a2:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    11a4:	08 95       	ret
	}
	else 
		error_invalid_motor(motor);
    11a6:	87 e2       	ldi	r24, 0x27	; 39
    11a8:	90 e0       	ldi	r25, 0x00	; 0
    11aa:	9f 93       	push	r25
    11ac:	8f 93       	push	r24
    11ae:	86 2f       	mov	r24, r22
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	9f 93       	push	r25
    11b4:	8f 93       	push	r24
    11b6:	84 e5       	ldi	r24, 0x54	; 84
    11b8:	92 e0       	ldi	r25, 0x02	; 2
    11ba:	9f 93       	push	r25
    11bc:	8f 93       	push	r24
    11be:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
    11c2:	8d b7       	in	r24, 0x3d	; 61
    11c4:	9e b7       	in	r25, 0x3e	; 62
    11c6:	06 96       	adiw	r24, 0x06	; 6
    11c8:	0f b6       	in	r0, 0x3f	; 63
    11ca:	f8 94       	cli
    11cc:	9e bf       	out	0x3e, r25	; 62
    11ce:	0f be       	out	0x3f, r0	; 63
    11d0:	8d bf       	out	0x3d, r24	; 61
    11d2:	08 95       	ret

000011d4 <lf_full_speed>:
		dec_limit(&ml,inc_limit(&mr,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	motor_set_speed(mr,RIGHT);
	motor_set_speed(ml,LEFT);
}

void lf_full_speed(void) {
    11d4:	60 e0       	ldi	r22, 0x00	; 0
    11d6:	8f ef       	ldi	r24, 0xFF	; 255
    11d8:	9f ef       	ldi	r25, 0xFF	; 255
    11da:	0e 94 c2 08 	call	0x1184	; 0x1184 <motor_set_speed>
	motor_set_speed(LF_MAX_SPEED,LEFT);
	motor_set_speed(LF_MAX_SPEED,RIGHT);
    11de:	61 e0       	ldi	r22, 0x01	; 1
    11e0:	8f ef       	ldi	r24, 0xFF	; 255
    11e2:	9f ef       	ldi	r25, 0xFF	; 255
    11e4:	0e 94 c2 08 	call	0x1184	; 0x1184 <motor_set_speed>
}
    11e8:	08 95       	ret

000011ea <motor_get_speed>:
#include <avr/pgmspace.h>
#include <stdlib.h>

#define error_invalid_motor(_m) printf_P(PSTR("\n[error] Motor: Invalid Motor Number: %d [%s]"),_m,__LINE__)

uint16_t motor_get_speed(uint8_t motor) {
    11ea:	28 2f       	mov	r18, r24
	uint16_t temp;
	if		(motor==LEFT)
    11ec:	88 23       	and	r24, r24
    11ee:	31 f4       	brne	.+12     	; 0x11fc <motor_get_speed+0x12>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11f0:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    11f2:	20 91 88 00 	lds	r18, 0x0088
    11f6:	30 91 89 00 	lds	r19, 0x0089
    11fa:	07 c0       	rjmp	.+14     	; 0x120a <motor_get_speed+0x20>
	}
	else if	(motor==RIGHT)
    11fc:	81 30       	cpi	r24, 0x01	; 1
    11fe:	39 f4       	brne	.+14     	; 0x120e <motor_get_speed+0x24>
    1200:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    1202:	20 91 8a 00 	lds	r18, 0x008A
    1206:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    120a:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    120c:	18 c0       	rjmp	.+48     	; 0x123e <motor_get_speed+0x54>
	}
	else {
		error_invalid_motor(motor);
    120e:	87 e1       	ldi	r24, 0x17	; 23
    1210:	90 e0       	ldi	r25, 0x00	; 0
    1212:	9f 93       	push	r25
    1214:	8f 93       	push	r24
    1216:	82 2f       	mov	r24, r18
    1218:	90 e0       	ldi	r25, 0x00	; 0
    121a:	9f 93       	push	r25
    121c:	8f 93       	push	r24
    121e:	82 e8       	ldi	r24, 0x82	; 130
    1220:	92 e0       	ldi	r25, 0x02	; 2
    1222:	9f 93       	push	r25
    1224:	8f 93       	push	r24
    1226:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
    122a:	20 e0       	ldi	r18, 0x00	; 0
    122c:	30 e0       	ldi	r19, 0x00	; 0
    122e:	8d b7       	in	r24, 0x3d	; 61
    1230:	9e b7       	in	r25, 0x3e	; 62
    1232:	06 96       	adiw	r24, 0x06	; 6
    1234:	0f b6       	in	r0, 0x3f	; 63
    1236:	f8 94       	cli
    1238:	9e bf       	out	0x3e, r25	; 62
    123a:	0f be       	out	0x3f, r0	; 63
    123c:	8d bf       	out	0x3d, r24	; 61
		temp=0;
	}
	return temp;
}
    123e:	c9 01       	movw	r24, r18
    1240:	08 95       	ret

00001242 <lf_turn_inc>:
		*org-=dec;
		return 0;
	}
}

void lf_turn_inc(uint16_t inc,int8_t dir) {
    1242:	df 92       	push	r13
    1244:	ef 92       	push	r14
    1246:	ff 92       	push	r15
    1248:	0f 93       	push	r16
    124a:	1f 93       	push	r17
    124c:	cf 93       	push	r28
    124e:	df 93       	push	r29
    1250:	7c 01       	movw	r14, r24
    1252:	d6 2e       	mov	r13, r22
	uint16_t mr = motor_get_speed(RIGHT);
    1254:	81 e0       	ldi	r24, 0x01	; 1
    1256:	0e 94 f5 08 	call	0x11ea	; 0x11ea <motor_get_speed>
    125a:	8c 01       	movw	r16, r24
	uint16_t ml = motor_get_speed(LEFT);
    125c:	80 e0       	ldi	r24, 0x00	; 0
    125e:	0e 94 f5 08 	call	0x11ea	; 0x11ea <motor_get_speed>
    1262:	ec 01       	movw	r28, r24
	if		(dir==POS)
    1264:	81 e0       	ldi	r24, 0x01	; 1
    1266:	d8 16       	cp	r13, r24
    1268:	e1 f4       	brne	.+56     	; 0x12a2 <lf_turn_inc+0x60>
	printf("\nMotor: %c mode: %d",mname,*c_mode);
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    126a:	ce 01       	movw	r24, r28
    126c:	80 95       	com	r24
    126e:	90 95       	com	r25
	if (inc>space_left) {
    1270:	8e 15       	cp	r24, r14
    1272:	9f 05       	cpc	r25, r15
    1274:	30 f4       	brcc	.+12     	; 0x1282 <lf_turn_inc+0x40>
		*org+=space_left;
    1276:	c8 0f       	add	r28, r24
    1278:	d9 1f       	adc	r29, r25
		//*org=max;
		return (inc-space_left);
    127a:	97 01       	movw	r18, r14
    127c:	28 1b       	sub	r18, r24
    127e:	39 0b       	sbc	r19, r25
    1280:	04 c0       	rjmp	.+8      	; 0x128a <lf_turn_inc+0x48>
	}
	else {
		*org+=inc;
    1282:	ce 0d       	add	r28, r14
    1284:	df 1d       	adc	r29, r15
    1286:	20 e0       	ldi	r18, 0x00	; 0
    1288:	30 e0       	ldi	r19, 0x00	; 0
	}
}

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
	uint16_t space_left = (*org)-lim;
	if (dec>space_left) {
    128a:	c8 01       	movw	r24, r16
    128c:	80 50       	subi	r24, 0x00	; 0
    128e:	92 40       	sbci	r25, 0x02	; 2
    1290:	82 17       	cp	r24, r18
    1292:	93 07       	cpc	r25, r19
    1294:	18 f4       	brcc	.+6      	; 0x129c <lf_turn_inc+0x5a>
    1296:	00 e0       	ldi	r16, 0x00	; 0
    1298:	12 e0       	ldi	r17, 0x02	; 2
    129a:	20 c0       	rjmp	.+64     	; 0x12dc <lf_turn_inc+0x9a>
		*org-=space_left;
		return (dec-space_left);
	}
	else {
		*org-=dec;
    129c:	02 1b       	sub	r16, r18
    129e:	13 0b       	sbc	r17, r19
    12a0:	1d c0       	rjmp	.+58     	; 0x12dc <lf_turn_inc+0x9a>
void lf_turn_inc(uint16_t inc,int8_t dir) {
	uint16_t mr = motor_get_speed(RIGHT);
	uint16_t ml = motor_get_speed(LEFT);
	if		(dir==POS)
		dec_limit(&mr,inc_limit(&ml,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	else if (dir==NEG)
    12a2:	dd 20       	and	r13, r13
    12a4:	d9 f4       	brne	.+54     	; 0x12dc <lf_turn_inc+0x9a>
	printf("\nMotor: %c mode: %d",mname,*c_mode);
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    12a6:	c8 01       	movw	r24, r16
    12a8:	80 95       	com	r24
    12aa:	90 95       	com	r25
	if (inc>space_left) {
    12ac:	8e 15       	cp	r24, r14
    12ae:	9f 05       	cpc	r25, r15
    12b0:	30 f4       	brcc	.+12     	; 0x12be <lf_turn_inc+0x7c>
		*org+=space_left;
    12b2:	08 0f       	add	r16, r24
    12b4:	19 1f       	adc	r17, r25
		//*org=max;
		return (inc-space_left);
    12b6:	97 01       	movw	r18, r14
    12b8:	28 1b       	sub	r18, r24
    12ba:	39 0b       	sbc	r19, r25
    12bc:	04 c0       	rjmp	.+8      	; 0x12c6 <lf_turn_inc+0x84>
	}
	else {
		*org+=inc;
    12be:	0e 0d       	add	r16, r14
    12c0:	1f 1d       	adc	r17, r15
    12c2:	20 e0       	ldi	r18, 0x00	; 0
    12c4:	30 e0       	ldi	r19, 0x00	; 0
	}
}

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
	uint16_t space_left = (*org)-lim;
	if (dec>space_left) {
    12c6:	ce 01       	movw	r24, r28
    12c8:	80 50       	subi	r24, 0x00	; 0
    12ca:	92 40       	sbci	r25, 0x02	; 2
    12cc:	82 17       	cp	r24, r18
    12ce:	93 07       	cpc	r25, r19
    12d0:	18 f4       	brcc	.+6      	; 0x12d8 <lf_turn_inc+0x96>
    12d2:	c0 e0       	ldi	r28, 0x00	; 0
    12d4:	d2 e0       	ldi	r29, 0x02	; 2
    12d6:	02 c0       	rjmp	.+4      	; 0x12dc <lf_turn_inc+0x9a>
		*org-=space_left;
		return (dec-space_left);
	}
	else {
		*org-=dec;
    12d8:	c2 1b       	sub	r28, r18
    12da:	d3 0b       	sbc	r29, r19
	uint16_t ml = motor_get_speed(LEFT);
	if		(dir==POS)
		dec_limit(&mr,inc_limit(&ml,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	else if (dir==NEG)
		dec_limit(&ml,inc_limit(&mr,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	motor_set_speed(mr,RIGHT);
    12dc:	61 e0       	ldi	r22, 0x01	; 1
    12de:	c8 01       	movw	r24, r16
    12e0:	0e 94 c2 08 	call	0x1184	; 0x1184 <motor_set_speed>
	motor_set_speed(ml,LEFT);
    12e4:	60 e0       	ldi	r22, 0x00	; 0
    12e6:	ce 01       	movw	r24, r28
    12e8:	0e 94 c2 08 	call	0x1184	; 0x1184 <motor_set_speed>
}
    12ec:	df 91       	pop	r29
    12ee:	cf 91       	pop	r28
    12f0:	1f 91       	pop	r17
    12f2:	0f 91       	pop	r16
    12f4:	ff 90       	pop	r15
    12f6:	ef 90       	pop	r14
    12f8:	df 90       	pop	r13
    12fa:	08 95       	ret

000012fc <motor_mode>:
	}
	else 
		error_invalid_motor(motor);
}

uint8_t motor_mode(uint8_t mode, uint8_t motor) {
    12fc:	cf 93       	push	r28
    12fe:	df 93       	push	r29
    1300:	78 2f       	mov	r23, r24
	static uint8_t c_modes[2]; //=0;
	uint8_t M_IN1,M_IN2;
	uint8_t * c_mode;
	if (motor==LEFT) {
    1302:	66 23       	and	r22, r22
    1304:	b9 f0       	breq	.+46     	; 0x1334 <motor_mode+0x38>
		M_IN1=M_LIN1;
		M_IN2=M_LIN2;
		c_mode=&c_modes[LEFT];
	}
	else if (motor==RIGHT){
    1306:	61 30       	cpi	r22, 0x01	; 1
    1308:	29 f4       	brne	.+10     	; 0x1314 <motor_mode+0x18>
    130a:	55 e0       	ldi	r21, 0x05	; 5
    130c:	e7 e0       	ldi	r30, 0x07	; 7
    130e:	cb ef       	ldi	r28, 0xFB	; 251
    1310:	d1 e0       	ldi	r29, 0x01	; 1
    1312:	14 c0       	rjmp	.+40     	; 0x133c <motor_mode+0x40>
		M_IN1=M_RIN1;
		M_IN2=M_RIN2;
		c_mode=&c_modes[RIGHT];
	}
	else {
		error_invalid_motor(motor);
    1314:	89 e3       	ldi	r24, 0x39	; 57
    1316:	90 e0       	ldi	r25, 0x00	; 0
    1318:	9f 93       	push	r25
    131a:	8f 93       	push	r24
    131c:	86 2f       	mov	r24, r22
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	9f 93       	push	r25
    1322:	8f 93       	push	r24
    1324:	86 e2       	ldi	r24, 0x26	; 38
    1326:	92 e0       	ldi	r25, 0x02	; 2
    1328:	9f 93       	push	r25
    132a:	8f 93       	push	r24
    132c:	0e 94 29 0a 	call	0x1452	; 0x1452 <printf_P>
    1330:	87 e0       	ldi	r24, 0x07	; 7
    1332:	6e c0       	rjmp	.+220    	; 0x1410 <motor_mode+0x114>
		return MOTOR_MODE_ERROR;
    1334:	51 e0       	ldi	r21, 0x01	; 1
    1336:	e3 e0       	ldi	r30, 0x03	; 3
    1338:	ca ef       	ldi	r28, 0xFA	; 250
    133a:	d1 e0       	ldi	r29, 0x01	; 1
	}
	
	if 	(mode == MOTOR_MODE_CCW ) {
    133c:	72 30       	cpi	r23, 0x02	; 2
    133e:	a1 f4       	brne	.+40     	; 0x1368 <motor_mode+0x6c>
		MOTOR_CTL_PORT&=~(1<<M_IN1); // IN1 = L, IN2 = H
    1340:	4b b1       	in	r20, 0x0b	; 11
    1342:	21 e0       	ldi	r18, 0x01	; 1
    1344:	30 e0       	ldi	r19, 0x00	; 0
    1346:	c9 01       	movw	r24, r18
    1348:	02 c0       	rjmp	.+4      	; 0x134e <motor_mode+0x52>
    134a:	88 0f       	add	r24, r24
    134c:	99 1f       	adc	r25, r25
    134e:	5a 95       	dec	r21
    1350:	e2 f7       	brpl	.-8      	; 0x134a <motor_mode+0x4e>
    1352:	80 95       	com	r24
    1354:	84 23       	and	r24, r20
    1356:	8b b9       	out	0x0b, r24	; 11
		MOTOR_CTL_PORT|=(1<<M_IN2);
    1358:	8b b1       	in	r24, 0x0b	; 11
    135a:	02 c0       	rjmp	.+4      	; 0x1360 <motor_mode+0x64>
    135c:	22 0f       	add	r18, r18
    135e:	33 1f       	adc	r19, r19
    1360:	ea 95       	dec	r30
    1362:	e2 f7       	brpl	.-8      	; 0x135c <motor_mode+0x60>
    1364:	82 2b       	or	r24, r18
    1366:	29 c0       	rjmp	.+82     	; 0x13ba <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    1368:	71 30       	cpi	r23, 0x01	; 1
    136a:	a1 f4       	brne	.+40     	; 0x1394 <motor_mode+0x98>
		MOTOR_CTL_PORT|=(1<<M_IN1);
    136c:	4b b1       	in	r20, 0x0b	; 11
    136e:	81 e0       	ldi	r24, 0x01	; 1
    1370:	90 e0       	ldi	r25, 0x00	; 0
    1372:	9c 01       	movw	r18, r24
    1374:	02 c0       	rjmp	.+4      	; 0x137a <motor_mode+0x7e>
    1376:	22 0f       	add	r18, r18
    1378:	33 1f       	adc	r19, r19
    137a:	5a 95       	dec	r21
    137c:	e2 f7       	brpl	.-8      	; 0x1376 <motor_mode+0x7a>
    137e:	42 2b       	or	r20, r18
    1380:	4b b9       	out	0x0b, r20	; 11
		MOTOR_CTL_PORT&=~(1<<M_IN2); // IN1 = H, IN2 = L
    1382:	2b b1       	in	r18, 0x0b	; 11
    1384:	02 c0       	rjmp	.+4      	; 0x138a <motor_mode+0x8e>
    1386:	88 0f       	add	r24, r24
    1388:	99 1f       	adc	r25, r25
    138a:	ea 95       	dec	r30
    138c:	e2 f7       	brpl	.-8      	; 0x1386 <motor_mode+0x8a>
    138e:	80 95       	com	r24
    1390:	82 23       	and	r24, r18
    1392:	13 c0       	rjmp	.+38     	; 0x13ba <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    1394:	73 30       	cpi	r23, 0x03	; 3
    1396:	99 f4       	brne	.+38     	; 0x13be <motor_mode+0xc2>
		MOTOR_CTL_PORT&=~((1<<M_IN1)|(1<<M_IN2)); // IN1 = L, IN2 = L
    1398:	4b b1       	in	r20, 0x0b	; 11
    139a:	21 e0       	ldi	r18, 0x01	; 1
    139c:	30 e0       	ldi	r19, 0x00	; 0
    139e:	c9 01       	movw	r24, r18
    13a0:	02 c0       	rjmp	.+4      	; 0x13a6 <motor_mode+0xaa>
    13a2:	88 0f       	add	r24, r24
    13a4:	99 1f       	adc	r25, r25
    13a6:	ea 95       	dec	r30
    13a8:	e2 f7       	brpl	.-8      	; 0x13a2 <motor_mode+0xa6>
    13aa:	02 c0       	rjmp	.+4      	; 0x13b0 <motor_mode+0xb4>
    13ac:	22 0f       	add	r18, r18
    13ae:	33 1f       	adc	r19, r19
    13b0:	5a 95       	dec	r21
    13b2:	e2 f7       	brpl	.-8      	; 0x13ac <motor_mode+0xb0>
    13b4:	82 2b       	or	r24, r18
    13b6:	80 95       	com	r24
    13b8:	84 23       	and	r24, r20
    13ba:	8b b9       	out	0x0b, r24	; 11
    13bc:	14 c0       	rjmp	.+40     	; 0x13e6 <motor_mode+0xea>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    13be:	74 30       	cpi	r23, 0x04	; 4
    13c0:	99 f4       	brne	.+38     	; 0x13e8 <motor_mode+0xec>
		MOTOR_CTL_PORT|=(1<<M_IN1)|(1<<M_IN2); // IN1 = H, IN2 = H
    13c2:	8b b1       	in	r24, 0x0b	; 11
    13c4:	21 e0       	ldi	r18, 0x01	; 1
    13c6:	30 e0       	ldi	r19, 0x00	; 0
    13c8:	d9 01       	movw	r26, r18
    13ca:	02 c0       	rjmp	.+4      	; 0x13d0 <motor_mode+0xd4>
    13cc:	aa 0f       	add	r26, r26
    13ce:	bb 1f       	adc	r27, r27
    13d0:	5a 95       	dec	r21
    13d2:	e2 f7       	brpl	.-8      	; 0x13cc <motor_mode+0xd0>
    13d4:	ad 01       	movw	r20, r26
    13d6:	02 c0       	rjmp	.+4      	; 0x13dc <motor_mode+0xe0>
    13d8:	22 0f       	add	r18, r18
    13da:	33 1f       	adc	r19, r19
    13dc:	ea 95       	dec	r30
    13de:	e2 f7       	brpl	.-8      	; 0x13d8 <motor_mode+0xdc>
    13e0:	42 2b       	or	r20, r18
    13e2:	48 2b       	or	r20, r24
    13e4:	4b b9       	out	0x0b, r20	; 11
		*c_mode = mode;
    13e6:	78 83       	st	Y, r23
	}

	char mname;
	if (motor==LEFT)
    13e8:	66 23       	and	r22, r22
    13ea:	11 f0       	breq	.+4      	; 0x13f0 <motor_mode+0xf4>
    13ec:	22 e5       	ldi	r18, 0x52	; 82
    13ee:	01 c0       	rjmp	.+2      	; 0x13f2 <motor_mode+0xf6>
    13f0:	2c e4       	ldi	r18, 0x4C	; 76
		mname='L';
	else
		mname='R';
	printf("\nMotor: %c mode: %d",mname,*c_mode);
    13f2:	88 81       	ld	r24, Y
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	9f 93       	push	r25
    13f8:	8f 93       	push	r24
    13fa:	82 2f       	mov	r24, r18
    13fc:	90 e0       	ldi	r25, 0x00	; 0
    13fe:	9f 93       	push	r25
    1400:	8f 93       	push	r24
    1402:	8e e5       	ldi	r24, 0x5E	; 94
    1404:	91 e0       	ldi	r25, 0x01	; 1
    1406:	9f 93       	push	r25
    1408:	8f 93       	push	r24
    140a:	0e 94 14 0a 	call	0x1428	; 0x1428 <printf>
	return *c_mode;
    140e:	88 81       	ld	r24, Y
    1410:	2d b7       	in	r18, 0x3d	; 61
    1412:	3e b7       	in	r19, 0x3e	; 62
    1414:	2a 5f       	subi	r18, 0xFA	; 250
    1416:	3f 4f       	sbci	r19, 0xFF	; 255
    1418:	0f b6       	in	r0, 0x3f	; 63
    141a:	f8 94       	cli
    141c:	3e bf       	out	0x3e, r19	; 62
    141e:	0f be       	out	0x3f, r0	; 63
    1420:	2d bf       	out	0x3d, r18	; 61
}
    1422:	df 91       	pop	r29
    1424:	cf 91       	pop	r28
    1426:	08 95       	ret

00001428 <printf>:
    1428:	a0 e0       	ldi	r26, 0x00	; 0
    142a:	b0 e0       	ldi	r27, 0x00	; 0
    142c:	ea e1       	ldi	r30, 0x1A	; 26
    142e:	fa e0       	ldi	r31, 0x0A	; 10
    1430:	0c 94 0c 0d 	jmp	0x1a18	; 0x1a18 <__prologue_saves__+0x20>
    1434:	fe 01       	movw	r30, r28
    1436:	35 96       	adiw	r30, 0x05	; 5
    1438:	61 91       	ld	r22, Z+
    143a:	71 91       	ld	r23, Z+
    143c:	af 01       	movw	r20, r30
    143e:	80 91 19 02 	lds	r24, 0x0219
    1442:	90 91 1a 02 	lds	r25, 0x021A
    1446:	0e 94 56 0a 	call	0x14ac	; 0x14ac <vfprintf>
    144a:	20 96       	adiw	r28, 0x00	; 0
    144c:	e2 e0       	ldi	r30, 0x02	; 2
    144e:	0c 94 28 0d 	jmp	0x1a50	; 0x1a50 <__epilogue_restores__+0x20>

00001452 <printf_P>:
    1452:	a0 e0       	ldi	r26, 0x00	; 0
    1454:	b0 e0       	ldi	r27, 0x00	; 0
    1456:	ef e2       	ldi	r30, 0x2F	; 47
    1458:	fa e0       	ldi	r31, 0x0A	; 10
    145a:	0c 94 0c 0d 	jmp	0x1a18	; 0x1a18 <__prologue_saves__+0x20>
    145e:	fe 01       	movw	r30, r28
    1460:	35 96       	adiw	r30, 0x05	; 5
    1462:	61 91       	ld	r22, Z+
    1464:	71 91       	ld	r23, Z+
    1466:	a0 91 19 02 	lds	r26, 0x0219
    146a:	b0 91 1a 02 	lds	r27, 0x021A
    146e:	13 96       	adiw	r26, 0x03	; 3
    1470:	8c 91       	ld	r24, X
    1472:	13 97       	sbiw	r26, 0x03	; 3
    1474:	88 60       	ori	r24, 0x08	; 8
    1476:	13 96       	adiw	r26, 0x03	; 3
    1478:	8c 93       	st	X, r24
    147a:	af 01       	movw	r20, r30
    147c:	80 91 19 02 	lds	r24, 0x0219
    1480:	90 91 1a 02 	lds	r25, 0x021A
    1484:	0e 94 56 0a 	call	0x14ac	; 0x14ac <vfprintf>
    1488:	e0 91 19 02 	lds	r30, 0x0219
    148c:	f0 91 1a 02 	lds	r31, 0x021A
    1490:	23 81       	ldd	r18, Z+3	; 0x03
    1492:	27 7f       	andi	r18, 0xF7	; 247
    1494:	23 83       	std	Z+3, r18	; 0x03
    1496:	20 96       	adiw	r28, 0x00	; 0
    1498:	e2 e0       	ldi	r30, 0x02	; 2
    149a:	0c 94 28 0d 	jmp	0x1a50	; 0x1a50 <__epilogue_restores__+0x20>

0000149e <putchar>:
    149e:	60 91 19 02 	lds	r22, 0x0219
    14a2:	70 91 1a 02 	lds	r23, 0x021A
    14a6:	0e 94 4b 0c 	call	0x1896	; 0x1896 <fputc>
    14aa:	08 95       	ret

000014ac <vfprintf>:
    14ac:	ab e0       	ldi	r26, 0x0B	; 11
    14ae:	b0 e0       	ldi	r27, 0x00	; 0
    14b0:	ec e5       	ldi	r30, 0x5C	; 92
    14b2:	fa e0       	ldi	r31, 0x0A	; 10
    14b4:	0c 94 fc 0c 	jmp	0x19f8	; 0x19f8 <__prologue_saves__>
    14b8:	3c 01       	movw	r6, r24
    14ba:	2b 01       	movw	r4, r22
    14bc:	5a 01       	movw	r10, r20
    14be:	fc 01       	movw	r30, r24
    14c0:	17 82       	std	Z+7, r1	; 0x07
    14c2:	16 82       	std	Z+6, r1	; 0x06
    14c4:	83 81       	ldd	r24, Z+3	; 0x03
    14c6:	81 fd       	sbrc	r24, 1
    14c8:	03 c0       	rjmp	.+6      	; 0x14d0 <vfprintf+0x24>
    14ca:	6f ef       	ldi	r22, 0xFF	; 255
    14cc:	7f ef       	ldi	r23, 0xFF	; 255
    14ce:	c8 c1       	rjmp	.+912    	; 0x1860 <vfprintf+0x3b4>
    14d0:	9a e0       	ldi	r25, 0x0A	; 10
    14d2:	89 2e       	mov	r8, r25
    14d4:	1e 01       	movw	r2, r28
    14d6:	08 94       	sec
    14d8:	21 1c       	adc	r2, r1
    14da:	31 1c       	adc	r3, r1
    14dc:	f3 01       	movw	r30, r6
    14de:	23 81       	ldd	r18, Z+3	; 0x03
    14e0:	f2 01       	movw	r30, r4
    14e2:	23 fd       	sbrc	r18, 3
    14e4:	85 91       	lpm	r24, Z+
    14e6:	23 ff       	sbrs	r18, 3
    14e8:	81 91       	ld	r24, Z+
    14ea:	2f 01       	movw	r4, r30
    14ec:	88 23       	and	r24, r24
    14ee:	09 f4       	brne	.+2      	; 0x14f2 <vfprintf+0x46>
    14f0:	b4 c1       	rjmp	.+872    	; 0x185a <vfprintf+0x3ae>
    14f2:	85 32       	cpi	r24, 0x25	; 37
    14f4:	39 f4       	brne	.+14     	; 0x1504 <vfprintf+0x58>
    14f6:	23 fd       	sbrc	r18, 3
    14f8:	85 91       	lpm	r24, Z+
    14fa:	23 ff       	sbrs	r18, 3
    14fc:	81 91       	ld	r24, Z+
    14fe:	2f 01       	movw	r4, r30
    1500:	85 32       	cpi	r24, 0x25	; 37
    1502:	29 f4       	brne	.+10     	; 0x150e <vfprintf+0x62>
    1504:	b3 01       	movw	r22, r6
    1506:	90 e0       	ldi	r25, 0x00	; 0
    1508:	0e 94 4b 0c 	call	0x1896	; 0x1896 <fputc>
    150c:	e7 cf       	rjmp	.-50     	; 0x14dc <vfprintf+0x30>
    150e:	98 2f       	mov	r25, r24
    1510:	dd 24       	eor	r13, r13
    1512:	cc 24       	eor	r12, r12
    1514:	99 24       	eor	r9, r9
    1516:	ff e1       	ldi	r31, 0x1F	; 31
    1518:	fd 15       	cp	r31, r13
    151a:	d0 f0       	brcs	.+52     	; 0x1550 <vfprintf+0xa4>
    151c:	9b 32       	cpi	r25, 0x2B	; 43
    151e:	69 f0       	breq	.+26     	; 0x153a <vfprintf+0x8e>
    1520:	9c 32       	cpi	r25, 0x2C	; 44
    1522:	28 f4       	brcc	.+10     	; 0x152e <vfprintf+0x82>
    1524:	90 32       	cpi	r25, 0x20	; 32
    1526:	59 f0       	breq	.+22     	; 0x153e <vfprintf+0x92>
    1528:	93 32       	cpi	r25, 0x23	; 35
    152a:	91 f4       	brne	.+36     	; 0x1550 <vfprintf+0xa4>
    152c:	0e c0       	rjmp	.+28     	; 0x154a <vfprintf+0x9e>
    152e:	9d 32       	cpi	r25, 0x2D	; 45
    1530:	49 f0       	breq	.+18     	; 0x1544 <vfprintf+0x98>
    1532:	90 33       	cpi	r25, 0x30	; 48
    1534:	69 f4       	brne	.+26     	; 0x1550 <vfprintf+0xa4>
    1536:	41 e0       	ldi	r20, 0x01	; 1
    1538:	24 c0       	rjmp	.+72     	; 0x1582 <vfprintf+0xd6>
    153a:	52 e0       	ldi	r21, 0x02	; 2
    153c:	d5 2a       	or	r13, r21
    153e:	84 e0       	ldi	r24, 0x04	; 4
    1540:	d8 2a       	or	r13, r24
    1542:	28 c0       	rjmp	.+80     	; 0x1594 <vfprintf+0xe8>
    1544:	98 e0       	ldi	r25, 0x08	; 8
    1546:	d9 2a       	or	r13, r25
    1548:	25 c0       	rjmp	.+74     	; 0x1594 <vfprintf+0xe8>
    154a:	e0 e1       	ldi	r30, 0x10	; 16
    154c:	de 2a       	or	r13, r30
    154e:	22 c0       	rjmp	.+68     	; 0x1594 <vfprintf+0xe8>
    1550:	d7 fc       	sbrc	r13, 7
    1552:	29 c0       	rjmp	.+82     	; 0x15a6 <vfprintf+0xfa>
    1554:	89 2f       	mov	r24, r25
    1556:	80 53       	subi	r24, 0x30	; 48
    1558:	8a 30       	cpi	r24, 0x0A	; 10
    155a:	70 f4       	brcc	.+28     	; 0x1578 <vfprintf+0xcc>
    155c:	d6 fe       	sbrs	r13, 6
    155e:	05 c0       	rjmp	.+10     	; 0x156a <vfprintf+0xbe>
    1560:	98 9c       	mul	r9, r8
    1562:	90 2c       	mov	r9, r0
    1564:	11 24       	eor	r1, r1
    1566:	98 0e       	add	r9, r24
    1568:	15 c0       	rjmp	.+42     	; 0x1594 <vfprintf+0xe8>
    156a:	c8 9c       	mul	r12, r8
    156c:	c0 2c       	mov	r12, r0
    156e:	11 24       	eor	r1, r1
    1570:	c8 0e       	add	r12, r24
    1572:	f0 e2       	ldi	r31, 0x20	; 32
    1574:	df 2a       	or	r13, r31
    1576:	0e c0       	rjmp	.+28     	; 0x1594 <vfprintf+0xe8>
    1578:	9e 32       	cpi	r25, 0x2E	; 46
    157a:	29 f4       	brne	.+10     	; 0x1586 <vfprintf+0xda>
    157c:	d6 fc       	sbrc	r13, 6
    157e:	6d c1       	rjmp	.+730    	; 0x185a <vfprintf+0x3ae>
    1580:	40 e4       	ldi	r20, 0x40	; 64
    1582:	d4 2a       	or	r13, r20
    1584:	07 c0       	rjmp	.+14     	; 0x1594 <vfprintf+0xe8>
    1586:	9c 36       	cpi	r25, 0x6C	; 108
    1588:	19 f4       	brne	.+6      	; 0x1590 <vfprintf+0xe4>
    158a:	50 e8       	ldi	r21, 0x80	; 128
    158c:	d5 2a       	or	r13, r21
    158e:	02 c0       	rjmp	.+4      	; 0x1594 <vfprintf+0xe8>
    1590:	98 36       	cpi	r25, 0x68	; 104
    1592:	49 f4       	brne	.+18     	; 0x15a6 <vfprintf+0xfa>
    1594:	f2 01       	movw	r30, r4
    1596:	23 fd       	sbrc	r18, 3
    1598:	95 91       	lpm	r25, Z+
    159a:	23 ff       	sbrs	r18, 3
    159c:	91 91       	ld	r25, Z+
    159e:	2f 01       	movw	r4, r30
    15a0:	99 23       	and	r25, r25
    15a2:	09 f0       	breq	.+2      	; 0x15a6 <vfprintf+0xfa>
    15a4:	b8 cf       	rjmp	.-144    	; 0x1516 <vfprintf+0x6a>
    15a6:	89 2f       	mov	r24, r25
    15a8:	85 54       	subi	r24, 0x45	; 69
    15aa:	83 30       	cpi	r24, 0x03	; 3
    15ac:	18 f0       	brcs	.+6      	; 0x15b4 <vfprintf+0x108>
    15ae:	80 52       	subi	r24, 0x20	; 32
    15b0:	83 30       	cpi	r24, 0x03	; 3
    15b2:	38 f4       	brcc	.+14     	; 0x15c2 <vfprintf+0x116>
    15b4:	44 e0       	ldi	r20, 0x04	; 4
    15b6:	50 e0       	ldi	r21, 0x00	; 0
    15b8:	a4 0e       	add	r10, r20
    15ba:	b5 1e       	adc	r11, r21
    15bc:	5f e3       	ldi	r21, 0x3F	; 63
    15be:	59 83       	std	Y+1, r21	; 0x01
    15c0:	0f c0       	rjmp	.+30     	; 0x15e0 <vfprintf+0x134>
    15c2:	93 36       	cpi	r25, 0x63	; 99
    15c4:	31 f0       	breq	.+12     	; 0x15d2 <vfprintf+0x126>
    15c6:	93 37       	cpi	r25, 0x73	; 115
    15c8:	79 f0       	breq	.+30     	; 0x15e8 <vfprintf+0x13c>
    15ca:	93 35       	cpi	r25, 0x53	; 83
    15cc:	09 f0       	breq	.+2      	; 0x15d0 <vfprintf+0x124>
    15ce:	56 c0       	rjmp	.+172    	; 0x167c <vfprintf+0x1d0>
    15d0:	20 c0       	rjmp	.+64     	; 0x1612 <vfprintf+0x166>
    15d2:	f5 01       	movw	r30, r10
    15d4:	80 81       	ld	r24, Z
    15d6:	89 83       	std	Y+1, r24	; 0x01
    15d8:	42 e0       	ldi	r20, 0x02	; 2
    15da:	50 e0       	ldi	r21, 0x00	; 0
    15dc:	a4 0e       	add	r10, r20
    15de:	b5 1e       	adc	r11, r21
    15e0:	71 01       	movw	r14, r2
    15e2:	01 e0       	ldi	r16, 0x01	; 1
    15e4:	10 e0       	ldi	r17, 0x00	; 0
    15e6:	12 c0       	rjmp	.+36     	; 0x160c <vfprintf+0x160>
    15e8:	f5 01       	movw	r30, r10
    15ea:	e0 80       	ld	r14, Z
    15ec:	f1 80       	ldd	r15, Z+1	; 0x01
    15ee:	d6 fc       	sbrc	r13, 6
    15f0:	03 c0       	rjmp	.+6      	; 0x15f8 <vfprintf+0x14c>
    15f2:	6f ef       	ldi	r22, 0xFF	; 255
    15f4:	7f ef       	ldi	r23, 0xFF	; 255
    15f6:	02 c0       	rjmp	.+4      	; 0x15fc <vfprintf+0x150>
    15f8:	69 2d       	mov	r22, r9
    15fa:	70 e0       	ldi	r23, 0x00	; 0
    15fc:	42 e0       	ldi	r20, 0x02	; 2
    15fe:	50 e0       	ldi	r21, 0x00	; 0
    1600:	a4 0e       	add	r10, r20
    1602:	b5 1e       	adc	r11, r21
    1604:	c7 01       	movw	r24, r14
    1606:	0e 94 40 0c 	call	0x1880	; 0x1880 <strnlen>
    160a:	8c 01       	movw	r16, r24
    160c:	5f e7       	ldi	r21, 0x7F	; 127
    160e:	d5 22       	and	r13, r21
    1610:	14 c0       	rjmp	.+40     	; 0x163a <vfprintf+0x18e>
    1612:	f5 01       	movw	r30, r10
    1614:	e0 80       	ld	r14, Z
    1616:	f1 80       	ldd	r15, Z+1	; 0x01
    1618:	d6 fc       	sbrc	r13, 6
    161a:	03 c0       	rjmp	.+6      	; 0x1622 <vfprintf+0x176>
    161c:	6f ef       	ldi	r22, 0xFF	; 255
    161e:	7f ef       	ldi	r23, 0xFF	; 255
    1620:	02 c0       	rjmp	.+4      	; 0x1626 <vfprintf+0x17a>
    1622:	69 2d       	mov	r22, r9
    1624:	70 e0       	ldi	r23, 0x00	; 0
    1626:	42 e0       	ldi	r20, 0x02	; 2
    1628:	50 e0       	ldi	r21, 0x00	; 0
    162a:	a4 0e       	add	r10, r20
    162c:	b5 1e       	adc	r11, r21
    162e:	c7 01       	movw	r24, r14
    1630:	0e 94 35 0c 	call	0x186a	; 0x186a <strnlen_P>
    1634:	8c 01       	movw	r16, r24
    1636:	50 e8       	ldi	r21, 0x80	; 128
    1638:	d5 2a       	or	r13, r21
    163a:	d3 fe       	sbrs	r13, 3
    163c:	07 c0       	rjmp	.+14     	; 0x164c <vfprintf+0x1a0>
    163e:	1a c0       	rjmp	.+52     	; 0x1674 <vfprintf+0x1c8>
    1640:	b3 01       	movw	r22, r6
    1642:	80 e2       	ldi	r24, 0x20	; 32
    1644:	90 e0       	ldi	r25, 0x00	; 0
    1646:	0e 94 4b 0c 	call	0x1896	; 0x1896 <fputc>
    164a:	ca 94       	dec	r12
    164c:	8c 2d       	mov	r24, r12
    164e:	90 e0       	ldi	r25, 0x00	; 0
    1650:	08 17       	cp	r16, r24
    1652:	19 07       	cpc	r17, r25
    1654:	a8 f3       	brcs	.-22     	; 0x1640 <vfprintf+0x194>
    1656:	0e c0       	rjmp	.+28     	; 0x1674 <vfprintf+0x1c8>
    1658:	f7 01       	movw	r30, r14
    165a:	d7 fc       	sbrc	r13, 7
    165c:	85 91       	lpm	r24, Z+
    165e:	d7 fe       	sbrs	r13, 7
    1660:	81 91       	ld	r24, Z+
    1662:	7f 01       	movw	r14, r30
    1664:	b3 01       	movw	r22, r6
    1666:	90 e0       	ldi	r25, 0x00	; 0
    1668:	0e 94 4b 0c 	call	0x1896	; 0x1896 <fputc>
    166c:	c1 10       	cpse	r12, r1
    166e:	ca 94       	dec	r12
    1670:	01 50       	subi	r16, 0x01	; 1
    1672:	10 40       	sbci	r17, 0x00	; 0
    1674:	01 15       	cp	r16, r1
    1676:	11 05       	cpc	r17, r1
    1678:	79 f7       	brne	.-34     	; 0x1658 <vfprintf+0x1ac>
    167a:	ec c0       	rjmp	.+472    	; 0x1854 <vfprintf+0x3a8>
    167c:	94 36       	cpi	r25, 0x64	; 100
    167e:	11 f0       	breq	.+4      	; 0x1684 <vfprintf+0x1d8>
    1680:	99 36       	cpi	r25, 0x69	; 105
    1682:	71 f5       	brne	.+92     	; 0x16e0 <vfprintf+0x234>
    1684:	d7 fe       	sbrs	r13, 7
    1686:	08 c0       	rjmp	.+16     	; 0x1698 <vfprintf+0x1ec>
    1688:	f5 01       	movw	r30, r10
    168a:	e0 80       	ld	r14, Z
    168c:	f1 80       	ldd	r15, Z+1	; 0x01
    168e:	02 81       	ldd	r16, Z+2	; 0x02
    1690:	13 81       	ldd	r17, Z+3	; 0x03
    1692:	44 e0       	ldi	r20, 0x04	; 4
    1694:	50 e0       	ldi	r21, 0x00	; 0
    1696:	0a c0       	rjmp	.+20     	; 0x16ac <vfprintf+0x200>
    1698:	f5 01       	movw	r30, r10
    169a:	80 81       	ld	r24, Z
    169c:	91 81       	ldd	r25, Z+1	; 0x01
    169e:	7c 01       	movw	r14, r24
    16a0:	00 27       	eor	r16, r16
    16a2:	f7 fc       	sbrc	r15, 7
    16a4:	00 95       	com	r16
    16a6:	10 2f       	mov	r17, r16
    16a8:	42 e0       	ldi	r20, 0x02	; 2
    16aa:	50 e0       	ldi	r21, 0x00	; 0
    16ac:	a4 0e       	add	r10, r20
    16ae:	b5 1e       	adc	r11, r21
    16b0:	5f e6       	ldi	r21, 0x6F	; 111
    16b2:	d5 22       	and	r13, r21
    16b4:	17 ff       	sbrs	r17, 7
    16b6:	0a c0       	rjmp	.+20     	; 0x16cc <vfprintf+0x220>
    16b8:	10 95       	com	r17
    16ba:	00 95       	com	r16
    16bc:	f0 94       	com	r15
    16be:	e0 94       	com	r14
    16c0:	e1 1c       	adc	r14, r1
    16c2:	f1 1c       	adc	r15, r1
    16c4:	01 1d       	adc	r16, r1
    16c6:	11 1d       	adc	r17, r1
    16c8:	80 e8       	ldi	r24, 0x80	; 128
    16ca:	d8 2a       	or	r13, r24
    16cc:	2a e0       	ldi	r18, 0x0A	; 10
    16ce:	30 e0       	ldi	r19, 0x00	; 0
    16d0:	a1 01       	movw	r20, r2
    16d2:	c8 01       	movw	r24, r16
    16d4:	b7 01       	movw	r22, r14
    16d6:	0e 94 77 0c 	call	0x18ee	; 0x18ee <__ultoa_invert>
    16da:	f8 2e       	mov	r15, r24
    16dc:	f2 18       	sub	r15, r2
    16de:	40 c0       	rjmp	.+128    	; 0x1760 <vfprintf+0x2b4>
    16e0:	95 37       	cpi	r25, 0x75	; 117
    16e2:	29 f4       	brne	.+10     	; 0x16ee <vfprintf+0x242>
    16e4:	1d 2d       	mov	r17, r13
    16e6:	1f 7e       	andi	r17, 0xEF	; 239
    16e8:	2a e0       	ldi	r18, 0x0A	; 10
    16ea:	30 e0       	ldi	r19, 0x00	; 0
    16ec:	1d c0       	rjmp	.+58     	; 0x1728 <vfprintf+0x27c>
    16ee:	1d 2d       	mov	r17, r13
    16f0:	19 7f       	andi	r17, 0xF9	; 249
    16f2:	9f 36       	cpi	r25, 0x6F	; 111
    16f4:	61 f0       	breq	.+24     	; 0x170e <vfprintf+0x262>
    16f6:	90 37       	cpi	r25, 0x70	; 112
    16f8:	20 f4       	brcc	.+8      	; 0x1702 <vfprintf+0x256>
    16fa:	98 35       	cpi	r25, 0x58	; 88
    16fc:	09 f0       	breq	.+2      	; 0x1700 <vfprintf+0x254>
    16fe:	ad c0       	rjmp	.+346    	; 0x185a <vfprintf+0x3ae>
    1700:	0f c0       	rjmp	.+30     	; 0x1720 <vfprintf+0x274>
    1702:	90 37       	cpi	r25, 0x70	; 112
    1704:	39 f0       	breq	.+14     	; 0x1714 <vfprintf+0x268>
    1706:	98 37       	cpi	r25, 0x78	; 120
    1708:	09 f0       	breq	.+2      	; 0x170c <vfprintf+0x260>
    170a:	a7 c0       	rjmp	.+334    	; 0x185a <vfprintf+0x3ae>
    170c:	04 c0       	rjmp	.+8      	; 0x1716 <vfprintf+0x26a>
    170e:	28 e0       	ldi	r18, 0x08	; 8
    1710:	30 e0       	ldi	r19, 0x00	; 0
    1712:	0a c0       	rjmp	.+20     	; 0x1728 <vfprintf+0x27c>
    1714:	10 61       	ori	r17, 0x10	; 16
    1716:	14 fd       	sbrc	r17, 4
    1718:	14 60       	ori	r17, 0x04	; 4
    171a:	20 e1       	ldi	r18, 0x10	; 16
    171c:	30 e0       	ldi	r19, 0x00	; 0
    171e:	04 c0       	rjmp	.+8      	; 0x1728 <vfprintf+0x27c>
    1720:	14 fd       	sbrc	r17, 4
    1722:	16 60       	ori	r17, 0x06	; 6
    1724:	20 e1       	ldi	r18, 0x10	; 16
    1726:	32 e0       	ldi	r19, 0x02	; 2
    1728:	17 ff       	sbrs	r17, 7
    172a:	08 c0       	rjmp	.+16     	; 0x173c <vfprintf+0x290>
    172c:	f5 01       	movw	r30, r10
    172e:	60 81       	ld	r22, Z
    1730:	71 81       	ldd	r23, Z+1	; 0x01
    1732:	82 81       	ldd	r24, Z+2	; 0x02
    1734:	93 81       	ldd	r25, Z+3	; 0x03
    1736:	44 e0       	ldi	r20, 0x04	; 4
    1738:	50 e0       	ldi	r21, 0x00	; 0
    173a:	08 c0       	rjmp	.+16     	; 0x174c <vfprintf+0x2a0>
    173c:	f5 01       	movw	r30, r10
    173e:	80 81       	ld	r24, Z
    1740:	91 81       	ldd	r25, Z+1	; 0x01
    1742:	bc 01       	movw	r22, r24
    1744:	80 e0       	ldi	r24, 0x00	; 0
    1746:	90 e0       	ldi	r25, 0x00	; 0
    1748:	42 e0       	ldi	r20, 0x02	; 2
    174a:	50 e0       	ldi	r21, 0x00	; 0
    174c:	a4 0e       	add	r10, r20
    174e:	b5 1e       	adc	r11, r21
    1750:	a1 01       	movw	r20, r2
    1752:	0e 94 77 0c 	call	0x18ee	; 0x18ee <__ultoa_invert>
    1756:	f8 2e       	mov	r15, r24
    1758:	f2 18       	sub	r15, r2
    175a:	8f e7       	ldi	r24, 0x7F	; 127
    175c:	d8 2e       	mov	r13, r24
    175e:	d1 22       	and	r13, r17
    1760:	d6 fe       	sbrs	r13, 6
    1762:	0b c0       	rjmp	.+22     	; 0x177a <vfprintf+0x2ce>
    1764:	5e ef       	ldi	r21, 0xFE	; 254
    1766:	d5 22       	and	r13, r21
    1768:	f9 14       	cp	r15, r9
    176a:	38 f4       	brcc	.+14     	; 0x177a <vfprintf+0x2ce>
    176c:	d4 fe       	sbrs	r13, 4
    176e:	07 c0       	rjmp	.+14     	; 0x177e <vfprintf+0x2d2>
    1770:	d2 fc       	sbrc	r13, 2
    1772:	05 c0       	rjmp	.+10     	; 0x177e <vfprintf+0x2d2>
    1774:	8f ee       	ldi	r24, 0xEF	; 239
    1776:	d8 22       	and	r13, r24
    1778:	02 c0       	rjmp	.+4      	; 0x177e <vfprintf+0x2d2>
    177a:	1f 2d       	mov	r17, r15
    177c:	01 c0       	rjmp	.+2      	; 0x1780 <vfprintf+0x2d4>
    177e:	19 2d       	mov	r17, r9
    1780:	d4 fe       	sbrs	r13, 4
    1782:	0d c0       	rjmp	.+26     	; 0x179e <vfprintf+0x2f2>
    1784:	fe 01       	movw	r30, r28
    1786:	ef 0d       	add	r30, r15
    1788:	f1 1d       	adc	r31, r1
    178a:	80 81       	ld	r24, Z
    178c:	80 33       	cpi	r24, 0x30	; 48
    178e:	19 f4       	brne	.+6      	; 0x1796 <vfprintf+0x2ea>
    1790:	99 ee       	ldi	r25, 0xE9	; 233
    1792:	d9 22       	and	r13, r25
    1794:	08 c0       	rjmp	.+16     	; 0x17a6 <vfprintf+0x2fa>
    1796:	1f 5f       	subi	r17, 0xFF	; 255
    1798:	d2 fe       	sbrs	r13, 2
    179a:	05 c0       	rjmp	.+10     	; 0x17a6 <vfprintf+0x2fa>
    179c:	03 c0       	rjmp	.+6      	; 0x17a4 <vfprintf+0x2f8>
    179e:	8d 2d       	mov	r24, r13
    17a0:	86 78       	andi	r24, 0x86	; 134
    17a2:	09 f0       	breq	.+2      	; 0x17a6 <vfprintf+0x2fa>
    17a4:	1f 5f       	subi	r17, 0xFF	; 255
    17a6:	0d 2d       	mov	r16, r13
    17a8:	d3 fc       	sbrc	r13, 3
    17aa:	14 c0       	rjmp	.+40     	; 0x17d4 <vfprintf+0x328>
    17ac:	d0 fe       	sbrs	r13, 0
    17ae:	0f c0       	rjmp	.+30     	; 0x17ce <vfprintf+0x322>
    17b0:	1c 15       	cp	r17, r12
    17b2:	10 f0       	brcs	.+4      	; 0x17b8 <vfprintf+0x30c>
    17b4:	9f 2c       	mov	r9, r15
    17b6:	0b c0       	rjmp	.+22     	; 0x17ce <vfprintf+0x322>
    17b8:	9f 2c       	mov	r9, r15
    17ba:	9c 0c       	add	r9, r12
    17bc:	91 1a       	sub	r9, r17
    17be:	1c 2d       	mov	r17, r12
    17c0:	06 c0       	rjmp	.+12     	; 0x17ce <vfprintf+0x322>
    17c2:	b3 01       	movw	r22, r6
    17c4:	80 e2       	ldi	r24, 0x20	; 32
    17c6:	90 e0       	ldi	r25, 0x00	; 0
    17c8:	0e 94 4b 0c 	call	0x1896	; 0x1896 <fputc>
    17cc:	1f 5f       	subi	r17, 0xFF	; 255
    17ce:	1c 15       	cp	r17, r12
    17d0:	c0 f3       	brcs	.-16     	; 0x17c2 <vfprintf+0x316>
    17d2:	04 c0       	rjmp	.+8      	; 0x17dc <vfprintf+0x330>
    17d4:	1c 15       	cp	r17, r12
    17d6:	10 f4       	brcc	.+4      	; 0x17dc <vfprintf+0x330>
    17d8:	c1 1a       	sub	r12, r17
    17da:	01 c0       	rjmp	.+2      	; 0x17de <vfprintf+0x332>
    17dc:	cc 24       	eor	r12, r12
    17de:	04 ff       	sbrs	r16, 4
    17e0:	10 c0       	rjmp	.+32     	; 0x1802 <vfprintf+0x356>
    17e2:	b3 01       	movw	r22, r6
    17e4:	80 e3       	ldi	r24, 0x30	; 48
    17e6:	90 e0       	ldi	r25, 0x00	; 0
    17e8:	0e 94 4b 0c 	call	0x1896	; 0x1896 <fputc>
    17ec:	02 ff       	sbrs	r16, 2
    17ee:	1e c0       	rjmp	.+60     	; 0x182c <vfprintf+0x380>
    17f0:	01 fd       	sbrc	r16, 1
    17f2:	03 c0       	rjmp	.+6      	; 0x17fa <vfprintf+0x34e>
    17f4:	88 e7       	ldi	r24, 0x78	; 120
    17f6:	90 e0       	ldi	r25, 0x00	; 0
    17f8:	02 c0       	rjmp	.+4      	; 0x17fe <vfprintf+0x352>
    17fa:	88 e5       	ldi	r24, 0x58	; 88
    17fc:	90 e0       	ldi	r25, 0x00	; 0
    17fe:	b3 01       	movw	r22, r6
    1800:	0c c0       	rjmp	.+24     	; 0x181a <vfprintf+0x36e>
    1802:	80 2f       	mov	r24, r16
    1804:	86 78       	andi	r24, 0x86	; 134
    1806:	91 f0       	breq	.+36     	; 0x182c <vfprintf+0x380>
    1808:	01 ff       	sbrs	r16, 1
    180a:	02 c0       	rjmp	.+4      	; 0x1810 <vfprintf+0x364>
    180c:	8b e2       	ldi	r24, 0x2B	; 43
    180e:	01 c0       	rjmp	.+2      	; 0x1812 <vfprintf+0x366>
    1810:	80 e2       	ldi	r24, 0x20	; 32
    1812:	d7 fc       	sbrc	r13, 7
    1814:	8d e2       	ldi	r24, 0x2D	; 45
    1816:	b3 01       	movw	r22, r6
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	0e 94 4b 0c 	call	0x1896	; 0x1896 <fputc>
    181e:	06 c0       	rjmp	.+12     	; 0x182c <vfprintf+0x380>
    1820:	b3 01       	movw	r22, r6
    1822:	80 e3       	ldi	r24, 0x30	; 48
    1824:	90 e0       	ldi	r25, 0x00	; 0
    1826:	0e 94 4b 0c 	call	0x1896	; 0x1896 <fputc>
    182a:	9a 94       	dec	r9
    182c:	f9 14       	cp	r15, r9
    182e:	c0 f3       	brcs	.-16     	; 0x1820 <vfprintf+0x374>
    1830:	fa 94       	dec	r15
    1832:	f1 01       	movw	r30, r2
    1834:	ef 0d       	add	r30, r15
    1836:	f1 1d       	adc	r31, r1
    1838:	b3 01       	movw	r22, r6
    183a:	80 81       	ld	r24, Z
    183c:	90 e0       	ldi	r25, 0x00	; 0
    183e:	0e 94 4b 0c 	call	0x1896	; 0x1896 <fputc>
    1842:	ff 20       	and	r15, r15
    1844:	a9 f7       	brne	.-22     	; 0x1830 <vfprintf+0x384>
    1846:	06 c0       	rjmp	.+12     	; 0x1854 <vfprintf+0x3a8>
    1848:	b3 01       	movw	r22, r6
    184a:	80 e2       	ldi	r24, 0x20	; 32
    184c:	90 e0       	ldi	r25, 0x00	; 0
    184e:	0e 94 4b 0c 	call	0x1896	; 0x1896 <fputc>
    1852:	ca 94       	dec	r12
    1854:	cc 20       	and	r12, r12
    1856:	c1 f7       	brne	.-16     	; 0x1848 <vfprintf+0x39c>
    1858:	41 ce       	rjmp	.-894    	; 0x14dc <vfprintf+0x30>
    185a:	f3 01       	movw	r30, r6
    185c:	66 81       	ldd	r22, Z+6	; 0x06
    185e:	77 81       	ldd	r23, Z+7	; 0x07
    1860:	cb 01       	movw	r24, r22
    1862:	2b 96       	adiw	r28, 0x0b	; 11
    1864:	e2 e1       	ldi	r30, 0x12	; 18
    1866:	0c 94 18 0d 	jmp	0x1a30	; 0x1a30 <__epilogue_restores__>

0000186a <strnlen_P>:
    186a:	fc 01       	movw	r30, r24
    186c:	05 90       	lpm	r0, Z+
    186e:	61 50       	subi	r22, 0x01	; 1
    1870:	70 40       	sbci	r23, 0x00	; 0
    1872:	01 10       	cpse	r0, r1
    1874:	d8 f7       	brcc	.-10     	; 0x186c <strnlen_P+0x2>
    1876:	80 95       	com	r24
    1878:	90 95       	com	r25
    187a:	8e 0f       	add	r24, r30
    187c:	9f 1f       	adc	r25, r31
    187e:	08 95       	ret

00001880 <strnlen>:
    1880:	fc 01       	movw	r30, r24
    1882:	61 50       	subi	r22, 0x01	; 1
    1884:	70 40       	sbci	r23, 0x00	; 0
    1886:	01 90       	ld	r0, Z+
    1888:	01 10       	cpse	r0, r1
    188a:	d8 f7       	brcc	.-10     	; 0x1882 <strnlen+0x2>
    188c:	80 95       	com	r24
    188e:	90 95       	com	r25
    1890:	8e 0f       	add	r24, r30
    1892:	9f 1f       	adc	r25, r31
    1894:	08 95       	ret

00001896 <fputc>:
    1896:	0f 93       	push	r16
    1898:	1f 93       	push	r17
    189a:	cf 93       	push	r28
    189c:	df 93       	push	r29
    189e:	8c 01       	movw	r16, r24
    18a0:	eb 01       	movw	r28, r22
    18a2:	8b 81       	ldd	r24, Y+3	; 0x03
    18a4:	81 ff       	sbrs	r24, 1
    18a6:	1b c0       	rjmp	.+54     	; 0x18de <fputc+0x48>
    18a8:	82 ff       	sbrs	r24, 2
    18aa:	0d c0       	rjmp	.+26     	; 0x18c6 <fputc+0x30>
    18ac:	2e 81       	ldd	r18, Y+6	; 0x06
    18ae:	3f 81       	ldd	r19, Y+7	; 0x07
    18b0:	8c 81       	ldd	r24, Y+4	; 0x04
    18b2:	9d 81       	ldd	r25, Y+5	; 0x05
    18b4:	28 17       	cp	r18, r24
    18b6:	39 07       	cpc	r19, r25
    18b8:	64 f4       	brge	.+24     	; 0x18d2 <fputc+0x3c>
    18ba:	e8 81       	ld	r30, Y
    18bc:	f9 81       	ldd	r31, Y+1	; 0x01
    18be:	01 93       	st	Z+, r16
    18c0:	f9 83       	std	Y+1, r31	; 0x01
    18c2:	e8 83       	st	Y, r30
    18c4:	06 c0       	rjmp	.+12     	; 0x18d2 <fputc+0x3c>
    18c6:	e8 85       	ldd	r30, Y+8	; 0x08
    18c8:	f9 85       	ldd	r31, Y+9	; 0x09
    18ca:	80 2f       	mov	r24, r16
    18cc:	09 95       	icall
    18ce:	89 2b       	or	r24, r25
    18d0:	31 f4       	brne	.+12     	; 0x18de <fputc+0x48>
    18d2:	8e 81       	ldd	r24, Y+6	; 0x06
    18d4:	9f 81       	ldd	r25, Y+7	; 0x07
    18d6:	01 96       	adiw	r24, 0x01	; 1
    18d8:	9f 83       	std	Y+7, r25	; 0x07
    18da:	8e 83       	std	Y+6, r24	; 0x06
    18dc:	02 c0       	rjmp	.+4      	; 0x18e2 <fputc+0x4c>
    18de:	0f ef       	ldi	r16, 0xFF	; 255
    18e0:	1f ef       	ldi	r17, 0xFF	; 255
    18e2:	c8 01       	movw	r24, r16
    18e4:	df 91       	pop	r29
    18e6:	cf 91       	pop	r28
    18e8:	1f 91       	pop	r17
    18ea:	0f 91       	pop	r16
    18ec:	08 95       	ret

000018ee <__ultoa_invert>:
    18ee:	fa 01       	movw	r30, r20
    18f0:	aa 27       	eor	r26, r26
    18f2:	28 30       	cpi	r18, 0x08	; 8
    18f4:	51 f1       	breq	.+84     	; 0x194a <__ultoa_invert+0x5c>
    18f6:	20 31       	cpi	r18, 0x10	; 16
    18f8:	81 f1       	breq	.+96     	; 0x195a <__ultoa_invert+0x6c>
    18fa:	e8 94       	clt
    18fc:	6f 93       	push	r22
    18fe:	6e 7f       	andi	r22, 0xFE	; 254
    1900:	6e 5f       	subi	r22, 0xFE	; 254
    1902:	7f 4f       	sbci	r23, 0xFF	; 255
    1904:	8f 4f       	sbci	r24, 0xFF	; 255
    1906:	9f 4f       	sbci	r25, 0xFF	; 255
    1908:	af 4f       	sbci	r26, 0xFF	; 255
    190a:	b1 e0       	ldi	r27, 0x01	; 1
    190c:	3e d0       	rcall	.+124    	; 0x198a <__ultoa_invert+0x9c>
    190e:	b4 e0       	ldi	r27, 0x04	; 4
    1910:	3c d0       	rcall	.+120    	; 0x198a <__ultoa_invert+0x9c>
    1912:	67 0f       	add	r22, r23
    1914:	78 1f       	adc	r23, r24
    1916:	89 1f       	adc	r24, r25
    1918:	9a 1f       	adc	r25, r26
    191a:	a1 1d       	adc	r26, r1
    191c:	68 0f       	add	r22, r24
    191e:	79 1f       	adc	r23, r25
    1920:	8a 1f       	adc	r24, r26
    1922:	91 1d       	adc	r25, r1
    1924:	a1 1d       	adc	r26, r1
    1926:	6a 0f       	add	r22, r26
    1928:	71 1d       	adc	r23, r1
    192a:	81 1d       	adc	r24, r1
    192c:	91 1d       	adc	r25, r1
    192e:	a1 1d       	adc	r26, r1
    1930:	20 d0       	rcall	.+64     	; 0x1972 <__ultoa_invert+0x84>
    1932:	09 f4       	brne	.+2      	; 0x1936 <__ultoa_invert+0x48>
    1934:	68 94       	set
    1936:	3f 91       	pop	r19
    1938:	2a e0       	ldi	r18, 0x0A	; 10
    193a:	26 9f       	mul	r18, r22
    193c:	11 24       	eor	r1, r1
    193e:	30 19       	sub	r19, r0
    1940:	30 5d       	subi	r19, 0xD0	; 208
    1942:	31 93       	st	Z+, r19
    1944:	de f6       	brtc	.-74     	; 0x18fc <__ultoa_invert+0xe>
    1946:	cf 01       	movw	r24, r30
    1948:	08 95       	ret
    194a:	46 2f       	mov	r20, r22
    194c:	47 70       	andi	r20, 0x07	; 7
    194e:	40 5d       	subi	r20, 0xD0	; 208
    1950:	41 93       	st	Z+, r20
    1952:	b3 e0       	ldi	r27, 0x03	; 3
    1954:	0f d0       	rcall	.+30     	; 0x1974 <__ultoa_invert+0x86>
    1956:	c9 f7       	brne	.-14     	; 0x194a <__ultoa_invert+0x5c>
    1958:	f6 cf       	rjmp	.-20     	; 0x1946 <__ultoa_invert+0x58>
    195a:	46 2f       	mov	r20, r22
    195c:	4f 70       	andi	r20, 0x0F	; 15
    195e:	40 5d       	subi	r20, 0xD0	; 208
    1960:	4a 33       	cpi	r20, 0x3A	; 58
    1962:	18 f0       	brcs	.+6      	; 0x196a <__ultoa_invert+0x7c>
    1964:	49 5d       	subi	r20, 0xD9	; 217
    1966:	31 fd       	sbrc	r19, 1
    1968:	40 52       	subi	r20, 0x20	; 32
    196a:	41 93       	st	Z+, r20
    196c:	02 d0       	rcall	.+4      	; 0x1972 <__ultoa_invert+0x84>
    196e:	a9 f7       	brne	.-22     	; 0x195a <__ultoa_invert+0x6c>
    1970:	ea cf       	rjmp	.-44     	; 0x1946 <__ultoa_invert+0x58>
    1972:	b4 e0       	ldi	r27, 0x04	; 4
    1974:	a6 95       	lsr	r26
    1976:	97 95       	ror	r25
    1978:	87 95       	ror	r24
    197a:	77 95       	ror	r23
    197c:	67 95       	ror	r22
    197e:	ba 95       	dec	r27
    1980:	c9 f7       	brne	.-14     	; 0x1974 <__ultoa_invert+0x86>
    1982:	00 97       	sbiw	r24, 0x00	; 0
    1984:	61 05       	cpc	r22, r1
    1986:	71 05       	cpc	r23, r1
    1988:	08 95       	ret
    198a:	9b 01       	movw	r18, r22
    198c:	ac 01       	movw	r20, r24
    198e:	0a 2e       	mov	r0, r26
    1990:	06 94       	lsr	r0
    1992:	57 95       	ror	r21
    1994:	47 95       	ror	r20
    1996:	37 95       	ror	r19
    1998:	27 95       	ror	r18
    199a:	ba 95       	dec	r27
    199c:	c9 f7       	brne	.-14     	; 0x1990 <__ultoa_invert+0xa2>
    199e:	62 0f       	add	r22, r18
    19a0:	73 1f       	adc	r23, r19
    19a2:	84 1f       	adc	r24, r20
    19a4:	95 1f       	adc	r25, r21
    19a6:	a0 1d       	adc	r26, r0
    19a8:	08 95       	ret

000019aa <__divmodhi4>:
    19aa:	97 fb       	bst	r25, 7
    19ac:	09 2e       	mov	r0, r25
    19ae:	07 26       	eor	r0, r23
    19b0:	0a d0       	rcall	.+20     	; 0x19c6 <__divmodhi4_neg1>
    19b2:	77 fd       	sbrc	r23, 7
    19b4:	04 d0       	rcall	.+8      	; 0x19be <__divmodhi4_neg2>
    19b6:	0c d0       	rcall	.+24     	; 0x19d0 <__udivmodhi4>
    19b8:	06 d0       	rcall	.+12     	; 0x19c6 <__divmodhi4_neg1>
    19ba:	00 20       	and	r0, r0
    19bc:	1a f4       	brpl	.+6      	; 0x19c4 <__divmodhi4_exit>

000019be <__divmodhi4_neg2>:
    19be:	70 95       	com	r23
    19c0:	61 95       	neg	r22
    19c2:	7f 4f       	sbci	r23, 0xFF	; 255

000019c4 <__divmodhi4_exit>:
    19c4:	08 95       	ret

000019c6 <__divmodhi4_neg1>:
    19c6:	f6 f7       	brtc	.-4      	; 0x19c4 <__divmodhi4_exit>
    19c8:	90 95       	com	r25
    19ca:	81 95       	neg	r24
    19cc:	9f 4f       	sbci	r25, 0xFF	; 255
    19ce:	08 95       	ret

000019d0 <__udivmodhi4>:
    19d0:	aa 1b       	sub	r26, r26
    19d2:	bb 1b       	sub	r27, r27
    19d4:	51 e1       	ldi	r21, 0x11	; 17
    19d6:	07 c0       	rjmp	.+14     	; 0x19e6 <__udivmodhi4_ep>

000019d8 <__udivmodhi4_loop>:
    19d8:	aa 1f       	adc	r26, r26
    19da:	bb 1f       	adc	r27, r27
    19dc:	a6 17       	cp	r26, r22
    19de:	b7 07       	cpc	r27, r23
    19e0:	10 f0       	brcs	.+4      	; 0x19e6 <__udivmodhi4_ep>
    19e2:	a6 1b       	sub	r26, r22
    19e4:	b7 0b       	sbc	r27, r23

000019e6 <__udivmodhi4_ep>:
    19e6:	88 1f       	adc	r24, r24
    19e8:	99 1f       	adc	r25, r25
    19ea:	5a 95       	dec	r21
    19ec:	a9 f7       	brne	.-22     	; 0x19d8 <__udivmodhi4_loop>
    19ee:	80 95       	com	r24
    19f0:	90 95       	com	r25
    19f2:	bc 01       	movw	r22, r24
    19f4:	cd 01       	movw	r24, r26
    19f6:	08 95       	ret

000019f8 <__prologue_saves__>:
    19f8:	2f 92       	push	r2
    19fa:	3f 92       	push	r3
    19fc:	4f 92       	push	r4
    19fe:	5f 92       	push	r5
    1a00:	6f 92       	push	r6
    1a02:	7f 92       	push	r7
    1a04:	8f 92       	push	r8
    1a06:	9f 92       	push	r9
    1a08:	af 92       	push	r10
    1a0a:	bf 92       	push	r11
    1a0c:	cf 92       	push	r12
    1a0e:	df 92       	push	r13
    1a10:	ef 92       	push	r14
    1a12:	ff 92       	push	r15
    1a14:	0f 93       	push	r16
    1a16:	1f 93       	push	r17
    1a18:	cf 93       	push	r28
    1a1a:	df 93       	push	r29
    1a1c:	cd b7       	in	r28, 0x3d	; 61
    1a1e:	de b7       	in	r29, 0x3e	; 62
    1a20:	ca 1b       	sub	r28, r26
    1a22:	db 0b       	sbc	r29, r27
    1a24:	0f b6       	in	r0, 0x3f	; 63
    1a26:	f8 94       	cli
    1a28:	de bf       	out	0x3e, r29	; 62
    1a2a:	0f be       	out	0x3f, r0	; 63
    1a2c:	cd bf       	out	0x3d, r28	; 61
    1a2e:	09 94       	ijmp

00001a30 <__epilogue_restores__>:
    1a30:	2a 88       	ldd	r2, Y+18	; 0x12
    1a32:	39 88       	ldd	r3, Y+17	; 0x11
    1a34:	48 88       	ldd	r4, Y+16	; 0x10
    1a36:	5f 84       	ldd	r5, Y+15	; 0x0f
    1a38:	6e 84       	ldd	r6, Y+14	; 0x0e
    1a3a:	7d 84       	ldd	r7, Y+13	; 0x0d
    1a3c:	8c 84       	ldd	r8, Y+12	; 0x0c
    1a3e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1a40:	aa 84       	ldd	r10, Y+10	; 0x0a
    1a42:	b9 84       	ldd	r11, Y+9	; 0x09
    1a44:	c8 84       	ldd	r12, Y+8	; 0x08
    1a46:	df 80       	ldd	r13, Y+7	; 0x07
    1a48:	ee 80       	ldd	r14, Y+6	; 0x06
    1a4a:	fd 80       	ldd	r15, Y+5	; 0x05
    1a4c:	0c 81       	ldd	r16, Y+4	; 0x04
    1a4e:	1b 81       	ldd	r17, Y+3	; 0x03
    1a50:	aa 81       	ldd	r26, Y+2	; 0x02
    1a52:	b9 81       	ldd	r27, Y+1	; 0x01
    1a54:	ce 0f       	add	r28, r30
    1a56:	d1 1d       	adc	r29, r1
    1a58:	0f b6       	in	r0, 0x3f	; 63
    1a5a:	f8 94       	cli
    1a5c:	de bf       	out	0x3e, r29	; 62
    1a5e:	0f be       	out	0x3f, r0	; 63
    1a60:	cd bf       	out	0x3d, r28	; 61
    1a62:	ed 01       	movw	r28, r26
    1a64:	08 95       	ret

00001a66 <_exit>:
    1a66:	f8 94       	cli

00001a68 <__stop_program>:
    1a68:	ff cf       	rjmp	.-2      	; 0x1a68 <__stop_program>
