Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec  5 23:00:53 2023
| Host         : DESKTOP-PTKK11O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.352        0.000                      0                  223        0.202        0.000                      0                  223        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.352        0.000                      0                  223        0.202        0.000                      0                  223        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 graph_unit/y_pad1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 2.012ns (27.537%)  route 5.295ns (72.463%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    graph_unit/CLK
    SLICE_X7Y17          FDCE                                         r  graph_unit/y_pad1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  graph_unit/y_pad1_reg_reg[0]/Q
                         net (fo=18, routed)          1.055     6.658    graph_unit/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  graph_unit/x_delta_next2_carry_i_9/O
                         net (fo=8, routed)           0.641     7.423    graph_unit/x_delta_next2_carry_i_9_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.116     7.539 r  graph_unit/y_pad1_next0_carry_i_6/O
                         net (fo=5, routed)           0.854     8.393    vga_unit/pad1_on0_carry__0
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.354     8.747 r  vga_unit/pad1_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.747    graph_unit/rgb_reg[11]_i_14[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.100 f  graph_unit/pad1_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.574     9.674    vga_unit/CO[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.367    10.041 f  vga_unit/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.433    10.475    vga_unit/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    10.599 f  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.834    11.433    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I3_O)        0.118    11.551 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.903    12.454    rgb_next[7]
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)       -0.269    14.806    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 graph_unit/y_pad1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 2.012ns (27.983%)  route 5.178ns (72.017%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    graph_unit/CLK
    SLICE_X7Y17          FDCE                                         r  graph_unit/y_pad1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  graph_unit/y_pad1_reg_reg[0]/Q
                         net (fo=18, routed)          1.055     6.658    graph_unit/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  graph_unit/x_delta_next2_carry_i_9/O
                         net (fo=8, routed)           0.641     7.423    graph_unit/x_delta_next2_carry_i_9_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.116     7.539 r  graph_unit/y_pad1_next0_carry_i_6/O
                         net (fo=5, routed)           0.854     8.393    vga_unit/pad1_on0_carry__0
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.354     8.747 r  vga_unit/pad1_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.747    graph_unit/rgb_reg[11]_i_14[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.100 f  graph_unit/pad1_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.574     9.674    vga_unit/CO[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.367    10.041 f  vga_unit/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.433    10.475    vga_unit/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    10.599 f  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.834    11.433    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I3_O)        0.118    11.551 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.786    12.337    rgb_next[7]
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)       -0.283    14.792    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 graph_unit/y_pad1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 2.012ns (28.162%)  route 5.133ns (71.838%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    graph_unit/CLK
    SLICE_X7Y17          FDCE                                         r  graph_unit/y_pad1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  graph_unit/y_pad1_reg_reg[0]/Q
                         net (fo=18, routed)          1.055     6.658    graph_unit/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  graph_unit/x_delta_next2_carry_i_9/O
                         net (fo=8, routed)           0.641     7.423    graph_unit/x_delta_next2_carry_i_9_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.116     7.539 r  graph_unit/y_pad1_next0_carry_i_6/O
                         net (fo=5, routed)           0.854     8.393    vga_unit/pad1_on0_carry__0
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.354     8.747 r  vga_unit/pad1_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.747    graph_unit/rgb_reg[11]_i_14[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.100 f  graph_unit/pad1_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.574     9.674    vga_unit/CO[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.367    10.041 f  vga_unit/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.433    10.475    vga_unit/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    10.599 f  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.834    11.433    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I3_O)        0.118    11.551 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.741    12.292    rgb_next[7]
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)       -0.263    14.812    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 graph_unit/y_pad1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 2.012ns (28.150%)  route 5.135ns (71.850%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    graph_unit/CLK
    SLICE_X7Y17          FDCE                                         r  graph_unit/y_pad1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  graph_unit/y_pad1_reg_reg[0]/Q
                         net (fo=18, routed)          1.055     6.658    graph_unit/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  graph_unit/x_delta_next2_carry_i_9/O
                         net (fo=8, routed)           0.641     7.423    graph_unit/x_delta_next2_carry_i_9_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.116     7.539 r  graph_unit/y_pad1_next0_carry_i_6/O
                         net (fo=5, routed)           0.854     8.393    vga_unit/pad1_on0_carry__0
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.354     8.747 r  vga_unit/pad1_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.747    graph_unit/rgb_reg[11]_i_14[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.100 f  graph_unit/pad1_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.574     9.674    vga_unit/CO[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.367    10.041 f  vga_unit/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.433    10.475    vga_unit/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    10.599 f  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.834    11.433    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I3_O)        0.118    11.551 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.744    12.295    rgb_next[7]
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)       -0.260    14.815    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 graph_unit/y_pad1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 2.018ns (27.913%)  route 5.212ns (72.087%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    graph_unit/CLK
    SLICE_X7Y17          FDCE                                         r  graph_unit/y_pad1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  graph_unit/y_pad1_reg_reg[0]/Q
                         net (fo=18, routed)          1.055     6.658    graph_unit/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  graph_unit/x_delta_next2_carry_i_9/O
                         net (fo=8, routed)           0.641     7.423    graph_unit/x_delta_next2_carry_i_9_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.116     7.539 r  graph_unit/y_pad1_next0_carry_i_6/O
                         net (fo=5, routed)           0.854     8.393    vga_unit/pad1_on0_carry__0
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.354     8.747 r  vga_unit/pad1_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.747    graph_unit/rgb_reg[11]_i_14[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.100 r  graph_unit/pad1_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.574     9.674    vga_unit/CO[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.367    10.041 r  vga_unit/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.433    10.475    vga_unit/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    10.599 r  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.783    11.381    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.124    11.505 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.872    12.377    rgb_next[3]
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.067    15.010    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 graph_unit/y_pad1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 2.018ns (28.077%)  route 5.169ns (71.923%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    graph_unit/CLK
    SLICE_X7Y17          FDCE                                         r  graph_unit/y_pad1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  graph_unit/y_pad1_reg_reg[0]/Q
                         net (fo=18, routed)          1.055     6.658    graph_unit/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  graph_unit/x_delta_next2_carry_i_9/O
                         net (fo=8, routed)           0.641     7.423    graph_unit/x_delta_next2_carry_i_9_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.116     7.539 r  graph_unit/y_pad1_next0_carry_i_6/O
                         net (fo=5, routed)           0.854     8.393    vga_unit/pad1_on0_carry__0
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.354     8.747 r  vga_unit/pad1_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.747    graph_unit/rgb_reg[11]_i_14[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.100 f  graph_unit/pad1_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.574     9.674    vga_unit/CO[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.367    10.041 f  vga_unit/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.433    10.475    vga_unit/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    10.599 f  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.834    11.433    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I3_O)        0.124    11.557 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.778    12.335    vga_unit_n_35
    SLICE_X1Y31          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)       -0.081    14.994    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 graph_unit/y_pad1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 2.018ns (28.194%)  route 5.140ns (71.806%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    graph_unit/CLK
    SLICE_X7Y17          FDCE                                         r  graph_unit/y_pad1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  graph_unit/y_pad1_reg_reg[0]/Q
                         net (fo=18, routed)          1.055     6.658    graph_unit/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  graph_unit/x_delta_next2_carry_i_9/O
                         net (fo=8, routed)           0.641     7.423    graph_unit/x_delta_next2_carry_i_9_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.116     7.539 r  graph_unit/y_pad1_next0_carry_i_6/O
                         net (fo=5, routed)           0.854     8.393    vga_unit/pad1_on0_carry__0
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.354     8.747 r  vga_unit/pad1_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.747    graph_unit/rgb_reg[11]_i_14[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.100 f  graph_unit/pad1_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.574     9.674    vga_unit/CO[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.367    10.041 f  vga_unit/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.433    10.475    vga_unit/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    10.599 f  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.834    11.433    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I3_O)        0.124    11.557 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.748    12.305    vga_unit_n_35
    SLICE_X1Y31          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)       -0.061    15.014    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -12.305    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 graph_unit/y_pad1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 2.018ns (28.380%)  route 5.093ns (71.620%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    graph_unit/CLK
    SLICE_X7Y17          FDCE                                         r  graph_unit/y_pad1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  graph_unit/y_pad1_reg_reg[0]/Q
                         net (fo=18, routed)          1.055     6.658    graph_unit/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  graph_unit/x_delta_next2_carry_i_9/O
                         net (fo=8, routed)           0.641     7.423    graph_unit/x_delta_next2_carry_i_9_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.116     7.539 r  graph_unit/y_pad1_next0_carry_i_6/O
                         net (fo=5, routed)           0.854     8.393    vga_unit/pad1_on0_carry__0
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.354     8.747 r  vga_unit/pad1_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.747    graph_unit/rgb_reg[11]_i_14[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.100 r  graph_unit/pad1_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.574     9.674    vga_unit/CO[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.367    10.041 r  vga_unit/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.433    10.475    vga_unit/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    10.599 r  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.783    11.381    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.124    11.505 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.752    12.258    rgb_next[3]
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.081    14.996    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 graph_unit/y_pad1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 2.018ns (28.395%)  route 5.089ns (71.605%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.626     5.147    graph_unit/CLK
    SLICE_X7Y17          FDCE                                         r  graph_unit/y_pad1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  graph_unit/y_pad1_reg_reg[0]/Q
                         net (fo=18, routed)          1.055     6.658    graph_unit/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  graph_unit/x_delta_next2_carry_i_9/O
                         net (fo=8, routed)           0.641     7.423    graph_unit/x_delta_next2_carry_i_9_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.116     7.539 r  graph_unit/y_pad1_next0_carry_i_6/O
                         net (fo=5, routed)           0.854     8.393    vga_unit/pad1_on0_carry__0
    SLICE_X6Y17          LUT4 (Prop_lut4_I1_O)        0.354     8.747 r  vga_unit/pad1_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.747    graph_unit/rgb_reg[11]_i_14[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.100 r  graph_unit/pad1_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.574     9.674    vga_unit/CO[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.367    10.041 r  vga_unit/rgb_reg[11]_i_14/O
                         net (fo=1, routed)           0.433    10.475    vga_unit/rgb_reg[11]_i_14_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124    10.599 r  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.783    11.381    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.124    11.505 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.749    12.254    rgb_next[3]
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.061    15.016    rgb_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit2/r_dig1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 2.197ns (30.779%)  route 4.941ns (69.221%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.555     5.076    graph_unit/CLK
    SLICE_X9Y21          FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.419     5.495 f  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          1.183     6.679    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X8Y19          LUT6 (Prop_lut6_I1_O)        0.299     6.978 r  graph_unit/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.848     7.825    graph_unit/sq_ball_on0_carry_i_9_n_0
    SLICE_X4Y19          LUT5 (Prop_lut5_I4_O)        0.150     7.975 r  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.749     8.724    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.352     9.076 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.076    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.432 r  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.447     9.879    graph_unit/x_delta_next2
    SLICE_X7Y24          LUT6 (Prop_lut6_I4_O)        0.373    10.252 f  graph_unit/r_dig0[3]_i_3/O
                         net (fo=2, routed)           0.561    10.813    graph_unit/r_dig0[3]_i_3_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I5_O)        0.124    10.937 r  graph_unit/r_dig0[3]_i_1__0/O
                         net (fo=5, routed)           0.585    11.522    counter_unit2/E[0]
    SLICE_X10Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.646 r  counter_unit2/r_dig1[0]_i_1__0/O
                         net (fo=1, routed)           0.568    12.214    counter_unit2/r_dig1[0]_i_1__0_n_0
    SLICE_X10Y26         FDCE                                         r  counter_unit2/r_dig1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.436    14.777    counter_unit2/CLK
    SLICE_X10Y26         FDCE                                         r  counter_unit2/r_dig1_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y26         FDCE (Setup_fdce_C_D)       -0.016    14.986    counter_unit2/r_dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  2.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.203%)  route 0.097ns (31.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.582     1.465    vga_unit/h_sync_reg_reg_0
    SLICE_X2Y25          FDCE                                         r  vga_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164     1.629 r  vga_unit/h_count_reg_reg[4]/Q
                         net (fo=22, routed)          0.097     1.727    vga_unit/h_count_reg_reg[9]_0[4]
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.045     1.772 r  vga_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.772    vga_unit/h_sync_next
    SLICE_X3Y25          FDCE                                         r  vga_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.850     1.977    vga_unit/h_sync_reg_reg_0
    SLICE_X3Y25          FDCE                                         r  vga_unit/h_sync_reg_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X3Y25          FDCE (Hold_fdce_C_D)         0.091     1.569    vga_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 graph_unit/x_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/x_ball_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.788%)  route 0.114ns (31.212%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.553     1.436    graph_unit/CLK
    SLICE_X9Y24          FDCE                                         r  graph_unit/x_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  graph_unit/x_delta_reg_reg[2]/Q
                         net (fo=16, routed)          0.114     1.691    graph_unit/x_delta_reg[2]
    SLICE_X8Y24          LUT4 (Prop_lut4_I0_O)        0.045     1.736 r  graph_unit/x_ball_next_carry_i_7/O
                         net (fo=1, routed)           0.000     1.736    graph_unit/x_ball_next_carry_i_7_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.802 r  graph_unit/x_ball_next_carry/O[1]
                         net (fo=1, routed)           0.000     1.802    graph_unit/x_ball_next_carry_n_6
    SLICE_X8Y24          FDCE                                         r  graph_unit/x_ball_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.820     1.947    graph_unit/CLK
    SLICE_X8Y24          FDCE                                         r  graph_unit/x_ball_reg_reg[2]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X8Y24          FDCE (Hold_fdce_C_D)         0.134     1.583    graph_unit/x_ball_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.553     1.436    timer_unit/CLK
    SLICE_X10Y24         FDPE                                         r  timer_unit/timer_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDPE (Prop_fdpe_C_Q)         0.148     1.584 r  timer_unit/timer_reg_reg[3]/Q
                         net (fo=4, routed)           0.101     1.685    timer_unit/timer_reg[3]
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.098     1.783 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.783    timer_unit/timer_next[4]
    SLICE_X10Y24         FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.820     1.947    timer_unit/CLK
    SLICE_X10Y24         FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X10Y24         FDPE (Hold_fdpe_C_D)         0.121     1.557    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 counter_unit2/r_dig0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit2/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    counter_unit2/CLK
    SLICE_X9Y26          FDCE                                         r  counter_unit2/r_dig0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.128     1.565 r  counter_unit2/r_dig0_reg[2]/Q
                         net (fo=4, routed)           0.096     1.661    counter_unit2/r_dig0_reg_n_0_[2]
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.099     1.760 r  counter_unit2/r_dig0[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.760    counter_unit2/r_dig0[3]_i_2__0_n_0
    SLICE_X9Y26          FDCE                                         r  counter_unit2/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.821     1.948    counter_unit2/CLK
    SLICE_X9Y26          FDCE                                         r  counter_unit2/r_dig0_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y26          FDCE (Hold_fdce_C_D)         0.092     1.529    counter_unit2/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_unit1/r_dig0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit1/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    counter_unit1/CLK
    SLICE_X11Y26         FDCE                                         r  counter_unit1/r_dig0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  counter_unit1/r_dig0_reg[2]/Q
                         net (fo=4, routed)           0.098     1.663    counter_unit1/dig0[2]
    SLICE_X11Y26         LUT6 (Prop_lut6_I2_O)        0.099     1.762 r  counter_unit1/r_dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     1.762    counter_unit1/dig0_next[3]
    SLICE_X11Y26         FDCE                                         r  counter_unit1/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.821     1.948    counter_unit1/CLK
    SLICE_X11Y26         FDCE                                         r  counter_unit1/r_dig0_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.092     1.529    counter_unit1/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 counter_unit1/r_dig0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit1/r_dig0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    counter_unit1/CLK
    SLICE_X11Y26         FDCE                                         r  counter_unit1/r_dig0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  counter_unit1/r_dig0_reg[0]/Q
                         net (fo=7, routed)           0.166     1.744    counter_unit1/Q[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  counter_unit1/r_dig0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    counter_unit1/dig0_next[1]
    SLICE_X11Y26         FDCE                                         r  counter_unit1/r_dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.821     1.948    counter_unit1/CLK
    SLICE_X11Y26         FDCE                                         r  counter_unit1/r_dig0_reg[1]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.092     1.529    counter_unit1/r_dig0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.164     1.601 r  ball_reg_reg[0]/Q
                         net (fo=3, routed)           0.174     1.775    uart/ball_reg[0]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  uart/ball_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    uart_n_8
    SLICE_X8Y23          FDCE                                         r  ball_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  ball_reg_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X8Y23          FDCE (Hold_fdce_C_D)         0.121     1.558    ball_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.553     1.436    timer_unit/CLK
    SLICE_X11Y24         FDPE                                         r  timer_unit/timer_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  timer_unit/timer_reg_reg[5]/Q
                         net (fo=2, routed)           0.167     1.744    timer_unit/timer_reg[5]
    SLICE_X11Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  timer_unit/timer_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.789    timer_unit/timer_next[5]
    SLICE_X11Y24         FDPE                                         r  timer_unit/timer_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.820     1.947    timer_unit/CLK
    SLICE_X11Y24         FDPE                                         r  timer_unit/timer_reg_reg[5]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X11Y24         FDPE (Hold_fdpe_C_D)         0.091     1.527    timer_unit/timer_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[11]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.832     1.959    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[15]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.832     1.959    uart/baudrate_gen/baud_reg_0
    SLICE_X37Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y23    FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y24    FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y23    ball_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y23    ball_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y26   counter_unit1/r_dig0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y26   counter_unit1/r_dig0_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y26   counter_unit1/r_dig0_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y26   counter_unit1/r_dig0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44   uart/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44   uart/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y45   uart/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y47   uart/baudrate_gen/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y47   uart/baudrate_gen/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y47   uart/baudrate_gen/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y48   uart/baudrate_gen/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y48   uart/baudrate_gen/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y48   uart/baudrate_gen/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y48   uart/baudrate_gen/counter_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y24    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y24    graph_unit/x_ball_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y24    graph_unit/x_ball_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y24    graph_unit/x_ball_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y24    graph_unit/x_ball_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y25    graph_unit/x_ball_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y25    graph_unit/x_ball_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y25    graph_unit/x_ball_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y20    graph_unit/y_ball_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y20    graph_unit/y_ball_reg_reg[3]/C



