// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/29/2025 13:26:14"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	clock,
	reset,
	serial_in,
	serial_valid_in,
	serial_ready_in,
	serial_out,
	serial_rden_out,
	serial_wren_out,
	pc_out,
	instruction_out,
	alu_a_out,
	alu_b_out,
	alu_out_output);
input 	clock;
input 	reset;
input 	[7:0] serial_in;
input 	serial_valid_in;
input 	serial_ready_in;
output 	[7:0] serial_out;
output 	serial_rden_out;
output 	serial_wren_out;
output 	[31:0] pc_out;
output 	[31:0] instruction_out;
output 	[31:0] alu_a_out;
output 	[31:0] alu_b_out;
output 	[31:0] alu_out_output;

// Design Ports Information
// serial_out[0]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[1]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[2]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[4]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[5]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[6]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[7]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_rden_out	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_wren_out	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[0]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[1]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[2]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[4]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[6]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[7]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[8]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[9]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[11]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[12]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[13]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[14]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[15]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[16]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[17]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[18]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[19]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[20]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[21]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[22]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[23]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[24]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[25]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[26]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[27]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[28]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[29]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[30]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[31]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[0]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[1]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[3]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[5]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[6]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[7]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[8]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[9]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[10]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[11]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[13]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[14]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[15]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[16]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[17]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[18]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[19]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[20]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[21]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[22]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[23]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[24]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[25]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[26]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[27]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[28]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[29]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[30]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[31]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[0]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[1]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[2]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[4]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[5]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[6]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[8]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[9]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[10]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[11]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[12]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[13]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[14]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[15]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[16]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[17]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[18]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[19]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[20]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[21]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[22]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[23]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[24]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[25]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[26]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[27]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[28]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[29]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[30]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_a_out[31]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[2]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[3]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[4]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[6]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[7]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[8]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[9]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[10]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[11]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[12]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[13]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[14]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[15]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[16]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[17]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[18]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[19]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[20]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[21]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[22]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[23]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[24]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[25]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[26]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[27]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[28]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[29]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[30]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_b_out[31]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[0]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[2]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[3]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[4]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[5]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[6]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[7]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[8]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[10]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[11]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[12]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[13]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[14]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[15]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[16]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[18]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[19]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[20]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[21]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[22]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[23]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[24]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[25]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[26]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[27]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[28]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[29]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[30]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out_output[31]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[0]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_valid_in	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_ready_in	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[1]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[3]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[4]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[5]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[6]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[7]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \reset~input_o ;
wire \InstructionMemory|rom~31_combout ;
wire \InstructionMemory|rom~30_combout ;
wire \InstructionMemory|rom~32_combout ;
wire \InstructionMemory|rom~239_combout ;
wire \InstructionMemory|rom~353_combout ;
wire \InstructionMemory|rom~238_combout ;
wire \InstructionMemory|rom~320_combout ;
wire \InstructionMemory|rom~318_combout ;
wire \InstructionMemory|rom~319_combout ;
wire \InstructionMemory|rom~321_combout ;
wire \InstructionMemory|rom~240_combout ;
wire \InstructionMemory|rom~244_combout ;
wire \InstructionMemory|rom~42_combout ;
wire \PCAdder|Add0~2 ;
wire \PCAdder|Add0~6 ;
wire \PCAdder|Add0~10 ;
wire \PCAdder|Add0~14 ;
wire \PCAdder|Add0~18 ;
wire \PCAdder|Add0~21_sumout ;
wire \PCAdder|Add0~17_sumout ;
wire \InstructionMemory|rom~231_combout ;
wire \InstructionMemory|rom~232_combout ;
wire \InstructionMemory|rom~230_combout ;
wire \InstructionMemory|rom~316_combout ;
wire \InstructionMemory|rom~315_combout ;
wire \InstructionMemory|rom~314_combout ;
wire \InstructionMemory|rom~317_combout ;
wire \InstructionMemory|rom~233_combout ;
wire \InstructionMemory|rom~237_combout ;
wire \InstructionMemory|rom~37_combout ;
wire \InstructionMemory|rom~24_combout ;
wire \InstructionMemory|rom~26_combout ;
wire \InstructionMemory|rom~25_combout ;
wire \InstructionMemory|rom~27_combout ;
wire \InstructionMemory|rom~28_combout ;
wire \InstructionMemory|rom~35_combout ;
wire \InstructionMemory|rom~34_combout ;
wire \InstructionMemory|rom~36_combout ;
wire \InstructionMemory|rom~212_combout ;
wire \PCAdder|Add0~13_sumout ;
wire \PCAdder|Add0~9_sumout ;
wire \PCAdder|Add0~5_sumout ;
wire \InstructionMemory|rom~215_combout ;
wire \InstructionMemory|rom~217_combout ;
wire \InstructionMemory|rom~216_combout ;
wire \InstructionMemory|rom~308_combout ;
wire \InstructionMemory|rom~306_combout ;
wire \InstructionMemory|rom~307_combout ;
wire \InstructionMemory|rom~309_combout ;
wire \InstructionMemory|rom~218_combout ;
wire \InstructionMemory|rom~222_combout ;
wire \InstructionMemory|rom~0_combout ;
wire \PCAdder|Add0~1_sumout ;
wire \branch_adder|Add0~2 ;
wire \branch_adder|Add0~6 ;
wire \branch_adder|Add0~10 ;
wire \branch_adder|Add0~14 ;
wire \branch_adder|Add0~18 ;
wire \branch_adder|Add0~21_sumout ;
wire \InstructionMemory|rom~46_combout ;
wire \InstructionMemory|rom~140_combout ;
wire \InstructionMemory|rom~20_combout ;
wire \InstructionMemory|rom~156_combout ;
wire \InstructionMemory|rom~157_combout ;
wire \InstructionMemory|rom~158_combout ;
wire \InstructionMemory|rom~151_combout ;
wire \InstructionMemory|rom~154_combout ;
wire \InstructionMemory|rom~153_combout ;
wire \InstructionMemory|rom~152_combout ;
wire \InstructionMemory|rom~155_combout ;
wire \InstructionMemory|rom~159_combout ;
wire \InstructionMemory|rom~167_combout ;
wire \InstructionMemory|rom~165_combout ;
wire \InstructionMemory|rom~166_combout ;
wire \InstructionMemory|rom~168_combout ;
wire \InstructionMemory|rom~160_combout ;
wire \InstructionMemory|rom~162_combout ;
wire \InstructionMemory|rom~161_combout ;
wire \InstructionMemory|rom~163_combout ;
wire \InstructionMemory|rom~164_combout ;
wire \InstructionMemory|rom~169_combout ;
wire \RegFile|Equal0~0_combout ;
wire \InstructionMemory|rom~274_combout ;
wire \InstructionMemory|rom~275_combout ;
wire \InstructionMemory|rom~273_combout ;
wire \InstructionMemory|rom~334_combout ;
wire \InstructionMemory|rom~332_combout ;
wire \InstructionMemory|rom~333_combout ;
wire \InstructionMemory|rom~335_combout ;
wire \InstructionMemory|rom~276_combout ;
wire \InstructionMemory|rom~280_combout ;
wire \InstructionMemory|rom~190_combout ;
wire \InstructionMemory|rom~211_combout ;
wire \InstructionMemory|rom~289_combout ;
wire \InstructionMemory|rom~290_combout ;
wire \InstructionMemory|rom~342_combout ;
wire \InstructionMemory|rom~340_combout ;
wire \InstructionMemory|rom~341_combout ;
wire \InstructionMemory|rom~343_combout ;
wire \InstructionMemory|rom~291_combout ;
wire \InstructionMemory|rom~295_combout ;
wire \InstructionMemory|rom~205_combout ;
wire \InstructionMemory|rom~209_combout ;
wire \InstructionMemory|rom~185_combout ;
wire \InstructionMemory|rom~187_combout ;
wire \InstructionMemory|rom~186_combout ;
wire \InstructionMemory|rom~188_combout ;
wire \InstructionMemory|rom~183_combout ;
wire \InstructionMemory|rom~181_combout ;
wire \InstructionMemory|rom~182_combout ;
wire \InstructionMemory|rom~180_combout ;
wire \InstructionMemory|rom~184_combout ;
wire \InstructionMemory|rom~189_combout ;
wire \InstructionMemory|rom~281_combout ;
wire \InstructionMemory|rom~283_combout ;
wire \InstructionMemory|rom~282_combout ;
wire \InstructionMemory|rom~338_combout ;
wire \InstructionMemory|rom~336_combout ;
wire \InstructionMemory|rom~337_combout ;
wire \InstructionMemory|rom~339_combout ;
wire \InstructionMemory|rom~284_combout ;
wire \InstructionMemory|rom~288_combout ;
wire \InstructionMemory|rom~201_combout ;
wire \InstructionMemory|rom~210_combout ;
wire \Control|WideOr5~2_combout ;
wire \InstructionMemory|data_out[31]~4_combout ;
wire \Control|LoadType[1]~0_combout ;
wire \pc_to_reg_mux|out[15]~29_combout ;
wire \Control|Selector9~0_combout ;
wire \Control|Decoder0~0_combout ;
wire \InstructionMemory|rom~41_combout ;
wire \Control|Selector5~0_combout ;
wire \Control|Selector5~2_combout ;
wire \InstructionMemory|rom~213_combout ;
wire \InstructionMemory|rom~195_combout ;
wire \InstructionMemory|rom~196_combout ;
wire \InstructionMemory|rom~194_combout ;
wire \InstructionMemory|rom~346_combout ;
wire \InstructionMemory|rom~197_combout ;
wire \InstructionMemory|rom~345_combout ;
wire \InstructionMemory|rom~344_combout ;
wire \InstructionMemory|rom~198_combout ;
wire \InstructionMemory|rom~214_combout ;
wire \Control|Selector7~0_combout ;
wire \Control|Selector7~1_combout ;
wire \Control|Selector9~1_combout ;
wire \Control|Selector9~2_combout ;
wire \Control|Selector9~3_combout ;
wire \Control|Selector6~1_combout ;
wire \Control|Selector6~0_combout ;
wire \Control|Selector6~2_combout ;
wire \ALU|Equal2~0_combout ;
wire \Control|WideOr1~3_combout ;
wire \Control|WideOr1~1_combout ;
wire \Control|Decoder1~6_combout ;
wire \Control|Decoder1~5_combout ;
wire \Control|Decoder1~0_combout ;
wire \RegFile|read_data1[11]~53_combout ;
wire \Control|Decoder0~1_combout ;
wire \Control|Selector9~4_combout ;
wire \Control|Selector9~5_combout ;
wire \InstructionMemory|rom~4_combout ;
wire \Control|WideOr2~0_combout ;
wire \Control|WideOr1~0_combout ;
wire \Control|MemSize~0_combout ;
wire \InstructionMemory|data_out[27]~2_combout ;
wire \InstructionMemory|data_out[26]~1_combout ;
wire \Control|Selector8~0_combout ;
wire \Control|Selector8~1_combout ;
wire \Control|Selector5~1_combout ;
wire \ALU|Equal2~2_combout ;
wire \ALU|O_out[1]~26_combout ;
wire \InstructionMemory|rom~112_combout ;
wire \InstructionMemory|rom~113_combout ;
wire \InstructionMemory|rom~111_combout ;
wire \InstructionMemory|rom~114_combout ;
wire \InstructionMemory|rom~115_combout ;
wire \InstructionMemory|rom~117_combout ;
wire \InstructionMemory|rom~118_combout ;
wire \InstructionMemory|rom~116_combout ;
wire \InstructionMemory|rom~119_combout ;
wire \InstructionMemory|rom~120_combout ;
wire \InstructionMemory|rom~348_combout ;
wire \InstructionMemory|rom~349_combout ;
wire \InstructionMemory|rom~136_combout ;
wire \InstructionMemory|rom~133_combout ;
wire \InstructionMemory|rom~132_combout ;
wire \InstructionMemory|rom~134_combout ;
wire \InstructionMemory|rom~131_combout ;
wire \InstructionMemory|rom~135_combout ;
wire \InstructionMemory|rom~137_combout ;
wire \InstructionMemory|rom~127_combout ;
wire \InstructionMemory|rom~128_combout ;
wire \InstructionMemory|rom~126_combout ;
wire \InstructionMemory|rom~129_combout ;
wire \InstructionMemory|rom~124_combout ;
wire \InstructionMemory|rom~123_combout ;
wire \InstructionMemory|rom~121_combout ;
wire \InstructionMemory|rom~122_combout ;
wire \InstructionMemory|rom~125_combout ;
wire \InstructionMemory|rom~130_combout ;
wire \InstructionMemory|rom~142_combout ;
wire \InstructionMemory|rom~350_combout ;
wire \InstructionMemory|rom~355_combout ;
wire \InstructionMemory|rom~141_combout ;
wire \InstructionMemory|rom~138_combout ;
wire \InstructionMemory|rom~139_combout ;
wire \InstructionMemory|rom~143_combout ;
wire \InstructionMemory|rom~144_combout ;
wire \InstructionMemory|rom~145_combout ;
wire \Control|Selector10~2_combout ;
wire \Control|Selector10~1_combout ;
wire \Control|Selector10~0_combout ;
wire \Control|Selector10~3_combout ;
wire \RegFile|registers[11][29]~feeder_combout ;
wire \reset~inputCLKENA0_outclk ;
wire \InstructionMemory|rom~245_combout ;
wire \InstructionMemory|rom~247_combout ;
wire \InstructionMemory|rom~49_combout ;
wire \InstructionMemory|rom~74_combout ;
wire \InstructionMemory|rom~246_combout ;
wire \InstructionMemory|rom~72_combout ;
wire \InstructionMemory|rom~352_combout ;
wire \InstructionMemory|rom~322_combout ;
wire \InstructionMemory|rom~351_combout ;
wire \InstructionMemory|rom~248_combout ;
wire \InstructionMemory|rom~252_combout ;
wire \InstructionMemory|rom~80_combout ;
wire \Control|Decoder1~2_combout ;
wire \Control|Decoder0~2_combout ;
wire \Control|RegDst[0]~0_combout ;
wire \write_reg_mux_ra|out[0]~6_combout ;
wire \InstructionMemory|rom~96_combout ;
wire \InstructionMemory|rom~98_combout ;
wire \InstructionMemory|rom~97_combout ;
wire \InstructionMemory|rom~99_combout ;
wire \InstructionMemory|rom~100_combout ;
wire \InstructionMemory|rom~101_combout ;
wire \InstructionMemory|rom~102_combout ;
wire \InstructionMemory|rom~103_combout ;
wire \InstructionMemory|rom~364_combout ;
wire \InstructionMemory|rom~363_combout ;
wire \InstructionMemory|rom~362_combout ;
wire \InstructionMemory|rom~94_combout ;
wire \InstructionMemory|rom~95_combout ;
wire \InstructionMemory|rom~298_combout ;
wire \InstructionMemory|rom~299_combout ;
wire \write_reg_mux_ra|out[2]~1_combout ;
wire \RegFile|Decoder0~16_combout ;
wire \InstructionMemory|rom~360_combout ;
wire \InstructionMemory|rom~359_combout ;
wire \InstructionMemory|rom~108_combout ;
wire \InstructionMemory|rom~109_combout ;
wire \InstructionMemory|rom~296_combout ;
wire \InstructionMemory|rom~253_combout ;
wire \InstructionMemory|rom~255_combout ;
wire \InstructionMemory|rom~254_combout ;
wire \InstructionMemory|rom~324_combout ;
wire \InstructionMemory|rom~325_combout ;
wire \InstructionMemory|rom~323_combout ;
wire \InstructionMemory|rom~326_combout ;
wire \InstructionMemory|rom~256_combout ;
wire \InstructionMemory|rom~260_combout ;
wire \InstructionMemory|rom~146_combout ;
wire \write_reg_mux_ra|out[4]~0_combout ;
wire \Control|Selector11~0_combout ;
wire \Control|Selector11~1_combout ;
wire \InstructionMemory|rom~361_combout ;
wire \InstructionMemory|rom~105_combout ;
wire \InstructionMemory|rom~106_combout ;
wire \InstructionMemory|rom~300_combout ;
wire \InstructionMemory|rom~301_combout ;
wire \RegFile|Decoder0~11_combout ;
wire \RegFile|Decoder0~45_combout ;
wire \InstructionMemory|rom~85_combout ;
wire \InstructionMemory|rom~87_combout ;
wire \InstructionMemory|rom~88_combout ;
wire \InstructionMemory|rom~86_combout ;
wire \InstructionMemory|rom~89_combout ;
wire \InstructionMemory|rom~53_combout ;
wire \InstructionMemory|rom~60_combout ;
wire \InstructionMemory|rom~90_combout ;
wire \InstructionMemory|rom~91_combout ;
wire \InstructionMemory|rom~92_combout ;
wire \InstructionMemory|rom~297_combout ;
wire \write_reg_mux_ra|out[1]~2_combout ;
wire \RegFile|Decoder0~49_combout ;
wire \RegFile|Decoder0~51_combout ;
wire \RegFile|registers[11][29]~q ;
wire \RegFile|Decoder0~46_combout ;
wire \RegFile|Decoder0~48_combout ;
wire \RegFile|registers[9][29]~q ;
wire \RegFile|registers[8][29]~feeder_combout ;
wire \RegFile|Decoder0~13_combout ;
wire \RegFile|Decoder0~47_combout ;
wire \RegFile|registers[8][29]~q ;
wire \RegFile|registers[10][29]~feeder_combout ;
wire \RegFile|Decoder0~50_combout ;
wire \RegFile|registers[10][29]~q ;
wire \RegFile|read_data2[29]~312_combout ;
wire \RegFile|read_data2[29]~313_combout ;
wire \RegFile|registers[13][29]~feeder_combout ;
wire \RegFile|Decoder0~9_combout ;
wire \RegFile|Decoder0~53_combout ;
wire \RegFile|registers[13][29]~q ;
wire \RegFile|registers[15][29]~feeder_combout ;
wire \RegFile|Decoder0~55_combout ;
wire \RegFile|registers[15][29]~q ;
wire \RegFile|Decoder0~7_combout ;
wire \RegFile|Decoder0~54_combout ;
wire \RegFile|registers[14][29]~q ;
wire \RegFile|registers[12][29]~feeder_combout ;
wire \RegFile|Decoder0~52_combout ;
wire \RegFile|registers[12][29]~q ;
wire \RegFile|read_data2[29]~314_combout ;
wire \RegFile|registers[4][29]~feeder_combout ;
wire \RegFile|Decoder0~0_combout ;
wire \RegFile|Decoder0~1_combout ;
wire \RegFile|Decoder0~2_combout ;
wire \RegFile|Decoder0~3_combout ;
wire \RegFile|registers[4][29]~q ;
wire \RegFile|registers[6][29]~feeder_combout ;
wire \RegFile|Decoder0~5_combout ;
wire \RegFile|Decoder0~6_combout ;
wire \RegFile|Decoder0~8_combout ;
wire \RegFile|registers[6][29]~q ;
wire \RegFile|Decoder0~10_combout ;
wire \RegFile|registers[7][29]~q ;
wire \RegFile|registers[5][29]~feeder_combout ;
wire \RegFile|Decoder0~4_combout ;
wire \RegFile|registers[5][29]~q ;
wire \RegFile|read_data2[29]~315_combout ;
wire \RegFile|Decoder0~33_combout ;
wire \RegFile|registers[3][29]~q ;
wire \RegFile|Decoder0~30_combout ;
wire \RegFile|registers[2][29]~q ;
wire \RegFile|read_data2[29]~316_combout ;
wire \RegFile|read_data2[16]~10_combout ;
wire \RegFile|read_data2[29]~317_combout ;
wire \Control|WideOr5~0_combout ;
wire \RegFile|registers[29][29]~feeder_combout ;
wire \RegFile|Decoder0~21_combout ;
wire \RegFile|Decoder0~25_combout ;
wire \RegFile|Decoder0~26_combout ;
wire \RegFile|Decoder0~27_combout ;
wire \RegFile|registers[29][29]~q ;
wire \RegFile|Decoder0~31_combout ;
wire \RegFile|Decoder0~34_combout ;
wire \RegFile|Decoder0~37_combout ;
wire \RegFile|registers[17][29]~q ;
wire \RegFile|registers[25][29]~feeder_combout ;
wire \RegFile|Decoder0~12_combout ;
wire \RegFile|Decoder0~17_combout ;
wire \RegFile|Decoder0~18_combout ;
wire \RegFile|registers[25][29]~q ;
wire \RegFile|Decoder0~38_combout ;
wire \RegFile|registers[21][29]~q ;
wire \RegFile|read_data2[29]~308_combout ;
wire \RegFile|Decoder0~14_combout ;
wire \RegFile|Decoder0~15_combout ;
wire \RegFile|registers[24][29]~q ;
wire \RegFile|Decoder0~35_combout ;
wire \RegFile|registers[16][29]~q ;
wire \RegFile|Decoder0~22_combout ;
wire \RegFile|Decoder0~23_combout ;
wire \RegFile|Decoder0~24_combout ;
wire \RegFile|registers[28][29]~q ;
wire \RegFile|Decoder0~36_combout ;
wire \RegFile|registers[20][29]~q ;
wire \RegFile|read_data2[29]~307_combout ;
wire \RegFile|Decoder0~39_combout ;
wire \RegFile|Decoder0~40_combout ;
wire \RegFile|registers[18][29]~q ;
wire \RegFile|Decoder0~28_combout ;
wire \RegFile|registers[30][29]~q ;
wire \RegFile|Decoder0~19_combout ;
wire \RegFile|registers[26][29]~q ;
wire \RegFile|Decoder0~41_combout ;
wire \RegFile|Decoder0~42_combout ;
wire \RegFile|registers[22][29]~q ;
wire \RegFile|read_data2[29]~309_combout ;
wire \RegFile|Decoder0~44_combout ;
wire \RegFile|registers[23][29]~q ;
wire \RegFile|Decoder0~43_combout ;
wire \RegFile|registers[19][29]~q ;
wire \RegFile|Decoder0~29_combout ;
wire \RegFile|registers[31][29]~q ;
wire \RegFile|registers[27][29]~feeder_combout ;
wire \RegFile|Decoder0~20_combout ;
wire \RegFile|registers[27][29]~q ;
wire \RegFile|read_data2[29]~310_combout ;
wire \RegFile|read_data2[29]~311_combout ;
wire \InstructionMemory|rom~104_combout ;
wire \InstructionMemory|rom~110_combout ;
wire \Control|Decoder1~1_combout ;
wire \alu_b_mux|out[29]~42_combout ;
wire \alu_b_mux|out[29]~43_combout ;
wire \ALU|O_out[29]~201_combout ;
wire \Control|WideOr1~2_combout ;
wire \InstructionMemory|rom~93_combout ;
wire \alu_b_mux|out[28]~40_combout ;
wire \pc_to_reg_mux|out[22]~53_combout ;
wire \ALU|Equal5~0_combout ;
wire \pc_src[0]~0_combout ;
wire \ALU|Equal2~1_combout ;
wire \ALU|Equal5~1_combout ;
wire \ALU|O_out[17]~122_combout ;
wire \ALU|O_out[7]~48_combout ;
wire \Control|Jump~0_combout ;
wire \pc_src[1]~2_combout ;
wire \pc_to_reg_mux|out[1]~0_combout ;
wire \alu_a_mux|out[20]~20_combout ;
wire \RegFile|registers[11][20]~q ;
wire \RegFile|registers[8][20]~q ;
wire \RegFile|registers[9][20]~q ;
wire \RegFile|registers[10][20]~q ;
wire \RegFile|read_data2[20]~213_combout ;
wire \RegFile|read_data2[20]~214_combout ;
wire \alu_b_mux|out[20]~25_combout ;
wire \RegFile|registers[28][20]~feeder_combout ;
wire \RegFile|registers[28][20]~q ;
wire \RegFile|registers[16][20]~feeder_combout ;
wire \RegFile|registers[16][20]~q ;
wire \RegFile|registers[20][20]~q ;
wire \RegFile|read_data2[20]~208_combout ;
wire \RegFile|registers[17][20]~feeder_combout ;
wire \RegFile|registers[17][20]~q ;
wire \RegFile|registers[29][20]~feeder_combout ;
wire \RegFile|registers[29][20]~q ;
wire \RegFile|registers[25][20]~feeder_combout ;
wire \RegFile|registers[25][20]~q ;
wire \RegFile|registers[21][20]~q ;
wire \RegFile|read_data2[20]~209_combout ;
wire \RegFile|registers[18][20]~feeder_combout ;
wire \RegFile|registers[18][20]~q ;
wire \RegFile|registers[26][20]~q ;
wire \RegFile|registers[30][20]~feeder_combout ;
wire \RegFile|registers[30][20]~q ;
wire \RegFile|registers[22][20]~q ;
wire \RegFile|read_data2[20]~210_combout ;
wire \RegFile|registers[27][20]~q ;
wire \RegFile|registers[31][20]~feeder_combout ;
wire \RegFile|registers[31][20]~q ;
wire \RegFile|registers[19][20]~q ;
wire \RegFile|registers[23][20]~q ;
wire \RegFile|read_data2[20]~211_combout ;
wire \RegFile|read_data2[20]~212_combout ;
wire \RegFile|registers[2][20]~q ;
wire \RegFile|registers[3][20]~feeder_combout ;
wire \RegFile|registers[3][20]~q ;
wire \RegFile|Decoder0~32_combout ;
wire \RegFile|registers[1][20]~q ;
wire \RegFile|read_data2[20]~217_combout ;
wire \RegFile|registers[5][20]~feeder_combout ;
wire \RegFile|registers[5][20]~q ;
wire \RegFile|registers[6][20]~q ;
wire \RegFile|registers[4][20]~feeder_combout ;
wire \RegFile|registers[4][20]~q ;
wire \RegFile|registers[7][20]~q ;
wire \RegFile|read_data2[20]~216_combout ;
wire \RegFile|registers[12][20]~q ;
wire \RegFile|registers[15][20]~q ;
wire \RegFile|registers[13][20]~q ;
wire \RegFile|registers[14][20]~q ;
wire \RegFile|read_data2[20]~215_combout ;
wire \RegFile|read_data2[20]~218_combout ;
wire \alu_b_mux|out[20]~26_combout ;
wire \ALU|O_out[20]~143_combout ;
wire \ALU|O_out[16]~110_combout ;
wire \branch_adder|Add0~62 ;
wire \branch_adder|Add0~65_sumout ;
wire \alu_a_mux|out[18]~18_combout ;
wire \RegFile|registers[31][18]~q ;
wire \RegFile|registers[19][18]~feeder_combout ;
wire \RegFile|registers[19][18]~q ;
wire \RegFile|registers[27][18]~q ;
wire \RegFile|registers[23][18]~q ;
wire \RegFile|read_data2[18]~189_combout ;
wire \RegFile|registers[26][18]~q ;
wire \RegFile|registers[18][18]~feeder_combout ;
wire \RegFile|registers[18][18]~q ;
wire \RegFile|registers[22][18]~feeder_combout ;
wire \RegFile|registers[22][18]~q ;
wire \RegFile|registers[30][18]~q ;
wire \RegFile|read_data2[18]~188_combout ;
wire \RegFile|registers[17][18]~feeder_combout ;
wire \RegFile|registers[17][18]~q ;
wire \RegFile|registers[25][18]~feeder_combout ;
wire \RegFile|registers[25][18]~q ;
wire \RegFile|registers[29][18]~feeder_combout ;
wire \RegFile|registers[29][18]~q ;
wire \RegFile|registers[21][18]~q ;
wire \RegFile|read_data2[18]~187_combout ;
wire \RegFile|registers[24][18]~feeder_combout ;
wire \RegFile|registers[24][18]~q ;
wire \RegFile|registers[28][18]~q ;
wire \RegFile|registers[16][18]~feeder_combout ;
wire \RegFile|registers[16][18]~q ;
wire \RegFile|registers[20][18]~q ;
wire \RegFile|read_data2[18]~186_combout ;
wire \RegFile|read_data2[18]~190_combout ;
wire \alu_b_mux|out[18]~21_combout ;
wire \RegFile|registers[8][18]~feeder_combout ;
wire \RegFile|registers[8][18]~q ;
wire \RegFile|registers[9][18]~feeder_combout ;
wire \RegFile|registers[9][18]~q ;
wire \RegFile|registers[10][18]~q ;
wire \RegFile|registers[11][18]~q ;
wire \RegFile|read_data2[18]~191_combout ;
wire \RegFile|read_data2[18]~192_combout ;
wire \RegFile|registers[6][18]~q ;
wire \RegFile|registers[5][18]~q ;
wire \RegFile|registers[4][18]~feeder_combout ;
wire \RegFile|registers[4][18]~q ;
wire \RegFile|read_data2[18]~194_combout ;
wire \RegFile|registers[3][18]~q ;
wire \RegFile|registers[1][18]~q ;
wire \RegFile|registers[2][18]~q ;
wire \RegFile|read_data2[18]~195_combout ;
wire \RegFile|registers[13][18]~q ;
wire \RegFile|registers[15][18]~q ;
wire \RegFile|registers[12][18]~feeder_combout ;
wire \RegFile|registers[12][18]~q ;
wire \RegFile|registers[14][18]~q ;
wire \RegFile|read_data2[18]~193_combout ;
wire \RegFile|read_data2[18]~196_combout ;
wire \alu_b_mux|out[18]~22_combout ;
wire \ALU|O_out[18]~131_combout ;
wire \InstructionMemory|rom~71_combout ;
wire \InstructionMemory|rom~69_combout ;
wire \InstructionMemory|rom~70_combout ;
wire \InstructionMemory|rom~73_combout ;
wire \InstructionMemory|rom~75_combout ;
wire \InstructionMemory|rom~76_combout ;
wire \InstructionMemory|rom~79_combout ;
wire \alu_a_mux|out[4]~4_combout ;
wire \RegFile|registers[29][4]~q ;
wire \RegFile|registers[17][4]~q ;
wire \RegFile|registers[25][4]~feeder_combout ;
wire \RegFile|registers[25][4]~q ;
wire \RegFile|registers[21][4]~q ;
wire \RegFile|read_data2[4]~42_combout ;
wire \RegFile|registers[18][4]~feeder_combout ;
wire \RegFile|registers[18][4]~q ;
wire \RegFile|registers[26][4]~feeder_combout ;
wire \RegFile|registers[26][4]~q ;
wire \RegFile|registers[30][4]~q ;
wire \RegFile|registers[22][4]~q ;
wire \RegFile|read_data2[4]~43_combout ;
wire \RegFile|registers[31][4]~q ;
wire \RegFile|registers[19][4]~q ;
wire \RegFile|registers[23][4]~q ;
wire \RegFile|read_data2[4]~44_combout ;
wire \RegFile|registers[28][4]~q ;
wire \RegFile|registers[24][4]~q ;
wire \RegFile|registers[16][4]~q ;
wire \RegFile|registers[20][4]~q ;
wire \RegFile|read_data2[4]~41_combout ;
wire \RegFile|read_data2[4]~45_combout ;
wire \alu_b_mux|out[4]~0_combout ;
wire \RegFile|registers[5][4]~q ;
wire \RegFile|registers[7][4]~feeder_combout ;
wire \RegFile|registers[7][4]~q ;
wire \RegFile|registers[6][4]~feeder_combout ;
wire \RegFile|registers[6][4]~q ;
wire \RegFile|registers[4][4]~q ;
wire \RegFile|read_data2[4]~49_combout ;
wire \RegFile|registers[14][4]~q ;
wire \RegFile|registers[12][4]~q ;
wire \RegFile|registers[15][4]~q ;
wire \RegFile|registers[13][4]~q ;
wire \RegFile|read_data2[4]~48_combout ;
wire \RegFile|registers[9][4]~feeder_combout ;
wire \RegFile|registers[9][4]~q ;
wire \RegFile|registers[10][4]~q ;
wire \RegFile|registers[8][4]~q ;
wire \RegFile|registers[11][4]~q ;
wire \RegFile|read_data2[4]~46_combout ;
wire \RegFile|read_data2[4]~47_combout ;
wire \RegFile|registers[1][4]~q ;
wire \RegFile|registers[3][4]~q ;
wire \RegFile|registers[2][4]~q ;
wire \RegFile|read_data2[4]~50_combout ;
wire \RegFile|read_data2[4]~409_combout ;
wire \alu_b_mux|out[4]~5_combout ;
wire \ALU|O_out[4]~49_combout ;
wire \RegFile|read_data2[4]~349_combout ;
wire \alu_b_mux|out[4]~53_combout ;
wire \RegFile|registers[1][3]~q ;
wire \RegFile|registers[3][3]~q ;
wire \RegFile|registers[2][3]~q ;
wire \RegFile|read_data1[3]~21_combout ;
wire \RegFile|registers[4][3]~feeder_combout ;
wire \RegFile|registers[4][3]~q ;
wire \RegFile|registers[5][3]~feeder_combout ;
wire \RegFile|registers[5][3]~q ;
wire \RegFile|registers[6][3]~feeder_combout ;
wire \RegFile|registers[6][3]~q ;
wire \RegFile|registers[7][3]~q ;
wire \RegFile|read_data1[3]~20_combout ;
wire \RegFile|registers[28][3]~feeder_combout ;
wire \RegFile|registers[28][3]~q ;
wire \RegFile|registers[31][3]~q ;
wire \RegFile|registers[30][3]~q ;
wire \RegFile|registers[29][3]~q ;
wire \RegFile|read_data1[3]~19_combout ;
wire \RegFile|registers[27][3]~q ;
wire \RegFile|registers[26][3]~feeder_combout ;
wire \RegFile|registers[26][3]~q ;
wire \RegFile|registers[25][3]~feeder_combout ;
wire \RegFile|registers[25][3]~q ;
wire \RegFile|registers[24][3]~q ;
wire \RegFile|read_data1[3]~18_combout ;
wire \RegFile|read_data1[3]~22_combout ;
wire \alu_a_mux|out[3]~3_combout ;
wire \InstructionMemory|rom~365_combout ;
wire \InstructionMemory|rom~54_combout ;
wire \InstructionMemory|rom~55_combout ;
wire \InstructionMemory|rom~67_combout ;
wire \InstructionMemory|rom~367_combout ;
wire \InstructionMemory|rom~366_combout ;
wire \InstructionMemory|rom~65_combout ;
wire \InstructionMemory|rom~50_combout ;
wire \InstructionMemory|rom~66_combout ;
wire \InstructionMemory|rom~68_combout ;
wire \RegFile|registers[27][2]~q ;
wire \RegFile|registers[26][2]~q ;
wire \RegFile|registers[24][2]~feeder_combout ;
wire \RegFile|registers[24][2]~q ;
wire \RegFile|registers[25][2]~feeder_combout ;
wire \RegFile|registers[25][2]~q ;
wire \RegFile|read_data1[2]~15_combout ;
wire \RegFile|registers[30][2]~q ;
wire \RegFile|registers[29][2]~q ;
wire \RegFile|registers[31][2]~q ;
wire \RegFile|registers[28][2]~q ;
wire \RegFile|read_data1[2]~16_combout ;
wire \RegFile|read_data1[2]~17_combout ;
wire \alu_a_mux|out[2]~2_combout ;
wire \RegFile|registers[19][2]~q ;
wire \RegFile|registers[23][2]~q ;
wire \RegFile|read_data2[2]~24_combout ;
wire \RegFile|registers[18][2]~feeder_combout ;
wire \RegFile|registers[18][2]~q ;
wire \RegFile|registers[22][2]~q ;
wire \RegFile|read_data2[2]~23_combout ;
wire \RegFile|registers[17][2]~feeder_combout ;
wire \RegFile|registers[17][2]~q ;
wire \RegFile|registers[21][2]~q ;
wire \RegFile|read_data2[2]~22_combout ;
wire \RegFile|registers[16][2]~q ;
wire \RegFile|registers[20][2]~q ;
wire \RegFile|read_data2[2]~21_combout ;
wire \RegFile|read_data2[2]~25_combout ;
wire \RegFile|registers[1][2]~feeder_combout ;
wire \RegFile|registers[1][2]~q ;
wire \RegFile|registers[3][2]~feeder_combout ;
wire \RegFile|registers[3][2]~q ;
wire \RegFile|registers[2][2]~q ;
wire \RegFile|read_data2[2]~30_combout ;
wire \RegFile|registers[6][2]~q ;
wire \RegFile|registers[7][2]~q ;
wire \RegFile|registers[5][2]~q ;
wire \RegFile|registers[4][2]~feeder_combout ;
wire \RegFile|registers[4][2]~q ;
wire \RegFile|read_data2[2]~29_combout ;
wire \RegFile|registers[12][2]~feeder_combout ;
wire \RegFile|registers[12][2]~q ;
wire \RegFile|registers[15][2]~feeder_combout ;
wire \RegFile|registers[15][2]~q ;
wire \RegFile|registers[13][2]~feeder_combout ;
wire \RegFile|registers[13][2]~q ;
wire \RegFile|registers[14][2]~q ;
wire \RegFile|read_data2[2]~28_combout ;
wire \RegFile|read_data2[2]~417_combout ;
wire \alu_b_mux|out[2]~3_combout ;
wire \ALU|O_out[2]~38_combout ;
wire \RegFile|registers[5][1]~q ;
wire \RegFile|registers[4][1]~q ;
wire \RegFile|registers[6][1]~feeder_combout ;
wire \RegFile|registers[6][1]~q ;
wire \RegFile|registers[7][1]~q ;
wire \RegFile|read_data1[1]~6_combout ;
wire \RegFile|read_data1[1]~7_combout ;
wire \RegFile|registers[31][1]~q ;
wire \RegFile|registers[28][1]~feeder_combout ;
wire \RegFile|registers[28][1]~q ;
wire \RegFile|registers[29][1]~feeder_combout ;
wire \RegFile|registers[29][1]~q ;
wire \RegFile|registers[30][1]~q ;
wire \RegFile|read_data1[1]~9_combout ;
wire \RegFile|registers[27][1]~feeder_combout ;
wire \RegFile|registers[27][1]~q ;
wire \RegFile|registers[26][1]~feeder_combout ;
wire \RegFile|registers[26][1]~q ;
wire \RegFile|registers[24][1]~q ;
wire \RegFile|registers[25][1]~q ;
wire \RegFile|read_data1[1]~8_combout ;
wire \RegFile|registers[3][1]~q ;
wire \RegFile|registers[1][1]~q ;
wire \RegFile|registers[2][1]~q ;
wire \RegFile|read_data1[1]~10_combout ;
wire \RegFile|read_data1[1]~11_combout ;
wire \RegFile|read_data1[1]~176_combout ;
wire \pc_mux|Mux30~0_combout ;
wire \InstructionMemory|rom~58_combout ;
wire \InstructionMemory|rom~370_combout ;
wire \InstructionMemory|rom~369_combout ;
wire \InstructionMemory|rom~371_combout ;
wire \InstructionMemory|rom~59_combout ;
wire \InstructionMemory|rom~64_combout ;
wire \alu_a_mux|out[1]~1_combout ;
wire \RegFile|registers[19][1]~q ;
wire \RegFile|registers[23][1]~q ;
wire \RegFile|read_data2[1]~14_combout ;
wire \RegFile|registers[17][1]~feeder_combout ;
wire \RegFile|registers[17][1]~q ;
wire \RegFile|registers[21][1]~q ;
wire \RegFile|read_data2[1]~12_combout ;
wire \RegFile|registers[18][1]~feeder_combout ;
wire \RegFile|registers[18][1]~q ;
wire \RegFile|registers[22][1]~q ;
wire \RegFile|read_data2[1]~13_combout ;
wire \RegFile|registers[16][1]~q ;
wire \RegFile|registers[20][1]~q ;
wire \RegFile|read_data2[1]~11_combout ;
wire \RegFile|read_data2[1]~15_combout ;
wire \RegFile|read_data2[1]~20_combout ;
wire \RegFile|registers[12][1]~feeder_combout ;
wire \RegFile|registers[12][1]~q ;
wire \RegFile|registers[15][1]~q ;
wire \RegFile|registers[13][1]~feeder_combout ;
wire \RegFile|registers[13][1]~q ;
wire \RegFile|registers[14][1]~q ;
wire \RegFile|read_data2[1]~18_combout ;
wire \RegFile|read_data2[1]~19_combout ;
wire \RegFile|read_data2[1]~421_combout ;
wire \alu_b_mux|out[1]~2_combout ;
wire \ALU|O_out[1]~27_combout ;
wire \ALU|Equal4~0_combout ;
wire \ALU|Equal3~0_combout ;
wire \ALU|O_out[16]~84_combout ;
wire \ALU|O_out[7]~23_combout ;
wire \RegFile|registers[4][0]~q ;
wire \RegFile|registers[7][0]~q ;
wire \RegFile|registers[6][0]~q ;
wire \RegFile|registers[5][0]~q ;
wire \RegFile|read_data1[0]~0_combout ;
wire \RegFile|read_data1[0]~1_combout ;
wire \RegFile|registers[25][0]~q ;
wire \RegFile|registers[26][0]~q ;
wire \RegFile|registers[27][0]~q ;
wire \RegFile|registers[24][0]~q ;
wire \RegFile|read_data1[0]~2_combout ;
wire \RegFile|registers[30][0]~feeder_combout ;
wire \RegFile|registers[30][0]~q ;
wire \RegFile|registers[28][0]~q ;
wire \RegFile|registers[31][0]~q ;
wire \RegFile|registers[29][0]~feeder_combout ;
wire \RegFile|registers[29][0]~q ;
wire \RegFile|read_data1[0]~3_combout ;
wire \RegFile|registers[1][0]~q ;
wire \RegFile|registers[2][0]~q ;
wire \RegFile|registers[3][0]~q ;
wire \RegFile|read_data1[0]~4_combout ;
wire \RegFile|read_data1[0]~5_combout ;
wire \InstructionMemory|rom~52_combout ;
wire \InstructionMemory|rom~372_combout ;
wire \InstructionMemory|rom~56_combout ;
wire \InstructionMemory|rom~57_combout ;
wire \alu_a_mux|out[0]~0_combout ;
wire \RegFile|registers[17][0]~q ;
wire \RegFile|registers[21][0]~q ;
wire \RegFile|read_data2[0]~1_combout ;
wire \RegFile|registers[18][0]~q ;
wire \RegFile|registers[22][0]~q ;
wire \RegFile|read_data2[0]~2_combout ;
wire \RegFile|registers[19][0]~q ;
wire \RegFile|registers[23][0]~q ;
wire \RegFile|read_data2[0]~3_combout ;
wire \RegFile|registers[16][0]~q ;
wire \RegFile|registers[20][0]~q ;
wire \RegFile|read_data2[0]~0_combout ;
wire \RegFile|read_data2[0]~4_combout ;
wire \RegFile|read_data2[0]~9_combout ;
wire \RegFile|read_data2[0]~8_combout ;
wire \RegFile|registers[12][0]~feeder_combout ;
wire \RegFile|registers[12][0]~q ;
wire \RegFile|registers[13][0]~feeder_combout ;
wire \RegFile|registers[13][0]~q ;
wire \RegFile|registers[15][0]~q ;
wire \RegFile|registers[14][0]~q ;
wire \RegFile|read_data2[0]~7_combout ;
wire \RegFile|read_data2[0]~425_combout ;
wire \alu_b_mux|out[0]~1_combout ;
wire \RegFile|registers[19][3]~q ;
wire \RegFile|registers[23][3]~q ;
wire \RegFile|read_data2[3]~34_combout ;
wire \RegFile|registers[18][3]~q ;
wire \RegFile|registers[22][3]~q ;
wire \RegFile|read_data2[3]~33_combout ;
wire \RegFile|registers[17][3]~q ;
wire \RegFile|registers[21][3]~q ;
wire \RegFile|read_data2[3]~32_combout ;
wire \RegFile|registers[16][3]~q ;
wire \RegFile|registers[20][3]~q ;
wire \RegFile|read_data2[3]~31_combout ;
wire \RegFile|read_data2[3]~35_combout ;
wire \RegFile|read_data2[3]~39_combout ;
wire \RegFile|read_data2[3]~40_combout ;
wire \RegFile|registers[12][3]~feeder_combout ;
wire \RegFile|registers[12][3]~q ;
wire \RegFile|registers[15][3]~feeder_combout ;
wire \RegFile|registers[15][3]~q ;
wire \RegFile|registers[13][3]~q ;
wire \RegFile|registers[14][3]~q ;
wire \RegFile|read_data2[3]~38_combout ;
wire \RegFile|read_data2[3]~413_combout ;
wire \alu_b_mux|out[3]~4_combout ;
wire \ALU|ShiftLeft0~4_combout ;
wire \alu_b_mux|out[9]~10_combout ;
wire \RegFile|registers[11][10]~feeder_combout ;
wire \RegFile|registers[11][10]~q ;
wire \RegFile|registers[10][10]~feeder_combout ;
wire \RegFile|registers[10][10]~q ;
wire \RegFile|registers[8][10]~q ;
wire \RegFile|registers[9][10]~q ;
wire \RegFile|read_data2[10]~107_combout ;
wire \RegFile|read_data2[10]~108_combout ;
wire \RegFile|registers[12][10]~q ;
wire \RegFile|registers[15][10]~q ;
wire \RegFile|registers[14][10]~q ;
wire \RegFile|registers[13][10]~q ;
wire \RegFile|read_data2[10]~109_combout ;
wire \RegFile|registers[7][10]~q ;
wire \RegFile|registers[6][10]~q ;
wire \RegFile|registers[4][10]~q ;
wire \RegFile|registers[5][10]~q ;
wire \RegFile|read_data2[10]~110_combout ;
wire \RegFile|registers[1][10]~q ;
wire \RegFile|registers[2][10]~q ;
wire \RegFile|registers[3][10]~q ;
wire \RegFile|read_data2[10]~111_combout ;
wire \RegFile|read_data2[10]~112_combout ;
wire \RegFile|registers[24][10]~q ;
wire \RegFile|registers[28][10]~q ;
wire \RegFile|registers[16][10]~q ;
wire \RegFile|registers[20][10]~q ;
wire \RegFile|read_data2[10]~102_combout ;
wire \RegFile|registers[27][10]~feeder_combout ;
wire \RegFile|registers[27][10]~q ;
wire \RegFile|registers[31][10]~q ;
wire \RegFile|registers[19][10]~feeder_combout ;
wire \RegFile|registers[19][10]~q ;
wire \RegFile|registers[23][10]~q ;
wire \RegFile|read_data2[10]~105_combout ;
wire \RegFile|registers[17][10]~q ;
wire \RegFile|registers[21][10]~q ;
wire \RegFile|registers[29][10]~feeder_combout ;
wire \RegFile|registers[29][10]~q ;
wire \RegFile|read_data2[10]~103_combout ;
wire \RegFile|registers[30][10]~q ;
wire \RegFile|registers[18][10]~q ;
wire \RegFile|registers[26][10]~q ;
wire \RegFile|registers[22][10]~q ;
wire \RegFile|read_data2[10]~104_combout ;
wire \RegFile|read_data2[10]~106_combout ;
wire \alu_b_mux|out[10]~12_combout ;
wire \pc_to_reg_mux|out[8]~32_combout ;
wire \pc_to_reg_mux|out[8]~34_combout ;
wire \PCAdder|Add0~22 ;
wire \PCAdder|Add0~26 ;
wire \PCAdder|Add0~29_sumout ;
wire \RegFile|registers[26][9]~q ;
wire \RegFile|registers[25][9]~feeder_combout ;
wire \RegFile|registers[25][9]~q ;
wire \RegFile|registers[24][9]~q ;
wire \RegFile|registers[27][9]~q ;
wire \RegFile|read_data1[9]~48_combout ;
wire \RegFile|registers[30][9]~q ;
wire \RegFile|registers[28][9]~q ;
wire \RegFile|registers[29][9]~feeder_combout ;
wire \RegFile|registers[29][9]~q ;
wire \RegFile|registers[31][9]~q ;
wire \RegFile|read_data1[9]~49_combout ;
wire \RegFile|registers[6][9]~q ;
wire \RegFile|registers[7][9]~q ;
wire \RegFile|registers[5][9]~q ;
wire \RegFile|registers[4][9]~q ;
wire \RegFile|read_data1[9]~50_combout ;
wire \RegFile|registers[2][9]~q ;
wire \RegFile|registers[3][9]~q ;
wire \RegFile|read_data1[9]~51_combout ;
wire \RegFile|read_data1[9]~52_combout ;
wire \alu_a_mux|out[9]~9_combout ;
wire \ALU|O_out[9]~74_combout ;
wire \PCAdder|Add0~25_sumout ;
wire \ALU|O_out[7]~54_combout ;
wire \ALU|O_out[4]~55_combout ;
wire \RegFile|registers[11][8]~feeder_combout ;
wire \RegFile|registers[11][8]~q ;
wire \RegFile|registers[8][8]~q ;
wire \RegFile|registers[10][8]~feeder_combout ;
wire \RegFile|registers[10][8]~q ;
wire \RegFile|registers[9][8]~q ;
wire \RegFile|read_data2[8]~86_combout ;
wire \RegFile|read_data2[8]~87_combout ;
wire \RegFile|registers[30][8]~feeder_combout ;
wire \RegFile|registers[30][8]~q ;
wire \RegFile|registers[26][8]~q ;
wire \RegFile|registers[18][8]~feeder_combout ;
wire \RegFile|registers[18][8]~q ;
wire \RegFile|registers[22][8]~q ;
wire \RegFile|read_data2[8]~83_combout ;
wire \RegFile|registers[25][8]~feeder_combout ;
wire \RegFile|registers[25][8]~q ;
wire \RegFile|registers[17][8]~feeder_combout ;
wire \RegFile|registers[17][8]~q ;
wire \RegFile|registers[29][8]~q ;
wire \RegFile|registers[21][8]~q ;
wire \RegFile|read_data2[8]~82_combout ;
wire \RegFile|registers[19][8]~feeder_combout ;
wire \RegFile|registers[19][8]~q ;
wire \RegFile|registers[27][8]~q ;
wire \RegFile|registers[31][8]~q ;
wire \RegFile|registers[23][8]~q ;
wire \RegFile|read_data2[8]~84_combout ;
wire \RegFile|registers[24][8]~q ;
wire \RegFile|registers[16][8]~feeder_combout ;
wire \RegFile|registers[16][8]~q ;
wire \RegFile|registers[28][8]~q ;
wire \RegFile|registers[20][8]~q ;
wire \RegFile|read_data2[8]~81_combout ;
wire \RegFile|read_data2[8]~85_combout ;
wire \RegFile|registers[4][8]~q ;
wire \RegFile|registers[7][8]~q ;
wire \RegFile|registers[6][8]~q ;
wire \RegFile|registers[5][8]~q ;
wire \RegFile|read_data2[8]~89_combout ;
wire \RegFile|registers[2][8]~q ;
wire \RegFile|registers[3][8]~q ;
wire \RegFile|read_data2[8]~90_combout ;
wire \RegFile|registers[12][8]~q ;
wire \RegFile|registers[14][8]~q ;
wire \RegFile|registers[15][8]~q ;
wire \RegFile|registers[13][8]~q ;
wire \RegFile|read_data2[8]~88_combout ;
wire \RegFile|read_data2[8]~357_combout ;
wire \alu_b_mux|out[8]~57_combout ;
wire \RegFile|registers[11][7]~q ;
wire \RegFile|registers[9][7]~q ;
wire \RegFile|registers[10][7]~q ;
wire \RegFile|registers[8][7]~feeder_combout ;
wire \RegFile|registers[8][7]~q ;
wire \RegFile|read_data2[7]~76_combout ;
wire \RegFile|read_data2[7]~77_combout ;
wire \RegFile|registers[16][7]~q ;
wire \RegFile|registers[24][7]~q ;
wire \RegFile|registers[28][7]~q ;
wire \RegFile|registers[20][7]~q ;
wire \RegFile|read_data2[7]~71_combout ;
wire \RegFile|registers[18][7]~feeder_combout ;
wire \RegFile|registers[18][7]~q ;
wire \RegFile|registers[30][7]~feeder_combout ;
wire \RegFile|registers[30][7]~q ;
wire \RegFile|registers[26][7]~q ;
wire \RegFile|registers[22][7]~q ;
wire \RegFile|read_data2[7]~73_combout ;
wire \RegFile|registers[17][7]~q ;
wire \RegFile|registers[25][7]~q ;
wire \RegFile|registers[29][7]~feeder_combout ;
wire \RegFile|registers[29][7]~q ;
wire \RegFile|registers[21][7]~q ;
wire \RegFile|read_data2[7]~72_combout ;
wire \RegFile|registers[19][7]~feeder_combout ;
wire \RegFile|registers[19][7]~q ;
wire \RegFile|registers[31][7]~feeder_combout ;
wire \RegFile|registers[31][7]~q ;
wire \RegFile|registers[23][7]~feeder_combout ;
wire \RegFile|registers[23][7]~q ;
wire \RegFile|read_data2[7]~74_combout ;
wire \RegFile|read_data2[7]~75_combout ;
wire \RegFile|registers[1][7]~q ;
wire \RegFile|registers[2][7]~q ;
wire \RegFile|registers[3][7]~q ;
wire \RegFile|read_data2[7]~80_combout ;
wire \RegFile|registers[7][7]~q ;
wire \RegFile|registers[4][7]~q ;
wire \RegFile|registers[6][7]~q ;
wire \RegFile|registers[5][7]~q ;
wire \RegFile|read_data2[7]~79_combout ;
wire \RegFile|registers[12][7]~feeder_combout ;
wire \RegFile|registers[12][7]~q ;
wire \RegFile|registers[13][7]~feeder_combout ;
wire \RegFile|registers[13][7]~q ;
wire \RegFile|registers[14][7]~q ;
wire \RegFile|registers[15][7]~q ;
wire \RegFile|read_data2[7]~78_combout ;
wire \RegFile|read_data2[7]~355_combout ;
wire \alu_b_mux|out[7]~56_combout ;
wire \alu_a_mux|out[7]~7_combout ;
wire \RegFile|registers[6][6]~q ;
wire \RegFile|registers[4][6]~q ;
wire \RegFile|registers[7][6]~q ;
wire \RegFile|registers[5][6]~q ;
wire \RegFile|read_data2[6]~69_combout ;
wire \RegFile|registers[14][6]~q ;
wire \RegFile|registers[12][6]~feeder_combout ;
wire \RegFile|registers[12][6]~q ;
wire \RegFile|registers[15][6]~q ;
wire \RegFile|registers[13][6]~q ;
wire \RegFile|read_data2[6]~68_combout ;
wire \RegFile|registers[1][6]~q ;
wire \RegFile|registers[2][6]~q ;
wire \RegFile|registers[3][6]~q ;
wire \RegFile|read_data2[6]~70_combout ;
wire \RegFile|read_data2[6]~401_combout ;
wire \RegFile|registers[30][6]~feeder_combout ;
wire \RegFile|registers[30][6]~q ;
wire \RegFile|registers[18][6]~q ;
wire \RegFile|registers[26][6]~q ;
wire \RegFile|registers[22][6]~q ;
wire \RegFile|read_data2[6]~63_combout ;
wire \RegFile|registers[19][6]~feeder_combout ;
wire \RegFile|registers[19][6]~q ;
wire \RegFile|registers[31][6]~q ;
wire \RegFile|registers[27][6]~q ;
wire \RegFile|registers[23][6]~q ;
wire \RegFile|read_data2[6]~64_combout ;
wire \RegFile|registers[29][6]~q ;
wire \RegFile|registers[17][6]~q ;
wire \RegFile|registers[25][6]~feeder_combout ;
wire \RegFile|registers[25][6]~q ;
wire \RegFile|registers[21][6]~q ;
wire \RegFile|read_data2[6]~62_combout ;
wire \RegFile|registers[16][6]~q ;
wire \RegFile|registers[24][6]~q ;
wire \RegFile|registers[28][6]~feeder_combout ;
wire \RegFile|registers[28][6]~q ;
wire \RegFile|registers[20][6]~q ;
wire \RegFile|read_data2[6]~61_combout ;
wire \RegFile|read_data2[6]~65_combout ;
wire \alu_b_mux|out[6]~7_combout ;
wire \alu_a_mux|out[6]~6_combout ;
wire \ALU|O_out[6]~60_combout ;
wire \RegFile|registers[3][5]~q ;
wire \RegFile|registers[1][5]~q ;
wire \RegFile|registers[2][5]~q ;
wire \RegFile|read_data1[5]~31_combout ;
wire \RegFile|registers[25][5]~q ;
wire \RegFile|registers[26][5]~q ;
wire \RegFile|registers[24][5]~q ;
wire \RegFile|registers[27][5]~q ;
wire \RegFile|read_data1[5]~28_combout ;
wire \RegFile|registers[29][5]~q ;
wire \RegFile|registers[30][5]~q ;
wire \RegFile|registers[31][5]~q ;
wire \RegFile|registers[28][5]~q ;
wire \RegFile|read_data1[5]~29_combout ;
wire \RegFile|registers[4][5]~feeder_combout ;
wire \RegFile|registers[4][5]~q ;
wire \RegFile|registers[5][5]~q ;
wire \RegFile|registers[6][5]~feeder_combout ;
wire \RegFile|registers[6][5]~q ;
wire \RegFile|registers[7][5]~q ;
wire \RegFile|read_data1[5]~30_combout ;
wire \RegFile|read_data1[5]~32_combout ;
wire \alu_a_mux|out[5]~5_combout ;
wire \ALU|_~3 ;
wire \ALU|_~7 ;
wire \ALU|_~11 ;
wire \ALU|_~15 ;
wire \ALU|_~18 ;
wire \ALU|_~19 ;
wire \ALU|_~21_sumout ;
wire \RegFile|registers[16][5]~q ;
wire \RegFile|registers[20][5]~q ;
wire \RegFile|read_data2[5]~51_combout ;
wire \RegFile|registers[18][5]~q ;
wire \RegFile|registers[22][5]~q ;
wire \RegFile|read_data2[5]~53_combout ;
wire \RegFile|registers[19][5]~q ;
wire \RegFile|registers[23][5]~q ;
wire \RegFile|read_data2[5]~54_combout ;
wire \RegFile|registers[17][5]~q ;
wire \RegFile|registers[21][5]~q ;
wire \RegFile|read_data2[5]~52_combout ;
wire \RegFile|read_data2[5]~55_combout ;
wire \RegFile|read_data2[5]~60_combout ;
wire \RegFile|registers[15][5]~feeder_combout ;
wire \RegFile|registers[15][5]~q ;
wire \RegFile|registers[12][5]~q ;
wire \RegFile|registers[14][5]~feeder_combout ;
wire \RegFile|registers[14][5]~q ;
wire \RegFile|registers[13][5]~q ;
wire \RegFile|read_data2[5]~58_combout ;
wire \RegFile|read_data2[5]~59_combout ;
wire \RegFile|read_data2[5]~405_combout ;
wire \alu_b_mux|out[5]~6_combout ;
wire \ALU|O_out[5]~56_combout ;
wire \ALU|ShiftLeft0~10_combout ;
wire \ALU|ShiftLeft0~1_combout ;
wire \ALU|ShiftLeft0~9_combout ;
wire \ALU|ShiftLeft0~11_combout ;
wire \ALU|O_out[7]~50_combout ;
wire \RegFile|registers[25][30]~q ;
wire \RegFile|registers[24][30]~q ;
wire \RegFile|registers[27][30]~q ;
wire \RegFile|registers[26][30]~feeder_combout ;
wire \RegFile|registers[26][30]~q ;
wire \RegFile|read_data1[30]~163_combout ;
wire \RegFile|registers[28][30]~q ;
wire \RegFile|registers[29][30]~feeder_combout ;
wire \RegFile|registers[29][30]~q ;
wire \RegFile|registers[30][30]~q ;
wire \RegFile|registers[31][30]~q ;
wire \RegFile|read_data1[30]~164_combout ;
wire \RegFile|registers[6][30]~q ;
wire \RegFile|registers[4][30]~feeder_combout ;
wire \RegFile|registers[4][30]~q ;
wire \RegFile|registers[7][30]~q ;
wire \RegFile|registers[5][30]~feeder_combout ;
wire \RegFile|registers[5][30]~q ;
wire \RegFile|read_data1[30]~165_combout ;
wire \RegFile|registers[2][30]~q ;
wire \RegFile|registers[1][30]~q ;
wire \RegFile|registers[3][30]~feeder_combout ;
wire \RegFile|registers[3][30]~q ;
wire \RegFile|read_data1[30]~166_combout ;
wire \RegFile|read_data1[30]~167_combout ;
wire \RegFile|read_data1[30]~168_combout ;
wire \alu_a_mux|out[30]~30_combout ;
wire \ALU|O_out[30]~207_combout ;
wire \RegFile|read_data1[3]~178_combout ;
wire \ALU|Equal0~1_combout ;
wire \RegFile|read_data1[0]~175_combout ;
wire \ALU|Equal0~0_combout ;
wire \ALU|O_out[30]~192_combout ;
wire \ALU|O_out[30]~193_combout ;
wire \ALU|ShiftRight1~21_combout ;
wire \ALU|ShiftRight0~2_combout ;
wire \ALU|O_out[30]~203_combout ;
wire \ALU|O_out[30]~189_combout ;
wire \ALU|O_out[30]~190_combout ;
wire \RegFile|read_data2[7]~397_combout ;
wire \alu_b_mux|out[7]~8_combout ;
wire \RegFile|read_data2[8]~393_combout ;
wire \alu_b_mux|out[8]~9_combout ;
wire \ALU|ShiftLeft0~21_combout ;
wire \ALU|ShiftLeft0~13_combout ;
wire \ALU|ShiftLeft0~12_combout ;
wire \InstructionMemory|rom~84_combout ;
wire \PCAdder|Add0~30 ;
wire \PCAdder|Add0~34 ;
wire \PCAdder|Add0~37_sumout ;
wire \RegFile|registers[26][11]~feeder_combout ;
wire \RegFile|registers[26][11]~q ;
wire \RegFile|registers[24][11]~q ;
wire \RegFile|registers[27][11]~feeder_combout ;
wire \RegFile|registers[27][11]~q ;
wire \RegFile|registers[25][11]~feeder_combout ;
wire \RegFile|registers[25][11]~q ;
wire \RegFile|read_data1[11]~60_combout ;
wire \RegFile|registers[4][11]~q ;
wire \RegFile|registers[7][11]~q ;
wire \RegFile|registers[5][11]~q ;
wire \RegFile|registers[6][11]~q ;
wire \RegFile|read_data1[11]~62_combout ;
wire \RegFile|registers[29][11]~q ;
wire \RegFile|registers[31][11]~feeder_combout ;
wire \RegFile|registers[31][11]~q ;
wire \RegFile|registers[28][11]~q ;
wire \RegFile|registers[30][11]~q ;
wire \RegFile|read_data1[11]~61_combout ;
wire \RegFile|registers[1][11]~q ;
wire \RegFile|registers[2][11]~q ;
wire \RegFile|registers[3][11]~feeder_combout ;
wire \RegFile|registers[3][11]~q ;
wire \RegFile|read_data1[11]~63_combout ;
wire \RegFile|read_data1[11]~64_combout ;
wire \RegFile|read_data1[11]~65_combout ;
wire \ALU|_~23 ;
wire \ALU|_~27 ;
wire \ALU|_~31 ;
wire \ALU|_~35 ;
wire \ALU|_~38 ;
wire \ALU|_~39 ;
wire \ALU|_~42 ;
wire \ALU|_~43 ;
wire \ALU|_~45_sumout ;
wire \alu_a_mux|out[11]~11_combout ;
wire \ALU|O_out[11]~83_combout ;
wire \branch_adder|Add0~78 ;
wire \branch_adder|Add0~81_sumout ;
wire \RegFile|registers[24][22]~feeder_combout ;
wire \RegFile|registers[24][22]~q ;
wire \RegFile|registers[26][22]~q ;
wire \RegFile|registers[27][22]~feeder_combout ;
wire \RegFile|registers[27][22]~q ;
wire \RegFile|registers[25][22]~feeder_combout ;
wire \RegFile|registers[25][22]~q ;
wire \RegFile|read_data1[22]~118_combout ;
wire \RegFile|registers[7][22]~q ;
wire \RegFile|registers[4][22]~feeder_combout ;
wire \RegFile|registers[4][22]~q ;
wire \RegFile|registers[6][22]~q ;
wire \RegFile|read_data1[22]~120_combout ;
wire \RegFile|registers[2][22]~feeder_combout ;
wire \RegFile|registers[2][22]~q ;
wire \RegFile|registers[3][22]~feeder_combout ;
wire \RegFile|registers[3][22]~q ;
wire \RegFile|registers[1][22]~q ;
wire \RegFile|read_data1[22]~121_combout ;
wire \RegFile|registers[30][22]~feeder_combout ;
wire \RegFile|registers[30][22]~q ;
wire \RegFile|registers[29][22]~feeder_combout ;
wire \RegFile|registers[29][22]~q ;
wire \RegFile|registers[28][22]~q ;
wire \RegFile|registers[31][22]~q ;
wire \RegFile|read_data1[22]~119_combout ;
wire \RegFile|read_data1[22]~122_combout ;
wire \RegFile|read_data1[22]~123_combout ;
wire \pc_mux|Mux9~0_combout ;
wire \PCAdder|Add0~38 ;
wire \PCAdder|Add0~41_sumout ;
wire \alu_a_mux|out[12]~12_combout ;
wire \RegFile|registers[2][12]~q ;
wire \RegFile|registers[1][12]~q ;
wire \RegFile|registers[3][12]~q ;
wire \RegFile|read_data2[12]~133_combout ;
wire \RegFile|registers[13][12]~feeder_combout ;
wire \RegFile|registers[13][12]~q ;
wire \RegFile|registers[15][12]~q ;
wire \RegFile|registers[12][12]~q ;
wire \RegFile|registers[14][12]~q ;
wire \RegFile|read_data2[12]~131_combout ;
wire \RegFile|registers[7][12]~q ;
wire \RegFile|registers[4][12]~q ;
wire \RegFile|registers[5][12]~q ;
wire \RegFile|read_data2[12]~132_combout ;
wire \RegFile|registers[8][12]~q ;
wire \RegFile|registers[10][12]~q ;
wire \RegFile|registers[9][12]~q ;
wire \RegFile|registers[11][12]~q ;
wire \RegFile|read_data2[12]~129_combout ;
wire \RegFile|read_data2[12]~130_combout ;
wire \RegFile|read_data2[12]~389_combout ;
wire \RegFile|registers[17][12]~q ;
wire \RegFile|registers[29][12]~q ;
wire \RegFile|registers[25][12]~feeder_combout ;
wire \RegFile|registers[25][12]~q ;
wire \RegFile|registers[21][12]~q ;
wire \RegFile|read_data2[12]~125_combout ;
wire \RegFile|registers[24][12]~q ;
wire \RegFile|registers[16][12]~q ;
wire \RegFile|registers[28][12]~feeder_combout ;
wire \RegFile|registers[28][12]~q ;
wire \RegFile|registers[20][12]~q ;
wire \RegFile|read_data2[12]~124_combout ;
wire \RegFile|registers[26][12]~q ;
wire \RegFile|registers[30][12]~feeder_combout ;
wire \RegFile|registers[30][12]~q ;
wire \RegFile|registers[18][12]~feeder_combout ;
wire \RegFile|registers[18][12]~q ;
wire \RegFile|registers[22][12]~q ;
wire \RegFile|read_data2[12]~126_combout ;
wire \RegFile|registers[19][12]~q ;
wire \RegFile|registers[31][12]~q ;
wire \RegFile|registers[27][12]~q ;
wire \RegFile|registers[23][12]~q ;
wire \RegFile|read_data2[12]~127_combout ;
wire \RegFile|read_data2[12]~128_combout ;
wire \alu_b_mux|out[12]~13_combout ;
wire \ALU|O_out[12]~87_combout ;
wire \ALU|ShiftRight1~3_combout ;
wire \ALU|O_out[12]~89_combout ;
wire \RegFile|registers[10][19]~q ;
wire \RegFile|registers[8][19]~q ;
wire \RegFile|registers[9][19]~feeder_combout ;
wire \RegFile|registers[9][19]~q ;
wire \RegFile|registers[11][19]~q ;
wire \RegFile|read_data2[19]~202_combout ;
wire \RegFile|read_data2[19]~203_combout ;
wire \RegFile|registers[2][19]~q ;
wire \RegFile|registers[1][19]~q ;
wire \RegFile|read_data2[19]~206_combout ;
wire \RegFile|registers[13][19]~q ;
wire \RegFile|registers[15][19]~q ;
wire \RegFile|registers[12][19]~q ;
wire \RegFile|registers[14][19]~feeder_combout ;
wire \RegFile|registers[14][19]~q ;
wire \RegFile|read_data2[19]~204_combout ;
wire \RegFile|registers[6][19]~q ;
wire \RegFile|registers[4][19]~q ;
wire \RegFile|registers[5][19]~feeder_combout ;
wire \RegFile|registers[5][19]~q ;
wire \RegFile|registers[7][19]~q ;
wire \RegFile|read_data2[19]~205_combout ;
wire \RegFile|read_data2[19]~207_combout ;
wire \alu_b_mux|out[19]~23_combout ;
wire \RegFile|registers[24][19]~q ;
wire \RegFile|registers[16][19]~feeder_combout ;
wire \RegFile|registers[16][19]~q ;
wire \RegFile|registers[28][19]~feeder_combout ;
wire \RegFile|registers[28][19]~q ;
wire \RegFile|registers[20][19]~q ;
wire \RegFile|read_data2[19]~197_combout ;
wire \RegFile|registers[30][19]~q ;
wire \RegFile|registers[18][19]~q ;
wire \RegFile|registers[26][19]~feeder_combout ;
wire \RegFile|registers[26][19]~q ;
wire \RegFile|registers[22][19]~q ;
wire \RegFile|read_data2[19]~199_combout ;
wire \RegFile|registers[25][19]~feeder_combout ;
wire \RegFile|registers[25][19]~q ;
wire \RegFile|registers[29][19]~feeder_combout ;
wire \RegFile|registers[29][19]~q ;
wire \RegFile|registers[17][19]~q ;
wire \RegFile|registers[21][19]~q ;
wire \RegFile|read_data2[19]~198_combout ;
wire \RegFile|registers[31][19]~q ;
wire \RegFile|registers[19][19]~q ;
wire \RegFile|registers[27][19]~q ;
wire \RegFile|registers[23][19]~q ;
wire \RegFile|read_data2[19]~200_combout ;
wire \RegFile|read_data2[19]~201_combout ;
wire \alu_b_mux|out[19]~24_combout ;
wire \RegFile|registers[9][16]~feeder_combout ;
wire \RegFile|registers[9][16]~q ;
wire \RegFile|registers[11][16]~q ;
wire \RegFile|registers[8][16]~feeder_combout ;
wire \RegFile|registers[8][16]~q ;
wire \RegFile|registers[10][16]~q ;
wire \RegFile|read_data2[16]~173_combout ;
wire \RegFile|read_data2[16]~174_combout ;
wire \RegFile|registers[12][16]~q ;
wire \RegFile|registers[13][16]~q ;
wire \RegFile|registers[14][16]~q ;
wire \RegFile|registers[15][16]~q ;
wire \RegFile|read_data2[16]~164_combout ;
wire \RegFile|registers[5][16]~q ;
wire \RegFile|registers[6][16]~q ;
wire \RegFile|registers[4][16]~feeder_combout ;
wire \RegFile|registers[4][16]~q ;
wire \RegFile|registers[7][16]~q ;
wire \RegFile|read_data2[16]~165_combout ;
wire \RegFile|registers[2][16]~q ;
wire \RegFile|registers[1][16]~q ;
wire \RegFile|registers[3][16]~q ;
wire \RegFile|read_data2[16]~166_combout ;
wire \RegFile|read_data2[16]~167_combout ;
wire \alu_b_mux|out[16]~17_combout ;
wire \RegFile|registers[18][16]~q ;
wire \RegFile|registers[26][16]~feeder_combout ;
wire \RegFile|registers[26][16]~q ;
wire \RegFile|registers[30][16]~q ;
wire \RegFile|registers[22][16]~q ;
wire \RegFile|read_data2[16]~170_combout ;
wire \RegFile|registers[20][16]~q ;
wire \RegFile|registers[16][16]~q ;
wire \RegFile|registers[24][16]~q ;
wire \RegFile|registers[28][16]~q ;
wire \RegFile|read_data2[16]~168_combout ;
wire \RegFile|registers[17][16]~feeder_combout ;
wire \RegFile|registers[17][16]~q ;
wire \RegFile|registers[29][16]~q ;
wire \RegFile|registers[21][16]~q ;
wire \RegFile|read_data2[16]~169_combout ;
wire \RegFile|registers[27][16]~q ;
wire \RegFile|registers[19][16]~q ;
wire \RegFile|registers[31][16]~q ;
wire \RegFile|registers[23][16]~q ;
wire \RegFile|read_data2[16]~171_combout ;
wire \RegFile|read_data2[16]~172_combout ;
wire \alu_b_mux|out[16]~18_combout ;
wire \RegFile|registers[8][17]~feeder_combout ;
wire \RegFile|registers[8][17]~q ;
wire \RegFile|registers[10][17]~q ;
wire \RegFile|registers[11][17]~q ;
wire \RegFile|registers[9][17]~q ;
wire \RegFile|read_data2[17]~184_combout ;
wire \RegFile|read_data2[17]~185_combout ;
wire \RegFile|registers[12][17]~q ;
wire \RegFile|registers[13][17]~q ;
wire \RegFile|registers[14][17]~q ;
wire \RegFile|registers[15][17]~q ;
wire \RegFile|read_data2[17]~175_combout ;
wire \RegFile|registers[6][17]~q ;
wire \RegFile|registers[5][17]~q ;
wire \RegFile|registers[4][17]~feeder_combout ;
wire \RegFile|registers[4][17]~q ;
wire \RegFile|registers[7][17]~q ;
wire \RegFile|read_data2[17]~176_combout ;
wire \RegFile|registers[2][17]~q ;
wire \RegFile|registers[1][17]~q ;
wire \RegFile|registers[3][17]~q ;
wire \RegFile|read_data2[17]~177_combout ;
wire \RegFile|read_data2[17]~178_combout ;
wire \RegFile|registers[19][17]~feeder_combout ;
wire \RegFile|registers[19][17]~q ;
wire \RegFile|registers[27][17]~q ;
wire \RegFile|registers[23][17]~q ;
wire \RegFile|read_data2[17]~182_combout ;
wire \RegFile|registers[24][17]~feeder_combout ;
wire \RegFile|registers[24][17]~q ;
wire \RegFile|registers[16][17]~feeder_combout ;
wire \RegFile|registers[16][17]~q ;
wire \RegFile|registers[28][17]~q ;
wire \RegFile|registers[20][17]~q ;
wire \RegFile|read_data2[17]~179_combout ;
wire \RegFile|registers[17][17]~q ;
wire \RegFile|registers[29][17]~feeder_combout ;
wire \RegFile|registers[29][17]~q ;
wire \RegFile|registers[21][17]~q ;
wire \RegFile|registers[25][17]~q ;
wire \RegFile|read_data2[17]~180_combout ;
wire \RegFile|registers[30][17]~feeder_combout ;
wire \RegFile|registers[30][17]~q ;
wire \RegFile|registers[26][17]~feeder_combout ;
wire \RegFile|registers[26][17]~q ;
wire \RegFile|registers[18][17]~feeder_combout ;
wire \RegFile|registers[18][17]~q ;
wire \RegFile|registers[22][17]~q ;
wire \RegFile|read_data2[17]~181_combout ;
wire \RegFile|read_data2[17]~183_combout ;
wire \alu_b_mux|out[17]~19_combout ;
wire \alu_b_mux|out[17]~20_combout ;
wire \ALU|ShiftRight1~1_combout ;
wire \branch_adder|Add0~82 ;
wire \branch_adder|Add0~85_sumout ;
wire \pc_mux|Mux8~0_combout ;
wire \PCAdder|Add0~82 ;
wire \PCAdder|Add0~85_sumout ;
wire \branch_adder|Add0~86 ;
wire \branch_adder|Add0~89_sumout ;
wire \RegFile|registers[4][24]~q ;
wire \RegFile|registers[5][24]~feeder_combout ;
wire \RegFile|registers[5][24]~q ;
wire \RegFile|registers[7][24]~q ;
wire \RegFile|registers[6][24]~q ;
wire \RegFile|read_data1[24]~132_combout ;
wire \RegFile|registers[29][24]~q ;
wire \RegFile|registers[30][24]~feeder_combout ;
wire \RegFile|registers[30][24]~q ;
wire \RegFile|registers[28][24]~feeder_combout ;
wire \RegFile|registers[28][24]~q ;
wire \RegFile|registers[31][24]~q ;
wire \RegFile|read_data1[24]~131_combout ;
wire \RegFile|registers[25][24]~feeder_combout ;
wire \RegFile|registers[25][24]~q ;
wire \RegFile|registers[26][24]~feeder_combout ;
wire \RegFile|registers[26][24]~q ;
wire \RegFile|registers[27][24]~q ;
wire \RegFile|read_data1[24]~130_combout ;
wire \RegFile|registers[1][24]~q ;
wire \RegFile|registers[2][24]~q ;
wire \RegFile|registers[3][24]~feeder_combout ;
wire \RegFile|registers[3][24]~q ;
wire \RegFile|read_data1[24]~133_combout ;
wire \RegFile|read_data1[24]~134_combout ;
wire \RegFile|read_data1[24]~181_combout ;
wire \pc_mux|Mux7~0_combout ;
wire \PCAdder|Add0~86 ;
wire \PCAdder|Add0~89_sumout ;
wire \ALU|O_out[24]~168_combout ;
wire \alu_a_mux|out[24]~24_combout ;
wire \ALU|O_out[24]~167_combout ;
wire \RegFile|registers[9][23]~q ;
wire \RegFile|registers[8][23]~feeder_combout ;
wire \RegFile|registers[8][23]~q ;
wire \RegFile|registers[10][23]~q ;
wire \RegFile|registers[11][23]~q ;
wire \RegFile|read_data2[23]~246_combout ;
wire \RegFile|read_data2[23]~247_combout ;
wire \RegFile|registers[3][23]~q ;
wire \RegFile|registers[1][23]~q ;
wire \RegFile|registers[2][23]~q ;
wire \RegFile|read_data2[23]~250_combout ;
wire \RegFile|registers[12][23]~feeder_combout ;
wire \RegFile|registers[12][23]~q ;
wire \RegFile|registers[13][23]~q ;
wire \RegFile|registers[15][23]~q ;
wire \RegFile|registers[14][23]~q ;
wire \RegFile|read_data2[23]~248_combout ;
wire \RegFile|registers[4][23]~q ;
wire \RegFile|registers[5][23]~feeder_combout ;
wire \RegFile|registers[5][23]~q ;
wire \RegFile|registers[7][23]~q ;
wire \RegFile|registers[6][23]~q ;
wire \RegFile|read_data2[23]~249_combout ;
wire \RegFile|read_data2[23]~251_combout ;
wire \RegFile|registers[31][23]~feeder_combout ;
wire \RegFile|registers[31][23]~q ;
wire \RegFile|registers[19][23]~q ;
wire \RegFile|registers[23][23]~q ;
wire \RegFile|read_data2[23]~244_combout ;
wire \RegFile|registers[17][23]~feeder_combout ;
wire \RegFile|registers[17][23]~q ;
wire \RegFile|registers[25][23]~feeder_combout ;
wire \RegFile|registers[25][23]~q ;
wire \RegFile|registers[29][23]~feeder_combout ;
wire \RegFile|registers[29][23]~q ;
wire \RegFile|registers[21][23]~q ;
wire \RegFile|read_data2[23]~242_combout ;
wire \RegFile|registers[26][23]~feeder_combout ;
wire \RegFile|registers[26][23]~q ;
wire \RegFile|registers[18][23]~feeder_combout ;
wire \RegFile|registers[18][23]~q ;
wire \RegFile|registers[30][23]~feeder_combout ;
wire \RegFile|registers[30][23]~q ;
wire \RegFile|registers[22][23]~q ;
wire \RegFile|read_data2[23]~243_combout ;
wire \RegFile|registers[16][23]~q ;
wire \RegFile|registers[28][23]~q ;
wire \RegFile|registers[20][23]~q ;
wire \RegFile|registers[24][23]~feeder_combout ;
wire \RegFile|registers[24][23]~q ;
wire \RegFile|read_data2[23]~241_combout ;
wire \RegFile|read_data2[23]~245_combout ;
wire \alu_b_mux|out[23]~31_combout ;
wire \alu_b_mux|out[23]~32_combout ;
wire \RegFile|registers[26][21]~q ;
wire \RegFile|registers[25][21]~feeder_combout ;
wire \RegFile|registers[25][21]~q ;
wire \RegFile|registers[24][21]~feeder_combout ;
wire \RegFile|registers[24][21]~q ;
wire \RegFile|registers[27][21]~q ;
wire \RegFile|read_data1[21]~112_combout ;
wire \RegFile|registers[28][21]~feeder_combout ;
wire \RegFile|registers[28][21]~q ;
wire \RegFile|registers[29][21]~q ;
wire \RegFile|registers[30][21]~feeder_combout ;
wire \RegFile|registers[30][21]~q ;
wire \RegFile|registers[31][21]~q ;
wire \RegFile|read_data1[21]~113_combout ;
wire \RegFile|registers[1][21]~q ;
wire \RegFile|registers[3][21]~feeder_combout ;
wire \RegFile|registers[3][21]~q ;
wire \RegFile|registers[2][21]~q ;
wire \RegFile|read_data1[21]~115_combout ;
wire \RegFile|registers[6][21]~feeder_combout ;
wire \RegFile|registers[6][21]~q ;
wire \RegFile|registers[4][21]~feeder_combout ;
wire \RegFile|registers[4][21]~q ;
wire \RegFile|registers[7][21]~q ;
wire \RegFile|registers[5][21]~q ;
wire \RegFile|read_data1[21]~114_combout ;
wire \RegFile|read_data1[21]~116_combout ;
wire \RegFile|read_data1[21]~117_combout ;
wire \RegFile|read_data1[17]~184_combout ;
wire \RegFile|registers[16][15]~feeder_combout ;
wire \RegFile|registers[16][15]~q ;
wire \RegFile|registers[24][15]~q ;
wire \RegFile|registers[28][15]~feeder_combout ;
wire \RegFile|registers[28][15]~q ;
wire \RegFile|registers[20][15]~q ;
wire \RegFile|read_data2[15]~154_combout ;
wire \RegFile|registers[18][15]~q ;
wire \RegFile|registers[30][15]~q ;
wire \RegFile|registers[22][15]~q ;
wire \RegFile|registers[26][15]~feeder_combout ;
wire \RegFile|registers[26][15]~q ;
wire \RegFile|read_data2[15]~156_combout ;
wire \RegFile|registers[25][15]~q ;
wire \RegFile|registers[17][15]~q ;
wire \RegFile|registers[21][15]~q ;
wire \RegFile|read_data2[15]~155_combout ;
wire \RegFile|registers[27][15]~q ;
wire \RegFile|registers[31][15]~q ;
wire \RegFile|registers[19][15]~q ;
wire \RegFile|registers[23][15]~q ;
wire \RegFile|read_data2[15]~157_combout ;
wire \RegFile|read_data2[15]~158_combout ;
wire \RegFile|registers[9][15]~q ;
wire \RegFile|registers[8][15]~q ;
wire \RegFile|registers[10][15]~feeder_combout ;
wire \RegFile|registers[10][15]~q ;
wire \RegFile|registers[11][15]~q ;
wire \RegFile|read_data2[15]~159_combout ;
wire \RegFile|read_data2[15]~160_combout ;
wire \RegFile|registers[1][15]~q ;
wire \RegFile|registers[2][15]~q ;
wire \RegFile|registers[3][15]~q ;
wire \RegFile|read_data2[15]~163_combout ;
wire \RegFile|registers[12][15]~q ;
wire \RegFile|registers[15][15]~q ;
wire \RegFile|registers[13][15]~q ;
wire \RegFile|registers[14][15]~q ;
wire \RegFile|read_data2[15]~161_combout ;
wire \RegFile|registers[6][15]~q ;
wire \RegFile|registers[7][15]~q ;
wire \RegFile|registers[4][15]~feeder_combout ;
wire \RegFile|registers[4][15]~q ;
wire \RegFile|registers[5][15]~q ;
wire \RegFile|read_data2[15]~162_combout ;
wire \RegFile|read_data2[15]~343_combout ;
wire \alu_b_mux|out[15]~51_combout ;
wire \alu_a_mux|out[15]~15_combout ;
wire \alu_a_mux|out[14]~14_combout ;
wire \RegFile|registers[16][14]~q ;
wire \RegFile|registers[28][14]~q ;
wire \RegFile|registers[24][14]~feeder_combout ;
wire \RegFile|registers[24][14]~q ;
wire \RegFile|registers[20][14]~q ;
wire \RegFile|read_data2[14]~144_combout ;
wire \RegFile|registers[27][14]~q ;
wire \RegFile|registers[23][14]~q ;
wire \RegFile|registers[19][14]~feeder_combout ;
wire \RegFile|registers[19][14]~q ;
wire \RegFile|registers[31][14]~q ;
wire \RegFile|read_data2[14]~147_combout ;
wire \RegFile|registers[30][14]~feeder_combout ;
wire \RegFile|registers[30][14]~q ;
wire \RegFile|registers[18][14]~feeder_combout ;
wire \RegFile|registers[18][14]~q ;
wire \RegFile|registers[26][14]~q ;
wire \RegFile|registers[22][14]~q ;
wire \RegFile|read_data2[14]~146_combout ;
wire \RegFile|registers[17][14]~q ;
wire \RegFile|registers[29][14]~q ;
wire \RegFile|registers[21][14]~q ;
wire \RegFile|read_data2[14]~145_combout ;
wire \RegFile|read_data2[14]~148_combout ;
wire \RegFile|registers[8][14]~q ;
wire \RegFile|registers[9][14]~feeder_combout ;
wire \RegFile|registers[9][14]~q ;
wire \RegFile|registers[10][14]~feeder_combout ;
wire \RegFile|registers[10][14]~q ;
wire \RegFile|registers[11][14]~q ;
wire \RegFile|read_data2[14]~149_combout ;
wire \RegFile|read_data2[14]~150_combout ;
wire \InstructionMemory|rom~107_combout ;
wire \RegFile|registers[4][14]~q ;
wire \RegFile|registers[5][14]~q ;
wire \RegFile|registers[6][14]~q ;
wire \RegFile|registers[7][14]~q ;
wire \RegFile|read_data2[14]~152_combout ;
wire \RegFile|registers[2][14]~q ;
wire \RegFile|registers[1][14]~q ;
wire \RegFile|registers[3][14]~feeder_combout ;
wire \RegFile|registers[3][14]~q ;
wire \RegFile|read_data2[14]~153_combout ;
wire \RegFile|registers[15][14]~q ;
wire \RegFile|registers[12][14]~feeder_combout ;
wire \RegFile|registers[12][14]~q ;
wire \RegFile|registers[13][14]~feeder_combout ;
wire \RegFile|registers[13][14]~q ;
wire \RegFile|registers[14][14]~q ;
wire \RegFile|read_data2[14]~151_combout ;
wire \RegFile|read_data2[14]~360_combout ;
wire \alu_b_mux|out[14]~60_combout ;
wire \Control|Decoder1~3_combout ;
wire \RegFile|read_data2[8]~361_combout ;
wire \DataMem|stack_seg|write_data[8]~1_combout ;
wire \ALU|O_out[7]~64_combout ;
wire \ALU|_~29_sumout ;
wire \ALU|ShiftLeft0~15_combout ;
wire \ALU|ShiftLeft0~16_combout ;
wire \RegFile|read_data2[15]~377_combout ;
wire \alu_b_mux|out[15]~16_combout ;
wire \ALU|ShiftRight1~28_combout ;
wire \RegFile|registers[6][13]~q ;
wire \RegFile|registers[4][13]~feeder_combout ;
wire \RegFile|registers[4][13]~q ;
wire \RegFile|registers[7][13]~q ;
wire \RegFile|read_data2[13]~142_combout ;
wire \RegFile|registers[10][13]~q ;
wire \RegFile|registers[9][13]~feeder_combout ;
wire \RegFile|registers[9][13]~q ;
wire \RegFile|registers[8][13]~feeder_combout ;
wire \RegFile|registers[8][13]~q ;
wire \RegFile|registers[11][13]~q ;
wire \RegFile|read_data2[13]~139_combout ;
wire \RegFile|read_data2[13]~140_combout ;
wire \RegFile|registers[12][13]~q ;
wire \RegFile|registers[13][13]~q ;
wire \RegFile|registers[15][13]~q ;
wire \RegFile|registers[14][13]~q ;
wire \RegFile|read_data2[13]~141_combout ;
wire \RegFile|registers[1][13]~q ;
wire \RegFile|registers[2][13]~q ;
wire \RegFile|registers[3][13]~q ;
wire \RegFile|read_data2[13]~143_combout ;
wire \RegFile|read_data2[13]~385_combout ;
wire \RegFile|registers[25][13]~q ;
wire \RegFile|registers[17][13]~feeder_combout ;
wire \RegFile|registers[17][13]~q ;
wire \RegFile|registers[29][13]~q ;
wire \RegFile|registers[21][13]~q ;
wire \RegFile|read_data2[13]~135_combout ;
wire \RegFile|registers[27][13]~feeder_combout ;
wire \RegFile|registers[27][13]~q ;
wire \RegFile|registers[19][13]~q ;
wire \RegFile|registers[31][13]~feeder_combout ;
wire \RegFile|registers[31][13]~q ;
wire \RegFile|registers[23][13]~q ;
wire \RegFile|read_data2[13]~137_combout ;
wire \RegFile|registers[18][13]~feeder_combout ;
wire \RegFile|registers[18][13]~q ;
wire \RegFile|registers[30][13]~feeder_combout ;
wire \RegFile|registers[30][13]~q ;
wire \RegFile|registers[26][13]~feeder_combout ;
wire \RegFile|registers[26][13]~q ;
wire \RegFile|registers[22][13]~q ;
wire \RegFile|read_data2[13]~136_combout ;
wire \RegFile|registers[28][13]~q ;
wire \RegFile|registers[24][13]~q ;
wire \RegFile|registers[16][13]~q ;
wire \RegFile|registers[20][13]~q ;
wire \RegFile|read_data2[13]~134_combout ;
wire \RegFile|read_data2[13]~138_combout ;
wire \alu_b_mux|out[13]~14_combout ;
wire \RegFile|read_data2[14]~381_combout ;
wire \alu_b_mux|out[14]~15_combout ;
wire \ALU|ShiftRight1~29_combout ;
wire \ALU|ShiftRight1~30_combout ;
wire \ALU|O_out[7]~65_combout ;
wire \ALU|ShiftLeft0~22_combout ;
wire \ALU|O_out[25]~170_combout ;
wire \RegFile|registers[26][27]~q ;
wire \RegFile|registers[24][27]~feeder_combout ;
wire \RegFile|registers[24][27]~q ;
wire \RegFile|registers[27][27]~q ;
wire \RegFile|registers[25][27]~feeder_combout ;
wire \RegFile|registers[25][27]~q ;
wire \RegFile|read_data1[27]~145_combout ;
wire \RegFile|registers[3][27]~feeder_combout ;
wire \RegFile|registers[3][27]~q ;
wire \RegFile|registers[2][27]~q ;
wire \RegFile|registers[1][27]~q ;
wire \RegFile|read_data1[27]~148_combout ;
wire \RegFile|registers[29][27]~q ;
wire \RegFile|registers[28][27]~q ;
wire \RegFile|registers[30][27]~feeder_combout ;
wire \RegFile|registers[30][27]~q ;
wire \RegFile|registers[31][27]~q ;
wire \RegFile|read_data1[27]~146_combout ;
wire \RegFile|registers[5][27]~q ;
wire \RegFile|registers[4][27]~feeder_combout ;
wire \RegFile|registers[4][27]~q ;
wire \RegFile|registers[6][27]~q ;
wire \RegFile|registers[7][27]~q ;
wire \RegFile|read_data1[27]~147_combout ;
wire \RegFile|read_data1[27]~149_combout ;
wire \RegFile|read_data1[27]~150_combout ;
wire \alu_a_mux|out[27]~27_combout ;
wire \ALU|O_out[27]~182_combout ;
wire \ALU|O_out[27]~183_combout ;
wire \ALU|ShiftRight0~11_combout ;
wire \ALU|ShiftRight1~24_combout ;
wire \ALU|ShiftRight0~3_combout ;
wire \ALU|ShiftRight0~17_combout ;
wire \ALU|ShiftRight1~39_combout ;
wire \ALU|ShiftLeft0~42_combout ;
wire \ALU|ShiftRight0~0_combout ;
wire \ALU|ShiftRight1~14_combout ;
wire \ALU|ShiftRight0~1_combout ;
wire \ALU|ShiftRight0~9_combout ;
wire \ALU|O_out[25]~171_combout ;
wire \ALU|ShiftLeft0~19_combout ;
wire \ALU|ShiftLeft0~20_combout ;
wire \ALU|ShiftLeft0~36_combout ;
wire \ALU|ShiftLeft0~40_combout ;
wire \ALU|ShiftLeft0~44_combout ;
wire \ALU|ShiftLeft0~27_combout ;
wire \ALU|O_out[25]~172_combout ;
wire \ALU|O_out[25]~173_combout ;
wire \RegFile|registers[31][25]~q ;
wire \RegFile|registers[30][25]~feeder_combout ;
wire \RegFile|registers[30][25]~q ;
wire \RegFile|registers[28][25]~feeder_combout ;
wire \RegFile|registers[28][25]~q ;
wire \RegFile|registers[29][25]~q ;
wire \RegFile|read_data1[25]~136_combout ;
wire \RegFile|registers[3][25]~feeder_combout ;
wire \RegFile|registers[3][25]~q ;
wire \RegFile|registers[2][25]~q ;
wire \RegFile|registers[1][25]~q ;
wire \RegFile|read_data1[25]~138_combout ;
wire \RegFile|registers[5][25]~q ;
wire \RegFile|registers[4][25]~feeder_combout ;
wire \RegFile|registers[4][25]~q ;
wire \RegFile|registers[6][25]~feeder_combout ;
wire \RegFile|registers[6][25]~q ;
wire \RegFile|registers[7][25]~q ;
wire \RegFile|read_data1[25]~137_combout ;
wire \RegFile|registers[27][25]~q ;
wire \RegFile|registers[24][25]~feeder_combout ;
wire \RegFile|registers[24][25]~q ;
wire \RegFile|registers[25][25]~q ;
wire \RegFile|registers[26][25]~feeder_combout ;
wire \RegFile|registers[26][25]~q ;
wire \RegFile|read_data1[25]~135_combout ;
wire \RegFile|read_data1[25]~139_combout ;
wire \alu_a_mux|out[25]~25_combout ;
wire \ALU|O_out[25]~174_combout ;
wire \RegFile|read_data1[25]~180_combout ;
wire \ALU|_~83 ;
wire \ALU|_~87 ;
wire \ALU|_~91 ;
wire \ALU|_~95 ;
wire \ALU|_~98 ;
wire \ALU|_~99 ;
wire \ALU|_~101_sumout ;
wire \ALU|O_out[25]~175_combout ;
wire \ALU|O_out[25]~176_combout ;
wire \branch_adder|Add0~90 ;
wire \branch_adder|Add0~93_sumout ;
wire \pc_mux|Mux6~0_combout ;
wire \PCAdder|Add0~90 ;
wire \PCAdder|Add0~93_sumout ;
wire \Control|WideOr5~1_combout ;
wire \DataMem|data_seg|mem1~0_combout ;
wire \ALU|O_out[17]~121_combout ;
wire \RegFile|read_data2[13]~359_combout ;
wire \alu_b_mux|out[13]~59_combout ;
wire \RegFile|read_data2[12]~358_combout ;
wire \alu_b_mux|out[12]~58_combout ;
wire \ALU|_~46 ;
wire \ALU|_~47 ;
wire \ALU|_~50 ;
wire \ALU|_~51 ;
wire \ALU|_~55 ;
wire \ALU|_~59 ;
wire \ALU|_~63 ;
wire \ALU|_~67 ;
wire \ALU|_~69_sumout ;
wire \ALU|O_out[17]~123_combout ;
wire \ALU|O_out[17]~118_combout ;
wire \ALU|ShiftLeft0~2_combout ;
wire \ALU|O_out[17]~115_combout ;
wire \ALU|ShiftRight1~11_combout ;
wire \ALU|ShiftRight1~12_combout ;
wire \ALU|O_out[17]~114_combout ;
wire \ALU|O_out[17]~116_combout ;
wire \ALU|O_out[17]~117_combout ;
wire \ALU|O_out[17]~120_combout ;
wire \ALU|O_out[17]~124_combout ;
wire \alu_a_mux|out[19]~19_combout ;
wire \ALU|O_out[19]~137_combout ;
wire \ALU|ShiftRight1~27_combout ;
wire \ALU|ShiftRight0~4_combout ;
wire \ALU|O_out[19]~134_combout ;
wire \ALU|ShiftLeft0~5_combout ;
wire \ALU|ShiftLeft0~31_combout ;
wire \ALU|ShiftLeft0~38_combout ;
wire \ALU|O_out[19]~135_combout ;
wire \ALU|O_out[19]~136_combout ;
wire \ALU|_~71 ;
wire \ALU|_~75 ;
wire \ALU|_~77_sumout ;
wire \ALU|O_out[19]~138_combout ;
wire \ALU|O_out[19]~139_combout ;
wire \DataMem|Equal0~2_combout ;
wire \ALU|ShiftRight1~0_combout ;
wire \ALU|ShiftRight1~4_combout ;
wire \ALU|O_out[17]~108_combout ;
wire \ALU|ShiftLeft0~6_combout ;
wire \ALU|ShiftLeft0~33_combout ;
wire \ALU|ShiftLeft0~7_combout ;
wire \ALU|ShiftLeft0~25_combout ;
wire \ALU|ShiftLeft0~17_combout ;
wire \ALU|ShiftLeft0~34_combout ;
wire \ALU|ShiftLeft0~35_combout ;
wire \ALU|Mux47~0_combout ;
wire \ALU|ShiftLeft0~39_combout ;
wire \ALU|ShiftLeft0~43_combout ;
wire \ALU|O_out[24]~165_combout ;
wire \ALU|ShiftLeft0~18_combout ;
wire \ALU|O_out[24]~224_combout ;
wire \ALU|O_out[24]~166_combout ;
wire \ALU|O_out[24]~218_combout ;
wire \ALU|O_out[16]~109_combout ;
wire \alu_a_mux|out[16]~16_combout ;
wire \ALU|O_out[16]~111_combout ;
wire \ALU|_~65_sumout ;
wire \ALU|O_out[16]~112_combout ;
wire \DataMem|Equal0~8_combout ;
wire \DataMem|Equal0~10_combout ;
wire \alu_a_mux|out[22]~22_combout ;
wire \ALU|O_out[22]~155_combout ;
wire \ALU|_~89_sumout ;
wire \ALU|O_out[22]~156_combout ;
wire \ALU|ShiftLeft0~14_combout ;
wire \ALU|ShiftLeft0~41_combout ;
wire \ALU|ShiftLeft0~37_combout ;
wire \ALU|O_out[22]~153_combout ;
wire \ALU|ShiftRight1~22_combout ;
wire \ALU|ShiftRight0~7_combout ;
wire \ALU|ShiftRight1~33_combout ;
wire \ALU|O_out[22]~152_combout ;
wire \ALU|O_out[22]~154_combout ;
wire \ALU|O_out[22]~157_combout ;
wire \RegFile|registers[25][28]~q ;
wire \RegFile|registers[24][28]~q ;
wire \RegFile|registers[27][28]~q ;
wire \RegFile|registers[26][28]~feeder_combout ;
wire \RegFile|registers[26][28]~q ;
wire \RegFile|read_data1[28]~151_combout ;
wire \RegFile|registers[5][28]~q ;
wire \RegFile|registers[4][28]~q ;
wire \RegFile|registers[6][28]~feeder_combout ;
wire \RegFile|registers[6][28]~q ;
wire \RegFile|registers[7][28]~q ;
wire \RegFile|read_data1[28]~153_combout ;
wire \RegFile|registers[1][28]~q ;
wire \RegFile|registers[2][28]~q ;
wire \RegFile|registers[3][28]~q ;
wire \RegFile|read_data1[28]~154_combout ;
wire \RegFile|registers[28][28]~q ;
wire \RegFile|registers[29][28]~feeder_combout ;
wire \RegFile|registers[29][28]~q ;
wire \RegFile|registers[30][28]~feeder_combout ;
wire \RegFile|registers[30][28]~q ;
wire \RegFile|registers[31][28]~q ;
wire \RegFile|read_data1[28]~152_combout ;
wire \RegFile|read_data1[28]~155_combout ;
wire \RegFile|read_data1[28]~156_combout ;
wire \alu_a_mux|out[28]~28_combout ;
wire \ALU|ShiftLeft0~26_combout ;
wire \ALU|O_out[30]~187_combout ;
wire \ALU|O_out[30]~186_combout ;
wire \ALU|O_out[28]~188_combout ;
wire \ALU|O_out[28]~191_combout ;
wire \ALU|O_out[28]~185_combout ;
wire \ALU|O_out[28]~194_combout ;
wire \ALU|O_out[28]~195_combout ;
wire \RegFile|registers[28][26]~feeder_combout ;
wire \RegFile|registers[28][26]~q ;
wire \RegFile|registers[30][26]~feeder_combout ;
wire \RegFile|registers[30][26]~q ;
wire \RegFile|registers[29][26]~feeder_combout ;
wire \RegFile|registers[29][26]~q ;
wire \RegFile|registers[31][26]~q ;
wire \RegFile|read_data1[26]~141_combout ;
wire \RegFile|registers[3][26]~q ;
wire \RegFile|registers[2][26]~q ;
wire \RegFile|registers[1][26]~q ;
wire \RegFile|read_data1[26]~143_combout ;
wire \RegFile|registers[26][26]~feeder_combout ;
wire \RegFile|registers[26][26]~q ;
wire \RegFile|registers[27][26]~q ;
wire \RegFile|registers[24][26]~feeder_combout ;
wire \RegFile|registers[24][26]~q ;
wire \RegFile|read_data1[26]~140_combout ;
wire \RegFile|registers[4][26]~feeder_combout ;
wire \RegFile|registers[4][26]~q ;
wire \RegFile|registers[5][26]~q ;
wire \RegFile|registers[6][26]~q ;
wire \RegFile|registers[7][26]~q ;
wire \RegFile|read_data1[26]~142_combout ;
wire \RegFile|read_data1[26]~144_combout ;
wire \RegFile|read_data1[26]~179_combout ;
wire \ALU|_~102 ;
wire \ALU|_~103 ;
wire \ALU|_~106 ;
wire \ALU|_~107 ;
wire \ALU|_~110 ;
wire \ALU|_~111 ;
wire \ALU|_~113_sumout ;
wire \ALU|O_out[28]~196_combout ;
wire \DataMem|Equal0~6_combout ;
wire \ALU|O_out[1]~22_combout ;
wire \ALU|O_out[1]~24_combout ;
wire \Control|Selector10~4_combout ;
wire \ALU|O_out[26]~14_combout ;
wire \ALU|O_out[1]~15_combout ;
wire \ALU|O_out[1]~16_combout ;
wire \ALU|O_out[1]~17_combout ;
wire \ALU|O_out[1]~19_combout ;
wire \ALU|O_out[1]~18_combout ;
wire \ALU|O_out[2]~13_combout ;
wire \ALU|ShiftRight1~16_combout ;
wire \ALU|ShiftRight1~15_combout ;
wire \ALU|O_out[1]~20_combout ;
wire \ALU|O_out[1]~11_combout ;
wire \ALU|O_out[1]~10_combout ;
wire \ALU|ShiftRight1~10_combout ;
wire \ALU|O_out[1]~12_combout ;
wire \ALU|O_out[1]~21_combout ;
wire \ALU|O_out[1]~25_combout ;
wire \Control|MemSize~1_combout ;
wire \DataMem|stack_seg|Mux0~0_combout ;
wire \DataMem|data_seg|mem3~0_combout ;
wire \Control|Decoder1~4_combout ;
wire \RegFile|registers[8][24]~feeder_combout ;
wire \RegFile|registers[8][24]~q ;
wire \RegFile|registers[10][24]~q ;
wire \RegFile|registers[9][24]~feeder_combout ;
wire \RegFile|registers[9][24]~q ;
wire \RegFile|registers[11][24]~q ;
wire \RegFile|read_data2[24]~257_combout ;
wire \RegFile|read_data2[24]~258_combout ;
wire \RegFile|registers[15][24]~q ;
wire \RegFile|registers[12][24]~feeder_combout ;
wire \RegFile|registers[12][24]~q ;
wire \RegFile|registers[13][24]~q ;
wire \RegFile|registers[14][24]~q ;
wire \RegFile|read_data2[24]~259_combout ;
wire \RegFile|read_data2[24]~261_combout ;
wire \RegFile|read_data2[24]~260_combout ;
wire \RegFile|read_data2[24]~262_combout ;
wire \RegFile|read_data2[24]~362_combout ;
wire \DataMem|stack_seg|Selector7~0_combout ;
wire \alu_a_mux|out[10]~10_combout ;
wire \ALU|O_out[10]~79_combout ;
wire \ALU|ShiftRight1~20_combout ;
wire \ALU|ShiftRight1~19_combout ;
wire \ALU|O_out[10]~76_combout ;
wire \ALU|ShiftRight0~13_combout ;
wire \ALU|O_out[10]~80_combout ;
wire \ALU|ShiftRight1~23_combout ;
wire \ALU|ShiftRight0~14_combout ;
wire \ALU|O_out[10]~81_combout ;
wire \ALU|O_out[10]~82_combout ;
wire \ALU|_~41_sumout ;
wire \ALU|O_out[10]~228_combout ;
wire \RegFile|registers[16][25]~q ;
wire \RegFile|registers[20][25]~q ;
wire \RegFile|read_data2[25]~263_combout ;
wire \RegFile|registers[17][25]~q ;
wire \RegFile|registers[21][25]~q ;
wire \RegFile|read_data2[25]~264_combout ;
wire \RegFile|registers[19][25]~feeder_combout ;
wire \RegFile|registers[19][25]~q ;
wire \RegFile|registers[23][25]~q ;
wire \RegFile|read_data2[25]~266_combout ;
wire \RegFile|registers[18][25]~feeder_combout ;
wire \RegFile|registers[18][25]~q ;
wire \RegFile|registers[22][25]~q ;
wire \RegFile|read_data2[25]~265_combout ;
wire \RegFile|read_data2[25]~267_combout ;
wire \RegFile|registers[9][25]~q ;
wire \RegFile|registers[10][25]~q ;
wire \RegFile|registers[11][25]~q ;
wire \RegFile|registers[8][25]~feeder_combout ;
wire \RegFile|registers[8][25]~q ;
wire \RegFile|read_data2[25]~268_combout ;
wire \RegFile|read_data2[25]~269_combout ;
wire \RegFile|read_data2[25]~364_combout ;
wire \RegFile|registers[17][9]~feeder_combout ;
wire \RegFile|registers[17][9]~q ;
wire \RegFile|registers[21][9]~q ;
wire \RegFile|read_data2[9]~92_combout ;
wire \RegFile|registers[16][9]~q ;
wire \RegFile|registers[20][9]~q ;
wire \RegFile|read_data2[9]~91_combout ;
wire \RegFile|registers[19][9]~feeder_combout ;
wire \RegFile|registers[19][9]~q ;
wire \RegFile|registers[23][9]~q ;
wire \RegFile|read_data2[9]~94_combout ;
wire \RegFile|registers[18][9]~q ;
wire \RegFile|registers[22][9]~q ;
wire \RegFile|read_data2[9]~93_combout ;
wire \RegFile|read_data2[9]~95_combout ;
wire \RegFile|registers[10][9]~feeder_combout ;
wire \RegFile|registers[10][9]~q ;
wire \RegFile|registers[8][9]~q ;
wire \RegFile|registers[11][9]~feeder_combout ;
wire \RegFile|registers[11][9]~q ;
wire \RegFile|registers[9][9]~q ;
wire \RegFile|read_data2[9]~96_combout ;
wire \RegFile|read_data2[9]~97_combout ;
wire \RegFile|read_data2[9]~363_combout ;
wire \RegFile|read_data2[1]~344_combout ;
wire \RegFile|read_data2[1]~346_combout ;
wire \DataMem|stack_seg|Selector6~0_combout ;
wire \RegFile|read_data2[26]~283_combout ;
wire \RegFile|registers[13][26]~q ;
wire \RegFile|registers[15][26]~q ;
wire \RegFile|registers[14][26]~q ;
wire \RegFile|registers[12][26]~q ;
wire \RegFile|read_data2[26]~281_combout ;
wire \RegFile|read_data2[26]~282_combout ;
wire \RegFile|read_data2[26]~284_combout ;
wire \RegFile|registers[8][26]~feeder_combout ;
wire \RegFile|registers[8][26]~q ;
wire \RegFile|registers[11][26]~q ;
wire \RegFile|registers[10][26]~q ;
wire \RegFile|registers[9][26]~q ;
wire \RegFile|read_data2[26]~279_combout ;
wire \RegFile|read_data2[26]~280_combout ;
wire \RegFile|read_data2[26]~366_combout ;
wire \RegFile|read_data2[2]~342_combout ;
wire \RegFile|read_data2[2]~347_combout ;
wire \RegFile|read_data2[10]~365_combout ;
wire \DataMem|stack_seg|Selector5~0_combout ;
wire \RegFile|registers[18][11]~feeder_combout ;
wire \RegFile|registers[18][11]~q ;
wire \RegFile|registers[22][11]~q ;
wire \RegFile|read_data2[11]~115_combout ;
wire \RegFile|registers[17][11]~q ;
wire \RegFile|registers[21][11]~q ;
wire \RegFile|read_data2[11]~114_combout ;
wire \RegFile|registers[23][11]~feeder_combout ;
wire \RegFile|registers[23][11]~q ;
wire \RegFile|registers[19][11]~feeder_combout ;
wire \RegFile|registers[19][11]~q ;
wire \RegFile|read_data2[11]~116_combout ;
wire \RegFile|registers[20][11]~q ;
wire \RegFile|registers[16][11]~q ;
wire \RegFile|read_data2[11]~113_combout ;
wire \RegFile|read_data2[11]~117_combout ;
wire \RegFile|read_data2[11]~121_combout ;
wire \RegFile|registers[12][11]~q ;
wire \RegFile|registers[15][11]~q ;
wire \RegFile|registers[13][11]~feeder_combout ;
wire \RegFile|registers[13][11]~q ;
wire \RegFile|registers[14][11]~q ;
wire \RegFile|read_data2[11]~120_combout ;
wire \RegFile|read_data2[11]~122_combout ;
wire \RegFile|read_data2[11]~123_combout ;
wire \RegFile|read_data2[11]~367_combout ;
wire \RegFile|read_data2[3]~340_combout ;
wire \RegFile|read_data2[3]~348_combout ;
wire \RegFile|registers[8][27]~q ;
wire \RegFile|registers[11][27]~q ;
wire \RegFile|registers[10][27]~feeder_combout ;
wire \RegFile|registers[10][27]~q ;
wire \RegFile|registers[9][27]~q ;
wire \RegFile|read_data2[27]~290_combout ;
wire \RegFile|read_data2[27]~291_combout ;
wire \RegFile|registers[15][27]~q ;
wire \RegFile|registers[13][27]~feeder_combout ;
wire \RegFile|registers[13][27]~q ;
wire \RegFile|registers[14][27]~feeder_combout ;
wire \RegFile|registers[14][27]~q ;
wire \RegFile|registers[12][27]~q ;
wire \RegFile|read_data2[27]~292_combout ;
wire \RegFile|read_data2[27]~294_combout ;
wire \RegFile|read_data2[27]~293_combout ;
wire \RegFile|read_data2[27]~295_combout ;
wire \RegFile|read_data2[27]~368_combout ;
wire \DataMem|stack_seg|Selector4~0_combout ;
wire \RegFile|registers[19][28]~q ;
wire \RegFile|registers[23][28]~q ;
wire \RegFile|read_data2[28]~299_combout ;
wire \RegFile|registers[16][28]~q ;
wire \RegFile|registers[20][28]~q ;
wire \RegFile|read_data2[28]~296_combout ;
wire \RegFile|registers[17][28]~q ;
wire \RegFile|registers[21][28]~q ;
wire \RegFile|read_data2[28]~297_combout ;
wire \RegFile|registers[18][28]~q ;
wire \RegFile|registers[22][28]~q ;
wire \RegFile|read_data2[28]~298_combout ;
wire \RegFile|read_data2[28]~300_combout ;
wire \RegFile|registers[12][28]~feeder_combout ;
wire \RegFile|registers[12][28]~q ;
wire \RegFile|registers[13][28]~q ;
wire \RegFile|registers[15][28]~q ;
wire \RegFile|registers[14][28]~q ;
wire \RegFile|read_data2[28]~303_combout ;
wire \RegFile|read_data2[28]~305_combout ;
wire \RegFile|read_data2[28]~304_combout ;
wire \RegFile|read_data2[28]~306_combout ;
wire \RegFile|read_data2[28]~370_combout ;
wire \RegFile|read_data2[4]~350_combout ;
wire \RegFile|read_data2[12]~369_combout ;
wire \DataMem|stack_seg|Selector3~0_combout ;
wire \RegFile|read_data2[5]~351_combout ;
wire \RegFile|read_data2[5]~352_combout ;
wire \RegFile|read_data2[13]~371_combout ;
wire \RegFile|read_data2[29]~372_combout ;
wire \DataMem|stack_seg|Selector2~0_combout ;
wire \RegFile|read_data2[30]~327_combout ;
wire \RegFile|read_data2[30]~326_combout ;
wire \RegFile|registers[12][30]~feeder_combout ;
wire \RegFile|registers[12][30]~q ;
wire \RegFile|registers[14][30]~feeder_combout ;
wire \RegFile|registers[14][30]~q ;
wire \RegFile|registers[15][30]~feeder_combout ;
wire \RegFile|registers[15][30]~q ;
wire \RegFile|registers[13][30]~q ;
wire \RegFile|read_data2[30]~325_combout ;
wire \RegFile|read_data2[30]~328_combout ;
wire \RegFile|registers[20][30]~q ;
wire \RegFile|registers[16][30]~feeder_combout ;
wire \RegFile|registers[16][30]~q ;
wire \RegFile|read_data2[30]~318_combout ;
wire \RegFile|registers[18][30]~q ;
wire \RegFile|registers[22][30]~q ;
wire \RegFile|read_data2[30]~320_combout ;
wire \RegFile|registers[23][30]~q ;
wire \RegFile|registers[19][30]~feeder_combout ;
wire \RegFile|registers[19][30]~q ;
wire \RegFile|read_data2[30]~321_combout ;
wire \RegFile|registers[17][30]~q ;
wire \RegFile|registers[21][30]~q ;
wire \RegFile|read_data2[30]~319_combout ;
wire \RegFile|read_data2[30]~322_combout ;
wire \RegFile|read_data2[30]~374_combout ;
wire \RegFile|read_data2[6]~353_combout ;
wire \RegFile|read_data2[6]~354_combout ;
wire \RegFile|read_data2[14]~373_combout ;
wire \DataMem|stack_seg|Selector1~0_combout ;
wire \RegFile|read_data2[15]~375_combout ;
wire \RegFile|registers[28][31]~q ;
wire \RegFile|registers[16][31]~q ;
wire \RegFile|registers[24][31]~feeder_combout ;
wire \RegFile|registers[24][31]~q ;
wire \RegFile|registers[20][31]~q ;
wire \RegFile|read_data2[31]~333_combout ;
wire \RegFile|registers[18][31]~feeder_combout ;
wire \RegFile|registers[18][31]~q ;
wire \RegFile|registers[30][31]~feeder_combout ;
wire \RegFile|registers[30][31]~q ;
wire \RegFile|registers[26][31]~q ;
wire \RegFile|registers[22][31]~q ;
wire \RegFile|read_data2[31]~335_combout ;
wire \RegFile|registers[29][31]~q ;
wire \RegFile|registers[17][31]~feeder_combout ;
wire \RegFile|registers[17][31]~q ;
wire \RegFile|registers[25][31]~q ;
wire \RegFile|registers[21][31]~q ;
wire \RegFile|read_data2[31]~334_combout ;
wire \RegFile|registers[31][31]~q ;
wire \RegFile|registers[23][31]~q ;
wire \RegFile|registers[27][31]~q ;
wire \RegFile|registers[19][31]~q ;
wire \RegFile|read_data2[31]~336_combout ;
wire \RegFile|read_data2[31]~337_combout ;
wire \RegFile|registers[13][31]~q ;
wire \RegFile|registers[15][31]~feeder_combout ;
wire \RegFile|registers[15][31]~q ;
wire \RegFile|registers[14][31]~q ;
wire \RegFile|registers[12][31]~q ;
wire \RegFile|read_data2[31]~329_combout ;
wire \RegFile|registers[2][31]~q ;
wire \RegFile|registers[1][31]~q ;
wire \RegFile|registers[3][31]~q ;
wire \RegFile|read_data2[31]~331_combout ;
wire \RegFile|registers[5][31]~feeder_combout ;
wire \RegFile|registers[5][31]~q ;
wire \RegFile|registers[4][31]~feeder_combout ;
wire \RegFile|registers[4][31]~q ;
wire \RegFile|registers[6][31]~q ;
wire \RegFile|registers[7][31]~q ;
wire \RegFile|read_data2[31]~330_combout ;
wire \RegFile|read_data2[31]~332_combout ;
wire \RegFile|read_data2[31]~376_combout ;
wire \RegFile|read_data2[7]~356_combout ;
wire \DataMem|stack_seg|Selector0~0_combout ;
wire \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \ALU|O_out[25]~215_combout ;
wire \ALU|_~85_sumout ;
wire \alu_a_mux|out[21]~21_combout ;
wire \ALU|O_out[21]~150_combout ;
wire \ALU|O_out[21]~149_combout ;
wire \ALU|O_out[21]~214_combout ;
wire \DataMem|ser|Equal0~0_combout ;
wire \DataMem|ser|Equal0~1_combout ;
wire \DataMem|stack_seg|mem3~0_combout ;
wire \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMem|Equal1~0_combout ;
wire \DataMem|Selector6~0_combout ;
wire \Control|LoadType[1]~2_combout ;
wire \Control|LoadType[0]~1_combout ;
wire \DataMem|stack_seg|Mux1~0_combout ;
wire \DataMem|data_seg|mem2~0_combout ;
wire \DataMem|stack_seg|write_data[16]~0_combout ;
wire \DataMem|stack_seg|write_data[17]~2_combout ;
wire \DataMem|stack_seg|write_data[18]~4_combout ;
wire \DataMem|stack_seg|write_data[19]~6_combout ;
wire \DataMem|stack_seg|write_data[20]~8_combout ;
wire \RegFile|registers[15][21]~q ;
wire \RegFile|registers[12][21]~feeder_combout ;
wire \RegFile|registers[12][21]~q ;
wire \RegFile|registers[13][21]~feeder_combout ;
wire \RegFile|registers[13][21]~q ;
wire \RegFile|registers[14][21]~q ;
wire \RegFile|read_data2[21]~226_combout ;
wire \RegFile|read_data2[21]~227_combout ;
wire \RegFile|read_data2[21]~228_combout ;
wire \RegFile|read_data2[21]~229_combout ;
wire \RegFile|registers[8][21]~q ;
wire \RegFile|registers[9][21]~q ;
wire \RegFile|registers[10][21]~feeder_combout ;
wire \RegFile|registers[10][21]~q ;
wire \RegFile|registers[11][21]~q ;
wire \RegFile|read_data2[21]~224_combout ;
wire \RegFile|read_data2[21]~225_combout ;
wire \DataMem|stack_seg|write_data[21]~10_combout ;
wire \RegFile|registers[8][22]~q ;
wire \RegFile|registers[10][22]~feeder_combout ;
wire \RegFile|registers[10][22]~q ;
wire \RegFile|registers[9][22]~feeder_combout ;
wire \RegFile|registers[9][22]~q ;
wire \RegFile|registers[11][22]~q ;
wire \RegFile|read_data2[22]~235_combout ;
wire \RegFile|read_data2[22]~236_combout ;
wire \RegFile|registers[17][22]~feeder_combout ;
wire \RegFile|registers[17][22]~q ;
wire \RegFile|registers[21][22]~q ;
wire \RegFile|read_data2[22]~231_combout ;
wire \RegFile|registers[20][22]~q ;
wire \RegFile|registers[16][22]~feeder_combout ;
wire \RegFile|registers[16][22]~q ;
wire \RegFile|read_data2[22]~230_combout ;
wire \RegFile|registers[18][22]~feeder_combout ;
wire \RegFile|registers[18][22]~q ;
wire \RegFile|registers[22][22]~q ;
wire \RegFile|read_data2[22]~232_combout ;
wire \RegFile|registers[23][22]~q ;
wire \RegFile|registers[19][22]~feeder_combout ;
wire \RegFile|registers[19][22]~q ;
wire \RegFile|read_data2[22]~233_combout ;
wire \RegFile|read_data2[22]~234_combout ;
wire \DataMem|stack_seg|write_data[22]~12_combout ;
wire \DataMem|stack_seg|write_data[23]~14_combout ;
wire \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMem|stack_seg|mem2~0_combout ;
wire \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \LoadExt|Mux0~4_combout ;
wire \DataMem|stack_seg|write_data[9]~3_combout ;
wire \DataMem|stack_seg|write_data[10]~5_combout ;
wire \DataMem|stack_seg|write_data[11]~7_combout ;
wire \DataMem|stack_seg|write_data[12]~9_combout ;
wire \DataMem|stack_seg|write_data[13]~11_combout ;
wire \DataMem|stack_seg|write_data[14]~13_combout ;
wire \DataMem|stack_seg|write_data[15]~15_combout ;
wire \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMem|Selector0~2_combout ;
wire \DataMem|Selector0~3_combout ;
wire \DataMem|Selector0~0_combout ;
wire \DataMem|stack_seg|mem1~0_combout ;
wire \DataMem|data_seg|mem1~1_combout ;
wire \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ;
wire \LoadExt|Mux0~6_combout ;
wire \LoadExt|Mux0~7_combout ;
wire \LoadExt|Mux0~0_combout ;
wire \LoadExt|Mux0~1_combout ;
wire \LoadExt|Mux0~2_combout ;
wire \DataMem|stack_seg|mem0~0_combout ;
wire \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ;
wire \serial_in[7]~input_o ;
wire \ALU|O_out[3]~46_combout ;
wire \ALU|O_out[3]~43_combout ;
wire \ALU|O_out[3]~42_combout ;
wire \ALU|O_out[3]~40_combout ;
wire \ALU|O_out[3]~41_combout ;
wire \ALU|O_out[3]~44_combout ;
wire \ALU|O_out[3]~45_combout ;
wire \DataMem|ser|s_rden_out~0_combout ;
wire \DataMem|Selector24~1_combout ;
wire \DataMem|data_seg|mem0~0_combout ;
wire \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ;
wire \DataMem|Selector24~4_combout ;
wire \DataMem|Selector24~5_combout ;
wire \DataMem|Selector24~0_combout ;
wire \LoadExt|Mux0~3_combout ;
wire \LoadExt|Mux23~0_combout ;
wire \pc_to_reg_mux|out[25]~63_combout ;
wire \RegFile|registers[15][25]~q ;
wire \RegFile|registers[14][25]~q ;
wire \RegFile|registers[12][25]~q ;
wire \RegFile|registers[13][25]~q ;
wire \RegFile|read_data2[25]~270_combout ;
wire \RegFile|read_data2[25]~271_combout ;
wire \RegFile|read_data2[25]~272_combout ;
wire \RegFile|read_data2[25]~273_combout ;
wire \alu_b_mux|out[26]~35_combout ;
wire \alu_b_mux|out[25]~36_combout ;
wire \ALU|ShiftLeft0~47_combout ;
wire \ALU|ShiftLeft0~48_combout ;
wire \ALU|ShiftLeft0~46_combout ;
wire \ALU|ShiftLeft0~49_combout ;
wire \ALU|Mux36~0_combout ;
wire \ALU|_~109_sumout ;
wire \ALU|O_out[27]~184_combout ;
wire \branch_adder|Add0~94 ;
wire \branch_adder|Add0~97_sumout ;
wire \pc_mux|Mux5~0_combout ;
wire \PCAdder|Add0~94 ;
wire \PCAdder|Add0~97_sumout ;
wire \branch_adder|Add0~98 ;
wire \branch_adder|Add0~101_sumout ;
wire \pc_mux|Mux4~0_combout ;
wire \PCAdder|Add0~98 ;
wire \PCAdder|Add0~101_sumout ;
wire \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMem|Selector4~0_combout ;
wire \pc_to_reg_mux|out[27]~65_combout ;
wire \RegFile|registers[19][27]~feeder_combout ;
wire \RegFile|registers[19][27]~q ;
wire \RegFile|registers[23][27]~q ;
wire \RegFile|read_data2[27]~288_combout ;
wire \RegFile|registers[16][27]~q ;
wire \RegFile|registers[20][27]~q ;
wire \RegFile|read_data2[27]~285_combout ;
wire \RegFile|registers[18][27]~q ;
wire \RegFile|registers[22][27]~q ;
wire \RegFile|read_data2[27]~287_combout ;
wire \RegFile|registers[17][27]~feeder_combout ;
wire \RegFile|registers[17][27]~q ;
wire \RegFile|registers[21][27]~q ;
wire \RegFile|read_data2[27]~286_combout ;
wire \RegFile|read_data2[27]~289_combout ;
wire \alu_b_mux|out[27]~38_combout ;
wire \alu_b_mux|out[27]~39_combout ;
wire \ALU|ShiftRight1~18_combout ;
wire \ALU|ShiftRight0~12_combout ;
wire \ALU|O_out[26]~177_combout ;
wire \ALU|ShiftLeft0~45_combout ;
wire \ALU|O_out[26]~178_combout ;
wire \ALU|O_out[26]~179_combout ;
wire \ALU|_~105_sumout ;
wire \ALU|O_out[26]~180_combout ;
wire \alu_a_mux|out[26]~26_combout ;
wire \ALU|O_out[26]~181_combout ;
wire \ALU|O_out[26]~220_combout ;
wire \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMem|Selector5~0_combout ;
wire \pc_to_reg_mux|out[26]~64_combout ;
wire \RegFile|registers[25][26]~q ;
wire \RegFile|registers[17][26]~q ;
wire \RegFile|registers[21][26]~q ;
wire \RegFile|read_data2[26]~275_combout ;
wire \RegFile|registers[18][26]~q ;
wire \RegFile|registers[22][26]~q ;
wire \RegFile|read_data2[26]~276_combout ;
wire \RegFile|registers[16][26]~q ;
wire \RegFile|registers[20][26]~q ;
wire \RegFile|read_data2[26]~274_combout ;
wire \RegFile|registers[19][26]~q ;
wire \RegFile|registers[23][26]~q ;
wire \RegFile|read_data2[26]~277_combout ;
wire \RegFile|read_data2[26]~278_combout ;
wire \alu_b_mux|out[26]~37_combout ;
wire \ALU|ShiftRight1~25_combout ;
wire \ALU|ShiftRight0~8_combout ;
wire \ALU|O_out[7]~66_combout ;
wire \ALU|O_out[7]~67_combout ;
wire \ALU|O_out[7]~236_combout ;
wire \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMem|Selector18~0_combout ;
wire \ALU|_~53_sumout ;
wire \ALU|O_out[13]~94_combout ;
wire \ALU|O_out[13]~95_combout ;
wire \ALU|O_out[13]~96_combout ;
wire \ALU|ShiftLeft0~28_combout ;
wire \ALU|O_out[13]~93_combout ;
wire \ALU|O_out[13]~97_combout ;
wire \ALU|O_out[13]~98_combout ;
wire \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMem|Selector2~0_combout ;
wire \pc_to_reg_mux|out[13]~46_combout ;
wire \pc_to_reg_mux|out[8]~35_combout ;
wire \pc_to_reg_mux|out[8]~36_combout ;
wire \pc_to_reg_mux|out[13]~47_combout ;
wire \RegFile|registers[5][13]~q ;
wire \RegFile|read_data1[13]~73_combout ;
wire \RegFile|read_data1[13]~74_combout ;
wire \RegFile|read_data1[13]~72_combout ;
wire \RegFile|read_data1[13]~71_combout ;
wire \RegFile|read_data1[13]~75_combout ;
wire \alu_a_mux|out[13]~13_combout ;
wire \ALU|_~54 ;
wire \ALU|_~58 ;
wire \ALU|_~62 ;
wire \ALU|_~66 ;
wire \ALU|_~70 ;
wire \ALU|_~74 ;
wire \ALU|_~79 ;
wire \ALU|_~82 ;
wire \ALU|_~86 ;
wire \ALU|_~90 ;
wire \ALU|_~94 ;
wire \ALU|_~97_sumout ;
wire \ALU|O_out[24]~164_combout ;
wire \ALU|O_out[24]~169_combout ;
wire \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DataMem|Selector7~0_combout ;
wire \pc_to_reg_mux|out[24]~62_combout ;
wire \RegFile|registers[24][24]~feeder_combout ;
wire \RegFile|registers[24][24]~q ;
wire \RegFile|registers[16][24]~q ;
wire \RegFile|registers[20][24]~q ;
wire \RegFile|read_data2[24]~252_combout ;
wire \RegFile|registers[19][24]~feeder_combout ;
wire \RegFile|registers[19][24]~q ;
wire \RegFile|registers[23][24]~q ;
wire \RegFile|read_data2[24]~255_combout ;
wire \RegFile|registers[17][24]~feeder_combout ;
wire \RegFile|registers[17][24]~q ;
wire \RegFile|registers[21][24]~q ;
wire \RegFile|read_data2[24]~253_combout ;
wire \RegFile|registers[18][24]~feeder_combout ;
wire \RegFile|registers[18][24]~q ;
wire \RegFile|registers[22][24]~q ;
wire \RegFile|read_data2[24]~254_combout ;
wire \RegFile|read_data2[24]~256_combout ;
wire \alu_b_mux|out[24]~33_combout ;
wire \alu_b_mux|out[24]~34_combout ;
wire \ALU|ShiftRight1~2_combout ;
wire \ALU|ShiftRight1~8_combout ;
wire \ALU|O_out[12]~88_combout ;
wire \ALU|O_out[12]~90_combout ;
wire \ALU|O_out[12]~91_combout ;
wire \ALU|_~49_sumout ;
wire \ALU|O_out[12]~92_combout ;
wire \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMem|Selector3~0_combout ;
wire \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMem|Selector19~0_combout ;
wire \pc_to_reg_mux|out[12]~44_combout ;
wire \pc_to_reg_mux|out[12]~45_combout ;
wire \RegFile|registers[6][12]~q ;
wire \RegFile|read_data1[12]~68_combout ;
wire \RegFile|read_data1[12]~67_combout ;
wire \RegFile|read_data1[12]~69_combout ;
wire \RegFile|read_data1[12]~66_combout ;
wire \RegFile|read_data1[12]~70_combout ;
wire \InstructionMemory|rom~304_combout ;
wire \PCAdder|Add0~33_sumout ;
wire \branch_adder|Add0~22 ;
wire \branch_adder|Add0~26 ;
wire \branch_adder|Add0~30 ;
wire \branch_adder|Add0~34 ;
wire \branch_adder|Add0~38 ;
wire \branch_adder|Add0~41_sumout ;
wire \pc_mux|Mux19~0_combout ;
wire \PC|pc_out[12]~10_combout ;
wire \PCAdder|Add0~42 ;
wire \PCAdder|Add0~45_sumout ;
wire \branch_adder|Add0~42 ;
wire \branch_adder|Add0~45_sumout ;
wire \pc_mux|Mux18~0_combout ;
wire \PC|pc_out[13]~11_combout ;
wire \PCAdder|Add0~46 ;
wire \PCAdder|Add0~49_sumout ;
wire \ALU|_~57_sumout ;
wire \ALU|O_out[14]~99_combout ;
wire \ALU|O_out[14]~100_combout ;
wire \ALU|O_out[14]~101_combout ;
wire \ALU|O_out[14]~102_combout ;
wire \ALU|O_out[14]~103_combout ;
wire \ALU|O_out[14]~104_combout ;
wire \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMem|Selector17~0_combout ;
wire \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMem|Selector1~0_combout ;
wire \pc_to_reg_mux|out[14]~48_combout ;
wire \pc_to_reg_mux|out[14]~49_combout ;
wire \RegFile|registers[25][14]~q ;
wire \RegFile|read_data1[14]~76_combout ;
wire \RegFile|read_data1[14]~77_combout ;
wire \RegFile|read_data1[14]~79_combout ;
wire \RegFile|read_data1[14]~78_combout ;
wire \RegFile|read_data1[14]~80_combout ;
wire \branch_adder|Add0~46 ;
wire \branch_adder|Add0~49_sumout ;
wire \pc_mux|Mux17~0_combout ;
wire \PC|pc_out[14]~12_combout ;
wire \PCAdder|Add0~50 ;
wire \PCAdder|Add0~53_sumout ;
wire \ALU|_~61_sumout ;
wire \ALU|O_out[15]~105_combout ;
wire \ALU|ShiftRight1~37_combout ;
wire \ALU|ShiftRight0~16_combout ;
wire \ALU|ShiftRight1~38_combout ;
wire \ALU|Mux48~0_combout ;
wire \ALU|O_out[15]~106_combout ;
wire \ALU|O_out[15]~107_combout ;
wire \pc_to_reg_mux|out[15]~50_combout ;
wire \pc_to_reg_mux|out[15]~51_combout ;
wire \pc_to_reg_mux|out[15]~52_combout ;
wire \RegFile|registers[29][15]~feeder_combout ;
wire \RegFile|registers[29][15]~q ;
wire \RegFile|read_data1[15]~82_combout ;
wire \RegFile|read_data1[15]~81_combout ;
wire \RegFile|read_data1[15]~84_combout ;
wire \RegFile|read_data1[15]~83_combout ;
wire \RegFile|read_data1[15]~85_combout ;
wire \RegFile|read_data1[15]~186_combout ;
wire \branch_adder|Add0~50 ;
wire \branch_adder|Add0~53_sumout ;
wire \pc_mux|Mux16~0_combout ;
wire \PCAdder|Add0~54 ;
wire \PCAdder|Add0~58 ;
wire \PCAdder|Add0~62 ;
wire \PCAdder|Add0~66 ;
wire \PCAdder|Add0~70 ;
wire \PCAdder|Add0~74 ;
wire \PCAdder|Add0~78 ;
wire \PCAdder|Add0~81_sumout ;
wire \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMem|Selector9~0_combout ;
wire \pc_to_reg_mux|out[22]~60_combout ;
wire \RegFile|registers[5][22]~feeder_combout ;
wire \RegFile|registers[5][22]~q ;
wire \RegFile|read_data2[22]~238_combout ;
wire \RegFile|registers[12][22]~q ;
wire \RegFile|registers[15][22]~q ;
wire \RegFile|registers[13][22]~q ;
wire \RegFile|registers[14][22]~q ;
wire \RegFile|read_data2[22]~237_combout ;
wire \RegFile|read_data2[22]~239_combout ;
wire \RegFile|read_data2[22]~240_combout ;
wire \alu_b_mux|out[22]~29_combout ;
wire \alu_b_mux|out[22]~30_combout ;
wire \ALU|ShiftRight1~26_combout ;
wire \ALU|ShiftRight0~15_combout ;
wire \ALU|ShiftRight1~35_combout ;
wire \ALU|ShiftRight1~36_combout ;
wire \ALU|ShiftRight0~18_combout ;
wire \ALU|ShiftLeft0~24_combout ;
wire \ALU|Mux52~0_combout ;
wire \ALU|O_out[11]~85_combout ;
wire \ALU|O_out[11]~86_combout ;
wire \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMem|Selector20~0_combout ;
wire \pc_to_reg_mux|out[11]~42_combout ;
wire \pc_to_reg_mux|out[11]~43_combout ;
wire \RegFile|registers[11][11]~q ;
wire \RegFile|registers[8][11]~feeder_combout ;
wire \RegFile|registers[8][11]~q ;
wire \RegFile|registers[10][11]~q ;
wire \RegFile|registers[9][11]~q ;
wire \RegFile|read_data2[11]~118_combout ;
wire \RegFile|read_data2[11]~119_combout ;
wire \alu_b_mux|out[11]~61_combout ;
wire \ALU|ShiftLeft0~29_combout ;
wire \ALU|ShiftLeft0~30_combout ;
wire \ALU|O_out[30]~204_combout ;
wire \ALU|O_out[30]~205_combout ;
wire \ALU|O_out[30]~206_combout ;
wire \ALU|_~115 ;
wire \ALU|_~118 ;
wire \ALU|_~119 ;
wire \ALU|_~121_sumout ;
wire \ALU|O_out[30]~208_combout ;
wire \branch_adder|Add0~102 ;
wire \branch_adder|Add0~106 ;
wire \branch_adder|Add0~109_sumout ;
wire \pc_mux|Mux2~0_combout ;
wire \PCAdder|Add0~102 ;
wire \PCAdder|Add0~106 ;
wire \PCAdder|Add0~109_sumout ;
wire \branch_adder|Add0~110 ;
wire \branch_adder|Add0~113_sumout ;
wire \pc_mux|Mux1~0_combout ;
wire \PCAdder|Add0~110 ;
wire \PCAdder|Add0~113_sumout ;
wire \pc_to_reg_mux|out[30]~68_combout ;
wire \RegFile|registers[11][30]~q ;
wire \RegFile|registers[10][30]~feeder_combout ;
wire \RegFile|registers[10][30]~q ;
wire \RegFile|registers[9][30]~feeder_combout ;
wire \RegFile|registers[9][30]~q ;
wire \RegFile|registers[8][30]~q ;
wire \RegFile|read_data2[30]~323_combout ;
wire \RegFile|read_data2[30]~324_combout ;
wire \alu_b_mux|out[30]~44_combout ;
wire \alu_b_mux|out[30]~45_combout ;
wire \ALU|ShiftRight1~13_combout ;
wire \ALU|ShiftRight1~32_combout ;
wire \ALU|ShiftRight0~6_combout ;
wire \ALU|O_out[5]~57_combout ;
wire \ALU|O_out[5]~58_combout ;
wire \ALU|O_out[5]~59_combout ;
wire \ALU|O_out[5]~244_combout ;
wire \pc_to_reg_mux|out[4]~11_combout ;
wire \pc_to_reg_mux|out[4]~1_combout ;
wire \pc_to_reg_mux|out[4]~9_combout ;
wire \serial_in[5]~input_o ;
wire \ALU|O_out[2]~219_combout ;
wire \DataMem|Equal0~13_combout ;
wire \DataMem|Equal0~7_combout ;
wire \ALU|O_out[29]~197_combout ;
wire \ALU|O_out[29]~198_combout ;
wire \ALU|O_out[29]~199_combout ;
wire \ALU|O_out[29]~200_combout ;
wire \DataMem|Equal0~11_combout ;
wire \DataMem|Equal0~12_combout ;
wire \DataMem|Equal0~3_combout ;
wire \DataMem|Equal0~9_combout ;
wire \pc_to_reg_mux|out[4]~7_combout ;
wire \pc_to_reg_mux|out[4]~8_combout ;
wire \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ;
wire \pc_to_reg_mux|out[5]~23_combout ;
wire \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \DataMem|Selector10~0_combout ;
wire \pc_to_reg_mux|out[5]~24_combout ;
wire \pc_to_reg_mux|out[5]~25_combout ;
wire \RegFile|registers[11][5]~q ;
wire \RegFile|registers[8][5]~q ;
wire \RegFile|registers[10][5]~q ;
wire \RegFile|registers[9][5]~q ;
wire \RegFile|read_data2[5]~56_combout ;
wire \RegFile|read_data2[5]~57_combout ;
wire \alu_b_mux|out[5]~54_combout ;
wire \ALU|_~22 ;
wire \ALU|_~25_sumout ;
wire \ALU|ShiftRight1~17_combout ;
wire \ALU|O_out[6]~61_combout ;
wire \ALU|O_out[6]~62_combout ;
wire \ALU|O_out[6]~63_combout ;
wire \ALU|O_out[6]~240_combout ;
wire \serial_in[6]~input_o ;
wire \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ;
wire \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ;
wire \pc_to_reg_mux|out[6]~26_combout ;
wire \pc_to_reg_mux|out[6]~27_combout ;
wire \pc_to_reg_mux|out[6]~28_combout ;
wire \RegFile|registers[10][6]~q ;
wire \RegFile|registers[8][6]~q ;
wire \RegFile|registers[11][6]~q ;
wire \RegFile|registers[9][6]~q ;
wire \RegFile|read_data2[6]~66_combout ;
wire \RegFile|read_data2[6]~67_combout ;
wire \alu_b_mux|out[6]~55_combout ;
wire \ALU|_~26 ;
wire \ALU|_~30 ;
wire \ALU|_~33_sumout ;
wire \ALU|O_out[8]~68_combout ;
wire \ALU|O_out[8]~70_combout ;
wire \ALU|ShiftRight1~7_combout ;
wire \ALU|O_out[8]~69_combout ;
wire \ALU|O_out[8]~71_combout ;
wire \ALU|O_out[8]~72_combout ;
wire \ALU|O_out[8]~73_combout ;
wire \pc_to_reg_mux|out[8]~33_combout ;
wire \pc_to_reg_mux|out[8]~37_combout ;
wire \RegFile|registers[1][8]~q ;
wire \RegFile|read_data1[8]~46_combout ;
wire \RegFile|read_data1[8]~45_combout ;
wire \RegFile|read_data1[8]~44_combout ;
wire \RegFile|read_data1[8]~43_combout ;
wire \RegFile|read_data1[8]~47_combout ;
wire \alu_a_mux|out[8]~8_combout ;
wire \ALU|_~34 ;
wire \ALU|_~37_sumout ;
wire \ALU|ShiftRight0~10_combout ;
wire \ALU|O_out[9]~75_combout ;
wire \ALU|O_out[9]~77_combout ;
wire \ALU|O_out[9]~78_combout ;
wire \ALU|O_out[9]~232_combout ;
wire \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMem|Selector22~0_combout ;
wire \pc_to_reg_mux|out[9]~38_combout ;
wire \pc_to_reg_mux|out[9]~39_combout ;
wire \RegFile|registers[1][9]~q ;
wire \RegFile|read_data2[9]~100_combout ;
wire \RegFile|read_data2[9]~99_combout ;
wire \RegFile|registers[12][9]~q ;
wire \RegFile|registers[13][9]~q ;
wire \RegFile|registers[15][9]~q ;
wire \RegFile|registers[14][9]~q ;
wire \RegFile|read_data2[9]~98_combout ;
wire \RegFile|read_data2[9]~101_combout ;
wire \alu_b_mux|out[9]~11_combout ;
wire \ALU|ShiftLeft0~23_combout ;
wire \ALU|ShiftLeft0~32_combout ;
wire \ALU|O_out[31]~210_combout ;
wire \ALU|ShiftLeft0~50_combout ;
wire \ALU|ShiftLeft0~51_combout ;
wire \ALU|O_out[31]~211_combout ;
wire \RegFile|read_data1[31]~171_combout ;
wire \RegFile|read_data1[31]~170_combout ;
wire \RegFile|read_data1[31]~172_combout ;
wire \RegFile|read_data1[31]~173_combout ;
wire \RegFile|read_data1[31]~169_combout ;
wire \RegFile|read_data1[31]~174_combout ;
wire \alu_a_mux|out[31]~31_combout ;
wire \ALU|O_out[31]~209_combout ;
wire \ALU|O_out[31]~212_combout ;
wire \ALU|_~122 ;
wire \ALU|_~123 ;
wire \ALU|_~125_sumout ;
wire \ALU|O_out[31]~213_combout ;
wire \branch_adder|Add0~114 ;
wire \branch_adder|Add0~117_sumout ;
wire \pc_mux|Mux0~0_combout ;
wire \PCAdder|Add0~114 ;
wire \PCAdder|Add0~117_sumout ;
wire \DataMem|Selector0~1_combout ;
wire \pc_to_reg_mux|out[31]~69_combout ;
wire \RegFile|registers[8][31]~q ;
wire \RegFile|registers[11][31]~q ;
wire \RegFile|registers[9][31]~feeder_combout ;
wire \RegFile|registers[9][31]~q ;
wire \RegFile|registers[10][31]~q ;
wire \RegFile|read_data2[31]~338_combout ;
wire \RegFile|read_data2[31]~339_combout ;
wire \alu_b_mux|out[31]~46_combout ;
wire \alu_b_mux|out[31]~47_combout ;
wire \ALU|ShiftRight1~34_combout ;
wire \ALU|O_out[23]~158_combout ;
wire \ALU|O_out[23]~159_combout ;
wire \ALU|O_out[23]~160_combout ;
wire \ALU|O_out[23]~161_combout ;
wire \ALU|O_out[23]~163_combout ;
wire \DataMem|Selector8~0_combout ;
wire \pc_to_reg_mux|out[23]~61_combout ;
wire \RegFile|registers[27][23]~feeder_combout ;
wire \RegFile|registers[27][23]~q ;
wire \RegFile|read_data1[23]~124_combout ;
wire \RegFile|read_data1[23]~126_combout ;
wire \RegFile|read_data1[23]~125_combout ;
wire \RegFile|read_data1[23]~127_combout ;
wire \RegFile|read_data1[23]~128_combout ;
wire \RegFile|read_data1[23]~129_combout ;
wire \alu_a_mux|out[23]~23_combout ;
wire \ALU|_~93_sumout ;
wire \ALU|O_out[23]~162_combout ;
wire \ALU|O_out[23]~217_combout ;
wire \DataMem|ser|Equal0~2_combout ;
wire \ALU|O_out[22]~216_combout ;
wire \DataMem|ser|Equal0~3_combout ;
wire \DataMem|stack_seg|mem1~1_combout ;
wire \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DataMem|Selector23~0_combout ;
wire \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \serial_ready_in~input_o ;
wire \serial_in[0]~input_o ;
wire \serial_valid_in~input_o ;
wire \DataMem|Selector31~0_combout ;
wire \DataMem|ser|Equal0~4_combout ;
wire \DataMem|Selector31~1_combout ;
wire \LoadExt|Mux7~0_combout ;
wire \pc_mux|Mux31~0_combout ;
wire \pc_to_reg_mux|out[0]~4_combout ;
wire \pc_to_reg_mux|out[0]~2_combout ;
wire \pc_to_reg_mux|out[0]~3_combout ;
wire \pc_to_reg_mux|out[0]~5_combout ;
wire \pc_to_reg_mux|out[0]~6_combout ;
wire \RegFile|registers[8][0]~feeder_combout ;
wire \RegFile|registers[8][0]~q ;
wire \RegFile|registers[10][0]~q ;
wire \RegFile|registers[9][0]~feeder_combout ;
wire \RegFile|registers[9][0]~q ;
wire \RegFile|registers[11][0]~q ;
wire \RegFile|read_data2[0]~5_combout ;
wire \RegFile|read_data2[0]~6_combout ;
wire \RegFile|read_data2[0]~341_combout ;
wire \alu_b_mux|out[0]~49_combout ;
wire \ALU|_~2 ;
wire \ALU|_~5_sumout ;
wire \ALU|O_out[1]~28_combout ;
wire \ALU|O_out[1]~29_combout ;
wire \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \DataMem|Selector14~0_combout ;
wire \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 ;
wire \serial_in[1]~input_o ;
wire \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 ;
wire \pc_to_reg_mux|out[1]~10_combout ;
wire \pc_to_reg_mux|out[1]~12_combout ;
wire \pc_to_reg_mux|out[1]~13_combout ;
wire \RegFile|registers[9][1]~q ;
wire \RegFile|registers[8][1]~feeder_combout ;
wire \RegFile|registers[8][1]~q ;
wire \RegFile|registers[10][1]~q ;
wire \RegFile|registers[11][1]~q ;
wire \RegFile|read_data2[1]~16_combout ;
wire \RegFile|read_data2[1]~17_combout ;
wire \alu_b_mux|out[1]~52_combout ;
wire \ALU|_~6 ;
wire \ALU|_~9_sumout ;
wire \ALU|ShiftLeft0~3_combout ;
wire \ALU|O_out[2]~33_combout ;
wire \ALU|O_out[2]~32_combout ;
wire \ALU|O_out[2]~30_combout ;
wire \ALU|O_out[2]~35_combout ;
wire \ALU|O_out[2]~31_combout ;
wire \ALU|O_out[2]~34_combout ;
wire \ALU|O_out[2]~36_combout ;
wire \ALU|O_out[2]~37_combout ;
wire \ALU|O_out[2]~39_combout ;
wire \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMem|Selector21~0_combout ;
wire \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMem|Selector13~0_combout ;
wire \serial_in[2]~input_o ;
wire \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \pc_to_reg_mux|out[2]~14_combout ;
wire \pc_to_reg_mux|out[2]~15_combout ;
wire \pc_to_reg_mux|out[2]~16_combout ;
wire \RegFile|registers[9][2]~feeder_combout ;
wire \RegFile|registers[9][2]~q ;
wire \RegFile|registers[10][2]~feeder_combout ;
wire \RegFile|registers[10][2]~q ;
wire \RegFile|registers[8][2]~q ;
wire \RegFile|registers[11][2]~q ;
wire \RegFile|read_data2[2]~26_combout ;
wire \RegFile|read_data2[2]~27_combout ;
wire \alu_b_mux|out[2]~50_combout ;
wire \ALU|_~10 ;
wire \ALU|_~13_sumout ;
wire \ALU|O_out[3]~47_combout ;
wire \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMem|Selector12~0_combout ;
wire \serial_in[3]~input_o ;
wire \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \pc_to_reg_mux|out[3]~17_combout ;
wire \pc_to_reg_mux|out[3]~18_combout ;
wire \pc_to_reg_mux|out[3]~19_combout ;
wire \RegFile|registers[9][3]~q ;
wire \RegFile|registers[8][3]~feeder_combout ;
wire \RegFile|registers[8][3]~q ;
wire \RegFile|registers[10][3]~feeder_combout ;
wire \RegFile|registers[10][3]~q ;
wire \RegFile|registers[11][3]~q ;
wire \RegFile|read_data2[3]~36_combout ;
wire \RegFile|read_data2[3]~37_combout ;
wire \alu_b_mux|out[3]~48_combout ;
wire \ALU|_~14 ;
wire \ALU|_~17_sumout ;
wire \ALU|ShiftLeft0~8_combout ;
wire \ALU|ShiftRight0~5_combout ;
wire \ALU|ShiftRight1~31_combout ;
wire \ALU|ShiftRight1~6_combout ;
wire \ALU|O_out[4]~51_combout ;
wire \ALU|O_out[4]~52_combout ;
wire \ALU|O_out[4]~53_combout ;
wire \ALU|O_out[4]~248_combout ;
wire \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMem|Selector11~0_combout ;
wire \serial_in[4]~input_o ;
wire \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 ;
wire \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 ;
wire \pc_to_reg_mux|out[4]~20_combout ;
wire \pc_to_reg_mux|out[4]~21_combout ;
wire \pc_to_reg_mux|out[4]~22_combout ;
wire \RegFile|registers[27][4]~q ;
wire \RegFile|read_data1[4]~23_combout ;
wire \RegFile|read_data1[4]~25_combout ;
wire \RegFile|read_data1[4]~26_combout ;
wire \RegFile|read_data1[4]~24_combout ;
wire \RegFile|read_data1[4]~27_combout ;
wire \RegFile|read_data1[4]~187_combout ;
wire \ALU|O_out[21]~119_combout ;
wire \ALU|O_out[18]~129_combout ;
wire \ALU|O_out[18]~125_combout ;
wire \ALU|O_out[18]~126_combout ;
wire \ALU|O_out[18]~127_combout ;
wire \ALU|O_out[18]~128_combout ;
wire \ALU|O_out[18]~130_combout ;
wire \ALU|_~73_sumout ;
wire \ALU|O_out[18]~132_combout ;
wire \ALU|O_out[18]~133_combout ;
wire \pc_to_reg_mux|out[18]~56_combout ;
wire \RegFile|registers[7][18]~q ;
wire \RegFile|read_data1[18]~98_combout ;
wire \RegFile|read_data1[18]~96_combout ;
wire \RegFile|read_data1[18]~97_combout ;
wire \RegFile|read_data1[18]~99_combout ;
wire \RegFile|read_data1[18]~100_combout ;
wire \RegFile|read_data1[18]~183_combout ;
wire \pc_mux|Mux13~0_combout ;
wire \PCAdder|Add0~65_sumout ;
wire \branch_adder|Add0~66 ;
wire \branch_adder|Add0~69_sumout ;
wire \pc_mux|Mux12~0_combout ;
wire \PCAdder|Add0~69_sumout ;
wire \pc_to_reg_mux|out[19]~57_combout ;
wire \RegFile|registers[3][19]~q ;
wire \RegFile|read_data1[19]~104_combout ;
wire \RegFile|read_data1[19]~101_combout ;
wire \RegFile|read_data1[19]~103_combout ;
wire \RegFile|read_data1[19]~102_combout ;
wire \RegFile|read_data1[19]~105_combout ;
wire \RegFile|read_data1[19]~182_combout ;
wire \ALU|_~78 ;
wire \ALU|_~81_sumout ;
wire \ALU|O_out[20]~144_combout ;
wire \ALU|O_out[20]~141_combout ;
wire \ALU|O_out[20]~140_combout ;
wire \ALU|O_out[20]~142_combout ;
wire \ALU|O_out[20]~145_combout ;
wire \pc_to_reg_mux|out[20]~58_combout ;
wire \RegFile|registers[24][20]~feeder_combout ;
wire \RegFile|registers[24][20]~q ;
wire \RegFile|read_data1[20]~106_combout ;
wire \RegFile|read_data1[20]~107_combout ;
wire \RegFile|read_data1[20]~109_combout ;
wire \RegFile|read_data1[20]~108_combout ;
wire \RegFile|read_data1[20]~110_combout ;
wire \RegFile|read_data1[20]~111_combout ;
wire \branch_adder|Add0~70 ;
wire \branch_adder|Add0~73_sumout ;
wire \pc_mux|Mux11~0_combout ;
wire \PCAdder|Add0~73_sumout ;
wire \branch_adder|Add0~74 ;
wire \branch_adder|Add0~77_sumout ;
wire \pc_mux|Mux10~0_combout ;
wire \PCAdder|Add0~77_sumout ;
wire \pc_to_reg_mux|out[21]~59_combout ;
wire \RegFile|registers[17][21]~feeder_combout ;
wire \RegFile|registers[17][21]~q ;
wire \RegFile|registers[21][21]~q ;
wire \RegFile|read_data2[21]~220_combout ;
wire \RegFile|registers[19][21]~q ;
wire \RegFile|registers[23][21]~q ;
wire \RegFile|read_data2[21]~222_combout ;
wire \RegFile|registers[18][21]~feeder_combout ;
wire \RegFile|registers[18][21]~q ;
wire \RegFile|registers[22][21]~q ;
wire \RegFile|read_data2[21]~221_combout ;
wire \RegFile|registers[16][21]~feeder_combout ;
wire \RegFile|registers[16][21]~q ;
wire \RegFile|registers[20][21]~q ;
wire \RegFile|read_data2[21]~219_combout ;
wire \RegFile|read_data2[21]~223_combout ;
wire \alu_b_mux|out[21]~27_combout ;
wire \alu_b_mux|out[21]~28_combout ;
wire \ALU|O_out[21]~147_combout ;
wire \ALU|O_out[21]~146_combout ;
wire \ALU|O_out[21]~148_combout ;
wire \ALU|O_out[21]~151_combout ;
wire \DataMem|Equal0~1_combout ;
wire \DataMem|Equal0~4_combout ;
wire \DataMem|Equal0~14_combout ;
wire \DataMem|Equal0~0_combout ;
wire \DataMem|Equal0~5_combout ;
wire \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DataMem|Selector15~0_combout ;
wire \ALU|O_out[16]~113_combout ;
wire \pc_to_reg_mux|out[16]~54_combout ;
wire \RegFile|registers[25][16]~q ;
wire \RegFile|read_data1[16]~86_combout ;
wire \RegFile|read_data1[16]~89_combout ;
wire \RegFile|read_data1[16]~88_combout ;
wire \RegFile|read_data1[16]~87_combout ;
wire \RegFile|read_data1[16]~90_combout ;
wire \RegFile|read_data1[16]~185_combout ;
wire \branch_adder|Add0~54 ;
wire \branch_adder|Add0~57_sumout ;
wire \pc_mux|Mux15~0_combout ;
wire \PCAdder|Add0~57_sumout ;
wire \branch_adder|Add0~58 ;
wire \branch_adder|Add0~61_sumout ;
wire \pc_mux|Mux14~0_combout ;
wire \PCAdder|Add0~61_sumout ;
wire \pc_to_reg_mux|out[17]~55_combout ;
wire \RegFile|registers[31][17]~q ;
wire \RegFile|read_data1[17]~92_combout ;
wire \RegFile|read_data1[17]~91_combout ;
wire \RegFile|read_data1[17]~94_combout ;
wire \RegFile|read_data1[17]~93_combout ;
wire \RegFile|read_data1[17]~95_combout ;
wire \alu_a_mux|out[17]~17_combout ;
wire \ALU|Equal0~3_combout ;
wire \ALU|Equal0~8_combout ;
wire \ALU|Equal0~9_combout ;
wire \ALU|Equal0~2_combout ;
wire \ALU|Equal0~6_combout ;
wire \ALU|Equal0~5_combout ;
wire \ALU|Equal0~4_combout ;
wire \ALU|Equal0~7_combout ;
wire \ALU|Equal0~10_combout ;
wire \ALU|LessThan1~5_combout ;
wire \ALU|Equal1~0_combout ;
wire \ALU|LessThan1~17_combout ;
wire \ALU|LessThan1~18_combout ;
wire \ALU|LessThan1~16_combout ;
wire \ALU|LessThan1~15_combout ;
wire \ALU|LessThan1~13_combout ;
wire \ALU|LessThan1~14_combout ;
wire \ALU|Equal1~3_combout ;
wire \ALU|LessThan1~1_combout ;
wire \ALU|LessThan1~3_combout ;
wire \ALU|LessThan1~0_combout ;
wire \ALU|LessThan1~2_combout ;
wire \ALU|LessThan1~4_combout ;
wire \ALU|LessThan1~6_combout ;
wire \ALU|Equal1~8_combout ;
wire \ALU|Equal1~7_combout ;
wire \ALU|Equal1~9_combout ;
wire \ALU|Equal1~10_combout ;
wire \ALU|Equal1~1_combout ;
wire \ALU|Equal1~2_combout ;
wire \ALU|Equal1~6_combout ;
wire \ALU|Equal1~11_combout ;
wire \ALU|Equal1~12_combout ;
wire \ALU|Mux64~0_combout ;
wire \pc_src[0]~1_combout ;
wire \branch_adder|Add0~105_sumout ;
wire \pc_mux|Mux3~0_combout ;
wire \PCAdder|Add0~105_sumout ;
wire \pc_to_reg_mux|out[28]~66_combout ;
wire \RegFile|registers[9][28]~q ;
wire \RegFile|registers[10][28]~feeder_combout ;
wire \RegFile|registers[10][28]~q ;
wire \RegFile|registers[8][28]~q ;
wire \RegFile|registers[11][28]~feeder_combout ;
wire \RegFile|registers[11][28]~q ;
wire \RegFile|read_data2[28]~301_combout ;
wire \RegFile|read_data2[28]~302_combout ;
wire \alu_b_mux|out[28]~41_combout ;
wire \ALU|_~114 ;
wire \ALU|_~117_sumout ;
wire \ALU|O_out[29]~202_combout ;
wire \pc_to_reg_mux|out[29]~67_combout ;
wire \RegFile|registers[1][29]~feeder_combout ;
wire \RegFile|registers[1][29]~q ;
wire \RegFile|read_data1[29]~160_combout ;
wire \RegFile|read_data1[29]~158_combout ;
wire \RegFile|read_data1[29]~159_combout ;
wire \RegFile|read_data1[29]~161_combout ;
wire \RegFile|read_data1[29]~157_combout ;
wire \RegFile|read_data1[29]~162_combout ;
wire \alu_a_mux|out[29]~29_combout ;
wire \ALU|O_out~5_combout ;
wire \ALU|O_out~3_combout ;
wire \ALU|O_out~6_combout ;
wire \ALU|O_out[0]~7_combout ;
wire \ALU|_~1_sumout ;
wire \ALU|O_out[0]~8_combout ;
wire \ALU|LessThan1~26_combout ;
wire \ALU|LessThan1~27_combout ;
wire \ALU|Equal1~5_combout ;
wire \ALU|LessThan1~28_combout ;
wire \ALU|LessThan1~21_combout ;
wire \ALU|LessThan1~22_combout ;
wire \ALU|LessThan1~23_combout ;
wire \ALU|LessThan1~24_combout ;
wire \ALU|Equal1~4_combout ;
wire \ALU|LessThan1~25_combout ;
wire \ALU|LessThan1~19_combout ;
wire \ALU|LessThan1~11_combout ;
wire \ALU|LessThan1~12_combout ;
wire \ALU|LessThan1~9_combout ;
wire \ALU|ShiftLeft0~0_combout ;
wire \ALU|LessThan1~7_combout ;
wire \ALU|LessThan1~8_combout ;
wire \ALU|LessThan1~10_combout ;
wire \ALU|LessThan1~20_combout ;
wire \ALU|LessThan1~29_combout ;
wire \ALU|O_out~4_combout ;
wire \ALU|O_out~0_combout ;
wire \ALU|ShiftRight1~5_combout ;
wire \ALU|ShiftRight1~9_combout ;
wire \ALU|O_out~1_combout ;
wire \ALU|O_out~2_combout ;
wire \ALU|O_out[0]~9_combout ;
wire \LoadExt|Mux0~5_combout ;
wire \DataMem|Selector24~3_combout ;
wire \DataMem|Selector24~2_combout ;
wire \pc_to_reg_mux|out[7]~30_combout ;
wire \pc_to_reg_mux|out[7]~31_combout ;
wire \RegFile|registers[27][7]~feeder_combout ;
wire \RegFile|registers[27][7]~q ;
wire \RegFile|read_data1[7]~38_combout ;
wire \RegFile|read_data1[7]~40_combout ;
wire \RegFile|read_data1[7]~41_combout ;
wire \RegFile|read_data1[7]~39_combout ;
wire \RegFile|read_data1[7]~42_combout ;
wire \pc_mux|Mux24~0_combout ;
wire \PC|pc_out[7]~5_combout ;
wire \InstructionMemory|rom~347_combout ;
wire \InstructionMemory|rom~199_combout ;
wire \InstructionMemory|rom~200_combout ;
wire \InstructionMemory|data_out[28]~3_combout ;
wire \Control|Selector12~0_combout ;
wire \pc_to_reg_mux|out[10]~40_combout ;
wire \pc_to_reg_mux|out[10]~41_combout ;
wire \RegFile|registers[25][10]~q ;
wire \RegFile|read_data1[10]~54_combout ;
wire \RegFile|read_data1[10]~56_combout ;
wire \RegFile|read_data1[10]~55_combout ;
wire \RegFile|read_data1[10]~57_combout ;
wire \RegFile|read_data1[10]~58_combout ;
wire \RegFile|read_data1[10]~59_combout ;
wire \branch_adder|Add0~33_sumout ;
wire \pc_mux|Mux21~0_combout ;
wire \InstructionMemory|rom~29_combout ;
wire \InstructionMemory|rom~33_combout ;
wire \InstructionMemory|data_out[3]~0_combout ;
wire \branch_adder|Add0~13_sumout ;
wire \pc_mux|Mux26~0_combout ;
wire \PC|pc_out[5]~3_combout ;
wire \InstructionMemory|rom~262_combout ;
wire \InstructionMemory|rom~261_combout ;
wire \InstructionMemory|rom~263_combout ;
wire \InstructionMemory|rom~329_combout ;
wire \InstructionMemory|rom~328_combout ;
wire \InstructionMemory|rom~327_combout ;
wire \InstructionMemory|rom~330_combout ;
wire \InstructionMemory|rom~264_combout ;
wire \InstructionMemory|rom~268_combout ;
wire \InstructionMemory|rom~170_combout ;
wire \InstructionMemory|rom~174_combout ;
wire \RegFile|read_data1[6]~35_combout ;
wire \RegFile|read_data1[6]~34_combout ;
wire \RegFile|read_data1[6]~33_combout ;
wire \RegFile|read_data1[6]~36_combout ;
wire \RegFile|read_data1[6]~37_combout ;
wire \branch_adder|Add0~17_sumout ;
wire \pc_mux|Mux25~0_combout ;
wire \PC|pc_out[6]~4_combout ;
wire \InstructionMemory|rom~15_combout ;
wire \InstructionMemory|rom~11_combout ;
wire \InstructionMemory|rom~12_combout ;
wire \InstructionMemory|rom~10_combout ;
wire \InstructionMemory|rom~13_combout ;
wire \InstructionMemory|rom~14_combout ;
wire \InstructionMemory|rom~21_combout ;
wire \InstructionMemory|rom~19_combout ;
wire \InstructionMemory|rom~22_combout ;
wire \InstructionMemory|rom~17_combout ;
wire \InstructionMemory|rom~16_combout ;
wire \InstructionMemory|rom~18_combout ;
wire \InstructionMemory|rom~374_combout ;
wire \InstructionMemory|rom~23_combout ;
wire \branch_adder|Add0~9_sumout ;
wire \pc_mux|Mux27~0_combout ;
wire \InstructionMemory|rom~223_combout ;
wire \InstructionMemory|rom~354_combout ;
wire \InstructionMemory|rom~224_combout ;
wire \InstructionMemory|rom~312_combout ;
wire \InstructionMemory|rom~311_combout ;
wire \InstructionMemory|rom~310_combout ;
wire \InstructionMemory|rom~313_combout ;
wire \InstructionMemory|rom~225_combout ;
wire \InstructionMemory|rom~229_combout ;
wire \InstructionMemory|rom~5_combout ;
wire \InstructionMemory|rom~9_combout ;
wire \branch_adder|Add0~5_sumout ;
wire \pc_mux|Mux28~0_combout ;
wire \InstructionMemory|rom~368_combout ;
wire \InstructionMemory|rom~61_combout ;
wire \InstructionMemory|rom~62_combout ;
wire \InstructionMemory|rom~63_combout ;
wire \InstructionMemory|rom~303_combout ;
wire \branch_adder|Add0~29_sumout ;
wire \pc_mux|Mux22~0_combout ;
wire \PC|pc_out[9]~7_combout ;
wire \InstructionMemory|rom~331_combout ;
wire \InstructionMemory|rom~269_combout ;
wire \InstructionMemory|rom~175_combout ;
wire \InstructionMemory|rom~179_combout ;
wire \RegFile|read_data1[2]~12_combout ;
wire \RegFile|read_data1[2]~13_combout ;
wire \RegFile|read_data1[2]~14_combout ;
wire \RegFile|read_data1[2]~177_combout ;
wire \branch_adder|Add0~1_sumout ;
wire \pc_mux|Mux29~0_combout ;
wire \InstructionMemory|rom~373_combout ;
wire \InstructionMemory|rom~48_combout ;
wire \InstructionMemory|rom~47_combout ;
wire \InstructionMemory|rom~51_combout ;
wire \InstructionMemory|rom~302_combout ;
wire \branch_adder|Add0~25_sumout ;
wire \pc_mux|Mux23~0_combout ;
wire \PC|pc_out[8]~6_combout ;
wire \InstructionMemory|rom~77_combout ;
wire \InstructionMemory|rom~78_combout ;
wire \InstructionMemory|rom~305_combout ;
wire \branch_adder|Add0~37_sumout ;
wire \pc_mux|Mux20~0_combout ;
wire \InstructionMemory|rom~150_combout ;
wire \RegFile|read_data2[0]~345_combout ;
wire \DataMem|ser|s_data_out[0]~0_combout ;
wire \DataMem|ser|s_data_out[0]~1_combout ;
wire \DataMem|ser|s_data_out[3]~feeder_combout ;
wire \DataMem|ser|s_data_out[5]~feeder_combout ;
wire \DataMem|ser|s_rden_out~1_combout ;
wire \DataMem|ser|s_rden_out~q ;
wire \DataMem|ser|s_wren_out~q ;
wire [7:0] \DataMem|ser|s_data_out ;
wire [31:0] \PC|pc_out ;

wire [9:0] \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  = \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4  = \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2  = \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4  = \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6  = \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6  = \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1  = \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4  = \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5  = \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6  = \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7  = \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1  = \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4  = \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5  = \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  = \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7  = \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1  = \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2  = \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4  = \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7  = \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1  = \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  = \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4  = \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7  = \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \serial_out[0]~output (
	.i(\DataMem|ser|s_data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[0]),
	.obar());
// synopsys translate_off
defparam \serial_out[0]~output .bus_hold = "false";
defparam \serial_out[0]~output .open_drain_output = "false";
defparam \serial_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \serial_out[1]~output (
	.i(\DataMem|ser|s_data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[1]),
	.obar());
// synopsys translate_off
defparam \serial_out[1]~output .bus_hold = "false";
defparam \serial_out[1]~output .open_drain_output = "false";
defparam \serial_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \serial_out[2]~output (
	.i(\DataMem|ser|s_data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[2]),
	.obar());
// synopsys translate_off
defparam \serial_out[2]~output .bus_hold = "false";
defparam \serial_out[2]~output .open_drain_output = "false";
defparam \serial_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \serial_out[3]~output (
	.i(\DataMem|ser|s_data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[3]),
	.obar());
// synopsys translate_off
defparam \serial_out[3]~output .bus_hold = "false";
defparam \serial_out[3]~output .open_drain_output = "false";
defparam \serial_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \serial_out[4]~output (
	.i(\DataMem|ser|s_data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[4]),
	.obar());
// synopsys translate_off
defparam \serial_out[4]~output .bus_hold = "false";
defparam \serial_out[4]~output .open_drain_output = "false";
defparam \serial_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \serial_out[5]~output (
	.i(\DataMem|ser|s_data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[5]),
	.obar());
// synopsys translate_off
defparam \serial_out[5]~output .bus_hold = "false";
defparam \serial_out[5]~output .open_drain_output = "false";
defparam \serial_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \serial_out[6]~output (
	.i(\DataMem|ser|s_data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[6]),
	.obar());
// synopsys translate_off
defparam \serial_out[6]~output .bus_hold = "false";
defparam \serial_out[6]~output .open_drain_output = "false";
defparam \serial_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \serial_out[7]~output (
	.i(\DataMem|ser|s_data_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[7]),
	.obar());
// synopsys translate_off
defparam \serial_out[7]~output .bus_hold = "false";
defparam \serial_out[7]~output .open_drain_output = "false";
defparam \serial_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \serial_rden_out~output (
	.i(\DataMem|ser|s_rden_out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_rden_out),
	.obar());
// synopsys translate_off
defparam \serial_rden_out~output .bus_hold = "false";
defparam \serial_rden_out~output .open_drain_output = "false";
defparam \serial_rden_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \serial_wren_out~output (
	.i(\DataMem|ser|s_wren_out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_wren_out),
	.obar());
// synopsys translate_off
defparam \serial_wren_out~output .bus_hold = "false";
defparam \serial_wren_out~output .open_drain_output = "false";
defparam \serial_wren_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \pc_out[0]~output (
	.i(\PC|pc_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[0]),
	.obar());
// synopsys translate_off
defparam \pc_out[0]~output .bus_hold = "false";
defparam \pc_out[0]~output .open_drain_output = "false";
defparam \pc_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \pc_out[1]~output (
	.i(\PC|pc_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[1]),
	.obar());
// synopsys translate_off
defparam \pc_out[1]~output .bus_hold = "false";
defparam \pc_out[1]~output .open_drain_output = "false";
defparam \pc_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \pc_out[2]~output (
	.i(!\PC|pc_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[2]),
	.obar());
// synopsys translate_off
defparam \pc_out[2]~output .bus_hold = "false";
defparam \pc_out[2]~output .open_drain_output = "false";
defparam \pc_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \pc_out[3]~output (
	.i(!\PC|pc_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[3]),
	.obar());
// synopsys translate_off
defparam \pc_out[3]~output .bus_hold = "false";
defparam \pc_out[3]~output .open_drain_output = "false";
defparam \pc_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \pc_out[4]~output (
	.i(!\PC|pc_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[4]),
	.obar());
// synopsys translate_off
defparam \pc_out[4]~output .bus_hold = "false";
defparam \pc_out[4]~output .open_drain_output = "false";
defparam \pc_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \pc_out[5]~output (
	.i(!\PC|pc_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[5]),
	.obar());
// synopsys translate_off
defparam \pc_out[5]~output .bus_hold = "false";
defparam \pc_out[5]~output .open_drain_output = "false";
defparam \pc_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \pc_out[6]~output (
	.i(!\PC|pc_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[6]),
	.obar());
// synopsys translate_off
defparam \pc_out[6]~output .bus_hold = "false";
defparam \pc_out[6]~output .open_drain_output = "false";
defparam \pc_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \pc_out[7]~output (
	.i(!\PC|pc_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[7]),
	.obar());
// synopsys translate_off
defparam \pc_out[7]~output .bus_hold = "false";
defparam \pc_out[7]~output .open_drain_output = "false";
defparam \pc_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \pc_out[8]~output (
	.i(!\PC|pc_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[8]),
	.obar());
// synopsys translate_off
defparam \pc_out[8]~output .bus_hold = "false";
defparam \pc_out[8]~output .open_drain_output = "false";
defparam \pc_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \pc_out[9]~output (
	.i(!\PC|pc_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[9]),
	.obar());
// synopsys translate_off
defparam \pc_out[9]~output .bus_hold = "false";
defparam \pc_out[9]~output .open_drain_output = "false";
defparam \pc_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \pc_out[10]~output (
	.i(!\PC|pc_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[10]),
	.obar());
// synopsys translate_off
defparam \pc_out[10]~output .bus_hold = "false";
defparam \pc_out[10]~output .open_drain_output = "false";
defparam \pc_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \pc_out[11]~output (
	.i(!\PC|pc_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[11]),
	.obar());
// synopsys translate_off
defparam \pc_out[11]~output .bus_hold = "false";
defparam \pc_out[11]~output .open_drain_output = "false";
defparam \pc_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \pc_out[12]~output (
	.i(!\PC|pc_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[12]),
	.obar());
// synopsys translate_off
defparam \pc_out[12]~output .bus_hold = "false";
defparam \pc_out[12]~output .open_drain_output = "false";
defparam \pc_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \pc_out[13]~output (
	.i(!\PC|pc_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[13]),
	.obar());
// synopsys translate_off
defparam \pc_out[13]~output .bus_hold = "false";
defparam \pc_out[13]~output .open_drain_output = "false";
defparam \pc_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \pc_out[14]~output (
	.i(!\PC|pc_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[14]),
	.obar());
// synopsys translate_off
defparam \pc_out[14]~output .bus_hold = "false";
defparam \pc_out[14]~output .open_drain_output = "false";
defparam \pc_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \pc_out[15]~output (
	.i(!\PC|pc_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[15]),
	.obar());
// synopsys translate_off
defparam \pc_out[15]~output .bus_hold = "false";
defparam \pc_out[15]~output .open_drain_output = "false";
defparam \pc_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \pc_out[16]~output (
	.i(!\PC|pc_out [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[16]),
	.obar());
// synopsys translate_off
defparam \pc_out[16]~output .bus_hold = "false";
defparam \pc_out[16]~output .open_drain_output = "false";
defparam \pc_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \pc_out[17]~output (
	.i(!\PC|pc_out [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[17]),
	.obar());
// synopsys translate_off
defparam \pc_out[17]~output .bus_hold = "false";
defparam \pc_out[17]~output .open_drain_output = "false";
defparam \pc_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \pc_out[18]~output (
	.i(!\PC|pc_out [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[18]),
	.obar());
// synopsys translate_off
defparam \pc_out[18]~output .bus_hold = "false";
defparam \pc_out[18]~output .open_drain_output = "false";
defparam \pc_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \pc_out[19]~output (
	.i(!\PC|pc_out [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[19]),
	.obar());
// synopsys translate_off
defparam \pc_out[19]~output .bus_hold = "false";
defparam \pc_out[19]~output .open_drain_output = "false";
defparam \pc_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \pc_out[20]~output (
	.i(!\PC|pc_out [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[20]),
	.obar());
// synopsys translate_off
defparam \pc_out[20]~output .bus_hold = "false";
defparam \pc_out[20]~output .open_drain_output = "false";
defparam \pc_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \pc_out[21]~output (
	.i(!\PC|pc_out [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[21]),
	.obar());
// synopsys translate_off
defparam \pc_out[21]~output .bus_hold = "false";
defparam \pc_out[21]~output .open_drain_output = "false";
defparam \pc_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \pc_out[22]~output (
	.i(\PC|pc_out [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[22]),
	.obar());
// synopsys translate_off
defparam \pc_out[22]~output .bus_hold = "false";
defparam \pc_out[22]~output .open_drain_output = "false";
defparam \pc_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \pc_out[23]~output (
	.i(\PC|pc_out [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[23]),
	.obar());
// synopsys translate_off
defparam \pc_out[23]~output .bus_hold = "false";
defparam \pc_out[23]~output .open_drain_output = "false";
defparam \pc_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \pc_out[24]~output (
	.i(\PC|pc_out [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[24]),
	.obar());
// synopsys translate_off
defparam \pc_out[24]~output .bus_hold = "false";
defparam \pc_out[24]~output .open_drain_output = "false";
defparam \pc_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \pc_out[25]~output (
	.i(\PC|pc_out [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[25]),
	.obar());
// synopsys translate_off
defparam \pc_out[25]~output .bus_hold = "false";
defparam \pc_out[25]~output .open_drain_output = "false";
defparam \pc_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \pc_out[26]~output (
	.i(\PC|pc_out [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[26]),
	.obar());
// synopsys translate_off
defparam \pc_out[26]~output .bus_hold = "false";
defparam \pc_out[26]~output .open_drain_output = "false";
defparam \pc_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \pc_out[27]~output (
	.i(\PC|pc_out [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[27]),
	.obar());
// synopsys translate_off
defparam \pc_out[27]~output .bus_hold = "false";
defparam \pc_out[27]~output .open_drain_output = "false";
defparam \pc_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \pc_out[28]~output (
	.i(\PC|pc_out [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[28]),
	.obar());
// synopsys translate_off
defparam \pc_out[28]~output .bus_hold = "false";
defparam \pc_out[28]~output .open_drain_output = "false";
defparam \pc_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \pc_out[29]~output (
	.i(\PC|pc_out [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[29]),
	.obar());
// synopsys translate_off
defparam \pc_out[29]~output .bus_hold = "false";
defparam \pc_out[29]~output .open_drain_output = "false";
defparam \pc_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \pc_out[30]~output (
	.i(\PC|pc_out [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[30]),
	.obar());
// synopsys translate_off
defparam \pc_out[30]~output .bus_hold = "false";
defparam \pc_out[30]~output .open_drain_output = "false";
defparam \pc_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \pc_out[31]~output (
	.i(\PC|pc_out [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[31]),
	.obar());
// synopsys translate_off
defparam \pc_out[31]~output .bus_hold = "false";
defparam \pc_out[31]~output .open_drain_output = "false";
defparam \pc_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \instruction_out[0]~output (
	.i(\InstructionMemory|rom~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[0]),
	.obar());
// synopsys translate_off
defparam \instruction_out[0]~output .bus_hold = "false";
defparam \instruction_out[0]~output .open_drain_output = "false";
defparam \instruction_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \instruction_out[1]~output (
	.i(\InstructionMemory|rom~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[1]),
	.obar());
// synopsys translate_off
defparam \instruction_out[1]~output .bus_hold = "false";
defparam \instruction_out[1]~output .open_drain_output = "false";
defparam \instruction_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \instruction_out[2]~output (
	.i(\InstructionMemory|rom~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[2]),
	.obar());
// synopsys translate_off
defparam \instruction_out[2]~output .bus_hold = "false";
defparam \instruction_out[2]~output .open_drain_output = "false";
defparam \instruction_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \instruction_out[3]~output (
	.i(\InstructionMemory|data_out[3]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[3]),
	.obar());
// synopsys translate_off
defparam \instruction_out[3]~output .bus_hold = "false";
defparam \instruction_out[3]~output .open_drain_output = "false";
defparam \instruction_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \instruction_out[4]~output (
	.i(\InstructionMemory|rom~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[4]),
	.obar());
// synopsys translate_off
defparam \instruction_out[4]~output .bus_hold = "false";
defparam \instruction_out[4]~output .open_drain_output = "false";
defparam \instruction_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \instruction_out[5]~output (
	.i(\InstructionMemory|rom~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[5]),
	.obar());
// synopsys translate_off
defparam \instruction_out[5]~output .bus_hold = "false";
defparam \instruction_out[5]~output .open_drain_output = "false";
defparam \instruction_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \instruction_out[6]~output (
	.i(\InstructionMemory|rom~57_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[6]),
	.obar());
// synopsys translate_off
defparam \instruction_out[6]~output .bus_hold = "false";
defparam \instruction_out[6]~output .open_drain_output = "false";
defparam \instruction_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \instruction_out[7]~output (
	.i(\InstructionMemory|rom~64_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[7]),
	.obar());
// synopsys translate_off
defparam \instruction_out[7]~output .bus_hold = "false";
defparam \instruction_out[7]~output .open_drain_output = "false";
defparam \instruction_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \instruction_out[8]~output (
	.i(\InstructionMemory|rom~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[8]),
	.obar());
// synopsys translate_off
defparam \instruction_out[8]~output .bus_hold = "false";
defparam \instruction_out[8]~output .open_drain_output = "false";
defparam \instruction_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \instruction_out[9]~output (
	.i(\InstructionMemory|rom~79_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[9]),
	.obar());
// synopsys translate_off
defparam \instruction_out[9]~output .bus_hold = "false";
defparam \instruction_out[9]~output .open_drain_output = "false";
defparam \instruction_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \instruction_out[10]~output (
	.i(\InstructionMemory|rom~79_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[10]),
	.obar());
// synopsys translate_off
defparam \instruction_out[10]~output .bus_hold = "false";
defparam \instruction_out[10]~output .open_drain_output = "false";
defparam \instruction_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \instruction_out[11]~output (
	.i(\InstructionMemory|rom~84_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[11]),
	.obar());
// synopsys translate_off
defparam \instruction_out[11]~output .bus_hold = "false";
defparam \instruction_out[11]~output .open_drain_output = "false";
defparam \instruction_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \instruction_out[12]~output (
	.i(\InstructionMemory|rom~93_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[12]),
	.obar());
// synopsys translate_off
defparam \instruction_out[12]~output .bus_hold = "false";
defparam \instruction_out[12]~output .open_drain_output = "false";
defparam \instruction_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \instruction_out[13]~output (
	.i(\InstructionMemory|rom~104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[13]),
	.obar());
// synopsys translate_off
defparam \instruction_out[13]~output .bus_hold = "false";
defparam \instruction_out[13]~output .open_drain_output = "false";
defparam \instruction_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \instruction_out[14]~output (
	.i(\InstructionMemory|rom~107_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[14]),
	.obar());
// synopsys translate_off
defparam \instruction_out[14]~output .bus_hold = "false";
defparam \instruction_out[14]~output .open_drain_output = "false";
defparam \instruction_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \instruction_out[15]~output (
	.i(\InstructionMemory|rom~110_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[15]),
	.obar());
// synopsys translate_off
defparam \instruction_out[15]~output .bus_hold = "false";
defparam \instruction_out[15]~output .open_drain_output = "false";
defparam \instruction_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \instruction_out[16]~output (
	.i(\InstructionMemory|rom~120_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[16]),
	.obar());
// synopsys translate_off
defparam \instruction_out[16]~output .bus_hold = "false";
defparam \instruction_out[16]~output .open_drain_output = "false";
defparam \instruction_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \instruction_out[17]~output (
	.i(\InstructionMemory|rom~130_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[17]),
	.obar());
// synopsys translate_off
defparam \instruction_out[17]~output .bus_hold = "false";
defparam \instruction_out[17]~output .open_drain_output = "false";
defparam \instruction_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \instruction_out[18]~output (
	.i(\InstructionMemory|rom~137_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[18]),
	.obar());
// synopsys translate_off
defparam \instruction_out[18]~output .bus_hold = "false";
defparam \instruction_out[18]~output .open_drain_output = "false";
defparam \instruction_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \instruction_out[19]~output (
	.i(\InstructionMemory|rom~145_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[19]),
	.obar());
// synopsys translate_off
defparam \instruction_out[19]~output .bus_hold = "false";
defparam \instruction_out[19]~output .open_drain_output = "false";
defparam \instruction_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \instruction_out[20]~output (
	.i(\InstructionMemory|rom~150_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[20]),
	.obar());
// synopsys translate_off
defparam \instruction_out[20]~output .bus_hold = "false";
defparam \instruction_out[20]~output .open_drain_output = "false";
defparam \instruction_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \instruction_out[21]~output (
	.i(\InstructionMemory|rom~159_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[21]),
	.obar());
// synopsys translate_off
defparam \instruction_out[21]~output .bus_hold = "false";
defparam \instruction_out[21]~output .open_drain_output = "false";
defparam \instruction_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \instruction_out[22]~output (
	.i(\InstructionMemory|rom~169_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[22]),
	.obar());
// synopsys translate_off
defparam \instruction_out[22]~output .bus_hold = "false";
defparam \instruction_out[22]~output .open_drain_output = "false";
defparam \instruction_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \instruction_out[23]~output (
	.i(\InstructionMemory|rom~174_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[23]),
	.obar());
// synopsys translate_off
defparam \instruction_out[23]~output .bus_hold = "false";
defparam \instruction_out[23]~output .open_drain_output = "false";
defparam \instruction_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \instruction_out[24]~output (
	.i(\InstructionMemory|rom~179_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[24]),
	.obar());
// synopsys translate_off
defparam \instruction_out[24]~output .bus_hold = "false";
defparam \instruction_out[24]~output .open_drain_output = "false";
defparam \instruction_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \instruction_out[25]~output (
	.i(\InstructionMemory|rom~179_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[25]),
	.obar());
// synopsys translate_off
defparam \instruction_out[25]~output .bus_hold = "false";
defparam \instruction_out[25]~output .open_drain_output = "false";
defparam \instruction_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \instruction_out[26]~output (
	.i(\InstructionMemory|data_out[26]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[26]),
	.obar());
// synopsys translate_off
defparam \instruction_out[26]~output .bus_hold = "false";
defparam \instruction_out[26]~output .open_drain_output = "false";
defparam \instruction_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \instruction_out[27]~output (
	.i(\InstructionMemory|data_out[27]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[27]),
	.obar());
// synopsys translate_off
defparam \instruction_out[27]~output .bus_hold = "false";
defparam \instruction_out[27]~output .open_drain_output = "false";
defparam \instruction_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \instruction_out[28]~output (
	.i(\InstructionMemory|data_out[28]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[28]),
	.obar());
// synopsys translate_off
defparam \instruction_out[28]~output .bus_hold = "false";
defparam \instruction_out[28]~output .open_drain_output = "false";
defparam \instruction_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \instruction_out[29]~output (
	.i(\Control|MemSize~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[29]),
	.obar());
// synopsys translate_off
defparam \instruction_out[29]~output .bus_hold = "false";
defparam \instruction_out[29]~output .open_drain_output = "false";
defparam \instruction_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \instruction_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[30]),
	.obar());
// synopsys translate_off
defparam \instruction_out[30]~output .bus_hold = "false";
defparam \instruction_out[30]~output .open_drain_output = "false";
defparam \instruction_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \instruction_out[31]~output (
	.i(\InstructionMemory|data_out[31]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[31]),
	.obar());
// synopsys translate_off
defparam \instruction_out[31]~output .bus_hold = "false";
defparam \instruction_out[31]~output .open_drain_output = "false";
defparam \instruction_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \alu_a_out[0]~output (
	.i(\alu_a_mux|out[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[0]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[0]~output .bus_hold = "false";
defparam \alu_a_out[0]~output .open_drain_output = "false";
defparam \alu_a_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \alu_a_out[1]~output (
	.i(\alu_a_mux|out[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[1]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[1]~output .bus_hold = "false";
defparam \alu_a_out[1]~output .open_drain_output = "false";
defparam \alu_a_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \alu_a_out[2]~output (
	.i(\alu_a_mux|out[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[2]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[2]~output .bus_hold = "false";
defparam \alu_a_out[2]~output .open_drain_output = "false";
defparam \alu_a_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \alu_a_out[3]~output (
	.i(\alu_a_mux|out[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[3]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[3]~output .bus_hold = "false";
defparam \alu_a_out[3]~output .open_drain_output = "false";
defparam \alu_a_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \alu_a_out[4]~output (
	.i(\alu_a_mux|out[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[4]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[4]~output .bus_hold = "false";
defparam \alu_a_out[4]~output .open_drain_output = "false";
defparam \alu_a_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \alu_a_out[5]~output (
	.i(\alu_a_mux|out[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[5]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[5]~output .bus_hold = "false";
defparam \alu_a_out[5]~output .open_drain_output = "false";
defparam \alu_a_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \alu_a_out[6]~output (
	.i(\alu_a_mux|out[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[6]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[6]~output .bus_hold = "false";
defparam \alu_a_out[6]~output .open_drain_output = "false";
defparam \alu_a_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \alu_a_out[7]~output (
	.i(\alu_a_mux|out[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[7]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[7]~output .bus_hold = "false";
defparam \alu_a_out[7]~output .open_drain_output = "false";
defparam \alu_a_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \alu_a_out[8]~output (
	.i(\alu_a_mux|out[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[8]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[8]~output .bus_hold = "false";
defparam \alu_a_out[8]~output .open_drain_output = "false";
defparam \alu_a_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \alu_a_out[9]~output (
	.i(\alu_a_mux|out[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[9]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[9]~output .bus_hold = "false";
defparam \alu_a_out[9]~output .open_drain_output = "false";
defparam \alu_a_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \alu_a_out[10]~output (
	.i(\alu_a_mux|out[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[10]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[10]~output .bus_hold = "false";
defparam \alu_a_out[10]~output .open_drain_output = "false";
defparam \alu_a_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \alu_a_out[11]~output (
	.i(\alu_a_mux|out[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[11]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[11]~output .bus_hold = "false";
defparam \alu_a_out[11]~output .open_drain_output = "false";
defparam \alu_a_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \alu_a_out[12]~output (
	.i(\alu_a_mux|out[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[12]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[12]~output .bus_hold = "false";
defparam \alu_a_out[12]~output .open_drain_output = "false";
defparam \alu_a_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \alu_a_out[13]~output (
	.i(\alu_a_mux|out[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[13]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[13]~output .bus_hold = "false";
defparam \alu_a_out[13]~output .open_drain_output = "false";
defparam \alu_a_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \alu_a_out[14]~output (
	.i(\alu_a_mux|out[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[14]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[14]~output .bus_hold = "false";
defparam \alu_a_out[14]~output .open_drain_output = "false";
defparam \alu_a_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \alu_a_out[15]~output (
	.i(\alu_a_mux|out[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[15]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[15]~output .bus_hold = "false";
defparam \alu_a_out[15]~output .open_drain_output = "false";
defparam \alu_a_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \alu_a_out[16]~output (
	.i(\alu_a_mux|out[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[16]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[16]~output .bus_hold = "false";
defparam \alu_a_out[16]~output .open_drain_output = "false";
defparam \alu_a_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \alu_a_out[17]~output (
	.i(\alu_a_mux|out[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[17]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[17]~output .bus_hold = "false";
defparam \alu_a_out[17]~output .open_drain_output = "false";
defparam \alu_a_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \alu_a_out[18]~output (
	.i(\alu_a_mux|out[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[18]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[18]~output .bus_hold = "false";
defparam \alu_a_out[18]~output .open_drain_output = "false";
defparam \alu_a_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \alu_a_out[19]~output (
	.i(\alu_a_mux|out[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[19]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[19]~output .bus_hold = "false";
defparam \alu_a_out[19]~output .open_drain_output = "false";
defparam \alu_a_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \alu_a_out[20]~output (
	.i(\alu_a_mux|out[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[20]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[20]~output .bus_hold = "false";
defparam \alu_a_out[20]~output .open_drain_output = "false";
defparam \alu_a_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \alu_a_out[21]~output (
	.i(\alu_a_mux|out[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[21]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[21]~output .bus_hold = "false";
defparam \alu_a_out[21]~output .open_drain_output = "false";
defparam \alu_a_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \alu_a_out[22]~output (
	.i(\alu_a_mux|out[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[22]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[22]~output .bus_hold = "false";
defparam \alu_a_out[22]~output .open_drain_output = "false";
defparam \alu_a_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \alu_a_out[23]~output (
	.i(\alu_a_mux|out[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[23]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[23]~output .bus_hold = "false";
defparam \alu_a_out[23]~output .open_drain_output = "false";
defparam \alu_a_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \alu_a_out[24]~output (
	.i(\alu_a_mux|out[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[24]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[24]~output .bus_hold = "false";
defparam \alu_a_out[24]~output .open_drain_output = "false";
defparam \alu_a_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \alu_a_out[25]~output (
	.i(\alu_a_mux|out[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[25]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[25]~output .bus_hold = "false";
defparam \alu_a_out[25]~output .open_drain_output = "false";
defparam \alu_a_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \alu_a_out[26]~output (
	.i(\alu_a_mux|out[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[26]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[26]~output .bus_hold = "false";
defparam \alu_a_out[26]~output .open_drain_output = "false";
defparam \alu_a_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \alu_a_out[27]~output (
	.i(\alu_a_mux|out[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[27]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[27]~output .bus_hold = "false";
defparam \alu_a_out[27]~output .open_drain_output = "false";
defparam \alu_a_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \alu_a_out[28]~output (
	.i(\alu_a_mux|out[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[28]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[28]~output .bus_hold = "false";
defparam \alu_a_out[28]~output .open_drain_output = "false";
defparam \alu_a_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \alu_a_out[29]~output (
	.i(\alu_a_mux|out[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[29]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[29]~output .bus_hold = "false";
defparam \alu_a_out[29]~output .open_drain_output = "false";
defparam \alu_a_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \alu_a_out[30]~output (
	.i(\alu_a_mux|out[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[30]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[30]~output .bus_hold = "false";
defparam \alu_a_out[30]~output .open_drain_output = "false";
defparam \alu_a_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \alu_a_out[31]~output (
	.i(\alu_a_mux|out[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_a_out[31]),
	.obar());
// synopsys translate_off
defparam \alu_a_out[31]~output .bus_hold = "false";
defparam \alu_a_out[31]~output .open_drain_output = "false";
defparam \alu_a_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \alu_b_out[0]~output (
	.i(\alu_b_mux|out[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[0]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[0]~output .bus_hold = "false";
defparam \alu_b_out[0]~output .open_drain_output = "false";
defparam \alu_b_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \alu_b_out[1]~output (
	.i(\alu_b_mux|out[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[1]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[1]~output .bus_hold = "false";
defparam \alu_b_out[1]~output .open_drain_output = "false";
defparam \alu_b_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \alu_b_out[2]~output (
	.i(\alu_b_mux|out[2]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[2]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[2]~output .bus_hold = "false";
defparam \alu_b_out[2]~output .open_drain_output = "false";
defparam \alu_b_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \alu_b_out[3]~output (
	.i(\alu_b_mux|out[3]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[3]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[3]~output .bus_hold = "false";
defparam \alu_b_out[3]~output .open_drain_output = "false";
defparam \alu_b_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \alu_b_out[4]~output (
	.i(\alu_b_mux|out[4]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[4]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[4]~output .bus_hold = "false";
defparam \alu_b_out[4]~output .open_drain_output = "false";
defparam \alu_b_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \alu_b_out[5]~output (
	.i(\alu_b_mux|out[5]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[5]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[5]~output .bus_hold = "false";
defparam \alu_b_out[5]~output .open_drain_output = "false";
defparam \alu_b_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \alu_b_out[6]~output (
	.i(\alu_b_mux|out[6]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[6]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[6]~output .bus_hold = "false";
defparam \alu_b_out[6]~output .open_drain_output = "false";
defparam \alu_b_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \alu_b_out[7]~output (
	.i(\alu_b_mux|out[7]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[7]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[7]~output .bus_hold = "false";
defparam \alu_b_out[7]~output .open_drain_output = "false";
defparam \alu_b_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \alu_b_out[8]~output (
	.i(\alu_b_mux|out[8]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[8]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[8]~output .bus_hold = "false";
defparam \alu_b_out[8]~output .open_drain_output = "false";
defparam \alu_b_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \alu_b_out[9]~output (
	.i(\alu_b_mux|out[9]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[9]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[9]~output .bus_hold = "false";
defparam \alu_b_out[9]~output .open_drain_output = "false";
defparam \alu_b_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \alu_b_out[10]~output (
	.i(\alu_b_mux|out[10]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[10]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[10]~output .bus_hold = "false";
defparam \alu_b_out[10]~output .open_drain_output = "false";
defparam \alu_b_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \alu_b_out[11]~output (
	.i(\alu_b_mux|out[11]~61_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[11]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[11]~output .bus_hold = "false";
defparam \alu_b_out[11]~output .open_drain_output = "false";
defparam \alu_b_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \alu_b_out[12]~output (
	.i(\alu_b_mux|out[12]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[12]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[12]~output .bus_hold = "false";
defparam \alu_b_out[12]~output .open_drain_output = "false";
defparam \alu_b_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \alu_b_out[13]~output (
	.i(\alu_b_mux|out[13]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[13]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[13]~output .bus_hold = "false";
defparam \alu_b_out[13]~output .open_drain_output = "false";
defparam \alu_b_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \alu_b_out[14]~output (
	.i(\alu_b_mux|out[14]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[14]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[14]~output .bus_hold = "false";
defparam \alu_b_out[14]~output .open_drain_output = "false";
defparam \alu_b_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \alu_b_out[15]~output (
	.i(\alu_b_mux|out[15]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[15]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[15]~output .bus_hold = "false";
defparam \alu_b_out[15]~output .open_drain_output = "false";
defparam \alu_b_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \alu_b_out[16]~output (
	.i(\alu_b_mux|out[16]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[16]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[16]~output .bus_hold = "false";
defparam \alu_b_out[16]~output .open_drain_output = "false";
defparam \alu_b_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \alu_b_out[17]~output (
	.i(\alu_b_mux|out[17]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[17]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[17]~output .bus_hold = "false";
defparam \alu_b_out[17]~output .open_drain_output = "false";
defparam \alu_b_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \alu_b_out[18]~output (
	.i(\alu_b_mux|out[18]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[18]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[18]~output .bus_hold = "false";
defparam \alu_b_out[18]~output .open_drain_output = "false";
defparam \alu_b_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \alu_b_out[19]~output (
	.i(\alu_b_mux|out[19]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[19]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[19]~output .bus_hold = "false";
defparam \alu_b_out[19]~output .open_drain_output = "false";
defparam \alu_b_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \alu_b_out[20]~output (
	.i(\alu_b_mux|out[20]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[20]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[20]~output .bus_hold = "false";
defparam \alu_b_out[20]~output .open_drain_output = "false";
defparam \alu_b_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \alu_b_out[21]~output (
	.i(\alu_b_mux|out[21]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[21]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[21]~output .bus_hold = "false";
defparam \alu_b_out[21]~output .open_drain_output = "false";
defparam \alu_b_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \alu_b_out[22]~output (
	.i(\alu_b_mux|out[22]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[22]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[22]~output .bus_hold = "false";
defparam \alu_b_out[22]~output .open_drain_output = "false";
defparam \alu_b_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \alu_b_out[23]~output (
	.i(\alu_b_mux|out[23]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[23]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[23]~output .bus_hold = "false";
defparam \alu_b_out[23]~output .open_drain_output = "false";
defparam \alu_b_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \alu_b_out[24]~output (
	.i(\alu_b_mux|out[24]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[24]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[24]~output .bus_hold = "false";
defparam \alu_b_out[24]~output .open_drain_output = "false";
defparam \alu_b_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \alu_b_out[25]~output (
	.i(\alu_b_mux|out[25]~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[25]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[25]~output .bus_hold = "false";
defparam \alu_b_out[25]~output .open_drain_output = "false";
defparam \alu_b_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \alu_b_out[26]~output (
	.i(\alu_b_mux|out[26]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[26]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[26]~output .bus_hold = "false";
defparam \alu_b_out[26]~output .open_drain_output = "false";
defparam \alu_b_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \alu_b_out[27]~output (
	.i(\alu_b_mux|out[27]~39_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[27]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[27]~output .bus_hold = "false";
defparam \alu_b_out[27]~output .open_drain_output = "false";
defparam \alu_b_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \alu_b_out[28]~output (
	.i(\alu_b_mux|out[28]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[28]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[28]~output .bus_hold = "false";
defparam \alu_b_out[28]~output .open_drain_output = "false";
defparam \alu_b_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \alu_b_out[29]~output (
	.i(\alu_b_mux|out[29]~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[29]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[29]~output .bus_hold = "false";
defparam \alu_b_out[29]~output .open_drain_output = "false";
defparam \alu_b_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \alu_b_out[30]~output (
	.i(\alu_b_mux|out[30]~45_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[30]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[30]~output .bus_hold = "false";
defparam \alu_b_out[30]~output .open_drain_output = "false";
defparam \alu_b_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \alu_b_out[31]~output (
	.i(\alu_b_mux|out[31]~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_b_out[31]),
	.obar());
// synopsys translate_off
defparam \alu_b_out[31]~output .bus_hold = "false";
defparam \alu_b_out[31]~output .open_drain_output = "false";
defparam \alu_b_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \alu_out_output[0]~output (
	.i(\ALU|O_out[0]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[0]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[0]~output .bus_hold = "false";
defparam \alu_out_output[0]~output .open_drain_output = "false";
defparam \alu_out_output[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \alu_out_output[1]~output (
	.i(!\ALU|O_out[1]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[1]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[1]~output .bus_hold = "false";
defparam \alu_out_output[1]~output .open_drain_output = "false";
defparam \alu_out_output[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \alu_out_output[2]~output (
	.i(\ALU|O_out[2]~39_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[2]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[2]~output .bus_hold = "false";
defparam \alu_out_output[2]~output .open_drain_output = "false";
defparam \alu_out_output[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \alu_out_output[3]~output (
	.i(\ALU|O_out[3]~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[3]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[3]~output .bus_hold = "false";
defparam \alu_out_output[3]~output .open_drain_output = "false";
defparam \alu_out_output[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \alu_out_output[4]~output (
	.i(\ALU|O_out[4]~248_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[4]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[4]~output .bus_hold = "false";
defparam \alu_out_output[4]~output .open_drain_output = "false";
defparam \alu_out_output[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \alu_out_output[5]~output (
	.i(\ALU|O_out[5]~244_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[5]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[5]~output .bus_hold = "false";
defparam \alu_out_output[5]~output .open_drain_output = "false";
defparam \alu_out_output[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \alu_out_output[6]~output (
	.i(\ALU|O_out[6]~240_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[6]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[6]~output .bus_hold = "false";
defparam \alu_out_output[6]~output .open_drain_output = "false";
defparam \alu_out_output[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \alu_out_output[7]~output (
	.i(\ALU|O_out[7]~236_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[7]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[7]~output .bus_hold = "false";
defparam \alu_out_output[7]~output .open_drain_output = "false";
defparam \alu_out_output[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \alu_out_output[8]~output (
	.i(\ALU|O_out[8]~73_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[8]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[8]~output .bus_hold = "false";
defparam \alu_out_output[8]~output .open_drain_output = "false";
defparam \alu_out_output[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \alu_out_output[9]~output (
	.i(\ALU|O_out[9]~232_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[9]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[9]~output .bus_hold = "false";
defparam \alu_out_output[9]~output .open_drain_output = "false";
defparam \alu_out_output[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \alu_out_output[10]~output (
	.i(\ALU|O_out[10]~228_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[10]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[10]~output .bus_hold = "false";
defparam \alu_out_output[10]~output .open_drain_output = "false";
defparam \alu_out_output[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \alu_out_output[11]~output (
	.i(\ALU|O_out[11]~86_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[11]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[11]~output .bus_hold = "false";
defparam \alu_out_output[11]~output .open_drain_output = "false";
defparam \alu_out_output[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \alu_out_output[12]~output (
	.i(\ALU|O_out[12]~92_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[12]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[12]~output .bus_hold = "false";
defparam \alu_out_output[12]~output .open_drain_output = "false";
defparam \alu_out_output[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \alu_out_output[13]~output (
	.i(\ALU|O_out[13]~98_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[13]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[13]~output .bus_hold = "false";
defparam \alu_out_output[13]~output .open_drain_output = "false";
defparam \alu_out_output[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \alu_out_output[14]~output (
	.i(\ALU|O_out[14]~104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[14]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[14]~output .bus_hold = "false";
defparam \alu_out_output[14]~output .open_drain_output = "false";
defparam \alu_out_output[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \alu_out_output[15]~output (
	.i(\ALU|O_out[15]~107_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[15]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[15]~output .bus_hold = "false";
defparam \alu_out_output[15]~output .open_drain_output = "false";
defparam \alu_out_output[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \alu_out_output[16]~output (
	.i(\ALU|O_out[16]~113_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[16]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[16]~output .bus_hold = "false";
defparam \alu_out_output[16]~output .open_drain_output = "false";
defparam \alu_out_output[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \alu_out_output[17]~output (
	.i(\ALU|O_out[17]~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[17]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[17]~output .bus_hold = "false";
defparam \alu_out_output[17]~output .open_drain_output = "false";
defparam \alu_out_output[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \alu_out_output[18]~output (
	.i(\ALU|O_out[18]~133_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[18]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[18]~output .bus_hold = "false";
defparam \alu_out_output[18]~output .open_drain_output = "false";
defparam \alu_out_output[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \alu_out_output[19]~output (
	.i(\ALU|O_out[19]~139_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[19]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[19]~output .bus_hold = "false";
defparam \alu_out_output[19]~output .open_drain_output = "false";
defparam \alu_out_output[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \alu_out_output[20]~output (
	.i(\ALU|O_out[20]~145_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[20]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[20]~output .bus_hold = "false";
defparam \alu_out_output[20]~output .open_drain_output = "false";
defparam \alu_out_output[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \alu_out_output[21]~output (
	.i(\ALU|O_out[21]~151_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[21]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[21]~output .bus_hold = "false";
defparam \alu_out_output[21]~output .open_drain_output = "false";
defparam \alu_out_output[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \alu_out_output[22]~output (
	.i(\ALU|O_out[22]~157_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[22]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[22]~output .bus_hold = "false";
defparam \alu_out_output[22]~output .open_drain_output = "false";
defparam \alu_out_output[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \alu_out_output[23]~output (
	.i(\ALU|O_out[23]~163_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[23]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[23]~output .bus_hold = "false";
defparam \alu_out_output[23]~output .open_drain_output = "false";
defparam \alu_out_output[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \alu_out_output[24]~output (
	.i(\ALU|O_out[24]~169_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[24]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[24]~output .bus_hold = "false";
defparam \alu_out_output[24]~output .open_drain_output = "false";
defparam \alu_out_output[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \alu_out_output[25]~output (
	.i(\ALU|O_out[25]~176_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[25]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[25]~output .bus_hold = "false";
defparam \alu_out_output[25]~output .open_drain_output = "false";
defparam \alu_out_output[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \alu_out_output[26]~output (
	.i(\ALU|O_out[26]~220_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[26]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[26]~output .bus_hold = "false";
defparam \alu_out_output[26]~output .open_drain_output = "false";
defparam \alu_out_output[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \alu_out_output[27]~output (
	.i(\ALU|O_out[27]~184_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[27]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[27]~output .bus_hold = "false";
defparam \alu_out_output[27]~output .open_drain_output = "false";
defparam \alu_out_output[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \alu_out_output[28]~output (
	.i(\ALU|O_out[28]~196_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[28]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[28]~output .bus_hold = "false";
defparam \alu_out_output[28]~output .open_drain_output = "false";
defparam \alu_out_output[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \alu_out_output[29]~output (
	.i(\ALU|O_out[29]~202_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[29]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[29]~output .bus_hold = "false";
defparam \alu_out_output[29]~output .open_drain_output = "false";
defparam \alu_out_output[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \alu_out_output[30]~output (
	.i(\ALU|O_out[30]~208_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[30]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[30]~output .bus_hold = "false";
defparam \alu_out_output[30]~output .open_drain_output = "false";
defparam \alu_out_output[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \alu_out_output[31]~output (
	.i(\ALU|O_out[31]~213_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out_output[31]),
	.obar());
// synopsys translate_off
defparam \alu_out_output[31]~output .bus_hold = "false";
defparam \alu_out_output[31]~output .open_drain_output = "false";
defparam \alu_out_output[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N9
cyclonev_lcell_comb \InstructionMemory|rom~31 (
// Equation(s):
// \InstructionMemory|rom~31_combout  = ( \PC|pc_out [3] & ( !\PC|pc_out [4] & ( (\PC|pc_out [2] & \PC|pc_out [8]) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [4] & ( !\PC|pc_out [2] $ (\PC|pc_out [8]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~31 .extended_lut = "off";
defparam \InstructionMemory|rom~31 .lut_mask = 64'hF00F000F00000000;
defparam \InstructionMemory|rom~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N57
cyclonev_lcell_comb \InstructionMemory|rom~30 (
// Equation(s):
// \InstructionMemory|rom~30_combout  = ( \PC|pc_out [4] & ( (\PC|pc_out [8] & (!\PC|pc_out [3] $ (!\PC|pc_out [2]))) ) ) # ( !\PC|pc_out [4] & ( (!\PC|pc_out [8] & \PC|pc_out [3]) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(gnd),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [2]),
	.datae(gnd),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~30 .extended_lut = "off";
defparam \InstructionMemory|rom~30 .lut_mask = 64'h0A0A0A0A05500550;
defparam \InstructionMemory|rom~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N54
cyclonev_lcell_comb \InstructionMemory|rom~32 (
// Equation(s):
// \InstructionMemory|rom~32_combout  = ( \PC|pc_out [4] & ( (!\PC|pc_out [3] & (!\PC|pc_out [8] $ (!\PC|pc_out [2]))) # (\PC|pc_out [3] & (!\PC|pc_out [8] & !\PC|pc_out [2])) ) ) # ( !\PC|pc_out [4] & ( (!\PC|pc_out [8] & (!\PC|pc_out [3] $ (\PC|pc_out 
// [2]))) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [2]),
	.datae(gnd),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~32 .extended_lut = "off";
defparam \InstructionMemory|rom~32 .lut_mask = 64'hC030C0303CC03CC0;
defparam \InstructionMemory|rom~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y22_N12
cyclonev_lcell_comb \InstructionMemory|rom~239 (
// Equation(s):
// \InstructionMemory|rom~239_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [10] & ( (!\PC|pc_out [6] & (!\PC|pc_out [5] & (!\PC|pc_out [2] $ (\PC|pc_out [3])))) # (\PC|pc_out [6] & (\PC|pc_out [5] & (!\PC|pc_out [2] & !\PC|pc_out [3]))) ) ) ) # ( !\PC|pc_out 
// [4] & ( \PC|pc_out [10] & ( (!\PC|pc_out [5] & (((!\PC|pc_out [2] & !\PC|pc_out [3])))) # (\PC|pc_out [5] & (!\PC|pc_out [6] & (!\PC|pc_out [2] $ (\PC|pc_out [3])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~239 .extended_lut = "off";
defparam \InstructionMemory|rom~239 .lut_mask = 64'h00000000E0029008;
defparam \InstructionMemory|rom~239 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y22_N0
cyclonev_lcell_comb \InstructionMemory|rom~353 (
// Equation(s):
// \InstructionMemory|rom~353_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [10] & ( (!\PC|pc_out [2] & (!\PC|pc_out [3] & !\PC|pc_out [5])) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [10] & ( (!\PC|pc_out [2] & (!\PC|pc_out [3] & (\PC|pc_out [6] & !\PC|pc_out 
// [5]))) # (\PC|pc_out [2] & (!\PC|pc_out [5] $ (((!\PC|pc_out [3]) # (!\PC|pc_out [6]))))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [10] & ( (\PC|pc_out [2] & (!\PC|pc_out [3] & \PC|pc_out [6])) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~353 .extended_lut = "off";
defparam \InstructionMemory|rom~353 .lut_mask = 64'h0000040409548800;
defparam \InstructionMemory|rom~353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y22_N24
cyclonev_lcell_comb \InstructionMemory|rom~238 (
// Equation(s):
// \InstructionMemory|rom~238_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [4] & ( (\PC|pc_out [10] & (!\PC|pc_out [6] & \PC|pc_out [2])) ) ) ) # ( !\PC|pc_out [3] & ( \PC|pc_out [4] & ( (\PC|pc_out [10] & ((!\PC|pc_out [6] & ((!\PC|pc_out [2]))) # (\PC|pc_out 
// [6] & (!\PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [4] & ( (\PC|pc_out [10] & ((!\PC|pc_out [2] & (\PC|pc_out [5])) # (\PC|pc_out [2] & ((!\PC|pc_out [6]))))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [5] & 
// (\PC|pc_out [10] & (!\PC|pc_out [6] & \PC|pc_out [2]))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [10]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~238 .extended_lut = "off";
defparam \InstructionMemory|rom~238 .lut_mask = 64'h0020113032020030;
defparam \InstructionMemory|rom~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y22_N18
cyclonev_lcell_comb \InstructionMemory|rom~320 (
// Equation(s):
// \InstructionMemory|rom~320_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & (!\PC|pc_out [2] & ((!\PC|pc_out [10])))) # (\PC|pc_out [6] & (((!\PC|pc_out [3]) # (!\PC|pc_out [10])))) ) ) ) # ( !\PC|pc_out [5] & ( \PC|pc_out [4] & ( 
// (!\PC|pc_out [10] & (!\PC|pc_out [2] $ (((!\PC|pc_out [6] & \PC|pc_out [3]))))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [10]) # (!\PC|pc_out [6] $ (\PC|pc_out [3])))) # (\PC|pc_out [2] & ((!\PC|pc_out [6] & 
// (!\PC|pc_out [3] & !\PC|pc_out [10])) # (\PC|pc_out [6] & (\PC|pc_out [3])))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [6] & (!\PC|pc_out [2] & (\PC|pc_out [3] & !\PC|pc_out [10]))) # (\PC|pc_out [6] & (!\PC|pc_out [2] $ 
// (((\PC|pc_out [3] & \PC|pc_out [10]))))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [10]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~320 .extended_lut = "off";
defparam \InstructionMemory|rom~320 .lut_mask = 64'h4C41ED85C600DD50;
defparam \InstructionMemory|rom~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y22_N6
cyclonev_lcell_comb \InstructionMemory|rom~318 (
// Equation(s):
// \InstructionMemory|rom~318_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [10] & (!\PC|pc_out [2])) # (\PC|pc_out [10] & ((!\PC|pc_out [5]))))) # (\PC|pc_out [6] & (\PC|pc_out [2] & (!\PC|pc_out [5] & !\PC|pc_out 
// [10]))) ) ) ) # ( !\PC|pc_out [3] & ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & (!\PC|pc_out [2] & (!\PC|pc_out [5]))) # (\PC|pc_out [6] & (\PC|pc_out [2] & ((\PC|pc_out [10])))) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [5] & 
// ((!\PC|pc_out [2] $ (!\PC|pc_out [10])))) # (\PC|pc_out [5] & (\PC|pc_out [6] & ((!\PC|pc_out [10]) # (\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [10] & ((!\PC|pc_out [5] & ((\PC|pc_out [2]))) # (\PC|pc_out [5] & 
// (\PC|pc_out [6])))) # (\PC|pc_out [10] & (!\PC|pc_out [2] & (!\PC|pc_out [6] $ (!\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [10]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~318 .extended_lut = "off";
defparam \InstructionMemory|rom~318 .lut_mask = 64'h354835C1809198A0;
defparam \InstructionMemory|rom~318 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y22_N30
cyclonev_lcell_comb \InstructionMemory|rom~319 (
// Equation(s):
// \InstructionMemory|rom~319_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & (\PC|pc_out [2] & ((!\PC|pc_out [10]) # (\PC|pc_out [5])))) # (\PC|pc_out [6] & (!\PC|pc_out [5] & (!\PC|pc_out [2] & \PC|pc_out [10]))) ) ) ) # ( !\PC|pc_out 
// [3] & ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & (\PC|pc_out [2] & (!\PC|pc_out [5] $ (\PC|pc_out [10])))) # (\PC|pc_out [6] & (!\PC|pc_out [2] $ (((!\PC|pc_out [5]) # (!\PC|pc_out [10]))))) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [6] & 
// (\PC|pc_out [5] & (!\PC|pc_out [2] & !\PC|pc_out [10]))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [6] & (\PC|pc_out [5] & (!\PC|pc_out [2] & !\PC|pc_out [10]))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [10]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~319 .extended_lut = "off";
defparam \InstructionMemory|rom~319 .lut_mask = 64'h200020000D160A42;
defparam \InstructionMemory|rom~319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y22_N36
cyclonev_lcell_comb \InstructionMemory|rom~321 (
// Equation(s):
// \InstructionMemory|rom~321_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & (!\PC|pc_out [2] & ((\PC|pc_out [3]) # (\PC|pc_out [10])))) # (\PC|pc_out [6] & (!\PC|pc_out [2] $ (((\PC|pc_out [10] & \PC|pc_out [3]))))) ) ) ) # ( 
// !\PC|pc_out [5] & ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & (((!\PC|pc_out [3] & \PC|pc_out [2])))) # (\PC|pc_out [6] & (!\PC|pc_out [10])) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [6] & (((\PC|pc_out [3] & \PC|pc_out [2])))) # 
// (\PC|pc_out [6] & ((!\PC|pc_out [10] & (!\PC|pc_out [3] $ (!\PC|pc_out [2]))) # (\PC|pc_out [10] & (!\PC|pc_out [3] & !\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [10] & (!\PC|pc_out [6] $ (((!\PC|pc_out [3] & 
// \PC|pc_out [2]))))) # (\PC|pc_out [10] & (((\PC|pc_out [3] & !\PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [10]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~321 .extended_lut = "off";
defparam \InstructionMemory|rom~321 .lut_mask = 64'h8B48144A44E47E01;
defparam \InstructionMemory|rom~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y22_N0
cyclonev_lcell_comb \InstructionMemory|rom~240 (
// Equation(s):
// \InstructionMemory|rom~240_combout  = ( !\PC|pc_out [8] & ( (!\PC|pc_out [9] & (!\PC|pc_out [7])) # (\PC|pc_out [9] & ((!\PC|pc_out [7] & (((\InstructionMemory|rom~319_combout )))) # (\PC|pc_out [7] & (\InstructionMemory|rom~321_combout )))) ) ) # ( 
// \PC|pc_out [8] & ( (!\PC|pc_out [9] & (!\PC|pc_out [7])) # (\PC|pc_out [9] & ((!\PC|pc_out [7] & (((\InstructionMemory|rom~318_combout )))) # (\PC|pc_out [7] & (\InstructionMemory|rom~320_combout )))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [7]),
	.datac(!\InstructionMemory|rom~320_combout ),
	.datad(!\InstructionMemory|rom~318_combout ),
	.datae(!\PC|pc_out [8]),
	.dataf(!\InstructionMemory|rom~319_combout ),
	.datag(!\InstructionMemory|rom~321_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~240 .extended_lut = "on";
defparam \InstructionMemory|rom~240 .lut_mask = 64'h898989CDCDCD89CD;
defparam \InstructionMemory|rom~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y22_N48
cyclonev_lcell_comb \InstructionMemory|rom~244 (
// Equation(s):
// \InstructionMemory|rom~244_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [4] & ( (\PC|pc_out [10] & (\PC|pc_out [6] & (!\PC|pc_out [5] $ (\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [4] & ( (\PC|pc_out [5] & (\PC|pc_out [10] & (!\PC|pc_out 
// [6] & \PC|pc_out [2]))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [10]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~244 .extended_lut = "off";
defparam \InstructionMemory|rom~244 .lut_mask = 64'h0010000000000201;
defparam \InstructionMemory|rom~244 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y22_N18
cyclonev_lcell_comb \InstructionMemory|rom~42 (
// Equation(s):
// \InstructionMemory|rom~42_combout  = ( !\PC|pc_out [8] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~240_combout  & ((\InstructionMemory|rom~244_combout ))) # (\InstructionMemory|rom~240_combout  & (\InstructionMemory|rom~239_combout ))))) # 
// (\PC|pc_out [9] & ((((\InstructionMemory|rom~240_combout ))))) ) ) # ( \PC|pc_out [8] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~240_combout  & (\InstructionMemory|rom~353_combout )) # (\InstructionMemory|rom~240_combout  & 
// ((\InstructionMemory|rom~238_combout )))))) # (\PC|pc_out [9] & ((((\InstructionMemory|rom~240_combout ))))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\InstructionMemory|rom~239_combout ),
	.datac(!\InstructionMemory|rom~353_combout ),
	.datad(!\InstructionMemory|rom~238_combout ),
	.datae(!\PC|pc_out [8]),
	.dataf(!\InstructionMemory|rom~240_combout ),
	.datag(!\InstructionMemory|rom~244_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~42 .extended_lut = "on";
defparam \InstructionMemory|rom~42 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \InstructionMemory|rom~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N0
cyclonev_lcell_comb \PCAdder|Add0~1 (
// Equation(s):
// \PCAdder|Add0~1_sumout  = SUM(( !\PC|pc_out [2] ) + ( VCC ) + ( !VCC ))
// \PCAdder|Add0~2  = CARRY(( !\PC|pc_out [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~1_sumout ),
	.cout(\PCAdder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~1 .extended_lut = "off";
defparam \PCAdder|Add0~1 .lut_mask = 64'h000000000000F0F0;
defparam \PCAdder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N3
cyclonev_lcell_comb \PCAdder|Add0~5 (
// Equation(s):
// \PCAdder|Add0~5_sumout  = SUM(( !\PC|pc_out [3] ) + ( GND ) + ( \PCAdder|Add0~2  ))
// \PCAdder|Add0~6  = CARRY(( !\PC|pc_out [3] ) + ( GND ) + ( \PCAdder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~5_sumout ),
	.cout(\PCAdder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~5 .extended_lut = "off";
defparam \PCAdder|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \PCAdder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N6
cyclonev_lcell_comb \PCAdder|Add0~9 (
// Equation(s):
// \PCAdder|Add0~9_sumout  = SUM(( !\PC|pc_out [4] ) + ( GND ) + ( \PCAdder|Add0~6  ))
// \PCAdder|Add0~10  = CARRY(( !\PC|pc_out [4] ) + ( GND ) + ( \PCAdder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~9_sumout ),
	.cout(\PCAdder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~9 .extended_lut = "off";
defparam \PCAdder|Add0~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \PCAdder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N9
cyclonev_lcell_comb \PCAdder|Add0~13 (
// Equation(s):
// \PCAdder|Add0~13_sumout  = SUM(( !\PC|pc_out [5] ) + ( GND ) + ( \PCAdder|Add0~10  ))
// \PCAdder|Add0~14  = CARRY(( !\PC|pc_out [5] ) + ( GND ) + ( \PCAdder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~13_sumout ),
	.cout(\PCAdder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~13 .extended_lut = "off";
defparam \PCAdder|Add0~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \PCAdder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N12
cyclonev_lcell_comb \PCAdder|Add0~17 (
// Equation(s):
// \PCAdder|Add0~17_sumout  = SUM(( !\PC|pc_out [6] ) + ( GND ) + ( \PCAdder|Add0~14  ))
// \PCAdder|Add0~18  = CARRY(( !\PC|pc_out [6] ) + ( GND ) + ( \PCAdder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~17_sumout ),
	.cout(\PCAdder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~17 .extended_lut = "off";
defparam \PCAdder|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \PCAdder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N15
cyclonev_lcell_comb \PCAdder|Add0~21 (
// Equation(s):
// \PCAdder|Add0~21_sumout  = SUM(( !\PC|pc_out [7] ) + ( GND ) + ( \PCAdder|Add0~18  ))
// \PCAdder|Add0~22  = CARRY(( !\PC|pc_out [7] ) + ( GND ) + ( \PCAdder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~21_sumout ),
	.cout(\PCAdder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~21 .extended_lut = "off";
defparam \PCAdder|Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \PCAdder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y24_N39
cyclonev_lcell_comb \InstructionMemory|rom~231 (
// Equation(s):
// \InstructionMemory|rom~231_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [10] & ( (!\PC|pc_out [3] & (!\PC|pc_out [6] & (\PC|pc_out [2]))) # (\PC|pc_out [3] & ((!\PC|pc_out [5] & ((!\PC|pc_out [2]))) # (\PC|pc_out [5] & (!\PC|pc_out [6])))) ) ) ) # ( 
// !\PC|pc_out [4] & ( \PC|pc_out [10] & ( (!\PC|pc_out [6] & (\PC|pc_out [2] & (!\PC|pc_out [5] & !\PC|pc_out [3]))) # (\PC|pc_out [6] & (!\PC|pc_out [5] $ (((\PC|pc_out [2] & !\PC|pc_out [3]))))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~231 .extended_lut = "off";
defparam \InstructionMemory|rom~231 .lut_mask = 64'h00000000615022CA;
defparam \InstructionMemory|rom~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y22_N6
cyclonev_lcell_comb \InstructionMemory|rom~232 (
// Equation(s):
// \InstructionMemory|rom~232_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [2] & ( (!\PC|pc_out [3] & (\PC|pc_out [5] & (!\PC|pc_out [10] & \PC|pc_out [6]))) # (\PC|pc_out [3] & (\PC|pc_out [10] & (!\PC|pc_out [5] $ (\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out 
// [4] & ( \PC|pc_out [2] & ( (\PC|pc_out [3] & ((!\PC|pc_out [5] & (!\PC|pc_out [10] & \PC|pc_out [6])) # (\PC|pc_out [5] & (\PC|pc_out [10] & !\PC|pc_out [6])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [2] & ( (!\PC|pc_out [3] & (!\PC|pc_out [5] & 
// (!\PC|pc_out [10] & \PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [2] & ( (!\PC|pc_out [3] & (\PC|pc_out [5] & (\PC|pc_out [10] & !\PC|pc_out [6]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [10]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~232 .extended_lut = "off";
defparam \InstructionMemory|rom~232 .lut_mask = 64'h0200008001400421;
defparam \InstructionMemory|rom~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y24_N42
cyclonev_lcell_comb \InstructionMemory|rom~230 (
// Equation(s):
// \InstructionMemory|rom~230_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [10] & ( (!\PC|pc_out [5] & (!\PC|pc_out [4] & (!\PC|pc_out [3] $ (\PC|pc_out [2])))) # (\PC|pc_out [5] & ((!\PC|pc_out [4] & (\PC|pc_out [3] & !\PC|pc_out [2])) # (\PC|pc_out [4] & 
// ((\PC|pc_out [2]))))) ) ) ) # ( !\PC|pc_out [6] & ( \PC|pc_out [10] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [4] & (!\PC|pc_out [3] $ (\PC|pc_out [2]))) # (\PC|pc_out [4] & (\PC|pc_out [3] & !\PC|pc_out [2])))) # (\PC|pc_out [5] & (\PC|pc_out [4] & 
// (!\PC|pc_out [3] & \PC|pc_out [2]))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~230 .extended_lut = "off";
defparam \InstructionMemory|rom~230 .lut_mask = 64'h0000000082188419;
defparam \InstructionMemory|rom~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y24_N18
cyclonev_lcell_comb \InstructionMemory|rom~316 (
// Equation(s):
// \InstructionMemory|rom~316_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [10] & ( (!\PC|pc_out [2] & (((\PC|pc_out [5])))) # (\PC|pc_out [2] & (!\PC|pc_out [6] $ (((!\PC|pc_out [3] & \PC|pc_out [5]))))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [10] & ( 
// (!\PC|pc_out [5] & (!\PC|pc_out [2] $ (!\PC|pc_out [3]))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [10] & ( (!\PC|pc_out [3]) # ((!\PC|pc_out [6] & ((!\PC|pc_out [2]) # (\PC|pc_out [5]))) # (\PC|pc_out [6] & ((!\PC|pc_out [5])))) ) ) ) # ( !\PC|pc_out [4] 
// & ( !\PC|pc_out [10] & ( ((\PC|pc_out [5] & ((!\PC|pc_out [2]) # (\PC|pc_out [3])))) # (\PC|pc_out [6]) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~316 .extended_lut = "off";
defparam \InstructionMemory|rom~316 .lut_mask = 64'h55DFFDFA3C0022DE;
defparam \InstructionMemory|rom~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y24_N12
cyclonev_lcell_comb \InstructionMemory|rom~315 (
// Equation(s):
// \InstructionMemory|rom~315_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [10] & ( (!\PC|pc_out [2] & (((!\PC|pc_out [3] & !\PC|pc_out [5])))) # (\PC|pc_out [2] & (!\PC|pc_out [6] & (\PC|pc_out [3] & \PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out 
// [10] & ( (!\PC|pc_out [6] & (\PC|pc_out [5] & (!\PC|pc_out [2] $ (!\PC|pc_out [3])))) # (\PC|pc_out [6] & (((\PC|pc_out [3] & !\PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [10] & ( (\PC|pc_out [2] & ((!\PC|pc_out [3]) # ((!\PC|pc_out [6] & 
// !\PC|pc_out [5])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [10] & ( (\PC|pc_out [2] & ((!\PC|pc_out [6] & (!\PC|pc_out [3] & \PC|pc_out [5])) # (\PC|pc_out [6] & (\PC|pc_out [3] & !\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~315 .extended_lut = "off";
defparam \InstructionMemory|rom~315 .lut_mask = 64'h012032300528C002;
defparam \InstructionMemory|rom~315 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y24_N30
cyclonev_lcell_comb \InstructionMemory|rom~314 (
// Equation(s):
// \InstructionMemory|rom~314_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [10] & ( (!\PC|pc_out [4] & (!\PC|pc_out [6] $ (((!\PC|pc_out [2]) # (\PC|pc_out [5]))))) # (\PC|pc_out [4] & (\PC|pc_out [6] & (!\PC|pc_out [5] $ (!\PC|pc_out [2])))) ) ) ) # ( 
// !\PC|pc_out [3] & ( \PC|pc_out [10] & ( (!\PC|pc_out [6] & (!\PC|pc_out [2] & (!\PC|pc_out [5] $ (!\PC|pc_out [4])))) # (\PC|pc_out [6] & (!\PC|pc_out [5])) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [10] & ( (\PC|pc_out [5] & ((!\PC|pc_out [4] & 
// ((!\PC|pc_out [2]))) # (\PC|pc_out [4] & ((\PC|pc_out [2]) # (\PC|pc_out [6]))))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [10] & ( (!\PC|pc_out [6] & (((!\PC|pc_out [4]) # (\PC|pc_out [2])))) # (\PC|pc_out [6] & ((!\PC|pc_out [5] & ((!\PC|pc_out [2]))) 
// # (\PC|pc_out [5] & (!\PC|pc_out [4] & \PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~314 .extended_lut = "off";
defparam \InstructionMemory|rom~314 .lut_mask = 64'hCAF445116A0A0D86;
defparam \InstructionMemory|rom~314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y24_N54
cyclonev_lcell_comb \InstructionMemory|rom~317 (
// Equation(s):
// \InstructionMemory|rom~317_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [10] & ( (\PC|pc_out [5] & ((!\PC|pc_out [6] & (!\PC|pc_out [4] $ (!\PC|pc_out [2]))) # (\PC|pc_out [6] & (!\PC|pc_out [4] & !\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [3] & ( \PC|pc_out 
// [10] & ( (!\PC|pc_out [6] & (\PC|pc_out [4] & (!\PC|pc_out [5] $ (\PC|pc_out [2])))) # (\PC|pc_out [6] & (((!\PC|pc_out [4] & \PC|pc_out [5])) # (\PC|pc_out [2]))) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [10] & ( !\PC|pc_out [2] $ (((!\PC|pc_out [5]) # 
// (\PC|pc_out [4]))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [10] & ( (!\PC|pc_out [6] & (\PC|pc_out [4] & (!\PC|pc_out [5] & !\PC|pc_out [2]))) # (\PC|pc_out [6] & ((!\PC|pc_out [4] & (!\PC|pc_out [5] $ (\PC|pc_out [2]))) # (\PC|pc_out [4] & 
// ((!\PC|pc_out [5]) # (!\PC|pc_out [2]))))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~317 .extended_lut = "off";
defparam \InstructionMemory|rom~317 .lut_mask = 64'h71140CF324570608;
defparam \InstructionMemory|rom~317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y24_N6
cyclonev_lcell_comb \InstructionMemory|rom~233 (
// Equation(s):
// \InstructionMemory|rom~233_combout  = ( !\PC|pc_out [7] & ( (!\PC|pc_out [9] & (!\PC|pc_out [8])) # (\PC|pc_out [9] & ((!\PC|pc_out [8] & (((\InstructionMemory|rom~315_combout )))) # (\PC|pc_out [8] & (\InstructionMemory|rom~317_combout )))) ) ) # ( 
// \PC|pc_out [7] & ( (!\PC|pc_out [9] & (!\PC|pc_out [8])) # (\PC|pc_out [9] & ((!\PC|pc_out [8] & (((\InstructionMemory|rom~314_combout )))) # (\PC|pc_out [8] & (\InstructionMemory|rom~316_combout )))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [8]),
	.datac(!\InstructionMemory|rom~316_combout ),
	.datad(!\InstructionMemory|rom~315_combout ),
	.datae(!\PC|pc_out [7]),
	.dataf(!\InstructionMemory|rom~314_combout ),
	.datag(!\InstructionMemory|rom~317_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~233 .extended_lut = "on";
defparam \InstructionMemory|rom~233 .lut_mask = 64'h89CD898989CDCDCD;
defparam \InstructionMemory|rom~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y22_N54
cyclonev_lcell_comb \InstructionMemory|rom~237 (
// Equation(s):
// \InstructionMemory|rom~237_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [4] & ( (\PC|pc_out [10] & ((!\PC|pc_out [2] & ((!\PC|pc_out [6]))) # (\PC|pc_out [2] & (!\PC|pc_out [5] & \PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [3] & ( \PC|pc_out [4] & ( 
// (!\PC|pc_out [6] & (\PC|pc_out [10] & (!\PC|pc_out [5] $ (\PC|pc_out [2])))) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [2] & (\PC|pc_out [6] & \PC|pc_out [10])) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [2] & 
// (!\PC|pc_out [6] & \PC|pc_out [10])) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [10]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~237 .extended_lut = "off";
defparam \InstructionMemory|rom~237 .lut_mask = 64'h00C0000C009000C2;
defparam \InstructionMemory|rom~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y24_N48
cyclonev_lcell_comb \InstructionMemory|rom~37 (
// Equation(s):
// \InstructionMemory|rom~37_combout  = ( !\PC|pc_out [7] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~233_combout  & ((\InstructionMemory|rom~237_combout ))) # (\InstructionMemory|rom~233_combout  & (\InstructionMemory|rom~231_combout ))))) # 
// (\PC|pc_out [9] & ((((\InstructionMemory|rom~233_combout ))))) ) ) # ( \PC|pc_out [7] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~233_combout  & (\InstructionMemory|rom~232_combout )) # (\InstructionMemory|rom~233_combout  & 
// ((\InstructionMemory|rom~230_combout )))))) # (\PC|pc_out [9] & ((((\InstructionMemory|rom~233_combout ))))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\InstructionMemory|rom~231_combout ),
	.datac(!\InstructionMemory|rom~232_combout ),
	.datad(!\InstructionMemory|rom~230_combout ),
	.datae(!\PC|pc_out [7]),
	.dataf(!\InstructionMemory|rom~233_combout ),
	.datag(!\InstructionMemory|rom~237_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~37 .extended_lut = "on";
defparam \InstructionMemory|rom~37 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \InstructionMemory|rom~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y24_N12
cyclonev_lcell_comb \InstructionMemory|rom~24 (
// Equation(s):
// \InstructionMemory|rom~24_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [8] & ( (!\PC|pc_out [2] & (!\PC|pc_out [3] & (\PC|pc_out [4] & \PC|pc_out [5]))) # (\PC|pc_out [2] & (!\PC|pc_out [3] $ (((!\PC|pc_out [4] & !\PC|pc_out [5]))))) ) ) ) # ( !\PC|pc_out 
// [6] & ( \PC|pc_out [8] & ( (!\PC|pc_out [5] & (!\PC|pc_out [2] $ (((!\PC|pc_out [3]) # (\PC|pc_out [4]))))) # (\PC|pc_out [5] & (\PC|pc_out [4] & ((!\PC|pc_out [2]) # (\PC|pc_out [3])))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & 
// (\PC|pc_out [3] & ((!\PC|pc_out [4]) # (\PC|pc_out [5])))) # (\PC|pc_out [2] & ((!\PC|pc_out [4] & (\PC|pc_out [3] & \PC|pc_out [5])) # (\PC|pc_out [4] & ((!\PC|pc_out [5]))))) ) ) ) # ( !\PC|pc_out [6] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [4] & 
// (\PC|pc_out [5] & (!\PC|pc_out [3] $ (!\PC|pc_out [2])))) # (\PC|pc_out [4] & (((\PC|pc_out [2] & !\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~24 .extended_lut = "off";
defparam \InstructionMemory|rom~24 .lut_mask = 64'h03604354630D122A;
defparam \InstructionMemory|rom~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y24_N54
cyclonev_lcell_comb \InstructionMemory|rom~26 (
// Equation(s):
// \InstructionMemory|rom~26_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [8] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [6] & (\PC|pc_out [3])) # (\PC|pc_out [6] & (!\PC|pc_out [3] & !\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [5] & ( \PC|pc_out [8] & ( (!\PC|pc_out 
// [2] & (((!\PC|pc_out [3] & \PC|pc_out [4])))) # (\PC|pc_out [2] & (!\PC|pc_out [6] $ ((\PC|pc_out [3])))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & (!\PC|pc_out [3] & ((\PC|pc_out [4]) # (\PC|pc_out [6])))) # (\PC|pc_out [2] & 
// ((!\PC|pc_out [6] & (\PC|pc_out [3])) # (\PC|pc_out [6] & ((\PC|pc_out [4]))))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [6] & (\PC|pc_out [3] & (!\PC|pc_out [2] & \PC|pc_out [4]))) # (\PC|pc_out [6] & (!\PC|pc_out [4] & (!\PC|pc_out 
// [3] $ (!\PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~26 .extended_lut = "off";
defparam \InstructionMemory|rom~26 .lut_mask = 64'h142042C709C96020;
defparam \InstructionMemory|rom~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y24_N9
cyclonev_lcell_comb \InstructionMemory|rom~25 (
// Equation(s):
// \InstructionMemory|rom~25_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [8] & ( (!\PC|pc_out [2] & (!\PC|pc_out [6] & (!\PC|pc_out [4]))) # (\PC|pc_out [2] & ((!\PC|pc_out [6] $ (!\PC|pc_out [4])) # (\PC|pc_out [3]))) ) ) ) # ( !\PC|pc_out [5] & ( \PC|pc_out 
// [8] & ( (\PC|pc_out [2] & (((!\PC|pc_out [4] & !\PC|pc_out [3])) # (\PC|pc_out [6]))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [6] & (!\PC|pc_out [3] & (!\PC|pc_out [4] $ (\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out 
// [8] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [3] & ((!\PC|pc_out [2]))) # (\PC|pc_out [3] & (\PC|pc_out [4] & \PC|pc_out [2])))) # (\PC|pc_out [6] & (!\PC|pc_out [2] $ (((!\PC|pc_out [4]) # (!\PC|pc_out [3]))))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~25 .extended_lut = "off";
defparam \InstructionMemory|rom~25 .lut_mask = 64'hA156802000D5886F;
defparam \InstructionMemory|rom~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N0
cyclonev_lcell_comb \InstructionMemory|rom~27 (
// Equation(s):
// \InstructionMemory|rom~27_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [6] & ( (\PC|pc_out [5] & (!\PC|pc_out [4] & (!\PC|pc_out [3] & \PC|pc_out [2]))) ) ) ) # ( !\PC|pc_out [8] & ( \PC|pc_out [6] & ( (\PC|pc_out [4] & ((!\PC|pc_out [5] & (!\PC|pc_out [3] 
// & \PC|pc_out [2])) # (\PC|pc_out [5] & ((!\PC|pc_out [3]) # (\PC|pc_out [2]))))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [6] & ( (\PC|pc_out [5] & (\PC|pc_out [4] & (!\PC|pc_out [3] & \PC|pc_out [2]))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [6] & ( 
// (!\PC|pc_out [5] & (\PC|pc_out [4] & ((\PC|pc_out [2])))) # (\PC|pc_out [5] & (!\PC|pc_out [2] & ((\PC|pc_out [3]) # (\PC|pc_out [4])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~27 .extended_lut = "off";
defparam \InstructionMemory|rom~27 .lut_mask = 64'h1522001010310040;
defparam \InstructionMemory|rom~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y24_N0
cyclonev_lcell_comb \InstructionMemory|rom~28 (
// Equation(s):
// \InstructionMemory|rom~28_combout  = ( \InstructionMemory|rom~25_combout  & ( \InstructionMemory|rom~27_combout  & ( (!\PC|pc_out [10]) # ((!\PC|pc_out [7] & ((\InstructionMemory|rom~26_combout ))) # (\PC|pc_out [7] & (\InstructionMemory|rom~24_combout 
// ))) ) ) ) # ( !\InstructionMemory|rom~25_combout  & ( \InstructionMemory|rom~27_combout  & ( (!\PC|pc_out [10] & (((!\PC|pc_out [7])))) # (\PC|pc_out [10] & ((!\PC|pc_out [7] & ((\InstructionMemory|rom~26_combout ))) # (\PC|pc_out [7] & 
// (\InstructionMemory|rom~24_combout )))) ) ) ) # ( \InstructionMemory|rom~25_combout  & ( !\InstructionMemory|rom~27_combout  & ( (!\PC|pc_out [10] & (((\PC|pc_out [7])))) # (\PC|pc_out [10] & ((!\PC|pc_out [7] & ((\InstructionMemory|rom~26_combout ))) # 
// (\PC|pc_out [7] & (\InstructionMemory|rom~24_combout )))) ) ) ) # ( !\InstructionMemory|rom~25_combout  & ( !\InstructionMemory|rom~27_combout  & ( (\PC|pc_out [10] & ((!\PC|pc_out [7] & ((\InstructionMemory|rom~26_combout ))) # (\PC|pc_out [7] & 
// (\InstructionMemory|rom~24_combout )))) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\InstructionMemory|rom~24_combout ),
	.datac(!\InstructionMemory|rom~26_combout ),
	.datad(!\PC|pc_out [7]),
	.datae(!\InstructionMemory|rom~25_combout ),
	.dataf(!\InstructionMemory|rom~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~28 .extended_lut = "off";
defparam \InstructionMemory|rom~28 .lut_mask = 64'h051105BBAF11AFBB;
defparam \InstructionMemory|rom~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N0
cyclonev_lcell_comb \InstructionMemory|rom~35 (
// Equation(s):
// \InstructionMemory|rom~35_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [4] & ( (!\PC|pc_out [3] & (!\PC|pc_out [2])) # (\PC|pc_out [3] & ((!\PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [6] & ( \PC|pc_out [4] & ( (\PC|pc_out [5] & (!\PC|pc_out [2] $ (!\PC|pc_out 
// [3]))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [4] & ( !\PC|pc_out [2] $ (((!\PC|pc_out [5]) # (\PC|pc_out [3]))) ) ) ) # ( !\PC|pc_out [6] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [2] & (\PC|pc_out [5] & \PC|pc_out [3])) ) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~35 .extended_lut = "off";
defparam \InstructionMemory|rom~35 .lut_mask = 64'h000C3C33030CCCF0;
defparam \InstructionMemory|rom~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N18
cyclonev_lcell_comb \InstructionMemory|rom~34 (
// Equation(s):
// \InstructionMemory|rom~34_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [4] & ( !\PC|pc_out [5] ) ) ) # ( !\PC|pc_out [3] & ( \PC|pc_out [4] & ( (\PC|pc_out [5] & \PC|pc_out [2]) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [4] & ( !\PC|pc_out [5] ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(gnd),
	.datac(!\PC|pc_out [2]),
	.datad(gnd),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~34 .extended_lut = "off";
defparam \InstructionMemory|rom~34 .lut_mask = 64'h0000AAAA0505AAAA;
defparam \InstructionMemory|rom~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N30
cyclonev_lcell_comb \InstructionMemory|rom~36 (
// Equation(s):
// \InstructionMemory|rom~36_combout  = ( \InstructionMemory|rom~35_combout  & ( \InstructionMemory|rom~34_combout  & ( (\PC|pc_out [7] & (\PC|pc_out [8] & ((\PC|pc_out [10]) # (\PC|pc_out [6])))) ) ) ) # ( !\InstructionMemory|rom~35_combout  & ( 
// \InstructionMemory|rom~34_combout  & ( (\PC|pc_out [6] & (\PC|pc_out [7] & (\PC|pc_out [8] & !\PC|pc_out [10]))) ) ) ) # ( \InstructionMemory|rom~35_combout  & ( !\InstructionMemory|rom~34_combout  & ( (\PC|pc_out [7] & (\PC|pc_out [8] & \PC|pc_out [10])) 
// ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [10]),
	.datae(!\InstructionMemory|rom~35_combout ),
	.dataf(!\InstructionMemory|rom~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~36 .extended_lut = "off";
defparam \InstructionMemory|rom~36 .lut_mask = 64'h0000000301000103;
defparam \InstructionMemory|rom~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y24_N51
cyclonev_lcell_comb \InstructionMemory|rom~212 (
// Equation(s):
// \InstructionMemory|rom~212_combout  = ( \InstructionMemory|rom~36_combout  & ( (!\PC|pc_out [9]) # (\InstructionMemory|rom~28_combout ) ) ) # ( !\InstructionMemory|rom~36_combout  & ( (!\PC|pc_out [9] & (\InstructionMemory|rom~33_combout )) # (\PC|pc_out 
// [9] & ((\InstructionMemory|rom~28_combout ))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~33_combout ),
	.datad(!\InstructionMemory|rom~28_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~212 .extended_lut = "off";
defparam \InstructionMemory|rom~212 .lut_mask = 64'h0A5F0A5FAAFFAAFF;
defparam \InstructionMemory|rom~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y27_N30
cyclonev_lcell_comb \InstructionMemory|rom~215 (
// Equation(s):
// \InstructionMemory|rom~215_combout  = ( \PC|pc_out [10] & ( \PC|pc_out [4] & ( (!\PC|pc_out [3] & ((!\PC|pc_out [6] & ((!\PC|pc_out [7]) # (!\PC|pc_out [5]))) # (\PC|pc_out [6] & (!\PC|pc_out [7] & !\PC|pc_out [5])))) ) ) ) # ( !\PC|pc_out [10] & ( 
// \PC|pc_out [4] & ( (\PC|pc_out [3] & (\PC|pc_out [6] & (\PC|pc_out [7] & \PC|pc_out [5]))) ) ) ) # ( \PC|pc_out [10] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [3] & (((\PC|pc_out [7] & !\PC|pc_out [5])))) # (\PC|pc_out [3] & (\PC|pc_out [6] & (!\PC|pc_out [7] 
// & \PC|pc_out [5]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [10]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~215 .extended_lut = "off";
defparam \InstructionMemory|rom~215 .lut_mask = 64'h00000A100001A880;
defparam \InstructionMemory|rom~215 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y27_N36
cyclonev_lcell_comb \InstructionMemory|rom~217 (
// Equation(s):
// \InstructionMemory|rom~217_combout  = ( \PC|pc_out [7] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [10] & (\PC|pc_out [4] & (!\PC|pc_out [5] & \PC|pc_out [6]))) # (\PC|pc_out [10] & (!\PC|pc_out [4] & (\PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [7] & ( !\PC|pc_out 
// [3] & ( (\PC|pc_out [10] & (!\PC|pc_out [5] & (!\PC|pc_out [4] $ (\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~217 .extended_lut = "off";
defparam \InstructionMemory|rom~217 .lut_mask = 64'h4010042400000000;
defparam \InstructionMemory|rom~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y27_N18
cyclonev_lcell_comb \InstructionMemory|rom~216 (
// Equation(s):
// \InstructionMemory|rom~216_combout  = ( \PC|pc_out [10] & ( \PC|pc_out [4] & ( (\PC|pc_out [6] & (!\PC|pc_out [3] & !\PC|pc_out [5])) ) ) ) # ( \PC|pc_out [10] & ( !\PC|pc_out [4] & ( (\PC|pc_out [6] & (!\PC|pc_out [7] & (!\PC|pc_out [3] $ (\PC|pc_out 
// [5])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [10]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~216 .extended_lut = "off";
defparam \InstructionMemory|rom~216 .lut_mask = 64'h0000400400005000;
defparam \InstructionMemory|rom~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y27_N48
cyclonev_lcell_comb \InstructionMemory|rom~308 (
// Equation(s):
// \InstructionMemory|rom~308_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [4] & ( (!\PC|pc_out [10] & (\PC|pc_out [3] & ((!\PC|pc_out [5]) # (!\PC|pc_out [6])))) # (\PC|pc_out [10] & (((\PC|pc_out [5] & \PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [7] & ( 
// \PC|pc_out [4] & ( (\PC|pc_out [5] & ((!\PC|pc_out [3] & (!\PC|pc_out [10] & \PC|pc_out [6])) # (\PC|pc_out [3] & (\PC|pc_out [10] & !\PC|pc_out [6])))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [4] & ( (\PC|pc_out [3] & ((!\PC|pc_out [5] & (!\PC|pc_out 
// [10] $ (!\PC|pc_out [6]))) # (\PC|pc_out [5] & (!\PC|pc_out [10] & !\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [7] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [3] & (!\PC|pc_out [5] & (!\PC|pc_out [10]))) # (\PC|pc_out [3] & (\PC|pc_out [5] & (\PC|pc_out [10] & 
// \PC|pc_out [6]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [10]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~308 .extended_lut = "off";
defparam \InstructionMemory|rom~308 .lut_mask = 64'h8081144001205043;
defparam \InstructionMemory|rom~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y27_N42
cyclonev_lcell_comb \InstructionMemory|rom~306 (
// Equation(s):
// \InstructionMemory|rom~306_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [4] & ( (!\PC|pc_out [10] & (\PC|pc_out [5] & (!\PC|pc_out [7] $ (\PC|pc_out [6])))) # (\PC|pc_out [10] & (!\PC|pc_out [5] & (!\PC|pc_out [7] & !\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out 
// [3] & ( \PC|pc_out [4] & ( (!\PC|pc_out [10] & (\PC|pc_out [7] & (!\PC|pc_out [5] $ (!\PC|pc_out [6])))) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [10] & (!\PC|pc_out [5] & (\PC|pc_out [7] & !\PC|pc_out [6]))) # (\PC|pc_out [10] & 
// (!\PC|pc_out [7] & ((!\PC|pc_out [5]) # (!\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [5] & (((\PC|pc_out [7] & \PC|pc_out [6])))) # (\PC|pc_out [5] & ((!\PC|pc_out [10]) # ((\PC|pc_out [7] & !\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~306 .extended_lut = "off";
defparam \InstructionMemory|rom~306 .lut_mask = 64'h232E584002086002;
defparam \InstructionMemory|rom~306 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y27_N12
cyclonev_lcell_comb \InstructionMemory|rom~307 (
// Equation(s):
// \InstructionMemory|rom~307_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [4] & ( (!\PC|pc_out [5] & (!\PC|pc_out [7] & \PC|pc_out [6])) # (\PC|pc_out [5] & (\PC|pc_out [7] & !\PC|pc_out [6])) ) ) ) # ( !\PC|pc_out [3] & ( \PC|pc_out [4] & ( (\PC|pc_out [5] & 
// (\PC|pc_out [7] & ((\PC|pc_out [6]) # (\PC|pc_out [10])))) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [5] & (\PC|pc_out [7] & ((!\PC|pc_out [6]) # (\PC|pc_out [10])))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [6] & 
// ((!\PC|pc_out [10] & (!\PC|pc_out [5] $ (!\PC|pc_out [7]))) # (\PC|pc_out [10] & (!\PC|pc_out [5] & !\PC|pc_out [7])))) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~307 .extended_lut = "off";
defparam \InstructionMemory|rom~307 .lut_mask = 64'h68000C04010303C0;
defparam \InstructionMemory|rom~307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y27_N36
cyclonev_lcell_comb \InstructionMemory|rom~309 (
// Equation(s):
// \InstructionMemory|rom~309_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [4] & ( (!\PC|pc_out [7] & ((!\PC|pc_out [10] & (!\PC|pc_out [3] $ (!\PC|pc_out [6]))) # (\PC|pc_out [10] & (!\PC|pc_out [3] & !\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [5] & ( 
// \PC|pc_out [4] & ( (!\PC|pc_out [3] & (!\PC|pc_out [7] & (!\PC|pc_out [10] $ (\PC|pc_out [6])))) # (\PC|pc_out [3] & (!\PC|pc_out [10] & (!\PC|pc_out [7] $ (\PC|pc_out [6])))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [4] & ( (\PC|pc_out [3] & (\PC|pc_out 
// [7] & !\PC|pc_out [6])) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [10] & (\PC|pc_out [3] & (\PC|pc_out [7] & !\PC|pc_out [6]))) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~309 .extended_lut = "off";
defparam \InstructionMemory|rom~309 .lut_mask = 64'h02000300A0426080;
defparam \InstructionMemory|rom~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y27_N18
cyclonev_lcell_comb \InstructionMemory|rom~218 (
// Equation(s):
// \InstructionMemory|rom~218_combout  = ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [9]) # (((\InstructionMemory|rom~307_combout ))))) # (\PC|pc_out [2] & (\PC|pc_out [9] & (\InstructionMemory|rom~309_combout ))) ) ) # ( \PC|pc_out [8] & ( 
// (!\PC|pc_out [2] & ((!\PC|pc_out [9]) # (((\InstructionMemory|rom~306_combout ))))) # (\PC|pc_out [2] & (\PC|pc_out [9] & (\InstructionMemory|rom~308_combout ))) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [9]),
	.datac(!\InstructionMemory|rom~308_combout ),
	.datad(!\InstructionMemory|rom~306_combout ),
	.datae(!\PC|pc_out [8]),
	.dataf(!\InstructionMemory|rom~307_combout ),
	.datag(!\InstructionMemory|rom~309_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~218 .extended_lut = "on";
defparam \InstructionMemory|rom~218 .lut_mask = 64'h898989ABABAB89AB;
defparam \InstructionMemory|rom~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y27_N0
cyclonev_lcell_comb \InstructionMemory|rom~222 (
// Equation(s):
// \InstructionMemory|rom~222_combout  = ( \PC|pc_out [10] & ( \PC|pc_out [4] & ( (\PC|pc_out [3] & ((!\PC|pc_out [5] & (!\PC|pc_out [6])) # (\PC|pc_out [5] & (\PC|pc_out [6] & \PC|pc_out [7])))) ) ) ) # ( \PC|pc_out [10] & ( !\PC|pc_out [4] & ( (\PC|pc_out 
// [3] & (\PC|pc_out [5] & (!\PC|pc_out [6] & !\PC|pc_out [7]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [10]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~222 .extended_lut = "off";
defparam \InstructionMemory|rom~222 .lut_mask = 64'h0000100000004041;
defparam \InstructionMemory|rom~222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y27_N6
cyclonev_lcell_comb \InstructionMemory|rom~0 (
// Equation(s):
// \InstructionMemory|rom~0_combout  = ( !\PC|pc_out [8] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~218_combout  & (\InstructionMemory|rom~222_combout )) # (\InstructionMemory|rom~218_combout  & ((\InstructionMemory|rom~216_combout )))))) # 
// (\PC|pc_out [9] & ((((\InstructionMemory|rom~218_combout ))))) ) ) # ( \PC|pc_out [8] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~218_combout  & ((\InstructionMemory|rom~217_combout ))) # (\InstructionMemory|rom~218_combout  & 
// (\InstructionMemory|rom~215_combout ))))) # (\PC|pc_out [9] & ((((\InstructionMemory|rom~218_combout ))))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\InstructionMemory|rom~215_combout ),
	.datac(!\InstructionMemory|rom~217_combout ),
	.datad(!\InstructionMemory|rom~216_combout ),
	.datae(!\PC|pc_out [8]),
	.dataf(!\InstructionMemory|rom~218_combout ),
	.datag(!\InstructionMemory|rom~222_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~0 .extended_lut = "on";
defparam \InstructionMemory|rom~0 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \InstructionMemory|rom~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N0
cyclonev_lcell_comb \branch_adder|Add0~1 (
// Equation(s):
// \branch_adder|Add0~1_sumout  = SUM(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~0_combout )) ) + ( \PCAdder|Add0~1_sumout  ) + ( !VCC ))
// \branch_adder|Add0~2  = CARRY(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~0_combout )) ) + ( \PCAdder|Add0~1_sumout  ) + ( !VCC ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCAdder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~1_sumout ),
	.cout(\branch_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~1 .extended_lut = "off";
defparam \branch_adder|Add0~1 .lut_mask = 64'h0000FF0000000404;
defparam \branch_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N3
cyclonev_lcell_comb \branch_adder|Add0~5 (
// Equation(s):
// \branch_adder|Add0~5_sumout  = SUM(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~5_combout )) ) + ( \PCAdder|Add0~5_sumout  ) + ( \branch_adder|Add0~2  ))
// \branch_adder|Add0~6  = CARRY(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~5_combout )) ) + ( \PCAdder|Add0~5_sumout  ) + ( \branch_adder|Add0~2  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~5_sumout ),
	.datad(!\InstructionMemory|rom~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\branch_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~5_sumout ),
	.cout(\branch_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~5 .extended_lut = "off";
defparam \branch_adder|Add0~5 .lut_mask = 64'h0000F0F000000044;
defparam \branch_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N6
cyclonev_lcell_comb \branch_adder|Add0~9 (
// Equation(s):
// \branch_adder|Add0~9_sumout  = SUM(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~374_combout )) ) + ( \PCAdder|Add0~9_sumout  ) + ( \branch_adder|Add0~6  ))
// \branch_adder|Add0~10  = CARRY(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~374_combout )) ) + ( \PCAdder|Add0~9_sumout  ) + ( \branch_adder|Add0~6  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~374_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCAdder|Add0~9_sumout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~9_sumout ),
	.cout(\branch_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~9 .extended_lut = "off";
defparam \branch_adder|Add0~9 .lut_mask = 64'h0000FF0000000404;
defparam \branch_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N9
cyclonev_lcell_comb \branch_adder|Add0~13 (
// Equation(s):
// \branch_adder|Add0~13_sumout  = SUM(( \PCAdder|Add0~13_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~212_combout )) ) + ( \branch_adder|Add0~10  ))
// \branch_adder|Add0~14  = CARRY(( \PCAdder|Add0~13_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~212_combout )) ) + ( \branch_adder|Add0~10  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~212_combout ),
	.datad(!\PCAdder|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\branch_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~13_sumout ),
	.cout(\branch_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~13 .extended_lut = "off";
defparam \branch_adder|Add0~13 .lut_mask = 64'h0000FBFB000000FF;
defparam \branch_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N12
cyclonev_lcell_comb \branch_adder|Add0~17 (
// Equation(s):
// \branch_adder|Add0~17_sumout  = SUM(( \PCAdder|Add0~17_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~37_combout )) ) + ( \branch_adder|Add0~14  ))
// \branch_adder|Add0~18  = CARRY(( \PCAdder|Add0~17_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~37_combout )) ) + ( \branch_adder|Add0~14  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~37_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~17_sumout ),
	.cout(\branch_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~17 .extended_lut = "off";
defparam \branch_adder|Add0~17 .lut_mask = 64'h0000FFBB00000F0F;
defparam \branch_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N15
cyclonev_lcell_comb \branch_adder|Add0~21 (
// Equation(s):
// \branch_adder|Add0~21_sumout  = SUM(( \PCAdder|Add0~21_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~42_combout )) ) + ( \branch_adder|Add0~18  ))
// \branch_adder|Add0~22  = CARRY(( \PCAdder|Add0~21_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~42_combout )) ) + ( \branch_adder|Add0~18  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~42_combout ),
	.datad(!\PCAdder|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\branch_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~21_sumout ),
	.cout(\branch_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~21 .extended_lut = "off";
defparam \branch_adder|Add0~21 .lut_mask = 64'h0000FBFB000000FF;
defparam \branch_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y22_N30
cyclonev_lcell_comb \InstructionMemory|rom~46 (
// Equation(s):
// \InstructionMemory|rom~46_combout  = ( !\reset~input_o  & ( \InstructionMemory|rom~42_combout  & ( \PC|pc_out [11] ) ) )

	.dataa(!\PC|pc_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\InstructionMemory|rom~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~46 .extended_lut = "off";
defparam \InstructionMemory|rom~46 .lut_mask = 64'h0000000055550000;
defparam \InstructionMemory|rom~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N9
cyclonev_lcell_comb \InstructionMemory|rom~140 (
// Equation(s):
// \InstructionMemory|rom~140_combout  = ( \PC|pc_out [2] & ( (\PC|pc_out [3] & (!\PC|pc_out [4] & !\PC|pc_out [5])) ) ) # ( !\PC|pc_out [2] & ( (!\PC|pc_out [5] & (!\PC|pc_out [3] $ (!\PC|pc_out [4]))) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [5]),
	.datae(gnd),
	.dataf(!\PC|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~140 .extended_lut = "off";
defparam \InstructionMemory|rom~140 .lut_mask = 64'h3C003C0030003000;
defparam \InstructionMemory|rom~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N0
cyclonev_lcell_comb \InstructionMemory|rom~20 (
// Equation(s):
// \InstructionMemory|rom~20_combout  = ( \PC|pc_out [6] & ( (\PC|pc_out [8] & \PC|pc_out [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [7]),
	.datae(gnd),
	.dataf(!\PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~20 .extended_lut = "off";
defparam \InstructionMemory|rom~20 .lut_mask = 64'h00000000000F000F;
defparam \InstructionMemory|rom~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y26_N54
cyclonev_lcell_comb \InstructionMemory|rom~156 (
// Equation(s):
// \InstructionMemory|rom~156_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [7] & ( (\PC|pc_out [2] & (!\PC|pc_out [4] & (\PC|pc_out [5] & !\PC|pc_out [3]))) ) ) ) # ( !\PC|pc_out [6] & ( \PC|pc_out [7] & ( (\PC|pc_out [5] & ((\PC|pc_out [3]) # (\PC|pc_out 
// [2]))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [3] & (\PC|pc_out [2])) # (\PC|pc_out [3] & ((!\PC|pc_out [4]))))) ) ) ) # ( !\PC|pc_out [6] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [4] & (\PC|pc_out [2] & (!\PC|pc_out 
// [5] & !\PC|pc_out [3]))) # (\PC|pc_out [4] & (((\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~156 .extended_lut = "off";
defparam \InstructionMemory|rom~156 .lut_mask = 64'h430350C0050F0400;
defparam \InstructionMemory|rom~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N18
cyclonev_lcell_comb \InstructionMemory|rom~157 (
// Equation(s):
// \InstructionMemory|rom~157_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [3] & ( (!\PC|pc_out [5] & (!\PC|pc_out [2] & (!\PC|pc_out [6] $ (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [3] & ( (!\PC|pc_out [5] & (\PC|pc_out [2] & (!\PC|pc_out 
// [6] & !\PC|pc_out [7]))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [7] & ((!\PC|pc_out [5] & ((!\PC|pc_out [6]))) # (\PC|pc_out [5] & (!\PC|pc_out [2] & \PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out 
// [6] & ((!\PC|pc_out [5] & ((!\PC|pc_out [7]))) # (\PC|pc_out [5] & (\PC|pc_out [2] & \PC|pc_out [7])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~157 .extended_lut = "off";
defparam \InstructionMemory|rom~157 .lut_mask = 64'hA010A40020008008;
defparam \InstructionMemory|rom~157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y26_N48
cyclonev_lcell_comb \InstructionMemory|rom~158 (
// Equation(s):
// \InstructionMemory|rom~158_combout  = ( \InstructionMemory|rom~156_combout  & ( \InstructionMemory|rom~157_combout  & ( ((\InstructionMemory|rom~140_combout  & \InstructionMemory|rom~20_combout )) # (\PC|pc_out [10]) ) ) ) # ( 
// !\InstructionMemory|rom~156_combout  & ( \InstructionMemory|rom~157_combout  & ( (!\PC|pc_out [10] & (((\InstructionMemory|rom~140_combout  & \InstructionMemory|rom~20_combout )))) # (\PC|pc_out [10] & (!\PC|pc_out [8])) ) ) ) # ( 
// \InstructionMemory|rom~156_combout  & ( !\InstructionMemory|rom~157_combout  & ( (!\PC|pc_out [10] & (((\InstructionMemory|rom~140_combout  & \InstructionMemory|rom~20_combout )))) # (\PC|pc_out [10] & (\PC|pc_out [8])) ) ) ) # ( 
// !\InstructionMemory|rom~156_combout  & ( !\InstructionMemory|rom~157_combout  & ( (!\PC|pc_out [10] & (\InstructionMemory|rom~140_combout  & \InstructionMemory|rom~20_combout )) ) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\PC|pc_out [10]),
	.datac(!\InstructionMemory|rom~140_combout ),
	.datad(!\InstructionMemory|rom~20_combout ),
	.datae(!\InstructionMemory|rom~156_combout ),
	.dataf(!\InstructionMemory|rom~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~158 .extended_lut = "off";
defparam \InstructionMemory|rom~158 .lut_mask = 64'h000C111D222E333F;
defparam \InstructionMemory|rom~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y26_N0
cyclonev_lcell_comb \InstructionMemory|rom~151 (
// Equation(s):
// \InstructionMemory|rom~151_combout  = ( \PC|pc_out [2] & ( \PC|pc_out [7] & ( (!\PC|pc_out [4] & (!\PC|pc_out [5] & \PC|pc_out [6])) ) ) ) # ( !\PC|pc_out [2] & ( \PC|pc_out [7] & ( (\PC|pc_out [6] & ((!\PC|pc_out [4] & ((!\PC|pc_out [5]))) # (\PC|pc_out 
// [4] & (!\PC|pc_out [3] & \PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [2] & ( !\PC|pc_out [7] & ( (\PC|pc_out [6] & (!\PC|pc_out [5] $ (((!\PC|pc_out [4] & !\PC|pc_out [3]))))) ) ) ) # ( !\PC|pc_out [2] & ( !\PC|pc_out [7] & ( (\PC|pc_out [6] & (!\PC|pc_out 
// [4] $ (((!\PC|pc_out [3] & !\PC|pc_out [5]))))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~151 .extended_lut = "off";
defparam \InstructionMemory|rom~151 .lut_mask = 64'h006A007800A400A0;
defparam \InstructionMemory|rom~151 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y26_N30
cyclonev_lcell_comb \InstructionMemory|rom~154 (
// Equation(s):
// \InstructionMemory|rom~154_combout  = ( \PC|pc_out [2] & ( \PC|pc_out [7] & ( (!\PC|pc_out [4] & (!\PC|pc_out [5] $ (((!\PC|pc_out [3] & !\PC|pc_out [6]))))) # (\PC|pc_out [4] & ((!\PC|pc_out [3] & (!\PC|pc_out [5])) # (\PC|pc_out [3] & ((!\PC|pc_out 
// [6]))))) ) ) ) # ( !\PC|pc_out [2] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [4] & (!\PC|pc_out [3] & \PC|pc_out [6])) # (\PC|pc_out [4] & ((!\PC|pc_out [3]) # (\PC|pc_out [6]))))) # (\PC|pc_out [5] & (!\PC|pc_out [6] $ (((\PC|pc_out [4] & 
// !\PC|pc_out [3]))))) ) ) ) # ( \PC|pc_out [2] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [3] & (\PC|pc_out [5] & !\PC|pc_out [6])) ) ) ) # ( !\PC|pc_out [2] & ( !\PC|pc_out [7] & ( (\PC|pc_out [5] & !\PC|pc_out [6]) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~154 .extended_lut = "off";
defparam \InstructionMemory|rom~154 .lut_mask = 64'h0F000C004BD479E0;
defparam \InstructionMemory|rom~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y27_N18
cyclonev_lcell_comb \InstructionMemory|rom~153 (
// Equation(s):
// \InstructionMemory|rom~153_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [3] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [5] & (\PC|pc_out [2] & \PC|pc_out [7])) # (\PC|pc_out [5] & ((!\PC|pc_out [7]))))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [3] & ( 
// (!\PC|pc_out [5] & ((!\PC|pc_out [7] $ (!\PC|pc_out [6])))) # (\PC|pc_out [5] & (!\PC|pc_out [2] & (\PC|pc_out [7] & !\PC|pc_out [6]))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [5] & ((\PC|pc_out [7]))) # 
// (\PC|pc_out [5] & (\PC|pc_out [2] & !\PC|pc_out [7])))) # (\PC|pc_out [6] & (!\PC|pc_out [2] & (!\PC|pc_out [5] $ (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [5] & (\PC|pc_out [2] & (!\PC|pc_out [7] & \PC|pc_out 
// [6]))) # (\PC|pc_out [5] & (((\PC|pc_out [7] & !\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~153 .extended_lut = "off";
defparam \InstructionMemory|rom~153 .lut_mask = 64'h05201A840EA05200;
defparam \InstructionMemory|rom~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y27_N6
cyclonev_lcell_comb \InstructionMemory|rom~152 (
// Equation(s):
// \InstructionMemory|rom~152_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (\PC|pc_out [3] & (\PC|pc_out [6] & \PC|pc_out [5])) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [7] & ( (\PC|pc_out [3] & (!\PC|pc_out [6] & (!\PC|pc_out [2] & !\PC|pc_out [5]))) 
// ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [3] & (!\PC|pc_out [6] & (\PC|pc_out [2] & \PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [3] & (\PC|pc_out [6] & (\PC|pc_out [2] & !\PC|pc_out [5]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~152 .extended_lut = "off";
defparam \InstructionMemory|rom~152 .lut_mask = 64'h0200000840000011;
defparam \InstructionMemory|rom~152 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y26_N42
cyclonev_lcell_comb \InstructionMemory|rom~155 (
// Equation(s):
// \InstructionMemory|rom~155_combout  = ( \InstructionMemory|rom~153_combout  & ( \InstructionMemory|rom~152_combout  & ( (!\PC|pc_out [10] & (((\InstructionMemory|rom~154_combout )) # (\PC|pc_out [8]))) # (\PC|pc_out [10] & ((!\PC|pc_out [8]) # 
// ((\InstructionMemory|rom~151_combout )))) ) ) ) # ( !\InstructionMemory|rom~153_combout  & ( \InstructionMemory|rom~152_combout  & ( (!\PC|pc_out [10] & (((\InstructionMemory|rom~154_combout )) # (\PC|pc_out [8]))) # (\PC|pc_out [10] & (\PC|pc_out [8] & 
// (\InstructionMemory|rom~151_combout ))) ) ) ) # ( \InstructionMemory|rom~153_combout  & ( !\InstructionMemory|rom~152_combout  & ( (!\PC|pc_out [10] & (!\PC|pc_out [8] & ((\InstructionMemory|rom~154_combout )))) # (\PC|pc_out [10] & ((!\PC|pc_out [8]) # 
// ((\InstructionMemory|rom~151_combout )))) ) ) ) # ( !\InstructionMemory|rom~153_combout  & ( !\InstructionMemory|rom~152_combout  & ( (!\PC|pc_out [10] & (!\PC|pc_out [8] & ((\InstructionMemory|rom~154_combout )))) # (\PC|pc_out [10] & (\PC|pc_out [8] & 
// (\InstructionMemory|rom~151_combout ))) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\PC|pc_out [8]),
	.datac(!\InstructionMemory|rom~151_combout ),
	.datad(!\InstructionMemory|rom~154_combout ),
	.datae(!\InstructionMemory|rom~153_combout ),
	.dataf(!\InstructionMemory|rom~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~155 .extended_lut = "off";
defparam \InstructionMemory|rom~155 .lut_mask = 64'h018945CD23AB67EF;
defparam \InstructionMemory|rom~155 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y26_N18
cyclonev_lcell_comb \InstructionMemory|rom~159 (
// Equation(s):
// \InstructionMemory|rom~159_combout  = ( \InstructionMemory|rom~155_combout  & ( (\PC|pc_out [11] & (!\reset~input_o  & ((\PC|pc_out [9]) # (\InstructionMemory|rom~158_combout )))) ) ) # ( !\InstructionMemory|rom~155_combout  & ( (\PC|pc_out [11] & 
// (!\reset~input_o  & (\InstructionMemory|rom~158_combout  & !\PC|pc_out [9]))) ) )

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~158_combout ),
	.datad(!\PC|pc_out [9]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~159 .extended_lut = "off";
defparam \InstructionMemory|rom~159 .lut_mask = 64'h0400040004440444;
defparam \InstructionMemory|rom~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y25_N24
cyclonev_lcell_comb \InstructionMemory|rom~167 (
// Equation(s):
// \InstructionMemory|rom~167_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [5] & ( (\PC|pc_out [2] & (((\PC|pc_out [3] & !\PC|pc_out [4])) # (\PC|pc_out [8]))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out [5] & ( (!\PC|pc_out [4] & (\PC|pc_out [8] & ((!\PC|pc_out 
// [2]) # (\PC|pc_out [3])))) # (\PC|pc_out [4] & (!\PC|pc_out [2] $ (((\PC|pc_out [8]) # (\PC|pc_out [3]))))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [5] & ( (!\PC|pc_out [2] & (((\PC|pc_out [8])))) # (\PC|pc_out [2] & (!\PC|pc_out [4] $ (((\PC|pc_out [8]) 
// # (\PC|pc_out [3]))))) ) ) ) # ( !\PC|pc_out [7] & ( !\PC|pc_out [5] & ( (!\PC|pc_out [2] & (((!\PC|pc_out [8]) # (\PC|pc_out [4])))) # (\PC|pc_out [2] & ((!\PC|pc_out [3] & (\PC|pc_out [8] & !\PC|pc_out [4])) # (\PC|pc_out [3] & ((!\PC|pc_out [4]) # 
// (\PC|pc_out [8]))))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~167 .extended_lut = "off";
defparam \InstructionMemory|rom~167 .lut_mask = 64'hD3CD2C1F0D931303;
defparam \InstructionMemory|rom~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N3
cyclonev_lcell_comb \InstructionMemory|rom~165 (
// Equation(s):
// \InstructionMemory|rom~165_combout  = ( \PC|pc_out [2] & ( (!\PC|pc_out [4] & ((\PC|pc_out [5]))) # (\PC|pc_out [4] & ((!\PC|pc_out [3]) # (!\PC|pc_out [5]))) ) ) # ( !\PC|pc_out [2] & ( (\PC|pc_out [3] & ((!\PC|pc_out [5]) # (\PC|pc_out [4]))) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [5]),
	.datae(gnd),
	.dataf(!\PC|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~165 .extended_lut = "off";
defparam \InstructionMemory|rom~165 .lut_mask = 64'h0F030F0333FC33FC;
defparam \InstructionMemory|rom~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y25_N24
cyclonev_lcell_comb \InstructionMemory|rom~166 (
// Equation(s):
// \InstructionMemory|rom~166_combout  = ( \PC|pc_out [2] & ( \PC|pc_out [8] & ( (\PC|pc_out [4] & (\PC|pc_out [3] & (!\PC|pc_out [5] $ (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [2] & ( \PC|pc_out [8] & ( (!\PC|pc_out [5] & (((\PC|pc_out [7]) # (\PC|pc_out 
// [3])))) # (\PC|pc_out [5] & ((!\PC|pc_out [4] & ((\PC|pc_out [7]))) # (\PC|pc_out [4] & (\PC|pc_out [3])))) ) ) ) # ( \PC|pc_out [2] & ( !\PC|pc_out [8] & ( !\PC|pc_out [3] $ (((!\PC|pc_out [5] & (\PC|pc_out [4] & !\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out 
// [2] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [3] & ((!\PC|pc_out [4] & ((\PC|pc_out [7]))) # (\PC|pc_out [4] & (!\PC|pc_out [5])))) # (\PC|pc_out [3] & (!\PC|pc_out [5] & ((\PC|pc_out [7])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~166 .extended_lut = "off";
defparam \InstructionMemory|rom~166 .lut_mask = 64'h20EAD2F00BEF0201;
defparam \InstructionMemory|rom~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y25_N30
cyclonev_lcell_comb \InstructionMemory|rom~168 (
// Equation(s):
// \InstructionMemory|rom~168_combout  = ( \InstructionMemory|rom~165_combout  & ( \InstructionMemory|rom~166_combout  & ( (!\PC|pc_out [9] & (((\InstructionMemory|rom~20_combout )))) # (\PC|pc_out [9] & (!\PC|pc_out [6] & (\InstructionMemory|rom~167_combout 
// ))) ) ) ) # ( !\InstructionMemory|rom~165_combout  & ( \InstructionMemory|rom~166_combout  & ( (\PC|pc_out [9] & (!\PC|pc_out [6] & \InstructionMemory|rom~167_combout )) ) ) ) # ( \InstructionMemory|rom~165_combout  & ( !\InstructionMemory|rom~166_combout 
//  & ( (!\PC|pc_out [9] & (((\InstructionMemory|rom~20_combout )))) # (\PC|pc_out [9] & (((\InstructionMemory|rom~167_combout )) # (\PC|pc_out [6]))) ) ) ) # ( !\InstructionMemory|rom~165_combout  & ( !\InstructionMemory|rom~166_combout  & ( (\PC|pc_out [9] 
// & ((\InstructionMemory|rom~167_combout ) # (\PC|pc_out [6]))) ) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [6]),
	.datac(!\InstructionMemory|rom~167_combout ),
	.datad(!\InstructionMemory|rom~20_combout ),
	.datae(!\InstructionMemory|rom~165_combout ),
	.dataf(!\InstructionMemory|rom~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~168 .extended_lut = "off";
defparam \InstructionMemory|rom~168 .lut_mask = 64'h151515BF040404AE;
defparam \InstructionMemory|rom~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y25_N18
cyclonev_lcell_comb \InstructionMemory|rom~160 (
// Equation(s):
// \InstructionMemory|rom~160_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [8] & ( (\PC|pc_out [2] & (!\PC|pc_out [7] & ((\PC|pc_out [5]) # (\PC|pc_out [3])))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [8] & ( (!\PC|pc_out [7] & ((!\PC|pc_out [3] & 
// ((!\PC|pc_out [5]))) # (\PC|pc_out [3] & (\PC|pc_out [2] & \PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & (\PC|pc_out [7] & ((!\PC|pc_out [3]) # (\PC|pc_out [5])))) # (\PC|pc_out [2] & ((!\PC|pc_out [3] & 
// (!\PC|pc_out [5])) # (\PC|pc_out [3] & ((\PC|pc_out [7]))))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & (((\PC|pc_out [7])))) # (\PC|pc_out [2] & (!\PC|pc_out [3] $ (((\PC|pc_out [5] & \PC|pc_out [7]))))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~160 .extended_lut = "off";
defparam \InstructionMemory|rom~160 .lut_mask = 64'h44EB40DBC1001500;
defparam \InstructionMemory|rom~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y25_N0
cyclonev_lcell_comb \InstructionMemory|rom~162 (
// Equation(s):
// \InstructionMemory|rom~162_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [2] & (\PC|pc_out [5] & (!\PC|pc_out [3] $ (!\PC|pc_out [8])))) # (\PC|pc_out [2] & ((!\PC|pc_out [3] & (!\PC|pc_out [5] & \PC|pc_out [8])) # (\PC|pc_out [3] & 
// (!\PC|pc_out [5] $ (\PC|pc_out [8]))))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [2] & (!\PC|pc_out [8] $ (((\PC|pc_out [5]) # (\PC|pc_out [3]))))) # (\PC|pc_out [2] & ((!\PC|pc_out [5] & ((\PC|pc_out [8]))) # (\PC|pc_out [5] & 
// (\PC|pc_out [3] & !\PC|pc_out [8])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [2] & (!\PC|pc_out [3] $ (((\PC|pc_out [8]))))) # (\PC|pc_out [2] & ((!\PC|pc_out [3] & (\PC|pc_out [5] & \PC|pc_out [8])) # (\PC|pc_out [3] & (!\PC|pc_out 
// [5])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [3] & (!\PC|pc_out [5] $ (\PC|pc_out [8]))) # (\PC|pc_out [3] & ((!\PC|pc_out [5]) # (!\PC|pc_out [8]))))) # (\PC|pc_out [2] & (\PC|pc_out [5] & ((!\PC|pc_out [8]) 
// # (\PC|pc_out [3])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~162 .extended_lut = "off";
defparam \InstructionMemory|rom~162 .lut_mask = 64'hA7299836817A1249;
defparam \InstructionMemory|rom~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y25_N54
cyclonev_lcell_comb \InstructionMemory|rom~161 (
// Equation(s):
// \InstructionMemory|rom~161_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [8] & ( (!\PC|pc_out [7] & ((!\PC|pc_out [2] & ((!\PC|pc_out [5]))) # (\PC|pc_out [2] & (!\PC|pc_out [4])))) # (\PC|pc_out [7] & (!\PC|pc_out [2] & ((!\PC|pc_out [4]) # (\PC|pc_out 
// [5])))) ) ) ) # ( !\PC|pc_out [3] & ( \PC|pc_out [8] & ( (!\PC|pc_out [4] & (!\PC|pc_out [7] & (!\PC|pc_out [5] $ (\PC|pc_out [2])))) # (\PC|pc_out [4] & (\PC|pc_out [2] & (!\PC|pc_out [7] $ (!\PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out 
// [8] & ( (!\PC|pc_out [7] & (\PC|pc_out [5] & ((!\PC|pc_out [4]) # (\PC|pc_out [2])))) # (\PC|pc_out [7] & (!\PC|pc_out [4] $ (((\PC|pc_out [2]) # (\PC|pc_out [5]))))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [7] & (!\PC|pc_out [2] $ 
// (((!\PC|pc_out [5]) # (\PC|pc_out [4]))))) # (\PC|pc_out [7] & (!\PC|pc_out [4] $ (((!\PC|pc_out [5]) # (!\PC|pc_out [2]))))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~161 .extended_lut = "off";
defparam \InstructionMemory|rom~161 .lut_mask = 64'h19D6291D801CE388;
defparam \InstructionMemory|rom~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y25_N0
cyclonev_lcell_comb \InstructionMemory|rom~163 (
// Equation(s):
// \InstructionMemory|rom~163_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [5] & ( (!\PC|pc_out [3] & (!\PC|pc_out [2] $ (((!\PC|pc_out [8]) # (\PC|pc_out [4]))))) # (\PC|pc_out [3] & (!\PC|pc_out [8] & (!\PC|pc_out [2] $ (!\PC|pc_out [4])))) ) ) ) # ( 
// !\PC|pc_out [7] & ( \PC|pc_out [5] & ( (!\PC|pc_out [4] & (((!\PC|pc_out [2])) # (\PC|pc_out [3]))) # (\PC|pc_out [4] & (!\PC|pc_out [8] & ((\PC|pc_out [2]) # (\PC|pc_out [3])))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [5] & ( (!\PC|pc_out [2] & 
// ((!\PC|pc_out [8] & ((!\PC|pc_out [3]) # (\PC|pc_out [4]))) # (\PC|pc_out [8] & ((!\PC|pc_out [4]))))) # (\PC|pc_out [2] & ((!\PC|pc_out [8] $ (\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [7] & ( !\PC|pc_out [5] & ( (!\PC|pc_out [3] & (\PC|pc_out [8] & 
// ((!\PC|pc_out [2]) # (!\PC|pc_out [4])))) # (\PC|pc_out [3] & (\PC|pc_out [2])) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~163 .extended_lut = "off";
defparam \InstructionMemory|rom~163 .lut_mask = 64'h1B19BCC3DD703862;
defparam \InstructionMemory|rom~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y25_N42
cyclonev_lcell_comb \InstructionMemory|rom~164 (
// Equation(s):
// \InstructionMemory|rom~164_combout  = ( \InstructionMemory|rom~161_combout  & ( \InstructionMemory|rom~163_combout  & ( (!\PC|pc_out [6] & (((!\PC|pc_out [9]) # (\InstructionMemory|rom~162_combout )))) # (\PC|pc_out [6] & 
// (\InstructionMemory|rom~160_combout  & ((\PC|pc_out [9])))) ) ) ) # ( !\InstructionMemory|rom~161_combout  & ( \InstructionMemory|rom~163_combout  & ( (!\PC|pc_out [9]) # ((!\PC|pc_out [6] & ((\InstructionMemory|rom~162_combout ))) # (\PC|pc_out [6] & 
// (\InstructionMemory|rom~160_combout ))) ) ) ) # ( \InstructionMemory|rom~161_combout  & ( !\InstructionMemory|rom~163_combout  & ( (\PC|pc_out [9] & ((!\PC|pc_out [6] & ((\InstructionMemory|rom~162_combout ))) # (\PC|pc_out [6] & 
// (\InstructionMemory|rom~160_combout )))) ) ) ) # ( !\InstructionMemory|rom~161_combout  & ( !\InstructionMemory|rom~163_combout  & ( (!\PC|pc_out [6] & (((\InstructionMemory|rom~162_combout  & \PC|pc_out [9])))) # (\PC|pc_out [6] & (((!\PC|pc_out [9])) # 
// (\InstructionMemory|rom~160_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~160_combout ),
	.datab(!\PC|pc_out [6]),
	.datac(!\InstructionMemory|rom~162_combout ),
	.datad(!\PC|pc_out [9]),
	.datae(!\InstructionMemory|rom~161_combout ),
	.dataf(!\InstructionMemory|rom~163_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~164 .extended_lut = "off";
defparam \InstructionMemory|rom~164 .lut_mask = 64'h331D001DFF1DCC1D;
defparam \InstructionMemory|rom~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y25_N48
cyclonev_lcell_comb \InstructionMemory|rom~169 (
// Equation(s):
// \InstructionMemory|rom~169_combout  = ( \InstructionMemory|rom~164_combout  & ( (!\reset~input_o  & (\PC|pc_out [11] & ((\InstructionMemory|rom~168_combout ) # (\PC|pc_out [10])))) ) ) # ( !\InstructionMemory|rom~164_combout  & ( (!\reset~input_o  & 
// (!\PC|pc_out [10] & (\InstructionMemory|rom~168_combout  & \PC|pc_out [11]))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\PC|pc_out [10]),
	.datac(!\InstructionMemory|rom~168_combout ),
	.datad(!\PC|pc_out [11]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~169 .extended_lut = "off";
defparam \InstructionMemory|rom~169 .lut_mask = 64'h00080008002A002A;
defparam \InstructionMemory|rom~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y26_N36
cyclonev_lcell_comb \RegFile|Equal0~0 (
// Equation(s):
// \RegFile|Equal0~0_combout  = ( \InstructionMemory|rom~175_combout  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & ((!\PC|pc_out [11]) # (\reset~input_o ))) ) ) ) # ( !\InstructionMemory|rom~175_combout  & ( 
// !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & ((!\PC|pc_out [11]) # ((!\InstructionMemory|rom~170_combout ) # (\reset~input_o )))) ) ) )

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~159_combout ),
	.datad(!\InstructionMemory|rom~170_combout ),
	.datae(!\InstructionMemory|rom~175_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Equal0~0 .extended_lut = "off";
defparam \RegFile|Equal0~0 .lut_mask = 64'hF0B0B0B000000000;
defparam \RegFile|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y27_N33
cyclonev_lcell_comb \InstructionMemory|rom~274 (
// Equation(s):
// \InstructionMemory|rom~274_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (\PC|pc_out [6] & ((!\PC|pc_out [2] & (!\PC|pc_out [5] & \PC|pc_out [4])) # (\PC|pc_out [2] & (\PC|pc_out [5] & !\PC|pc_out [4])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~274 .extended_lut = "off";
defparam \InstructionMemory|rom~274 .lut_mask = 64'h0000000000000018;
defparam \InstructionMemory|rom~274 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y27_N0
cyclonev_lcell_comb \InstructionMemory|rom~275 (
// Equation(s):
// \InstructionMemory|rom~275_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [6] & (!\PC|pc_out [2] $ (((\PC|pc_out [4]))))) # (\PC|pc_out [6] & ((!\PC|pc_out [5] & ((\PC|pc_out [4]))) # (\PC|pc_out [5] & (\PC|pc_out [2])))) ) ) ) # ( 
// !\PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [2] & (!\PC|pc_out [6] & \PC|pc_out [4])) # (\PC|pc_out [2] & ((!\PC|pc_out [4]))))) # (\PC|pc_out [5] & (\PC|pc_out [6] & (!\PC|pc_out [2] $ (\PC|pc_out [4])))) ) ) ) # ( \PC|pc_out 
// [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & (((!\PC|pc_out [6] & \PC|pc_out [4])) # (\PC|pc_out [2]))) # (\PC|pc_out [5] & ((!\PC|pc_out [6] & ((!\PC|pc_out [2]) # (!\PC|pc_out [4]))) # (\PC|pc_out [6] & ((\PC|pc_out [4]))))) ) ) ) # ( !\PC|pc_out [8] 
// & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [4] & ((\PC|pc_out [6]))) # (\PC|pc_out [4] & (!\PC|pc_out [2])))) # (\PC|pc_out [5] & (((!\PC|pc_out [6] & \PC|pc_out [4])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~275 .extended_lut = "off";
defparam \InstructionMemory|rom~275 .lut_mask = 64'h0CB874E74681A15D;
defparam \InstructionMemory|rom~275 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y27_N15
cyclonev_lcell_comb \InstructionMemory|rom~273 (
// Equation(s):
// \InstructionMemory|rom~273_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [8] & ( (!\PC|pc_out [2] & (\PC|pc_out [5] & ((!\PC|pc_out [4]) # (\PC|pc_out [7])))) # (\PC|pc_out [2] & (\PC|pc_out [7] & (!\PC|pc_out [5] $ (\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out 
// [6] & ( \PC|pc_out [8] & ( (!\PC|pc_out [2] & (!\PC|pc_out [4] $ (((!\PC|pc_out [5] & \PC|pc_out [7]))))) # (\PC|pc_out [2] & (\PC|pc_out [4] & (!\PC|pc_out [5] $ (!\PC|pc_out [7])))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & 
// (!\PC|pc_out [5] & (!\PC|pc_out [4] & \PC|pc_out [7]))) # (\PC|pc_out [2] & (\PC|pc_out [5] & (!\PC|pc_out [4] $ (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [6] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & (!\PC|pc_out [4] & ((!\PC|pc_out [5]) # (!\PC|pc_out 
// [7])))) # (\PC|pc_out [2] & (\PC|pc_out [4] & ((!\PC|pc_out [7]) # (\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~273 .extended_lut = "off";
defparam \InstructionMemory|rom~273 .lut_mask = 64'hA5811081A12C2063;
defparam \InstructionMemory|rom~273 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y27_N18
cyclonev_lcell_comb \InstructionMemory|rom~334 (
// Equation(s):
// \InstructionMemory|rom~334_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [8] & ( (!\PC|pc_out [2] & (\PC|pc_out [5] & (!\PC|pc_out [6]))) # (\PC|pc_out [2] & ((!\PC|pc_out [5] & (!\PC|pc_out [6])) # (\PC|pc_out [5] & ((\PC|pc_out [7]))))) ) ) ) # ( 
// !\PC|pc_out [4] & ( \PC|pc_out [8] & ( (!\PC|pc_out [2] & (!\PC|pc_out [5] $ (((!\PC|pc_out [7]))))) # (\PC|pc_out [2] & (!\PC|pc_out [7] & (!\PC|pc_out [5] $ (!\PC|pc_out [6])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & 
// ((!\PC|pc_out [7] & ((!\PC|pc_out [6]))) # (\PC|pc_out [7] & (\PC|pc_out [5])))) # (\PC|pc_out [2] & (!\PC|pc_out [6] $ (((\PC|pc_out [7]) # (\PC|pc_out [5]))))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & (((!\PC|pc_out [6] & 
// !\PC|pc_out [7])) # (\PC|pc_out [5]))) # (\PC|pc_out [2] & (!\PC|pc_out [5] $ (!\PC|pc_out [6] $ (\PC|pc_out [7])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~334 .extended_lut = "off";
defparam \InstructionMemory|rom~334 .lut_mask = 64'hB663E12736886071;
defparam \InstructionMemory|rom~334 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y27_N6
cyclonev_lcell_comb \InstructionMemory|rom~332 (
// Equation(s):
// \InstructionMemory|rom~332_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [2] & (!\PC|pc_out [6] & (\PC|pc_out [4] & \PC|pc_out [5]))) # (\PC|pc_out [2] & (((!\PC|pc_out [5])) # (\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [8] & ( \PC|pc_out 
// [7] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [4] & (\PC|pc_out [6])) # (\PC|pc_out [4] & ((!\PC|pc_out [5]))))) # (\PC|pc_out [2] & ((!\PC|pc_out [6] & (!\PC|pc_out [4])) # (\PC|pc_out [6] & ((!\PC|pc_out [5]))))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [7] 
// & ( (!\PC|pc_out [2] & (!\PC|pc_out [5] & ((\PC|pc_out [4]) # (\PC|pc_out [6])))) # (\PC|pc_out [2] & (!\PC|pc_out [4] $ (((!\PC|pc_out [6] & \PC|pc_out [5]))))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [4] & (\PC|pc_out [5] & 
// (!\PC|pc_out [2] $ (!\PC|pc_out [6])))) # (\PC|pc_out [4] & (!\PC|pc_out [2])) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~332 .extended_lut = "off";
defparam \InstructionMemory|rom~332 .lut_mask = 64'h0A6A7A147B605519;
defparam \InstructionMemory|rom~332 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y27_N48
cyclonev_lcell_comb \InstructionMemory|rom~333 (
// Equation(s):
// \InstructionMemory|rom~333_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (\PC|pc_out [4] & (!\PC|pc_out [5] $ (\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [2] & (!\PC|pc_out [5] & ((!\PC|pc_out [4]) # (!\PC|pc_out 
// [6])))) # (\PC|pc_out [2] & (!\PC|pc_out [5] $ (((!\PC|pc_out [4]) # (!\PC|pc_out [6]))))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [2] & ((\PC|pc_out [6]) # (\PC|pc_out [4]))) # (\PC|pc_out [2] & (!\PC|pc_out [4] 
// $ (\PC|pc_out [6]))))) # (\PC|pc_out [5] & (\PC|pc_out [6] & (!\PC|pc_out [2] $ (!\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [4] & (!\PC|pc_out [2] $ (((\PC|pc_out [5] & !\PC|pc_out [6]))))) # (\PC|pc_out [4] & 
// (\PC|pc_out [2] & (!\PC|pc_out [5] $ (\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~333 .extended_lut = "off";
defparam \InstructionMemory|rom~333 .lut_mask = 64'h94A1489E99940C03;
defparam \InstructionMemory|rom~333 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y27_N54
cyclonev_lcell_comb \InstructionMemory|rom~335 (
// Equation(s):
// \InstructionMemory|rom~335_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [8] & ( (!\PC|pc_out [2] & (!\PC|pc_out [5] & (!\PC|pc_out [6] & \PC|pc_out [4]))) # (\PC|pc_out [2] & (\PC|pc_out [5] & (\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out [8] 
// & ( (!\PC|pc_out [4] & (!\PC|pc_out [2] $ ((!\PC|pc_out [5])))) # (\PC|pc_out [4] & ((!\PC|pc_out [6] & ((!\PC|pc_out [5]))) # (\PC|pc_out [6] & (\PC|pc_out [2])))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [4] & 
// (\PC|pc_out [5])) # (\PC|pc_out [4] & ((\PC|pc_out [6]))))) # (\PC|pc_out [2] & (\PC|pc_out [5] & ((\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [7] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [6]) # ((!\PC|pc_out [2] & !\PC|pc_out [4])))) # 
// (\PC|pc_out [5] & ((!\PC|pc_out [4] & ((\PC|pc_out [6]))) # (\PC|pc_out [4] & (!\PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~335 .extended_lut = "off";
defparam \InstructionMemory|rom~335 .lut_mask = 64'hCBE2221B66C50181;
defparam \InstructionMemory|rom~335 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y27_N42
cyclonev_lcell_comb \InstructionMemory|rom~276 (
// Equation(s):
// \InstructionMemory|rom~276_combout  = ( !\PC|pc_out [10] & ( (!\PC|pc_out [9] & (!\PC|pc_out [3])) # (\PC|pc_out [9] & ((!\PC|pc_out [3] & (((\InstructionMemory|rom~333_combout )))) # (\PC|pc_out [3] & (\InstructionMemory|rom~335_combout )))) ) ) # ( 
// \PC|pc_out [10] & ( (!\PC|pc_out [9] & (!\PC|pc_out [3])) # (\PC|pc_out [9] & ((!\PC|pc_out [3] & (((\InstructionMemory|rom~332_combout )))) # (\PC|pc_out [3] & (\InstructionMemory|rom~334_combout )))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [3]),
	.datac(!\InstructionMemory|rom~334_combout ),
	.datad(!\InstructionMemory|rom~332_combout ),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~333_combout ),
	.datag(!\InstructionMemory|rom~335_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~276 .extended_lut = "on";
defparam \InstructionMemory|rom~276 .lut_mask = 64'h898989CDCDCD89CD;
defparam \InstructionMemory|rom~276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N30
cyclonev_lcell_comb \InstructionMemory|rom~280 (
// Equation(s):
// \InstructionMemory|rom~280_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [2] & ( (\PC|pc_out [8] & (\PC|pc_out [7] & (\PC|pc_out [6] & !\PC|pc_out [4]))) ) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~280 .extended_lut = "off";
defparam \InstructionMemory|rom~280 .lut_mask = 64'h0000000000000100;
defparam \InstructionMemory|rom~280 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y27_N24
cyclonev_lcell_comb \InstructionMemory|rom~190 (
// Equation(s):
// \InstructionMemory|rom~190_combout  = ( !\PC|pc_out [10] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~276_combout  & ((\InstructionMemory|rom~280_combout ))) # (\InstructionMemory|rom~276_combout  & (\InstructionMemory|rom~274_combout ))))) # 
// (\PC|pc_out [9] & ((((\InstructionMemory|rom~276_combout ))))) ) ) # ( \PC|pc_out [10] & ( ((!\PC|pc_out [9] & ((!\InstructionMemory|rom~276_combout  & (\InstructionMemory|rom~275_combout )) # (\InstructionMemory|rom~276_combout  & 
// ((\InstructionMemory|rom~273_combout ))))) # (\PC|pc_out [9] & (((\InstructionMemory|rom~276_combout ))))) ) )

	.dataa(!\InstructionMemory|rom~274_combout ),
	.datab(!\PC|pc_out [9]),
	.datac(!\InstructionMemory|rom~275_combout ),
	.datad(!\InstructionMemory|rom~273_combout ),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~276_combout ),
	.datag(!\InstructionMemory|rom~280_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~190 .extended_lut = "on";
defparam \InstructionMemory|rom~190 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \InstructionMemory|rom~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N45
cyclonev_lcell_comb \InstructionMemory|rom~211 (
// Equation(s):
// \InstructionMemory|rom~211_combout  = ( \InstructionMemory|rom~190_combout  & ( \PC|pc_out [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~211 .extended_lut = "off";
defparam \InstructionMemory|rom~211 .lut_mask = 64'h000000000F0F0F0F;
defparam \InstructionMemory|rom~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N30
cyclonev_lcell_comb \InstructionMemory|rom~289 (
// Equation(s):
// \InstructionMemory|rom~289_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & (\PC|pc_out [2] & (!\PC|pc_out [6] $ (!\PC|pc_out [4])))) # (\PC|pc_out [5] & ((!\PC|pc_out [4] & (!\PC|pc_out [2])) # (\PC|pc_out [4] & ((\PC|pc_out [6]))))) 
// ) ) ) # ( !\PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [6] & (!\PC|pc_out [5])) # (\PC|pc_out [6] & ((!\PC|pc_out [4]))))) # (\PC|pc_out [2] & (!\PC|pc_out [5] $ (((\PC|pc_out [4]))))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out 
// [7] & ( (!\PC|pc_out [5] & (!\PC|pc_out [2] & (!\PC|pc_out [6] & !\PC|pc_out [4]))) # (\PC|pc_out [5] & (!\PC|pc_out [2] $ (((!\PC|pc_out [6] & \PC|pc_out [4]))))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [2] $ 
// (\PC|pc_out [4])))) # (\PC|pc_out [6] & (\PC|pc_out [5] & (\PC|pc_out [2] & !\PC|pc_out [4]))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~289 .extended_lut = "off";
defparam \InstructionMemory|rom~289 .lut_mask = 64'hC130C414AE914625;
defparam \InstructionMemory|rom~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N18
cyclonev_lcell_comb \InstructionMemory|rom~290 (
// Equation(s):
// \InstructionMemory|rom~290_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [2] $ (\PC|pc_out [4])))) # (\PC|pc_out [6] & ((!\PC|pc_out [5] & ((\PC|pc_out [4]))) # (\PC|pc_out [5] & (\PC|pc_out [2])))) ) ) ) # ( 
// !\PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [4] & (\PC|pc_out [5] & \PC|pc_out [6])) # (\PC|pc_out [4] & ((!\PC|pc_out [6]))))) # (\PC|pc_out [2] & (((!\PC|pc_out [4])))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [7] & ( 
// (!\PC|pc_out [5] & (\PC|pc_out [2])) # (\PC|pc_out [5] & ((!\PC|pc_out [4] & ((!\PC|pc_out [6]))) # (\PC|pc_out [4] & ((!\PC|pc_out [2]) # (\PC|pc_out [6]))))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [4] & (!\PC|pc_out [5] & 
// ((\PC|pc_out [6])))) # (\PC|pc_out [4] & ((!\PC|pc_out [2]) # (!\PC|pc_out [5] $ (!\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~290 .extended_lut = "off";
defparam \InstructionMemory|rom~290 .lut_mask = 64'h0DAE76273C70C31B;
defparam \InstructionMemory|rom~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N48
cyclonev_lcell_comb \InstructionMemory|rom~342 (
// Equation(s):
// \InstructionMemory|rom~342_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [8] & ( (!\PC|pc_out [5] & (!\PC|pc_out [2] & (!\PC|pc_out [4]))) # (\PC|pc_out [5] & (!\PC|pc_out [6] & (!\PC|pc_out [2] $ (\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out 
// [8] & ( (!\PC|pc_out [5] & (\PC|pc_out [2] & (!\PC|pc_out [4] $ (!\PC|pc_out [6])))) # (\PC|pc_out [5] & (!\PC|pc_out [2] $ (!\PC|pc_out [4] $ (\PC|pc_out [6])))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [5] & (\PC|pc_out [2] & 
// (!\PC|pc_out [4] $ (\PC|pc_out [6])))) # (\PC|pc_out [5] & (((!\PC|pc_out [2] & !\PC|pc_out [4])) # (\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [7] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [4] & (!\PC|pc_out [6] $ (((!\PC|pc_out [5] & \PC|pc_out [2]))))) # 
// (\PC|pc_out [4] & (!\PC|pc_out [6] & (!\PC|pc_out [5] $ (!\PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~342 .extended_lut = "off";
defparam \InstructionMemory|rom~342 .lut_mask = 64'hD62060571661C180;
defparam \InstructionMemory|rom~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N6
cyclonev_lcell_comb \InstructionMemory|rom~340 (
// Equation(s):
// \InstructionMemory|rom~340_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [4] & (!\PC|pc_out [5] & ((\PC|pc_out [2])))) # (\PC|pc_out [4] & (!\PC|pc_out [6] & (!\PC|pc_out [5] $ (!\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [8] & ( 
// \PC|pc_out [7] & ( (!\PC|pc_out [5] & (((\PC|pc_out [4] & !\PC|pc_out [2])) # (\PC|pc_out [6]))) # (\PC|pc_out [5] & (!\PC|pc_out [4] & (!\PC|pc_out [6] $ (!\PC|pc_out [2])))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & (\PC|pc_out 
// [6] & ((!\PC|pc_out [4]) # (!\PC|pc_out [2])))) # (\PC|pc_out [5] & (\PC|pc_out [2] & (!\PC|pc_out [4] $ (!\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & (\PC|pc_out [4] & ((!\PC|pc_out [2])))) # (\PC|pc_out [5] & 
// (!\PC|pc_out [6] & (!\PC|pc_out [4] $ (!\PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~340 .extended_lut = "off";
defparam \InstructionMemory|rom~340 .lut_mask = 64'h32400A1C2E4A10A8;
defparam \InstructionMemory|rom~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N15
cyclonev_lcell_comb \InstructionMemory|rom~341 (
// Equation(s):
// \InstructionMemory|rom~341_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [4] & (!\PC|pc_out [2] $ (((\PC|pc_out [6]) # (\PC|pc_out [5]))))) # (\PC|pc_out [4] & ((!\PC|pc_out [5] $ (\PC|pc_out [6])) # (\PC|pc_out [2]))) ) ) ) # ( 
// !\PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & (!\PC|pc_out [2] $ (!\PC|pc_out [6] $ (\PC|pc_out [4])))) # (\PC|pc_out [5] & (\PC|pc_out [2] & (!\PC|pc_out [6] & !\PC|pc_out [4]))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out 
// [6] & (\PC|pc_out [4] & (!\PC|pc_out [5] $ (\PC|pc_out [2])))) # (\PC|pc_out [6] & ((!\PC|pc_out [5] & ((!\PC|pc_out [2]) # (\PC|pc_out [4]))) # (\PC|pc_out [5] & (!\PC|pc_out [2] $ (!\PC|pc_out [4]))))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [7] & ( 
// (!\PC|pc_out [4] & (!\PC|pc_out [2] $ (((\PC|pc_out [5] & !\PC|pc_out [6]))))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~341 .extended_lut = "off";
defparam \InstructionMemory|rom~341 .lut_mask = 64'h9C00099E388293B7;
defparam \InstructionMemory|rom~341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N54
cyclonev_lcell_comb \InstructionMemory|rom~343 (
// Equation(s):
// \InstructionMemory|rom~343_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [6] & ((\PC|pc_out [4]))) # (\PC|pc_out [6] & (\PC|pc_out [2])))) # (\PC|pc_out [5] & (\PC|pc_out [2])) ) ) ) # ( !\PC|pc_out [8] & ( \PC|pc_out 
// [7] & ( (!\PC|pc_out [5] & (!\PC|pc_out [2] & (\PC|pc_out [6] & \PC|pc_out [4]))) # (\PC|pc_out [5] & ((!\PC|pc_out [2] $ (\PC|pc_out [4])) # (\PC|pc_out [6]))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [4] & 
// (\PC|pc_out [2])) # (\PC|pc_out [4] & ((!\PC|pc_out [6]))))) # (\PC|pc_out [5] & (!\PC|pc_out [4] $ (((\PC|pc_out [2] & \PC|pc_out [6]))))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [4] & ((!\PC|pc_out [5]) # ((\PC|pc_out [6])))) # 
// (\PC|pc_out [4] & (!\PC|pc_out [2] & ((!\PC|pc_out [6]) # (\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~343 .extended_lut = "off";
defparam \InstructionMemory|rom~343 .lut_mask = 64'hAFC476A1451D13B3;
defparam \InstructionMemory|rom~343 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N42
cyclonev_lcell_comb \InstructionMemory|rom~291 (
// Equation(s):
// \InstructionMemory|rom~291_combout  = ( !\PC|pc_out [10] & ( (!\PC|pc_out [9] & (!\PC|pc_out [3])) # (\PC|pc_out [9] & ((!\PC|pc_out [3] & (((\InstructionMemory|rom~341_combout )))) # (\PC|pc_out [3] & (\InstructionMemory|rom~343_combout )))) ) ) # ( 
// \PC|pc_out [10] & ( (!\PC|pc_out [9] & (!\PC|pc_out [3])) # (\PC|pc_out [9] & ((!\PC|pc_out [3] & (((\InstructionMemory|rom~340_combout )))) # (\PC|pc_out [3] & (\InstructionMemory|rom~342_combout )))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [3]),
	.datac(!\InstructionMemory|rom~342_combout ),
	.datad(!\InstructionMemory|rom~340_combout ),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~341_combout ),
	.datag(!\InstructionMemory|rom~343_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~291 .extended_lut = "on";
defparam \InstructionMemory|rom~291 .lut_mask = 64'h898989CDCDCD89CD;
defparam \InstructionMemory|rom~291 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N0
cyclonev_lcell_comb \InstructionMemory|rom~295 (
// Equation(s):
// \InstructionMemory|rom~295_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (\PC|pc_out [6] & ((!\PC|pc_out [5] & ((\PC|pc_out [4]))) # (\PC|pc_out [5] & (\PC|pc_out [2] & !\PC|pc_out [4])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~295 .extended_lut = "off";
defparam \InstructionMemory|rom~295 .lut_mask = 64'h000000000000010A;
defparam \InstructionMemory|rom~295 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N36
cyclonev_lcell_comb \InstructionMemory|rom~205 (
// Equation(s):
// \InstructionMemory|rom~205_combout  = ( !\PC|pc_out [10] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~291_combout  & (\InstructionMemory|rom~295_combout )) # (\InstructionMemory|rom~291_combout  & ((\InstructionMemory|rom~274_combout )))))) # 
// (\PC|pc_out [9] & ((((\InstructionMemory|rom~291_combout ))))) ) ) # ( \PC|pc_out [10] & ( (!\PC|pc_out [9] & ((!\InstructionMemory|rom~291_combout  & (((\InstructionMemory|rom~290_combout )))) # (\InstructionMemory|rom~291_combout  & 
// (\InstructionMemory|rom~289_combout )))) # (\PC|pc_out [9] & ((((\InstructionMemory|rom~291_combout ))))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\InstructionMemory|rom~289_combout ),
	.datac(!\InstructionMemory|rom~290_combout ),
	.datad(!\InstructionMemory|rom~291_combout ),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~274_combout ),
	.datag(!\InstructionMemory|rom~295_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~205 .extended_lut = "on";
defparam \InstructionMemory|rom~205 .lut_mask = 64'h0A550A770AFF0A77;
defparam \InstructionMemory|rom~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N57
cyclonev_lcell_comb \InstructionMemory|rom~209 (
// Equation(s):
// \InstructionMemory|rom~209_combout  = ( \InstructionMemory|rom~205_combout  & ( \PC|pc_out [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc_out [11]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~209 .extended_lut = "off";
defparam \InstructionMemory|rom~209 .lut_mask = 64'h0000000000FF00FF;
defparam \InstructionMemory|rom~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N36
cyclonev_lcell_comb \InstructionMemory|rom~185 (
// Equation(s):
// \InstructionMemory|rom~185_combout  = ( \PC|pc_out [3] & ( (\PC|pc_out [2] & !\PC|pc_out [4]) ) ) # ( !\PC|pc_out [3] & ( (!\PC|pc_out [2] & (!\PC|pc_out [5] & \PC|pc_out [4])) # (\PC|pc_out [2] & (\PC|pc_out [5] & !\PC|pc_out [4])) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(gnd),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [4]),
	.datae(gnd),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~185 .extended_lut = "off";
defparam \InstructionMemory|rom~185 .lut_mask = 64'h05A005A055005500;
defparam \InstructionMemory|rom~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N45
cyclonev_lcell_comb \InstructionMemory|rom~187 (
// Equation(s):
// \InstructionMemory|rom~187_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [3] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [5] & (!\PC|pc_out [6] $ (!\PC|pc_out [7]))) # (\PC|pc_out [5] & (\PC|pc_out [6] & \PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out 
// [3] & ( (!\PC|pc_out [6] & (!\PC|pc_out [5] & (!\PC|pc_out [7] $ (\PC|pc_out [2])))) # (\PC|pc_out [6] & ((!\PC|pc_out [7] & (\PC|pc_out [5] & \PC|pc_out [2])) # (\PC|pc_out [7] & ((!\PC|pc_out [2]))))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [3] & ( 
// (!\PC|pc_out [5] & ((!\PC|pc_out [7] $ (!\PC|pc_out [2])) # (\PC|pc_out [6]))) # (\PC|pc_out [5] & ((!\PC|pc_out [6] & ((!\PC|pc_out [2]) # (\PC|pc_out [7]))) # (\PC|pc_out [6] & (!\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [3] & ( 
// (!\PC|pc_out [5] & ((!\PC|pc_out [6] & ((\PC|pc_out [2]))) # (\PC|pc_out [6] & ((!\PC|pc_out [7]) # (!\PC|pc_out [2]))))) # (\PC|pc_out [5] & (((\PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~187 .extended_lut = "off";
defparam \InstructionMemory|rom~187 .lut_mask = 64'h22FD7EB683182900;
defparam \InstructionMemory|rom~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N24
cyclonev_lcell_comb \InstructionMemory|rom~186 (
// Equation(s):
// \InstructionMemory|rom~186_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & (!\PC|pc_out [2] & (!\PC|pc_out [6] & \PC|pc_out [3]))) # (\PC|pc_out [5] & (\PC|pc_out [2] & ((!\PC|pc_out [3])))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out 
// [7] & ( (!\PC|pc_out [5] & (!\PC|pc_out [2] $ (((\PC|pc_out [3]))))) # (\PC|pc_out [5] & (!\PC|pc_out [2] & (\PC|pc_out [6] & \PC|pc_out [3]))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [2]) # ((!\PC|pc_out [6] & 
// !\PC|pc_out [3])))) # (\PC|pc_out [5] & (!\PC|pc_out [6] & ((\PC|pc_out [3]) # (\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [5] & ((!\PC|pc_out [3]))) # (\PC|pc_out [5] & (!\PC|pc_out [2])))) # 
// (\PC|pc_out [6] & (!\PC|pc_out [5] $ (((\PC|pc_out [2] & !\PC|pc_out [3]))))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~186 .extended_lut = "off";
defparam \InstructionMemory|rom~186 .lut_mask = 64'hE94AB8D888261180;
defparam \InstructionMemory|rom~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N6
cyclonev_lcell_comb \InstructionMemory|rom~188 (
// Equation(s):
// \InstructionMemory|rom~188_combout  = ( \InstructionMemory|rom~187_combout  & ( \InstructionMemory|rom~186_combout  & ( (!\PC|pc_out [10] & (((\InstructionMemory|rom~185_combout  & \InstructionMemory|rom~20_combout )))) # (\PC|pc_out [10] & (!\PC|pc_out 
// [8])) ) ) ) # ( !\InstructionMemory|rom~187_combout  & ( \InstructionMemory|rom~186_combout  & ( ((\InstructionMemory|rom~185_combout  & \InstructionMemory|rom~20_combout )) # (\PC|pc_out [10]) ) ) ) # ( \InstructionMemory|rom~187_combout  & ( 
// !\InstructionMemory|rom~186_combout  & ( (!\PC|pc_out [10] & (\InstructionMemory|rom~185_combout  & \InstructionMemory|rom~20_combout )) ) ) ) # ( !\InstructionMemory|rom~187_combout  & ( !\InstructionMemory|rom~186_combout  & ( (!\PC|pc_out [10] & 
// (((\InstructionMemory|rom~185_combout  & \InstructionMemory|rom~20_combout )))) # (\PC|pc_out [10] & (\PC|pc_out [8])) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\PC|pc_out [8]),
	.datac(!\InstructionMemory|rom~185_combout ),
	.datad(!\InstructionMemory|rom~20_combout ),
	.datae(!\InstructionMemory|rom~187_combout ),
	.dataf(!\InstructionMemory|rom~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~188 .extended_lut = "off";
defparam \InstructionMemory|rom~188 .lut_mask = 64'h111B000A555F444E;
defparam \InstructionMemory|rom~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y26_N27
cyclonev_lcell_comb \InstructionMemory|rom~183 (
// Equation(s):
// \InstructionMemory|rom~183_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [7] & ( (!\PC|pc_out [4] & ((!\PC|pc_out [5]) # ((\PC|pc_out [2])))) # (\PC|pc_out [4] & ((!\PC|pc_out [2] & ((!\PC|pc_out [6]))) # (\PC|pc_out [2] & (!\PC|pc_out [5])))) ) ) ) # ( 
// !\PC|pc_out [3] & ( \PC|pc_out [7] & ( (!\PC|pc_out [4] & ((!\PC|pc_out [5] & (\PC|pc_out [2] & !\PC|pc_out [6])) # (\PC|pc_out [5] & (!\PC|pc_out [2] & \PC|pc_out [6])))) # (\PC|pc_out [4] & (\PC|pc_out [5] & ((!\PC|pc_out [2]) # (\PC|pc_out [6])))) ) ) 
// ) # ( \PC|pc_out [3] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & (\PC|pc_out [6] & ((\PC|pc_out [2]) # (\PC|pc_out [4])))) # (\PC|pc_out [5] & (((\PC|pc_out [2] & !\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [4] & 
// (!\PC|pc_out [2] $ (((!\PC|pc_out [5]) # (\PC|pc_out [6]))))) # (\PC|pc_out [4] & ((!\PC|pc_out [5] & ((\PC|pc_out [6]))) # (\PC|pc_out [5] & (!\PC|pc_out [2] & !\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~183 .extended_lut = "off";
defparam \InstructionMemory|rom~183 .lut_mask = 64'h384E034C1831DE8E;
defparam \InstructionMemory|rom~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y27_N9
cyclonev_lcell_comb \InstructionMemory|rom~181 (
// Equation(s):
// \InstructionMemory|rom~181_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [7] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [4] & (!\PC|pc_out [5] & !\PC|pc_out [6])) # (\PC|pc_out [4] & (\PC|pc_out [5] & \PC|pc_out [6])))) # (\PC|pc_out [2] & (((!\PC|pc_out [5]) # 
// (!\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [3] & ( \PC|pc_out [7] & ( (!\PC|pc_out [4] & (!\PC|pc_out [2] $ (((\PC|pc_out [6]) # (\PC|pc_out [5]))))) # (\PC|pc_out [4] & (\PC|pc_out [2] & (!\PC|pc_out [5] $ (!\PC|pc_out [6])))) ) ) ) # ( \PC|pc_out [3] & 
// ( !\PC|pc_out [7] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [4] & (!\PC|pc_out [5])) # (\PC|pc_out [4] & ((\PC|pc_out [6]) # (\PC|pc_out [5]))))) # (\PC|pc_out [2] & (!\PC|pc_out [4] & (\PC|pc_out [5] & !\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [3] & ( 
// !\PC|pc_out [7] & ( (!\PC|pc_out [4] & (!\PC|pc_out [2] $ (!\PC|pc_out [5] $ (!\PC|pc_out [6])))) # (\PC|pc_out [4] & (!\PC|pc_out [6] & ((\PC|pc_out [5]) # (\PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~181 .extended_lut = "off";
defparam \InstructionMemory|rom~181 .lut_mask = 64'h974886A28554D552;
defparam \InstructionMemory|rom~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y26_N42
cyclonev_lcell_comb \InstructionMemory|rom~182 (
// Equation(s):
// \InstructionMemory|rom~182_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [6] & ( (!\PC|pc_out [7] & (!\PC|pc_out [4] $ (((!\PC|pc_out [2]) # (!\PC|pc_out [5]))))) # (\PC|pc_out [7] & (!\PC|pc_out [5] & (!\PC|pc_out [4] $ (!\PC|pc_out [2])))) ) ) ) # ( 
// !\PC|pc_out [3] & ( \PC|pc_out [6] & ( (!\PC|pc_out [7] & (!\PC|pc_out [5] & ((!\PC|pc_out [4]) # (\PC|pc_out [2])))) # (\PC|pc_out [7] & (\PC|pc_out [5] & ((\PC|pc_out [2]) # (\PC|pc_out [4])))) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [6] & ( 
// (!\PC|pc_out [2] & (!\PC|pc_out [5] & ((\PC|pc_out [7]) # (\PC|pc_out [4])))) # (\PC|pc_out [2] & (!\PC|pc_out [7] $ (((\PC|pc_out [5]) # (\PC|pc_out [4]))))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [6] & ( (!\PC|pc_out [7] & (!\PC|pc_out [2] $ 
// (((!\PC|pc_out [5]) # (\PC|pc_out [4]))))) # (\PC|pc_out [7] & (\PC|pc_out [4] & ((\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~182 .extended_lut = "off";
defparam \InstructionMemory|rom~182 .lut_mask = 64'h30956D03B0075660;
defparam \InstructionMemory|rom~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y27_N48
cyclonev_lcell_comb \InstructionMemory|rom~180 (
// Equation(s):
// \InstructionMemory|rom~180_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [2]) # ((\PC|pc_out [3] & \PC|pc_out [6])))) # (\PC|pc_out [5] & (!\PC|pc_out [6] & (!\PC|pc_out [2] $ (!\PC|pc_out [3])))) ) ) ) # ( 
// !\PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [3] & ((!\PC|pc_out [2]) # ((\PC|pc_out [5] & !\PC|pc_out [6])))) # (\PC|pc_out [3] & (\PC|pc_out [5])) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [3] & (\PC|pc_out [5] & (!\PC|pc_out 
// [2]))) # (\PC|pc_out [3] & (((!\PC|pc_out [5] & !\PC|pc_out [2])) # (\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [3] & (!\PC|pc_out [6] & (!\PC|pc_out [5] $ (\PC|pc_out [2])))) # (\PC|pc_out [3] & ((!\PC|pc_out [5] & 
// ((!\PC|pc_out [2]) # (!\PC|pc_out [6]))) # (\PC|pc_out [5] & (!\PC|pc_out [2] $ (\PC|pc_out [6]))))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~180 .extended_lut = "off";
defparam \InstructionMemory|rom~180 .lut_mask = 64'h9E09484FD5C59C8A;
defparam \InstructionMemory|rom~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N57
cyclonev_lcell_comb \InstructionMemory|rom~184 (
// Equation(s):
// \InstructionMemory|rom~184_combout  = ( \InstructionMemory|rom~182_combout  & ( \InstructionMemory|rom~180_combout  & ( (!\PC|pc_out [10] & ((!\PC|pc_out [8] & (!\InstructionMemory|rom~183_combout )) # (\PC|pc_out [8] & 
// ((!\InstructionMemory|rom~181_combout ))))) ) ) ) # ( !\InstructionMemory|rom~182_combout  & ( \InstructionMemory|rom~180_combout  & ( (!\PC|pc_out [8] & ((!\InstructionMemory|rom~183_combout ) # ((\PC|pc_out [10])))) # (\PC|pc_out [8] & (((!\PC|pc_out 
// [10] & !\InstructionMemory|rom~181_combout )))) ) ) ) # ( \InstructionMemory|rom~182_combout  & ( !\InstructionMemory|rom~180_combout  & ( (!\PC|pc_out [8] & (!\InstructionMemory|rom~183_combout  & (!\PC|pc_out [10]))) # (\PC|pc_out [8] & 
// (((!\InstructionMemory|rom~181_combout ) # (\PC|pc_out [10])))) ) ) ) # ( !\InstructionMemory|rom~182_combout  & ( !\InstructionMemory|rom~180_combout  & ( ((!\PC|pc_out [8] & (!\InstructionMemory|rom~183_combout )) # (\PC|pc_out [8] & 
// ((!\InstructionMemory|rom~181_combout )))) # (\PC|pc_out [10]) ) ) )

	.dataa(!\InstructionMemory|rom~183_combout ),
	.datab(!\PC|pc_out [8]),
	.datac(!\PC|pc_out [10]),
	.datad(!\InstructionMemory|rom~181_combout ),
	.datae(!\InstructionMemory|rom~182_combout ),
	.dataf(!\InstructionMemory|rom~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~184 .extended_lut = "off";
defparam \InstructionMemory|rom~184 .lut_mask = 64'hBF8FB383BC8CB080;
defparam \InstructionMemory|rom~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N39
cyclonev_lcell_comb \InstructionMemory|rom~189 (
// Equation(s):
// \InstructionMemory|rom~189_combout  = ( \InstructionMemory|rom~184_combout  & ( (\PC|pc_out [11] & ((\PC|pc_out [9]) # (\InstructionMemory|rom~188_combout ))) ) ) # ( !\InstructionMemory|rom~184_combout  & ( (\PC|pc_out [11] & 
// (\InstructionMemory|rom~188_combout  & !\PC|pc_out [9])) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [11]),
	.datac(!\InstructionMemory|rom~188_combout ),
	.datad(!\PC|pc_out [9]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~189 .extended_lut = "off";
defparam \InstructionMemory|rom~189 .lut_mask = 64'h0300030003330333;
defparam \InstructionMemory|rom~189 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y23_N57
cyclonev_lcell_comb \InstructionMemory|rom~281 (
// Equation(s):
// \InstructionMemory|rom~281_combout  = ( \PC|pc_out [2] & ( \PC|pc_out [10] & ( (\PC|pc_out [4] & ((!\PC|pc_out [5] & (\PC|pc_out [7] & !\PC|pc_out [6])) # (\PC|pc_out [5] & (!\PC|pc_out [7] $ (\PC|pc_out [6]))))) ) ) ) # ( !\PC|pc_out [2] & ( \PC|pc_out 
// [10] & ( (!\PC|pc_out [4] & ((!\PC|pc_out [6]) # ((\PC|pc_out [5] & \PC|pc_out [7])))) # (\PC|pc_out [4] & (!\PC|pc_out [5] & (!\PC|pc_out [7] & !\PC|pc_out [6]))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\PC|pc_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~281 .extended_lut = "off";
defparam \InstructionMemory|rom~281 .lut_mask = 64'h00000000EA021401;
defparam \InstructionMemory|rom~281 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y23_N48
cyclonev_lcell_comb \InstructionMemory|rom~283 (
// Equation(s):
// \InstructionMemory|rom~283_combout  = ( \PC|pc_out [2] & ( \PC|pc_out [4] & ( (!\PC|pc_out [7] & (((\PC|pc_out [10] & \PC|pc_out [5])))) # (\PC|pc_out [7] & (\PC|pc_out [6] & (!\PC|pc_out [10] & !\PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [2] & ( \PC|pc_out 
// [4] & ( (\PC|pc_out [5] & ((!\PC|pc_out [6] & ((\PC|pc_out [10]))) # (\PC|pc_out [6] & (\PC|pc_out [7] & !\PC|pc_out [10])))) ) ) ) # ( \PC|pc_out [2] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [6] & (((\PC|pc_out [10] & \PC|pc_out [5])))) # (\PC|pc_out [6] & 
// (\PC|pc_out [7] & (!\PC|pc_out [10] & !\PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [2] & ( !\PC|pc_out [4] & ( (\PC|pc_out [10] & ((!\PC|pc_out [6] & (\PC|pc_out [7] & \PC|pc_out [5])) # (\PC|pc_out [6] & (!\PC|pc_out [7] & !\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [10]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~283 .extended_lut = "off";
defparam \InstructionMemory|rom~283 .lut_mask = 64'h0402100A001A100C;
defparam \InstructionMemory|rom~283 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y23_N12
cyclonev_lcell_comb \InstructionMemory|rom~282 (
// Equation(s):
// \InstructionMemory|rom~282_combout  = ( !\PC|pc_out [5] & ( \PC|pc_out [7] & ( (\PC|pc_out [10] & ((!\PC|pc_out [4] & (\PC|pc_out [2] & \PC|pc_out [6])) # (\PC|pc_out [4] & (!\PC|pc_out [2] & !\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out 
// [7] & ( (\PC|pc_out [10] & ((!\PC|pc_out [2]) # ((!\PC|pc_out [4] & !\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [10]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~282 .extended_lut = "off";
defparam \InstructionMemory|rom~282 .lut_mask = 64'h0E0C000004020000;
defparam \InstructionMemory|rom~282 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y23_N24
cyclonev_lcell_comb \InstructionMemory|rom~338 (
// Equation(s):
// \InstructionMemory|rom~338_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [4] & ( (\PC|pc_out [7] & ((!\PC|pc_out [5] & ((!\PC|pc_out [10]))) # (\PC|pc_out [5] & ((\PC|pc_out [10]) # (\PC|pc_out [2]))))) ) ) ) # ( !\PC|pc_out [6] & ( \PC|pc_out [4] & ( 
// (!\PC|pc_out [10] & (((\PC|pc_out [7]) # (\PC|pc_out [2])))) # (\PC|pc_out [10] & (\PC|pc_out [5] & ((!\PC|pc_out [7]) # (\PC|pc_out [2])))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [7] & (\PC|pc_out [2] & (!\PC|pc_out [5] $ 
// (!\PC|pc_out [10])))) # (\PC|pc_out [7] & ((!\PC|pc_out [5]) # ((!\PC|pc_out [10])))) ) ) ) # ( !\PC|pc_out [6] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [7] & (\PC|pc_out [5] & (\PC|pc_out [2]))) # (\PC|pc_out [7] & (!\PC|pc_out [5] $ (((!\PC|pc_out [10]))))) 
// ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [10]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~338 .extended_lut = "off";
defparam \InstructionMemory|rom~338 .lut_mask = 64'h115A12FA35F100B5;
defparam \InstructionMemory|rom~338 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y23_N6
cyclonev_lcell_comb \InstructionMemory|rom~336 (
// Equation(s):
// \InstructionMemory|rom~336_combout  = ( \PC|pc_out [2] & ( \PC|pc_out [10] & ( (!\PC|pc_out [4] & (((\PC|pc_out [6] & !\PC|pc_out [5])))) # (\PC|pc_out [4] & ((!\PC|pc_out [7] & ((!\PC|pc_out [5]))) # (\PC|pc_out [7] & (\PC|pc_out [6] & \PC|pc_out [5])))) 
// ) ) ) # ( !\PC|pc_out [2] & ( \PC|pc_out [10] & ( (!\PC|pc_out [4] & (!\PC|pc_out [7] & ((\PC|pc_out [5]) # (\PC|pc_out [6])))) # (\PC|pc_out [4] & (\PC|pc_out [6] & (!\PC|pc_out [7] $ (\PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [2] & ( !\PC|pc_out [10] & ( 
// (!\PC|pc_out [4] & (\PC|pc_out [7])) # (\PC|pc_out [4] & (((\PC|pc_out [7] & \PC|pc_out [5])) # (\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [2] & ( !\PC|pc_out [10] & ( (!\PC|pc_out [5] & (!\PC|pc_out [7] $ (((!\PC|pc_out [4]) # (\PC|pc_out [6]))))) # 
// (\PC|pc_out [5] & ((!\PC|pc_out [4] $ (\PC|pc_out [6])) # (\PC|pc_out [7]))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\PC|pc_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~336 .extended_lut = "off";
defparam \InstructionMemory|rom~336 .lut_mask = 64'h63B727370C894E01;
defparam \InstructionMemory|rom~336 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y23_N30
cyclonev_lcell_comb \InstructionMemory|rom~337 (
// Equation(s):
// \InstructionMemory|rom~337_combout  = ( \PC|pc_out [2] & ( \PC|pc_out [10] & ( (!\PC|pc_out [5] & ((\PC|pc_out [7]))) # (\PC|pc_out [5] & (\PC|pc_out [6] & !\PC|pc_out [7])) ) ) ) # ( !\PC|pc_out [2] & ( \PC|pc_out [10] & ( (!\PC|pc_out [4] & 
// ((!\PC|pc_out [5] & (!\PC|pc_out [6])) # (\PC|pc_out [5] & ((\PC|pc_out [7]))))) # (\PC|pc_out [4] & (!\PC|pc_out [6] & (!\PC|pc_out [5] $ (!\PC|pc_out [7])))) ) ) ) # ( \PC|pc_out [2] & ( !\PC|pc_out [10] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [4] & 
// ((\PC|pc_out [7]))) # (\PC|pc_out [4] & (!\PC|pc_out [6])))) # (\PC|pc_out [5] & (!\PC|pc_out [7] & ((!\PC|pc_out [6]) # (\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [2] & ( !\PC|pc_out [10] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [4] & ((\PC|pc_out [7]))) # 
// (\PC|pc_out [4] & (!\PC|pc_out [5])))) # (\PC|pc_out [6] & (!\PC|pc_out [5] $ (((\PC|pc_out [4] & !\PC|pc_out [7]))))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\PC|pc_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~337 .extended_lut = "off";
defparam \InstructionMemory|rom~337 .lut_mask = 64'h49EC2BC882B811CC;
defparam \InstructionMemory|rom~337 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y22_N12
cyclonev_lcell_comb \InstructionMemory|rom~339 (
// Equation(s):
// \InstructionMemory|rom~339_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [10] & ( (!\PC|pc_out [6] & (!\PC|pc_out [7])) # (\PC|pc_out [6] & (!\PC|pc_out [4] & (!\PC|pc_out [7] $ (\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [5] & ( \PC|pc_out [10] & ( 
// (!\PC|pc_out [6] & (\PC|pc_out [2] & (!\PC|pc_out [7] $ (!\PC|pc_out [4])))) # (\PC|pc_out [6] & (((!\PC|pc_out [2] & !\PC|pc_out [4])))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [10] & ( (!\PC|pc_out [7] & (!\PC|pc_out [6] $ (((\PC|pc_out [4]) # 
// (\PC|pc_out [2]))))) # (\PC|pc_out [7] & (\PC|pc_out [2] & (!\PC|pc_out [6] $ (!\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [10] & ( (!\PC|pc_out [7] & ((!\PC|pc_out [2] & ((\PC|pc_out [4]))) # (\PC|pc_out [2] & (!\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~339 .extended_lut = "off";
defparam \InstructionMemory|rom~339 .lut_mask = 64'h08C885465208C988;
defparam \InstructionMemory|rom~339 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y23_N42
cyclonev_lcell_comb \InstructionMemory|rom~284 (
// Equation(s):
// \InstructionMemory|rom~284_combout  = ( !\PC|pc_out [8] & ( (!\PC|pc_out [9] & (!\PC|pc_out [3])) # (\PC|pc_out [9] & ((!\PC|pc_out [3] & (((\InstructionMemory|rom~337_combout )))) # (\PC|pc_out [3] & (\InstructionMemory|rom~339_combout )))) ) ) # ( 
// \PC|pc_out [8] & ( (!\PC|pc_out [9] & (!\PC|pc_out [3])) # (\PC|pc_out [9] & ((!\PC|pc_out [3] & (((\InstructionMemory|rom~336_combout )))) # (\PC|pc_out [3] & (\InstructionMemory|rom~338_combout )))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [3]),
	.datac(!\InstructionMemory|rom~338_combout ),
	.datad(!\InstructionMemory|rom~336_combout ),
	.datae(!\PC|pc_out [8]),
	.dataf(!\InstructionMemory|rom~337_combout ),
	.datag(!\InstructionMemory|rom~339_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~284 .extended_lut = "on";
defparam \InstructionMemory|rom~284 .lut_mask = 64'h898989CDCDCD89CD;
defparam \InstructionMemory|rom~284 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y23_N36
cyclonev_lcell_comb \InstructionMemory|rom~288 (
// Equation(s):
// \InstructionMemory|rom~288_combout  = ( \PC|pc_out [2] & ( \PC|pc_out [6] & ( (!\PC|pc_out [7] & (\PC|pc_out [10] & !\PC|pc_out [5])) ) ) ) # ( \PC|pc_out [2] & ( !\PC|pc_out [6] & ( (\PC|pc_out [4] & (!\PC|pc_out [7] & (\PC|pc_out [10] & \PC|pc_out 
// [5]))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [10]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~288 .extended_lut = "off";
defparam \InstructionMemory|rom~288 .lut_mask = 64'h0000000400000C00;
defparam \InstructionMemory|rom~288 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y23_N18
cyclonev_lcell_comb \InstructionMemory|rom~201 (
// Equation(s):
// \InstructionMemory|rom~201_combout  = ( !\PC|pc_out [8] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~284_combout  & (\InstructionMemory|rom~288_combout )) # (\InstructionMemory|rom~284_combout  & ((\InstructionMemory|rom~282_combout )))))) # 
// (\PC|pc_out [9] & ((((\InstructionMemory|rom~284_combout ))))) ) ) # ( \PC|pc_out [8] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~284_combout  & ((\InstructionMemory|rom~283_combout ))) # (\InstructionMemory|rom~284_combout  & 
// (\InstructionMemory|rom~281_combout ))))) # (\PC|pc_out [9] & ((((\InstructionMemory|rom~284_combout ))))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\InstructionMemory|rom~281_combout ),
	.datac(!\InstructionMemory|rom~283_combout ),
	.datad(!\InstructionMemory|rom~282_combout ),
	.datae(!\PC|pc_out [8]),
	.dataf(!\InstructionMemory|rom~284_combout ),
	.datag(!\InstructionMemory|rom~288_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~201 .extended_lut = "on";
defparam \InstructionMemory|rom~201 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \InstructionMemory|rom~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N3
cyclonev_lcell_comb \InstructionMemory|rom~210 (
// Equation(s):
// \InstructionMemory|rom~210_combout  = ( \InstructionMemory|rom~201_combout  & ( \PC|pc_out [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~210 .extended_lut = "off";
defparam \InstructionMemory|rom~210 .lut_mask = 64'h000000000F0F0F0F;
defparam \InstructionMemory|rom~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y23_N9
cyclonev_lcell_comb \Control|WideOr5~2 (
// Equation(s):
// \Control|WideOr5~2_combout  = ( !\reset~input_o  & ( !\InstructionMemory|rom~210_combout  & ( (\InstructionMemory|rom~209_combout  & ((!\InstructionMemory|rom~211_combout ) # ((\InstructionMemory|rom~189_combout  & !\InstructionMemory|rom~200_combout )))) 
// ) ) )

	.dataa(!\InstructionMemory|rom~211_combout ),
	.datab(!\InstructionMemory|rom~209_combout ),
	.datac(!\InstructionMemory|rom~189_combout ),
	.datad(!\InstructionMemory|rom~200_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\InstructionMemory|rom~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr5~2 .extended_lut = "off";
defparam \Control|WideOr5~2 .lut_mask = 64'h2322000000000000;
defparam \Control|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N3
cyclonev_lcell_comb \InstructionMemory|data_out[31]~4 (
// Equation(s):
// \InstructionMemory|data_out[31]~4_combout  = ( \InstructionMemory|rom~205_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\PC|pc_out [11]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|data_out[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|data_out[31]~4 .extended_lut = "off";
defparam \InstructionMemory|data_out[31]~4 .lut_mask = 64'h0000000000F000F0;
defparam \InstructionMemory|data_out[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N30
cyclonev_lcell_comb \Control|LoadType[1]~0 (
// Equation(s):
// \Control|LoadType[1]~0_combout  = ( !\InstructionMemory|rom~210_combout  & ( (!\InstructionMemory|rom~211_combout  & \InstructionMemory|data_out[31]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~211_combout ),
	.datac(!\InstructionMemory|data_out[31]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|LoadType[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|LoadType[1]~0 .extended_lut = "off";
defparam \Control|LoadType[1]~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \Control|LoadType[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N3
cyclonev_lcell_comb \pc_to_reg_mux|out[15]~29 (
// Equation(s):
// \pc_to_reg_mux|out[15]~29_combout  = ( \Control|LoadType[1]~0_combout  & ( (\Control|WideOr5~2_combout  & \InstructionMemory|rom~189_combout ) ) ) # ( !\Control|LoadType[1]~0_combout  & ( \Control|WideOr5~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|WideOr5~2_combout ),
	.datad(!\InstructionMemory|rom~189_combout ),
	.datae(gnd),
	.dataf(!\Control|LoadType[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[15]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[15]~29 .extended_lut = "off";
defparam \pc_to_reg_mux|out[15]~29 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \pc_to_reg_mux|out[15]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N18
cyclonev_lcell_comb \Control|Selector9~0 (
// Equation(s):
// \Control|Selector9~0_combout  = ( !\reset~input_o  & ( \PC|pc_out [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\PC|pc_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector9~0 .extended_lut = "off";
defparam \Control|Selector9~0 .lut_mask = 64'h00000000FFFF0000;
defparam \Control|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N3
cyclonev_lcell_comb \Control|Decoder0~0 (
// Equation(s):
// \Control|Decoder0~0_combout  = ( !\InstructionMemory|rom~374_combout  & ( (\PC|pc_out [11] & (\InstructionMemory|rom~212_combout  & !\reset~input_o )) ) )

	.dataa(!\PC|pc_out [11]),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~212_combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~374_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Decoder0~0 .extended_lut = "off";
defparam \Control|Decoder0~0 .lut_mask = 64'h0500050000000000;
defparam \Control|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y24_N24
cyclonev_lcell_comb \InstructionMemory|rom~41 (
// Equation(s):
// \InstructionMemory|rom~41_combout  = ( \InstructionMemory|rom~37_combout  & ( (\PC|pc_out [11] & !\reset~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [11]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~41 .extended_lut = "off";
defparam \InstructionMemory|rom~41 .lut_mask = 64'h000000000F000F00;
defparam \InstructionMemory|rom~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N36
cyclonev_lcell_comb \Control|Selector5~0 (
// Equation(s):
// \Control|Selector5~0_combout  = ( \InstructionMemory|rom~41_combout  & ( (\Control|Selector9~0_combout  & \InstructionMemory|rom~42_combout ) ) ) # ( !\InstructionMemory|rom~41_combout  & ( (!\Control|Selector9~0_combout  & (((\Control|Decoder0~0_combout 
// )))) # (\Control|Selector9~0_combout  & (((!\InstructionMemory|rom~5_combout  & \Control|Decoder0~0_combout )) # (\InstructionMemory|rom~42_combout ))) ) )

	.dataa(!\Control|Selector9~0_combout ),
	.datab(!\InstructionMemory|rom~5_combout ),
	.datac(!\Control|Decoder0~0_combout ),
	.datad(!\InstructionMemory|rom~42_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector5~0 .extended_lut = "off";
defparam \Control|Selector5~0 .lut_mask = 64'h0E5F0E5F00550055;
defparam \Control|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N18
cyclonev_lcell_comb \Control|Selector5~2 (
// Equation(s):
// \Control|Selector5~2_combout  = ( !\InstructionMemory|rom~190_combout  & ( ((!\InstructionMemory|rom~205_combout ) # ((!\InstructionMemory|rom~201_combout ) # ((!\PC|pc_out [11]) # (!\InstructionMemory|rom~200_combout )))) # (\reset~input_o ) ) ) # ( 
// \InstructionMemory|rom~190_combout  & ( ((!\InstructionMemory|rom~205_combout ) # ((!\PC|pc_out [11]) # ((\InstructionMemory|rom~189_combout  & !\InstructionMemory|rom~200_combout )))) # (\reset~input_o ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\InstructionMemory|rom~205_combout ),
	.datac(!\InstructionMemory|rom~189_combout ),
	.datad(!\PC|pc_out [11]),
	.datae(!\InstructionMemory|rom~190_combout ),
	.dataf(!\InstructionMemory|rom~200_combout ),
	.datag(!\InstructionMemory|rom~201_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector5~2 .extended_lut = "on";
defparam \Control|Selector5~2 .lut_mask = 64'hFFFFFFDFFFFDFFDD;
defparam \Control|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N3
cyclonev_lcell_comb \InstructionMemory|rom~213 (
// Equation(s):
// \InstructionMemory|rom~213_combout  = ( \InstructionMemory|rom~184_combout  & ( (\PC|pc_out [9]) # (\InstructionMemory|rom~188_combout ) ) ) # ( !\InstructionMemory|rom~184_combout  & ( (\InstructionMemory|rom~188_combout  & !\PC|pc_out [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~188_combout ),
	.datad(!\PC|pc_out [9]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~213 .extended_lut = "off";
defparam \InstructionMemory|rom~213 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \InstructionMemory|rom~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y25_N51
cyclonev_lcell_comb \InstructionMemory|rom~195 (
// Equation(s):
// \InstructionMemory|rom~195_combout  = ( !\PC|pc_out [8] & ( (!\PC|pc_out [10] & (!\PC|pc_out [3] $ (!\PC|pc_out [2]))) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [10]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [2]),
	.datae(gnd),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~195 .extended_lut = "off";
defparam \InstructionMemory|rom~195 .lut_mask = 64'h0CC00CC000000000;
defparam \InstructionMemory|rom~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N27
cyclonev_lcell_comb \InstructionMemory|rom~196 (
// Equation(s):
// \InstructionMemory|rom~196_combout  = ( \InstructionMemory|rom~195_combout  & ( (\PC|pc_out [9] & (!\PC|pc_out [7] & !\PC|pc_out [5])) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(gnd),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [5]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~196 .extended_lut = "off";
defparam \InstructionMemory|rom~196 .lut_mask = 64'h0000000050005000;
defparam \InstructionMemory|rom~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N48
cyclonev_lcell_comb \InstructionMemory|rom~194 (
// Equation(s):
// \InstructionMemory|rom~194_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~194 .extended_lut = "off";
defparam \InstructionMemory|rom~194 .lut_mask = 64'h000000000000FFFF;
defparam \InstructionMemory|rom~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y25_N21
cyclonev_lcell_comb \InstructionMemory|rom~346 (
// Equation(s):
// \InstructionMemory|rom~346_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [9] & ( (\PC|pc_out [8] & ((!\PC|pc_out [3]) # (\PC|pc_out [2]))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out [9] & ( (!\PC|pc_out [3] & ((!\PC|pc_out [8]) # (\PC|pc_out [2]))) # 
// (\PC|pc_out [3] & (\PC|pc_out [2] & !\PC|pc_out [8])) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [9] & ( (\PC|pc_out [8] & (!\PC|pc_out [3] $ (!\PC|pc_out [2]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(gnd),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~346 .extended_lut = "off";
defparam \InstructionMemory|rom~346 .lut_mask = 64'h0000005AAF0A00AF;
defparam \InstructionMemory|rom~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N21
cyclonev_lcell_comb \InstructionMemory|rom~197 (
// Equation(s):
// \InstructionMemory|rom~197_combout  = ( \InstructionMemory|rom~346_combout  & ( (\PC|pc_out [5] & (!\PC|pc_out [10] $ (((\PC|pc_out [9] & \PC|pc_out [8]))))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [8]),
	.datac(!\PC|pc_out [10]),
	.datad(!\PC|pc_out [5]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~346_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~197 .extended_lut = "off";
defparam \InstructionMemory|rom~197 .lut_mask = 64'h0000000000E100E1;
defparam \InstructionMemory|rom~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y27_N57
cyclonev_lcell_comb \InstructionMemory|rom~345 (
// Equation(s):
// \InstructionMemory|rom~345_combout  = ( \PC|pc_out [7] & ( (!\PC|pc_out [4] & (!\PC|pc_out [9] & (\PC|pc_out [8] & \PC|pc_out [6]))) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [9]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [6]),
	.datae(gnd),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~345 .extended_lut = "off";
defparam \InstructionMemory|rom~345 .lut_mask = 64'h0000000000080008;
defparam \InstructionMemory|rom~345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y27_N27
cyclonev_lcell_comb \InstructionMemory|rom~344 (
// Equation(s):
// \InstructionMemory|rom~344_combout  = ( !\PC|pc_out [8] & ( \PC|pc_out [4] & ( (\PC|pc_out [5] & (\PC|pc_out [9] & (!\PC|pc_out [6] & \PC|pc_out [7]))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [4] & ( (\PC|pc_out [5] & (!\PC|pc_out [9] & (\PC|pc_out [6] & 
// !\PC|pc_out [7]))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [4] & ( (\PC|pc_out [5] & (!\PC|pc_out [7] & (!\PC|pc_out [9] $ (\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [9]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~344 .extended_lut = "off";
defparam \InstructionMemory|rom~344 .lut_mask = 64'h4100040000100000;
defparam \InstructionMemory|rom~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y27_N0
cyclonev_lcell_comb \InstructionMemory|rom~198 (
// Equation(s):
// \InstructionMemory|rom~198_combout  = ( \InstructionMemory|rom~345_combout  & ( \InstructionMemory|rom~344_combout  & ( (\PC|pc_out [10] & (\PC|pc_out [3] & ((!\PC|pc_out [2]) # (!\PC|pc_out [5])))) ) ) ) # ( !\InstructionMemory|rom~345_combout  & ( 
// \InstructionMemory|rom~344_combout  & ( (\PC|pc_out [10] & (\PC|pc_out [3] & !\PC|pc_out [2])) ) ) ) # ( \InstructionMemory|rom~345_combout  & ( !\InstructionMemory|rom~344_combout  & ( (\PC|pc_out [10] & (\PC|pc_out [3] & (\PC|pc_out [2] & !\PC|pc_out 
// [5]))) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [5]),
	.datae(!\InstructionMemory|rom~345_combout ),
	.dataf(!\InstructionMemory|rom~344_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~198 .extended_lut = "off";
defparam \InstructionMemory|rom~198 .lut_mask = 64'h0000010010101110;
defparam \InstructionMemory|rom~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N48
cyclonev_lcell_comb \InstructionMemory|rom~214 (
// Equation(s):
// \InstructionMemory|rom~214_combout  = ( !\InstructionMemory|rom~198_combout  & ( (!\InstructionMemory|rom~199_combout  & ((!\InstructionMemory|rom~194_combout ) # ((!\InstructionMemory|rom~196_combout  & !\InstructionMemory|rom~197_combout )))) ) )

	.dataa(!\InstructionMemory|rom~199_combout ),
	.datab(!\InstructionMemory|rom~196_combout ),
	.datac(!\InstructionMemory|rom~194_combout ),
	.datad(!\InstructionMemory|rom~197_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~214 .extended_lut = "off";
defparam \InstructionMemory|rom~214 .lut_mask = 64'hA8A0A8A000000000;
defparam \InstructionMemory|rom~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N24
cyclonev_lcell_comb \Control|Selector7~0 (
// Equation(s):
// \Control|Selector7~0_combout  = ( \InstructionMemory|rom~213_combout  & ( \InstructionMemory|rom~214_combout  & ( (\PC|pc_out [11] & ((!\reset~input_o ) # (\InstructionMemory|rom~212_combout ))) ) ) ) # ( !\InstructionMemory|rom~213_combout  & ( 
// \InstructionMemory|rom~214_combout  & ( (\PC|pc_out [11] & (((!\reset~input_o  & \InstructionMemory|rom~190_combout )) # (\InstructionMemory|rom~212_combout ))) ) ) ) # ( \InstructionMemory|rom~213_combout  & ( !\InstructionMemory|rom~214_combout  & ( 
// (\PC|pc_out [11] & ((!\reset~input_o ) # (\InstructionMemory|rom~212_combout ))) ) ) ) # ( !\InstructionMemory|rom~213_combout  & ( !\InstructionMemory|rom~214_combout  & ( (\PC|pc_out [11] & ((!\reset~input_o ) # (\InstructionMemory|rom~212_combout ))) ) 
// ) )

	.dataa(!\reset~input_o ),
	.datab(!\InstructionMemory|rom~212_combout ),
	.datac(!\InstructionMemory|rom~190_combout ),
	.datad(!\PC|pc_out [11]),
	.datae(!\InstructionMemory|rom~213_combout ),
	.dataf(!\InstructionMemory|rom~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector7~0 .extended_lut = "off";
defparam \Control|Selector7~0 .lut_mask = 64'h00BB00BB003B00BB;
defparam \Control|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N48
cyclonev_lcell_comb \Control|Selector7~1 (
// Equation(s):
// \Control|Selector7~1_combout  = ( \InstructionMemory|data_out[28]~3_combout  & ( \Control|Selector7~0_combout  & ( (!\reset~input_o  & (!\InstructionMemory|rom~210_combout  & !\InstructionMemory|rom~209_combout )) ) ) ) # ( 
// !\InstructionMemory|data_out[28]~3_combout  & ( \Control|Selector7~0_combout  & ( (!\reset~input_o  & (!\InstructionMemory|rom~209_combout  & ((!\InstructionMemory|rom~210_combout ) # (\InstructionMemory|rom~211_combout )))) ) ) ) # ( 
// !\InstructionMemory|data_out[28]~3_combout  & ( !\Control|Selector7~0_combout  & ( (!\reset~input_o  & (\InstructionMemory|rom~210_combout  & (!\InstructionMemory|rom~209_combout  & \InstructionMemory|rom~211_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\InstructionMemory|rom~210_combout ),
	.datac(!\InstructionMemory|rom~209_combout ),
	.datad(!\InstructionMemory|rom~211_combout ),
	.datae(!\InstructionMemory|data_out[28]~3_combout ),
	.dataf(!\Control|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector7~1 .extended_lut = "off";
defparam \Control|Selector7~1 .lut_mask = 64'h0020000080A08080;
defparam \Control|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N36
cyclonev_lcell_comb \Control|Selector9~1 (
// Equation(s):
// \Control|Selector9~1_combout  = ( !\InstructionMemory|rom~205_combout  & ( !\InstructionMemory|rom~201_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~201_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector9~1 .extended_lut = "off";
defparam \Control|Selector9~1 .lut_mask = 64'hFF00FF0000000000;
defparam \Control|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N45
cyclonev_lcell_comb \Control|Selector9~2 (
// Equation(s):
// \Control|Selector9~2_combout  = ( !\InstructionMemory|rom~213_combout  & ( (!\InstructionMemory|rom~190_combout  & \InstructionMemory|rom~214_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~190_combout ),
	.datad(!\InstructionMemory|rom~214_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector9~2 .extended_lut = "off";
defparam \Control|Selector9~2 .lut_mask = 64'h00F000F000000000;
defparam \Control|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N57
cyclonev_lcell_comb \Control|Selector9~3 (
// Equation(s):
// \Control|Selector9~3_combout  = ( \Control|Selector9~2_combout  & ( (\Control|Selector9~0_combout  & !\Control|Selector9~1_combout ) ) ) # ( !\Control|Selector9~2_combout  & ( \Control|Selector9~0_combout  ) )

	.dataa(!\Control|Selector9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|Selector9~1_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector9~3 .extended_lut = "off";
defparam \Control|Selector9~3 .lut_mask = 64'h5555555555005500;
defparam \Control|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N42
cyclonev_lcell_comb \Control|Selector6~1 (
// Equation(s):
// \Control|Selector6~1_combout  = ( \InstructionMemory|rom~37_combout  & ( \InstructionMemory|rom~213_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) ) ) # ( !\InstructionMemory|rom~37_combout  & ( \InstructionMemory|rom~213_combout  & ( 
// (!\reset~input_o  & \PC|pc_out [11]) ) ) ) # ( \InstructionMemory|rom~37_combout  & ( !\InstructionMemory|rom~213_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) ) ) # ( !\InstructionMemory|rom~37_combout  & ( !\InstructionMemory|rom~213_combout  & ( 
// (!\reset~input_o  & (\PC|pc_out [11] & ((!\InstructionMemory|rom~214_combout ) # (\InstructionMemory|rom~190_combout )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\PC|pc_out [11]),
	.datac(!\InstructionMemory|rom~214_combout ),
	.datad(!\InstructionMemory|rom~190_combout ),
	.datae(!\InstructionMemory|rom~37_combout ),
	.dataf(!\InstructionMemory|rom~213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector6~1 .extended_lut = "off";
defparam \Control|Selector6~1 .lut_mask = 64'h2022222222222222;
defparam \Control|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y27_N54
cyclonev_lcell_comb \Control|Selector6~0 (
// Equation(s):
// \Control|Selector6~0_combout  = ( \InstructionMemory|rom~205_combout  & ( \InstructionMemory|rom~201_combout  & ( (\PC|pc_out [11] & !\reset~input_o ) ) ) ) # ( !\InstructionMemory|rom~205_combout  & ( \InstructionMemory|rom~201_combout  & ( (\PC|pc_out 
// [11] & !\reset~input_o ) ) ) ) # ( \InstructionMemory|rom~205_combout  & ( !\InstructionMemory|rom~201_combout  & ( (\PC|pc_out [11] & !\reset~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [11]),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~205_combout ),
	.dataf(!\InstructionMemory|rom~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector6~0 .extended_lut = "off";
defparam \Control|Selector6~0 .lut_mask = 64'h0000303030303030;
defparam \Control|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N42
cyclonev_lcell_comb \Control|Selector6~2 (
// Equation(s):
// \Control|Selector6~2_combout  = ( \Control|Selector6~1_combout  & ( !\Control|Selector6~0_combout  ) ) # ( !\Control|Selector6~1_combout  & ( !\Control|Selector6~0_combout  & ( (\Control|Decoder0~0_combout  & ((!\Control|Selector9~0_combout ) # 
// ((!\InstructionMemory|rom~42_combout  & !\InstructionMemory|rom~5_combout )))) ) ) )

	.dataa(!\Control|Decoder0~0_combout ),
	.datab(!\InstructionMemory|rom~42_combout ),
	.datac(!\Control|Selector9~0_combout ),
	.datad(!\InstructionMemory|rom~5_combout ),
	.datae(!\Control|Selector6~1_combout ),
	.dataf(!\Control|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector6~2 .extended_lut = "off";
defparam \Control|Selector6~2 .lut_mask = 64'h5450FFFF00000000;
defparam \Control|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N12
cyclonev_lcell_comb \ALU|Equal2~0 (
// Equation(s):
// \ALU|Equal2~0_combout  = ( !\Control|Selector6~2_combout  & ( (!\Control|Selector7~1_combout  & ((!\Control|Selector9~3_combout  & (\Control|Selector5~0_combout )) # (\Control|Selector9~3_combout  & ((\Control|Selector5~2_combout ))))) ) )

	.dataa(!\Control|Selector5~0_combout ),
	.datab(!\Control|Selector5~2_combout ),
	.datac(!\Control|Selector7~1_combout ),
	.datad(!\Control|Selector9~3_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal2~0 .extended_lut = "off";
defparam \ALU|Equal2~0 .lut_mask = 64'h5030503000000000;
defparam \ALU|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y24_N48
cyclonev_lcell_comb \Control|WideOr1~3 (
// Equation(s):
// \Control|WideOr1~3_combout  = ( \InstructionMemory|rom~5_combout  & ( !\InstructionMemory|rom~37_combout  ) ) # ( !\InstructionMemory|rom~5_combout  & ( (!\InstructionMemory|rom~0_combout  & !\InstructionMemory|rom~37_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~0_combout ),
	.datad(!\InstructionMemory|rom~37_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr1~3 .extended_lut = "off";
defparam \Control|WideOr1~3 .lut_mask = 64'hF000F000FF00FF00;
defparam \Control|WideOr1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y24_N6
cyclonev_lcell_comb \Control|WideOr1~1 (
// Equation(s):
// \Control|WideOr1~1_combout  = ( \InstructionMemory|rom~42_combout  & ( \Control|WideOr1~3_combout  & ( (!\InstructionMemory|rom~23_combout  & (!\InstructionMemory|data_out[3]~0_combout  & ((!\PC|pc_out [11]) # (\reset~input_o )))) ) ) ) # ( 
// !\InstructionMemory|rom~42_combout  & ( \Control|WideOr1~3_combout  & ( (!\InstructionMemory|rom~23_combout  & !\InstructionMemory|data_out[3]~0_combout ) ) ) ) # ( \InstructionMemory|rom~42_combout  & ( !\Control|WideOr1~3_combout  & ( 
// (!\InstructionMemory|rom~23_combout  & (!\InstructionMemory|data_out[3]~0_combout  & ((!\PC|pc_out [11]) # (\reset~input_o )))) ) ) ) # ( !\InstructionMemory|rom~42_combout  & ( !\Control|WideOr1~3_combout  & ( (!\InstructionMemory|rom~23_combout  & 
// (!\InstructionMemory|data_out[3]~0_combout  & ((!\PC|pc_out [11]) # (\reset~input_o )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\PC|pc_out [11]),
	.datac(!\InstructionMemory|rom~23_combout ),
	.datad(!\InstructionMemory|data_out[3]~0_combout ),
	.datae(!\InstructionMemory|rom~42_combout ),
	.dataf(!\Control|WideOr1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr1~1 .extended_lut = "off";
defparam \Control|WideOr1~1 .lut_mask = 64'hD000D000F000D000;
defparam \Control|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N51
cyclonev_lcell_comb \Control|Decoder1~6 (
// Equation(s):
// \Control|Decoder1~6_combout  = ( !\InstructionMemory|rom~189_combout  & ( !\InstructionMemory|rom~200_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~200_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Decoder1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Decoder1~6 .extended_lut = "off";
defparam \Control|Decoder1~6 .lut_mask = 64'hF0F0F0F000000000;
defparam \Control|Decoder1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N0
cyclonev_lcell_comb \Control|Decoder1~5 (
// Equation(s):
// \Control|Decoder1~5_combout  = ( \InstructionMemory|rom~201_combout  & ( (\InstructionMemory|rom~200_combout  & (\InstructionMemory|rom~189_combout  & ((!\PC|pc_out [11]) # (!\InstructionMemory|rom~190_combout )))) ) ) # ( 
// !\InstructionMemory|rom~201_combout  & ( (\InstructionMemory|rom~200_combout  & \InstructionMemory|rom~189_combout ) ) )

	.dataa(!\PC|pc_out [11]),
	.datab(!\InstructionMemory|rom~200_combout ),
	.datac(!\InstructionMemory|rom~190_combout ),
	.datad(!\InstructionMemory|rom~189_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Decoder1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Decoder1~5 .extended_lut = "off";
defparam \Control|Decoder1~5 .lut_mask = 64'h0033003300320032;
defparam \Control|Decoder1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N18
cyclonev_lcell_comb \Control|Decoder1~0 (
// Equation(s):
// \Control|Decoder1~0_combout  = ( \Control|Decoder1~6_combout  & ( \Control|Decoder1~5_combout  & ( (!\reset~input_o  & (!\InstructionMemory|rom~209_combout  & (!\InstructionMemory|rom~211_combout  & !\InstructionMemory|rom~210_combout ))) # 
// (\reset~input_o  & (((!\InstructionMemory|rom~211_combout ) # (!\InstructionMemory|rom~210_combout )))) ) ) ) # ( !\Control|Decoder1~6_combout  & ( \Control|Decoder1~5_combout  & ( (\reset~input_o  & ((!\InstructionMemory|rom~211_combout ) # 
// (!\InstructionMemory|rom~210_combout ))) ) ) ) # ( \Control|Decoder1~6_combout  & ( !\Control|Decoder1~5_combout  & ( ((!\InstructionMemory|rom~209_combout  & (!\InstructionMemory|rom~211_combout  & !\InstructionMemory|rom~210_combout ))) # 
// (\reset~input_o ) ) ) ) # ( !\Control|Decoder1~6_combout  & ( !\Control|Decoder1~5_combout  & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\InstructionMemory|rom~209_combout ),
	.datac(!\InstructionMemory|rom~211_combout ),
	.datad(!\InstructionMemory|rom~210_combout ),
	.datae(!\Control|Decoder1~6_combout ),
	.dataf(!\Control|Decoder1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Decoder1~0 .extended_lut = "off";
defparam \Control|Decoder1~0 .lut_mask = 64'h5555D5555550D550;
defparam \Control|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N15
cyclonev_lcell_comb \RegFile|read_data1[11]~53 (
// Equation(s):
// \RegFile|read_data1[11]~53_combout  = ( !\InstructionMemory|rom~170_combout  & ( \InstructionMemory|rom~175_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc_out [11]),
	.datae(!\InstructionMemory|rom~170_combout ),
	.dataf(!\InstructionMemory|rom~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[11]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[11]~53 .extended_lut = "off";
defparam \RegFile|read_data1[11]~53 .lut_mask = 64'h0000000000AA0000;
defparam \RegFile|read_data1[11]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N0
cyclonev_lcell_comb \Control|Decoder0~1 (
// Equation(s):
// \Control|Decoder0~1_combout  = ( !\InstructionMemory|rom~37_combout  & ( !\InstructionMemory|rom~42_combout  & ( (\PC|pc_out [11] & (!\reset~input_o  & (\InstructionMemory|rom~212_combout  & !\InstructionMemory|rom~374_combout ))) ) ) )

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~212_combout ),
	.datad(!\InstructionMemory|rom~374_combout ),
	.datae(!\InstructionMemory|rom~37_combout ),
	.dataf(!\InstructionMemory|rom~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Decoder0~1 .extended_lut = "off";
defparam \Control|Decoder0~1 .lut_mask = 64'h0400000000000000;
defparam \Control|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N42
cyclonev_lcell_comb \Control|Selector9~4 (
// Equation(s):
// \Control|Selector9~4_combout  = ( !\InstructionMemory|rom~209_combout  & ( \InstructionMemory|rom~211_combout  & ( (!\reset~input_o  & (((!\InstructionMemory|rom~189_combout ) # (!\InstructionMemory|rom~210_combout )) # (\InstructionMemory|rom~214_combout 
// ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\InstructionMemory|rom~214_combout ),
	.datac(!\InstructionMemory|rom~189_combout ),
	.datad(!\InstructionMemory|rom~210_combout ),
	.datae(!\InstructionMemory|rom~209_combout ),
	.dataf(!\InstructionMemory|rom~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector9~4 .extended_lut = "off";
defparam \Control|Selector9~4 .lut_mask = 64'h00000000AAA20000;
defparam \Control|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N24
cyclonev_lcell_comb \Control|Selector9~5 (
// Equation(s):
// \Control|Selector9~5_combout  = ( \Control|Selector9~1_combout  & ( \Control|Selector9~4_combout  & ( (!\Control|Decoder0~1_combout  & (!\InstructionMemory|rom~9_combout  & ((!\Control|Selector9~0_combout ) # (\Control|Selector9~2_combout )))) ) ) ) # ( 
// !\Control|Selector9~1_combout  & ( \Control|Selector9~4_combout  & ( (!\Control|Selector9~0_combout  & (!\Control|Decoder0~1_combout  & !\InstructionMemory|rom~9_combout )) ) ) ) # ( \Control|Selector9~1_combout  & ( !\Control|Selector9~4_combout  & ( 
// (!\Control|Selector9~2_combout  & (((!\Control|Decoder0~1_combout  & !\InstructionMemory|rom~9_combout )) # (\Control|Selector9~0_combout ))) # (\Control|Selector9~2_combout  & (((!\Control|Decoder0~1_combout  & !\InstructionMemory|rom~9_combout )))) ) ) 
// ) # ( !\Control|Selector9~1_combout  & ( !\Control|Selector9~4_combout  & ( ((!\Control|Decoder0~1_combout  & !\InstructionMemory|rom~9_combout )) # (\Control|Selector9~0_combout ) ) ) )

	.dataa(!\Control|Selector9~2_combout ),
	.datab(!\Control|Selector9~0_combout ),
	.datac(!\Control|Decoder0~1_combout ),
	.datad(!\InstructionMemory|rom~9_combout ),
	.datae(!\Control|Selector9~1_combout ),
	.dataf(!\Control|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector9~5 .extended_lut = "off";
defparam \Control|Selector9~5 .lut_mask = 64'hF333F222C000D000;
defparam \Control|Selector9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y27_N54
cyclonev_lcell_comb \InstructionMemory|rom~4 (
// Equation(s):
// \InstructionMemory|rom~4_combout  = ( \InstructionMemory|rom~0_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\PC|pc_out [11]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~4 .extended_lut = "off";
defparam \InstructionMemory|rom~4 .lut_mask = 64'h0000000000F000F0;
defparam \InstructionMemory|rom~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N33
cyclonev_lcell_comb \Control|WideOr2~0 (
// Equation(s):
// \Control|WideOr2~0_combout  = ( \InstructionMemory|rom~4_combout  & ( (!\InstructionMemory|rom~23_combout  & (!\InstructionMemory|rom~9_combout  $ (!\InstructionMemory|data_out[3]~0_combout ))) ) ) # ( !\InstructionMemory|rom~4_combout  & ( 
// (!\InstructionMemory|rom~23_combout  & ((!\InstructionMemory|rom~9_combout ) # (!\InstructionMemory|data_out[3]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~9_combout ),
	.datac(!\InstructionMemory|data_out[3]~0_combout ),
	.datad(!\InstructionMemory|rom~23_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr2~0 .extended_lut = "off";
defparam \Control|WideOr2~0 .lut_mask = 64'hFC00FC003C003C00;
defparam \Control|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N33
cyclonev_lcell_comb \Control|WideOr1~0 (
// Equation(s):
// \Control|WideOr1~0_combout  = ( \InstructionMemory|rom~37_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) ) # ( !\InstructionMemory|rom~37_combout  & ( (!\reset~input_o  & (\PC|pc_out [11] & \InstructionMemory|rom~42_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\PC|pc_out [11]),
	.datad(!\InstructionMemory|rom~42_combout ),
	.datae(!\InstructionMemory|rom~37_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr1~0 .extended_lut = "off";
defparam \Control|WideOr1~0 .lut_mask = 64'h000C0C0C000C0C0C;
defparam \Control|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y22_N30
cyclonev_lcell_comb \Control|MemSize~0 (
// Equation(s):
// \Control|MemSize~0_combout  = ( \PC|pc_out [11] & ( \InstructionMemory|rom~201_combout  & ( !\reset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC|pc_out [11]),
	.dataf(!\InstructionMemory|rom~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|MemSize~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|MemSize~0 .extended_lut = "off";
defparam \Control|MemSize~0 .lut_mask = 64'h000000000000CCCC;
defparam \Control|MemSize~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N33
cyclonev_lcell_comb \InstructionMemory|data_out[27]~2 (
// Equation(s):
// \InstructionMemory|data_out[27]~2_combout  = ( \InstructionMemory|rom~190_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc_out [11]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|data_out[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|data_out[27]~2 .extended_lut = "off";
defparam \InstructionMemory|data_out[27]~2 .lut_mask = 64'h0000000000AA00AA;
defparam \InstructionMemory|data_out[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N48
cyclonev_lcell_comb \InstructionMemory|data_out[26]~1 (
// Equation(s):
// \InstructionMemory|data_out[26]~1_combout  = ( \InstructionMemory|rom~189_combout  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|data_out[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|data_out[26]~1 .extended_lut = "off";
defparam \InstructionMemory|data_out[26]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \InstructionMemory|data_out[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N6
cyclonev_lcell_comb \Control|Selector8~0 (
// Equation(s):
// \Control|Selector8~0_combout  = ( !\InstructionMemory|data_out[26]~1_combout  & ( (!\Control|MemSize~0_combout  & (\InstructionMemory|rom~23_combout  & !\InstructionMemory|data_out[27]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\Control|MemSize~0_combout ),
	.datac(!\InstructionMemory|rom~23_combout ),
	.datad(!\InstructionMemory|data_out[27]~2_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|data_out[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector8~0 .extended_lut = "off";
defparam \Control|Selector8~0 .lut_mask = 64'h0C000C0000000000;
defparam \Control|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N18
cyclonev_lcell_comb \Control|Selector8~1 (
// Equation(s):
// \Control|Selector8~1_combout  = ( \Control|Selector8~0_combout  & ( (!\InstructionMemory|data_out[31]~4_combout  & (((!\Control|WideOr2~0_combout ) # (\Control|WideOr1~0_combout )) # (\InstructionMemory|data_out[28]~3_combout ))) ) ) # ( 
// !\Control|Selector8~0_combout  & ( (!\InstructionMemory|data_out[31]~4_combout  & \InstructionMemory|data_out[28]~3_combout ) ) )

	.dataa(!\InstructionMemory|data_out[31]~4_combout ),
	.datab(!\InstructionMemory|data_out[28]~3_combout ),
	.datac(!\Control|WideOr2~0_combout ),
	.datad(!\Control|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector8~1 .extended_lut = "off";
defparam \Control|Selector8~1 .lut_mask = 64'h22222222A2AAA2AA;
defparam \Control|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N15
cyclonev_lcell_comb \Control|Selector5~1 (
// Equation(s):
// \Control|Selector5~1_combout  = ( \Control|Selector5~2_combout  & ( (\Control|Selector5~0_combout ) # (\Control|Selector9~3_combout ) ) ) # ( !\Control|Selector5~2_combout  & ( (!\Control|Selector9~3_combout  & \Control|Selector5~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Selector9~3_combout ),
	.datad(!\Control|Selector5~0_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector5~1 .extended_lut = "off";
defparam \Control|Selector5~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Control|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N48
cyclonev_lcell_comb \ALU|Equal2~2 (
// Equation(s):
// \ALU|Equal2~2_combout  = ( \Control|Selector5~1_combout  & ( !\Control|Selector6~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Control|Selector5~1_combout ),
	.dataf(!\Control|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal2~2 .extended_lut = "off";
defparam \ALU|Equal2~2 .lut_mask = 64'h0000FFFF00000000;
defparam \ALU|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N57
cyclonev_lcell_comb \ALU|O_out[1]~26 (
// Equation(s):
// \ALU|O_out[1]~26_combout  = ( \ALU|Equal2~2_combout  & ( (\Control|Selector8~1_combout ) # (\Control|Selector7~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Selector7~1_combout ),
	.datad(!\Control|Selector8~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~26 .extended_lut = "off";
defparam \ALU|O_out[1]~26 .lut_mask = 64'h000000000FFF0FFF;
defparam \ALU|O_out[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y23_N18
cyclonev_lcell_comb \InstructionMemory|rom~112 (
// Equation(s):
// \InstructionMemory|rom~112_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [8] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [5] & (!\PC|pc_out [4] & !\PC|pc_out [7])) # (\PC|pc_out [5] & (!\PC|pc_out [4] $ (!\PC|pc_out [7]))))) # (\PC|pc_out [6] & (!\PC|pc_out [5] & 
// (\PC|pc_out [4] & \PC|pc_out [7]))) ) ) ) # ( !\PC|pc_out [3] & ( \PC|pc_out [8] & ( (\PC|pc_out [6] & (\PC|pc_out [5] & (\PC|pc_out [4] & \PC|pc_out [7]))) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [5] & (\PC|pc_out [4] & (!\PC|pc_out 
// [6] $ (!\PC|pc_out [7])))) # (\PC|pc_out [5] & (!\PC|pc_out [4] & (!\PC|pc_out [6] $ (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [5] & (!\PC|pc_out [4] & ((!\PC|pc_out [6]) # (\PC|pc_out [7])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~112 .extended_lut = "off";
defparam \InstructionMemory|rom~112 .lut_mask = 64'h80C0241800018224;
defparam \InstructionMemory|rom~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y23_N30
cyclonev_lcell_comb \InstructionMemory|rom~113 (
// Equation(s):
// \InstructionMemory|rom~113_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [4] & ( (!\PC|pc_out [3] & (\PC|pc_out [6] & (!\PC|pc_out [5] $ (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [8] & ( \PC|pc_out [4] & ( (!\PC|pc_out [3] & (!\PC|pc_out [5] & (!\PC|pc_out 
// [6] $ (!\PC|pc_out [7])))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [4] & ( (\PC|pc_out [6] & ((!\PC|pc_out [5] & (\PC|pc_out [3] & \PC|pc_out [7])) # (\PC|pc_out [5] & ((!\PC|pc_out [7]))))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [4] & ( (!\PC|pc_out 
// [5] & (!\PC|pc_out [7] & (!\PC|pc_out [3] $ (\PC|pc_out [6])))) # (\PC|pc_out [5] & (((!\PC|pc_out [6] & \PC|pc_out [7])))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~113 .extended_lut = "off";
defparam \InstructionMemory|rom~113 .lut_mask = 64'h8430030408800802;
defparam \InstructionMemory|rom~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y23_N48
cyclonev_lcell_comb \InstructionMemory|rom~111 (
// Equation(s):
// \InstructionMemory|rom~111_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [3] & ( (\PC|pc_out [6] & (!\PC|pc_out [5] & (!\PC|pc_out [4] & \PC|pc_out [7]))) ) ) ) # ( !\PC|pc_out [8] & ( \PC|pc_out [3] & ( (\PC|pc_out [5] & ((!\PC|pc_out [6] & ((!\PC|pc_out 
// [7]))) # (\PC|pc_out [6] & (\PC|pc_out [4] & \PC|pc_out [7])))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [3] & ( (\PC|pc_out [6] & (\PC|pc_out [4] & (!\PC|pc_out [5] $ (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [6] 
// & (!\PC|pc_out [5] & (\PC|pc_out [4] & \PC|pc_out [7]))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~111 .extended_lut = "off";
defparam \InstructionMemory|rom~111 .lut_mask = 64'h0008040122010040;
defparam \InstructionMemory|rom~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y23_N54
cyclonev_lcell_comb \InstructionMemory|rom~114 (
// Equation(s):
// \InstructionMemory|rom~114_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [3] & ( (!\PC|pc_out [6] & (((!\PC|pc_out [8] & !\PC|pc_out [7])) # (\PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [3] & ( (\PC|pc_out [6] & (!\PC|pc_out [7] & (!\PC|pc_out 
// [5] $ (!\PC|pc_out [8])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [6] & (!\PC|pc_out [5] & (!\PC|pc_out [8]))) # (\PC|pc_out [6] & (\PC|pc_out [7] & ((!\PC|pc_out [5]) # (\PC|pc_out [8])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out 
// [3] & ( (!\PC|pc_out [7] & ((!\PC|pc_out [6] & (!\PC|pc_out [5] & !\PC|pc_out [8])) # (\PC|pc_out [6] & (\PC|pc_out [5] & \PC|pc_out [8])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~114 .extended_lut = "off";
defparam \InstructionMemory|rom~114 .lut_mask = 64'h810080C51400A222;
defparam \InstructionMemory|rom~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y23_N0
cyclonev_lcell_comb \InstructionMemory|rom~115 (
// Equation(s):
// \InstructionMemory|rom~115_combout  = ( \InstructionMemory|rom~111_combout  & ( \InstructionMemory|rom~114_combout  & ( (!\PC|pc_out [2] & (((!\PC|pc_out [9]) # (\InstructionMemory|rom~113_combout )))) # (\PC|pc_out [2] & (((\PC|pc_out [9])) # 
// (\InstructionMemory|rom~112_combout ))) ) ) ) # ( !\InstructionMemory|rom~111_combout  & ( \InstructionMemory|rom~114_combout  & ( (!\PC|pc_out [2] & (((!\PC|pc_out [9]) # (\InstructionMemory|rom~113_combout )))) # (\PC|pc_out [2] & 
// (\InstructionMemory|rom~112_combout  & (!\PC|pc_out [9]))) ) ) ) # ( \InstructionMemory|rom~111_combout  & ( !\InstructionMemory|rom~114_combout  & ( (!\PC|pc_out [2] & (((\PC|pc_out [9] & \InstructionMemory|rom~113_combout )))) # (\PC|pc_out [2] & 
// (((\PC|pc_out [9])) # (\InstructionMemory|rom~112_combout ))) ) ) ) # ( !\InstructionMemory|rom~111_combout  & ( !\InstructionMemory|rom~114_combout  & ( (!\PC|pc_out [2] & (((\PC|pc_out [9] & \InstructionMemory|rom~113_combout )))) # (\PC|pc_out [2] & 
// (\InstructionMemory|rom~112_combout  & (!\PC|pc_out [9]))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\InstructionMemory|rom~112_combout ),
	.datac(!\PC|pc_out [9]),
	.datad(!\InstructionMemory|rom~113_combout ),
	.datae(!\InstructionMemory|rom~111_combout ),
	.dataf(!\InstructionMemory|rom~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~115 .extended_lut = "off";
defparam \InstructionMemory|rom~115 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \InstructionMemory|rom~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y23_N54
cyclonev_lcell_comb \InstructionMemory|rom~117 (
// Equation(s):
// \InstructionMemory|rom~117_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [6] & (!\PC|pc_out [5] & (!\PC|pc_out [8] & !\PC|pc_out [3]))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & (!\PC|pc_out [3] & (!\PC|pc_out 
// [6] $ (!\PC|pc_out [8])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [6] & (\PC|pc_out [5] & !\PC|pc_out [3])) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & (\PC|pc_out [6] & ((\PC|pc_out [3])))) # (\PC|pc_out 
// [5] & (\PC|pc_out [8] & (!\PC|pc_out [6] $ (!\PC|pc_out [3])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~117 .extended_lut = "off";
defparam \InstructionMemory|rom~117 .lut_mask = 64'h0146220048008000;
defparam \InstructionMemory|rom~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N6
cyclonev_lcell_comb \InstructionMemory|rom~118 (
// Equation(s):
// \InstructionMemory|rom~118_combout  = ( !\PC|pc_out [5] & ( (\PC|pc_out [3] & !\PC|pc_out [4]) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [3]),
	.datac(gnd),
	.datad(!\PC|pc_out [4]),
	.datae(gnd),
	.dataf(!\PC|pc_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~118 .extended_lut = "off";
defparam \InstructionMemory|rom~118 .lut_mask = 64'h3300330000000000;
defparam \InstructionMemory|rom~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y23_N12
cyclonev_lcell_comb \InstructionMemory|rom~116 (
// Equation(s):
// \InstructionMemory|rom~116_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [6] & (!\PC|pc_out [5] & (\PC|pc_out [8] & !\PC|pc_out [3]))) # (\PC|pc_out [6] & (!\PC|pc_out [8] $ (((\PC|pc_out [5] & !\PC|pc_out [3]))))) ) ) ) # ( !\PC|pc_out 
// [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & (!\PC|pc_out [3] & (!\PC|pc_out [6] $ (!\PC|pc_out [8])))) # (\PC|pc_out [5] & (!\PC|pc_out [6] & (!\PC|pc_out [8]))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [6] & (\PC|pc_out [5] & 
// (\PC|pc_out [8] & \PC|pc_out [3]))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [6] & (\PC|pc_out [5] & (!\PC|pc_out [8] & \PC|pc_out [3]))) # (\PC|pc_out [6] & (!\PC|pc_out [5] & ((!\PC|pc_out [3])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~116 .extended_lut = "off";
defparam \InstructionMemory|rom~116 .lut_mask = 64'h4420000268204950;
defparam \InstructionMemory|rom~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y23_N9
cyclonev_lcell_comb \InstructionMemory|rom~119 (
// Equation(s):
// \InstructionMemory|rom~119_combout  = ( \InstructionMemory|rom~118_combout  & ( \InstructionMemory|rom~116_combout  & ( (!\PC|pc_out [2] & (\PC|pc_out [9])) # (\PC|pc_out [2] & ((!\PC|pc_out [9] & (\InstructionMemory|rom~20_combout )) # (\PC|pc_out [9] & 
// ((\InstructionMemory|rom~117_combout ))))) ) ) ) # ( !\InstructionMemory|rom~118_combout  & ( \InstructionMemory|rom~116_combout  & ( (\PC|pc_out [9] & ((!\PC|pc_out [2]) # (\InstructionMemory|rom~117_combout ))) ) ) ) # ( 
// \InstructionMemory|rom~118_combout  & ( !\InstructionMemory|rom~116_combout  & ( (\PC|pc_out [2] & ((!\PC|pc_out [9] & (\InstructionMemory|rom~20_combout )) # (\PC|pc_out [9] & ((\InstructionMemory|rom~117_combout ))))) ) ) ) # ( 
// !\InstructionMemory|rom~118_combout  & ( !\InstructionMemory|rom~116_combout  & ( (\PC|pc_out [2] & (\PC|pc_out [9] & \InstructionMemory|rom~117_combout )) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [9]),
	.datac(!\InstructionMemory|rom~20_combout ),
	.datad(!\InstructionMemory|rom~117_combout ),
	.datae(!\InstructionMemory|rom~118_combout ),
	.dataf(!\InstructionMemory|rom~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~119 .extended_lut = "off";
defparam \InstructionMemory|rom~119 .lut_mask = 64'h0011041522332637;
defparam \InstructionMemory|rom~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y23_N45
cyclonev_lcell_comb \InstructionMemory|rom~120 (
// Equation(s):
// \InstructionMemory|rom~120_combout  = ( \InstructionMemory|rom~119_combout  & ( (!\reset~input_o  & (\PC|pc_out [11] & ((!\PC|pc_out [10]) # (\InstructionMemory|rom~115_combout )))) ) ) # ( !\InstructionMemory|rom~119_combout  & ( (!\reset~input_o  & 
// (\PC|pc_out [10] & (\PC|pc_out [11] & \InstructionMemory|rom~115_combout ))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\PC|pc_out [10]),
	.datac(!\PC|pc_out [11]),
	.datad(!\InstructionMemory|rom~115_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~120 .extended_lut = "off";
defparam \InstructionMemory|rom~120 .lut_mask = 64'h00020002080A080A;
defparam \InstructionMemory|rom~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N42
cyclonev_lcell_comb \InstructionMemory|rom~348 (
// Equation(s):
// \InstructionMemory|rom~348_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [3] & ( (!\PC|pc_out [4] & ((!\PC|pc_out [5] $ (\PC|pc_out [7])) # (\PC|pc_out [2]))) # (\PC|pc_out [4] & (((\PC|pc_out [2] & !\PC|pc_out [7])) # (\PC|pc_out [5]))) ) ) ) # ( 
// !\PC|pc_out [8] & ( \PC|pc_out [3] & ( (!\PC|pc_out [5] & (\PC|pc_out [4] & (!\PC|pc_out [2] & !\PC|pc_out [7]))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [2] & (\PC|pc_out [7] & (!\PC|pc_out [5] $ (!\PC|pc_out [4])))) # (\PC|pc_out 
// [2] & (\PC|pc_out [5] & (\PC|pc_out [4] & !\PC|pc_out [7]))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [5] & !\PC|pc_out [7]) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~348 .extended_lut = "off";
defparam \InstructionMemory|rom~348 .lut_mask = 64'hAA00016020009F5D;
defparam \InstructionMemory|rom~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N36
cyclonev_lcell_comb \InstructionMemory|rom~349 (
// Equation(s):
// \InstructionMemory|rom~349_combout  = ( \PC|pc_out [3] & ( !\PC|pc_out [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc_out [4]),
	.datae(gnd),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~349 .extended_lut = "off";
defparam \InstructionMemory|rom~349 .lut_mask = 64'h00000000FF00FF00;
defparam \InstructionMemory|rom~349 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N54
cyclonev_lcell_comb \InstructionMemory|rom~136 (
// Equation(s):
// \InstructionMemory|rom~136_combout  = ( \PC|pc_out [6] & ( \InstructionMemory|rom~349_combout  & ( (!\PC|pc_out [5] & (\InstructionMemory|rom~348_combout  & (!\PC|pc_out [10] $ (!\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [6] & ( 
// \InstructionMemory|rom~349_combout  & ( (\PC|pc_out [10] & (\PC|pc_out [5] & \InstructionMemory|rom~348_combout )) ) ) ) # ( \PC|pc_out [6] & ( !\InstructionMemory|rom~349_combout  & ( (!\PC|pc_out [10] & (\PC|pc_out [7] & (!\PC|pc_out [5] & 
// \InstructionMemory|rom~348_combout ))) ) ) ) # ( !\PC|pc_out [6] & ( !\InstructionMemory|rom~349_combout  & ( (\PC|pc_out [10] & (\InstructionMemory|rom~348_combout  & ((!\PC|pc_out [7]) # (\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [5]),
	.datad(!\InstructionMemory|rom~348_combout ),
	.datae(!\PC|pc_out [6]),
	.dataf(!\InstructionMemory|rom~349_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~136 .extended_lut = "off";
defparam \InstructionMemory|rom~136 .lut_mask = 64'h0045002000050060;
defparam \InstructionMemory|rom~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N6
cyclonev_lcell_comb \InstructionMemory|rom~133 (
// Equation(s):
// \InstructionMemory|rom~133_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [3] & ( (\PC|pc_out [2] & (!\PC|pc_out [7] & (\PC|pc_out [8] & !\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [3] & ( (!\PC|pc_out [2] & (\PC|pc_out [6] & (!\PC|pc_out [7] 
// $ (\PC|pc_out [8])))) # (\PC|pc_out [2] & (!\PC|pc_out [6] $ (((!\PC|pc_out [7]) # (\PC|pc_out [8]))))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [7] & ((!\PC|pc_out [2] & ((\PC|pc_out [6]))) # (\PC|pc_out [2] & (\PC|pc_out [8])))) # 
// (\PC|pc_out [7] & (((!\PC|pc_out [8] & !\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [2] & (\PC|pc_out [7] & (!\PC|pc_out [8] & !\PC|pc_out [6]))) # (\PC|pc_out [2] & (((\PC|pc_out [8] & \PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~133 .extended_lut = "off";
defparam \InstructionMemory|rom~133 .lut_mask = 64'h2005348C10C70400;
defparam \InstructionMemory|rom~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y25_N36
cyclonev_lcell_comb \InstructionMemory|rom~132 (
// Equation(s):
// \InstructionMemory|rom~132_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [8] & ( (\PC|pc_out [6] & ((!\PC|pc_out [3] & ((\PC|pc_out [4]))) # (\PC|pc_out [3] & (\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out [8] & ( (!\PC|pc_out [4] & (\PC|pc_out 
// [6] & (!\PC|pc_out [2] $ (!\PC|pc_out [3])))) # (\PC|pc_out [4] & (\PC|pc_out [2] & (\PC|pc_out [3] & !\PC|pc_out [6]))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & (!\PC|pc_out [4] & ((!\PC|pc_out [6]) # (\PC|pc_out [3])))) # 
// (\PC|pc_out [2] & (!\PC|pc_out [6] & (!\PC|pc_out [3] $ (\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [7] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [6] & (!\PC|pc_out [2] $ (!\PC|pc_out [3]))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~132 .extended_lut = "off";
defparam \InstructionMemory|rom~132 .lut_mask = 64'h6600E1200160001D;
defparam \InstructionMemory|rom~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y25_N54
cyclonev_lcell_comb \InstructionMemory|rom~134 (
// Equation(s):
// \InstructionMemory|rom~134_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [7] & ( (!\PC|pc_out [8] & ((!\PC|pc_out [3]) # ((!\PC|pc_out [2] & \PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [6] & ( \PC|pc_out [7] & ( (!\PC|pc_out [3] & (!\PC|pc_out [8] & \PC|pc_out 
// [4])) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~134 .extended_lut = "off";
defparam \InstructionMemory|rom~134 .lut_mask = 64'h0000000000A0A0E0;
defparam \InstructionMemory|rom~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y25_N12
cyclonev_lcell_comb \InstructionMemory|rom~131 (
// Equation(s):
// \InstructionMemory|rom~131_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [8] & ( (\PC|pc_out [4] & (((\PC|pc_out [2] & \PC|pc_out [3])) # (\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out [8] & ( (!\PC|pc_out [4] & (\PC|pc_out [6] & ((!\PC|pc_out 
// [2]) # (!\PC|pc_out [3])))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [4] & (!\PC|pc_out [6] & ((!\PC|pc_out [2]) # (!\PC|pc_out [3])))) ) ) ) # ( !\PC|pc_out [7] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & (!\PC|pc_out [6] & 
// ((\PC|pc_out [4]) # (\PC|pc_out [3])))) # (\PC|pc_out [2] & (!\PC|pc_out [3] $ (((!\PC|pc_out [6]))))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~131 .extended_lut = "off";
defparam \InstructionMemory|rom~131 .lut_mask = 64'h3B44E00000E0010F;
defparam \InstructionMemory|rom~131 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N18
cyclonev_lcell_comb \InstructionMemory|rom~135 (
// Equation(s):
// \InstructionMemory|rom~135_combout  = ( \InstructionMemory|rom~134_combout  & ( \InstructionMemory|rom~131_combout  & ( (!\PC|pc_out [5] & (((!\PC|pc_out [10])) # (\InstructionMemory|rom~133_combout ))) # (\PC|pc_out [5] & 
// (((\InstructionMemory|rom~132_combout ) # (\PC|pc_out [10])))) ) ) ) # ( !\InstructionMemory|rom~134_combout  & ( \InstructionMemory|rom~131_combout  & ( (!\PC|pc_out [5] & (\InstructionMemory|rom~133_combout  & (\PC|pc_out [10]))) # (\PC|pc_out [5] & 
// (((\InstructionMemory|rom~132_combout ) # (\PC|pc_out [10])))) ) ) ) # ( \InstructionMemory|rom~134_combout  & ( !\InstructionMemory|rom~131_combout  & ( (!\PC|pc_out [5] & (((!\PC|pc_out [10])) # (\InstructionMemory|rom~133_combout ))) # (\PC|pc_out [5] 
// & (((!\PC|pc_out [10] & \InstructionMemory|rom~132_combout )))) ) ) ) # ( !\InstructionMemory|rom~134_combout  & ( !\InstructionMemory|rom~131_combout  & ( (!\PC|pc_out [5] & (\InstructionMemory|rom~133_combout  & (\PC|pc_out [10]))) # (\PC|pc_out [5] & 
// (((!\PC|pc_out [10] & \InstructionMemory|rom~132_combout )))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\InstructionMemory|rom~133_combout ),
	.datac(!\PC|pc_out [10]),
	.datad(!\InstructionMemory|rom~132_combout ),
	.datae(!\InstructionMemory|rom~134_combout ),
	.dataf(!\InstructionMemory|rom~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~135 .extended_lut = "off";
defparam \InstructionMemory|rom~135 .lut_mask = 64'h0252A2F20757A7F7;
defparam \InstructionMemory|rom~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N12
cyclonev_lcell_comb \InstructionMemory|rom~137 (
// Equation(s):
// \InstructionMemory|rom~137_combout  = ( \InstructionMemory|rom~135_combout  & ( (!\reset~input_o  & (\PC|pc_out [11] & ((\InstructionMemory|rom~136_combout ) # (\PC|pc_out [9])))) ) ) # ( !\InstructionMemory|rom~135_combout  & ( (!\PC|pc_out [9] & 
// (!\reset~input_o  & (\PC|pc_out [11] & \InstructionMemory|rom~136_combout ))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\reset~input_o ),
	.datac(!\PC|pc_out [11]),
	.datad(!\InstructionMemory|rom~136_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~137 .extended_lut = "off";
defparam \InstructionMemory|rom~137 .lut_mask = 64'h00080008040C040C;
defparam \InstructionMemory|rom~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N12
cyclonev_lcell_comb \InstructionMemory|rom~127 (
// Equation(s):
// \InstructionMemory|rom~127_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [2] & ( (!\PC|pc_out [4] & (((!\PC|pc_out [6] & !\PC|pc_out [3])) # (\PC|pc_out [8]))) # (\PC|pc_out [4] & (!\PC|pc_out [6] $ (((!\PC|pc_out [8]) # (!\PC|pc_out [3]))))) ) ) ) # ( 
// !\PC|pc_out [5] & ( \PC|pc_out [2] & ( (!\PC|pc_out [4] & ((!\PC|pc_out [6] & (!\PC|pc_out [8])) # (\PC|pc_out [6] & ((!\PC|pc_out [3]))))) # (\PC|pc_out [4] & (!\PC|pc_out [6] $ (((!\PC|pc_out [8] & !\PC|pc_out [3]))))) ) ) ) # ( \PC|pc_out [5] & ( 
// !\PC|pc_out [2] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [4] & (!\PC|pc_out [8] & \PC|pc_out [3])) # (\PC|pc_out [4] & ((!\PC|pc_out [3]))))) # (\PC|pc_out [6] & (!\PC|pc_out [4] & (!\PC|pc_out [8] $ (\PC|pc_out [3])))) ) ) ) # ( !\PC|pc_out [5] & ( 
// !\PC|pc_out [2] & ( (!\PC|pc_out [6] & (!\PC|pc_out [3] $ (((!\PC|pc_out [4]) # (\PC|pc_out [8]))))) # (\PC|pc_out [6] & (((\PC|pc_out [8])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~127 .extended_lut = "off";
defparam \InstructionMemory|rom~127 .lut_mask = 64'h258F6284D6A29D1E;
defparam \InstructionMemory|rom~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N54
cyclonev_lcell_comb \InstructionMemory|rom~128 (
// Equation(s):
// \InstructionMemory|rom~128_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [2] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [4]) # ((!\PC|pc_out [3] & \PC|pc_out [5])))) # (\PC|pc_out [6] & (!\PC|pc_out [5] & (!\PC|pc_out [3] $ (!\PC|pc_out [4])))) ) ) ) # ( 
// !\PC|pc_out [8] & ( \PC|pc_out [2] & ( (!\PC|pc_out [4] & (\PC|pc_out [6] & (!\PC|pc_out [3] & \PC|pc_out [5]))) # (\PC|pc_out [4] & (!\PC|pc_out [3] $ (((\PC|pc_out [5]) # (\PC|pc_out [6]))))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [2] & ( (!\PC|pc_out 
// [6] & (((!\PC|pc_out [3] & \PC|pc_out [5])) # (\PC|pc_out [4]))) # (\PC|pc_out [6] & ((!\PC|pc_out [5] & ((!\PC|pc_out [4]))) # (\PC|pc_out [5] & (\PC|pc_out [3])))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [2] & ( (!\PC|pc_out [3] & (((\PC|pc_out [5] & 
// \PC|pc_out [4])))) # (\PC|pc_out [3] & (!\PC|pc_out [4] $ (((\PC|pc_out [6] & \PC|pc_out [5]))))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~128 .extended_lut = "off";
defparam \InstructionMemory|rom~128 .lut_mask = 64'h320D59AB0493BA48;
defparam \InstructionMemory|rom~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N51
cyclonev_lcell_comb \InstructionMemory|rom~126 (
// Equation(s):
// \InstructionMemory|rom~126_combout  = ( \PC|pc_out [2] & ( (!\PC|pc_out [4] & ((\PC|pc_out [5]))) # (\PC|pc_out [4] & (\PC|pc_out [3] & !\PC|pc_out [5])) ) ) # ( !\PC|pc_out [2] & ( (\PC|pc_out [4] & ((!\PC|pc_out [5]) # (\PC|pc_out [3]))) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [5]),
	.datae(gnd),
	.dataf(!\PC|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~126 .extended_lut = "off";
defparam \InstructionMemory|rom~126 .lut_mask = 64'h0F030F0303F003F0;
defparam \InstructionMemory|rom~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N42
cyclonev_lcell_comb \InstructionMemory|rom~129 (
// Equation(s):
// \InstructionMemory|rom~129_combout  = ( \InstructionMemory|rom~128_combout  & ( \InstructionMemory|rom~126_combout  & ( (!\PC|pc_out [10] & (((\InstructionMemory|rom~20_combout )))) # (\PC|pc_out [10] & (!\PC|pc_out [7] & 
// ((!\InstructionMemory|rom~127_combout )))) ) ) ) # ( !\InstructionMemory|rom~128_combout  & ( \InstructionMemory|rom~126_combout  & ( (!\PC|pc_out [10] & (((\InstructionMemory|rom~20_combout )))) # (\PC|pc_out [10] & (((!\InstructionMemory|rom~127_combout 
// )) # (\PC|pc_out [7]))) ) ) ) # ( \InstructionMemory|rom~128_combout  & ( !\InstructionMemory|rom~126_combout  & ( (!\PC|pc_out [7] & (\PC|pc_out [10] & !\InstructionMemory|rom~127_combout )) ) ) ) # ( !\InstructionMemory|rom~128_combout  & ( 
// !\InstructionMemory|rom~126_combout  & ( (\PC|pc_out [10] & ((!\InstructionMemory|rom~127_combout ) # (\PC|pc_out [7]))) ) ) )

	.dataa(!\PC|pc_out [7]),
	.datab(!\PC|pc_out [10]),
	.datac(!\InstructionMemory|rom~20_combout ),
	.datad(!\InstructionMemory|rom~127_combout ),
	.datae(!\InstructionMemory|rom~128_combout ),
	.dataf(!\InstructionMemory|rom~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~129 .extended_lut = "off";
defparam \InstructionMemory|rom~129 .lut_mask = 64'h331122003F1D2E0C;
defparam \InstructionMemory|rom~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y24_N18
cyclonev_lcell_comb \InstructionMemory|rom~124 (
// Equation(s):
// \InstructionMemory|rom~124_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [8] & ( (!\PC|pc_out [3] & (\PC|pc_out [5] & (!\PC|pc_out [4]))) # (\PC|pc_out [3] & ((!\PC|pc_out [2]) # ((!\PC|pc_out [5] & \PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [6] & ( \PC|pc_out 
// [8] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [5] & (!\PC|pc_out [4])) # (\PC|pc_out [5] & (\PC|pc_out [4] & !\PC|pc_out [3])))) # (\PC|pc_out [2] & (!\PC|pc_out [3] $ (((\PC|pc_out [5] & \PC|pc_out [4]))))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [8] & ( 
// (!\PC|pc_out [4] & (((!\PC|pc_out [3] & \PC|pc_out [2])))) # (\PC|pc_out [4] & (!\PC|pc_out [5] & ((!\PC|pc_out [3]) # (\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [6] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [4] & (!\PC|pc_out [5] $ (((!\PC|pc_out [2]) # 
// (\PC|pc_out [3]))))) # (\PC|pc_out [4] & (\PC|pc_out [5] & ((!\PC|pc_out [3]) # (\PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~124 .extended_lut = "off";
defparam \InstructionMemory|rom~124 .lut_mask = 64'h549520E298E14F42;
defparam \InstructionMemory|rom~124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y24_N36
cyclonev_lcell_comb \InstructionMemory|rom~123 (
// Equation(s):
// \InstructionMemory|rom~123_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [2] & ( (!\PC|pc_out [5] & (((!\PC|pc_out [4] & \PC|pc_out [6])))) # (\PC|pc_out [5] & (\PC|pc_out [8] & ((!\PC|pc_out [6]) # (\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [3] & ( 
// \PC|pc_out [2] & ( (!\PC|pc_out [4] & (\PC|pc_out [5] & (!\PC|pc_out [8] $ (\PC|pc_out [6])))) # (\PC|pc_out [4] & (\PC|pc_out [8] & (!\PC|pc_out [6]))) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [2] & ( (!\PC|pc_out [4] & ((!\PC|pc_out [6] & (!\PC|pc_out 
// [8])) # (\PC|pc_out [6] & ((\PC|pc_out [5]))))) # (\PC|pc_out [4] & (((!\PC|pc_out [6] & \PC|pc_out [5])))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [2] & ( (!\PC|pc_out [4] & (!\PC|pc_out [6] & (!\PC|pc_out [8] $ (\PC|pc_out [5])))) # (\PC|pc_out [4] & 
// (!\PC|pc_out [5] & ((!\PC|pc_out [8]) # (\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~123 .extended_lut = "off";
defparam \InstructionMemory|rom~123 .lut_mask = 64'hA34080BC10940C51;
defparam \InstructionMemory|rom~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y24_N54
cyclonev_lcell_comb \InstructionMemory|rom~121 (
// Equation(s):
// \InstructionMemory|rom~121_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [3] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [4] & ((!\PC|pc_out [2]))) # (\PC|pc_out [4] & (!\PC|pc_out [8] & \PC|pc_out [2])))) # (\PC|pc_out [5] & (!\PC|pc_out [8])) ) ) ) # ( 
// !\PC|pc_out [6] & ( \PC|pc_out [3] & ( (!\PC|pc_out [4] & ((!\PC|pc_out [5] & ((\PC|pc_out [2]) # (\PC|pc_out [8]))) # (\PC|pc_out [5] & ((!\PC|pc_out [2]))))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [2] & (!\PC|pc_out [8])) # 
// (\PC|pc_out [2] & (!\PC|pc_out [5] & ((!\PC|pc_out [8]) # (!\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [6] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [2] & (\PC|pc_out [4] & (!\PC|pc_out [8] $ (\PC|pc_out [5])))) # (\PC|pc_out [2] & ((!\PC|pc_out [8] & 
// (!\PC|pc_out [4])) # (\PC|pc_out [8] & ((!\PC|pc_out [5]))))) ) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~121 .extended_lut = "off";
defparam \InstructionMemory|rom~121 .lut_mask = 64'h21D8AAE04CC0CA2A;
defparam \InstructionMemory|rom~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y24_N42
cyclonev_lcell_comb \InstructionMemory|rom~122 (
// Equation(s):
// \InstructionMemory|rom~122_combout  = ( \PC|pc_out [2] & ( \PC|pc_out [3] & ( (!\PC|pc_out [8] & ((!\PC|pc_out [4]) # ((!\PC|pc_out [5])))) # (\PC|pc_out [8] & (!\PC|pc_out [4] & (!\PC|pc_out [6] & !\PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [2] & ( 
// \PC|pc_out [3] & ( (!\PC|pc_out [4] & (!\PC|pc_out [8] & ((!\PC|pc_out [5]) # (\PC|pc_out [6])))) # (\PC|pc_out [4] & (!\PC|pc_out [6] $ (((\PC|pc_out [8] & \PC|pc_out [5]))))) ) ) ) # ( \PC|pc_out [2] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [4] & 
// (!\PC|pc_out [8] & (\PC|pc_out [6]))) # (\PC|pc_out [4] & ((!\PC|pc_out [6] & (!\PC|pc_out [8])) # (\PC|pc_out [6] & ((\PC|pc_out [5]))))) ) ) ) # ( !\PC|pc_out [2] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [8] & (!\PC|pc_out [5] $ (((!\PC|pc_out [4]) # 
// (!\PC|pc_out [6]))))) # (\PC|pc_out [8] & (\PC|pc_out [4] & (\PC|pc_out [6] & \PC|pc_out [5]))) ) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~122 .extended_lut = "off";
defparam \InstructionMemory|rom~122 .lut_mask = 64'h02A9282BB829EA88;
defparam \InstructionMemory|rom~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y24_N24
cyclonev_lcell_comb \InstructionMemory|rom~125 (
// Equation(s):
// \InstructionMemory|rom~125_combout  = ( \InstructionMemory|rom~121_combout  & ( \InstructionMemory|rom~122_combout  & ( (!\PC|pc_out [7] & ((!\PC|pc_out [10] & (!\InstructionMemory|rom~124_combout )) # (\PC|pc_out [10] & 
// ((\InstructionMemory|rom~123_combout ))))) # (\PC|pc_out [7] & (((\PC|pc_out [10])))) ) ) ) # ( !\InstructionMemory|rom~121_combout  & ( \InstructionMemory|rom~122_combout  & ( (!\PC|pc_out [7] & ((!\PC|pc_out [10] & (!\InstructionMemory|rom~124_combout 
// )) # (\PC|pc_out [10] & ((\InstructionMemory|rom~123_combout ))))) ) ) ) # ( \InstructionMemory|rom~121_combout  & ( !\InstructionMemory|rom~122_combout  & ( ((!\PC|pc_out [10] & (!\InstructionMemory|rom~124_combout )) # (\PC|pc_out [10] & 
// ((\InstructionMemory|rom~123_combout )))) # (\PC|pc_out [7]) ) ) ) # ( !\InstructionMemory|rom~121_combout  & ( !\InstructionMemory|rom~122_combout  & ( (!\PC|pc_out [7] & ((!\PC|pc_out [10] & (!\InstructionMemory|rom~124_combout )) # (\PC|pc_out [10] & 
// ((\InstructionMemory|rom~123_combout ))))) # (\PC|pc_out [7] & (((!\PC|pc_out [10])))) ) ) )

	.dataa(!\InstructionMemory|rom~124_combout ),
	.datab(!\PC|pc_out [7]),
	.datac(!\InstructionMemory|rom~123_combout ),
	.datad(!\PC|pc_out [10]),
	.datae(!\InstructionMemory|rom~121_combout ),
	.dataf(!\InstructionMemory|rom~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~125 .extended_lut = "off";
defparam \InstructionMemory|rom~125 .lut_mask = 64'hBB0CBB3F880C883F;
defparam \InstructionMemory|rom~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N15
cyclonev_lcell_comb \InstructionMemory|rom~130 (
// Equation(s):
// \InstructionMemory|rom~130_combout  = ( \InstructionMemory|rom~129_combout  & ( \InstructionMemory|rom~125_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) ) ) # ( !\InstructionMemory|rom~129_combout  & ( \InstructionMemory|rom~125_combout  & ( 
// (!\reset~input_o  & (\PC|pc_out [11] & \PC|pc_out [9])) ) ) ) # ( \InstructionMemory|rom~129_combout  & ( !\InstructionMemory|rom~125_combout  & ( (!\reset~input_o  & (\PC|pc_out [11] & !\PC|pc_out [9])) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\PC|pc_out [11]),
	.datad(!\PC|pc_out [9]),
	.datae(!\InstructionMemory|rom~129_combout ),
	.dataf(!\InstructionMemory|rom~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~130 .extended_lut = "off";
defparam \InstructionMemory|rom~130 .lut_mask = 64'h00000C00000C0C0C;
defparam \InstructionMemory|rom~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N0
cyclonev_lcell_comb \InstructionMemory|rom~142 (
// Equation(s):
// \InstructionMemory|rom~142_combout  = ( \PC|pc_out [3] & ( (!\PC|pc_out [5] & (!\PC|pc_out [2] & \PC|pc_out [4])) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [5] ) )

	.dataa(!\PC|pc_out [5]),
	.datab(gnd),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [4]),
	.datae(gnd),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~142 .extended_lut = "off";
defparam \InstructionMemory|rom~142 .lut_mask = 64'hAAAAAAAA00A000A0;
defparam \InstructionMemory|rom~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N33
cyclonev_lcell_comb \InstructionMemory|rom~350 (
// Equation(s):
// \InstructionMemory|rom~350_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [3] & ( (\PC|pc_out [5] & \PC|pc_out [10]) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [3] & ( (!\PC|pc_out [10] & (!\PC|pc_out [5] & (\PC|pc_out [7] & \PC|pc_out [2]))) # (\PC|pc_out [10] 
// & (!\PC|pc_out [5] $ ((\PC|pc_out [7])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [5] & (\PC|pc_out [7] & (!\PC|pc_out [10] & !\PC|pc_out [2]))) # (\PC|pc_out [5] & (!\PC|pc_out [7] & (\PC|pc_out [10] & \PC|pc_out [2]))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [10]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~350 .extended_lut = "off";
defparam \InstructionMemory|rom~350 .lut_mask = 64'h0000200409290505;
defparam \InstructionMemory|rom~350 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N36
cyclonev_lcell_comb \InstructionMemory|rom~355 (
// Equation(s):
// \InstructionMemory|rom~355_combout  = ( !\PC|pc_out [8] & ( (\InstructionMemory|rom~142_combout  & (!\PC|pc_out [6] & (!\PC|pc_out [7] & (\PC|pc_out [10])))) ) ) # ( \PC|pc_out [8] & ( (((\InstructionMemory|rom~350_combout  & (!\PC|pc_out [6] $ 
// (!\PC|pc_out [5]))))) ) )

	.dataa(!\InstructionMemory|rom~142_combout ),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [10]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\InstructionMemory|rom~350_combout ),
	.datag(!\PC|pc_out [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~355 .extended_lut = "on";
defparam \InstructionMemory|rom~355 .lut_mask = 64'h0040000000403C3C;
defparam \InstructionMemory|rom~355 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N24
cyclonev_lcell_comb \InstructionMemory|rom~141 (
// Equation(s):
// \InstructionMemory|rom~141_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [2] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [4] & (\PC|pc_out [7] & !\PC|pc_out [3])) # (\PC|pc_out [4] & (!\PC|pc_out [7] & \PC|pc_out [3])))) ) ) ) # ( !\PC|pc_out [5] & ( \PC|pc_out [2] 
// & ( (!\PC|pc_out [6] & (\PC|pc_out [7] & (!\PC|pc_out [4] $ (!\PC|pc_out [3])))) # (\PC|pc_out [6] & (!\PC|pc_out [4] & (!\PC|pc_out [7] & \PC|pc_out [3]))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [2] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [4] & 
// (\PC|pc_out [7])) # (\PC|pc_out [4] & (!\PC|pc_out [7] & \PC|pc_out [3])))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [2] & ( (!\PC|pc_out [6] & (\PC|pc_out [4] & (\PC|pc_out [7] & !\PC|pc_out [3]))) # (\PC|pc_out [6] & (!\PC|pc_out [7] & (!\PC|pc_out [4] 
// $ (!\PC|pc_out [3])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~141 .extended_lut = "off";
defparam \InstructionMemory|rom~141 .lut_mask = 64'h1240082802480820;
defparam \InstructionMemory|rom~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N18
cyclonev_lcell_comb \InstructionMemory|rom~138 (
// Equation(s):
// \InstructionMemory|rom~138_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [2] & ( (\PC|pc_out [6] & ((!\PC|pc_out [4] & (!\PC|pc_out [7] & !\PC|pc_out [3])) # (\PC|pc_out [4] & (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [5] & ( \PC|pc_out [2] & ( (\PC|pc_out 
// [6] & (!\PC|pc_out [4] $ (((!\PC|pc_out [7] & !\PC|pc_out [3]))))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [2] & ( (\PC|pc_out [6] & (!\PC|pc_out [4] $ (\PC|pc_out [7]))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [2] & ( (\PC|pc_out [6] & ((!\PC|pc_out 
// [4] & (\PC|pc_out [7] & \PC|pc_out [3])) # (\PC|pc_out [4] & (!\PC|pc_out [7] & !\PC|pc_out [3])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~138 .extended_lut = "off";
defparam \InstructionMemory|rom~138 .lut_mask = 64'h1004414114444101;
defparam \InstructionMemory|rom~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y25_N48
cyclonev_lcell_comb \InstructionMemory|rom~139 (
// Equation(s):
// \InstructionMemory|rom~139_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [7] & ( (\PC|pc_out [2] & (\PC|pc_out [3] & (\PC|pc_out [5] & \PC|pc_out [4]))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~139 .extended_lut = "off";
defparam \InstructionMemory|rom~139 .lut_mask = 64'h0000000000000001;
defparam \InstructionMemory|rom~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y27_N30
cyclonev_lcell_comb \InstructionMemory|rom~143 (
// Equation(s):
// \InstructionMemory|rom~143_combout  = ( \PC|pc_out [2] & ( \PC|pc_out [7] & ( (!\PC|pc_out [3] & (!\PC|pc_out [5] $ (((!\PC|pc_out [6] & !\PC|pc_out [4]))))) # (\PC|pc_out [3] & (!\PC|pc_out [6] & (\PC|pc_out [5] & \PC|pc_out [4]))) ) ) ) # ( !\PC|pc_out 
// [2] & ( \PC|pc_out [7] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [5] & (!\PC|pc_out [3] & \PC|pc_out [4])) # (\PC|pc_out [5] & ((!\PC|pc_out [4]))))) # (\PC|pc_out [6] & (!\PC|pc_out [5] & ((!\PC|pc_out [3]) # (\PC|pc_out [4])))) ) ) ) # ( \PC|pc_out [2] & ( 
// !\PC|pc_out [7] & ( (!\PC|pc_out [3] & (!\PC|pc_out [6] & \PC|pc_out [5])) ) ) ) # ( !\PC|pc_out [2] & ( !\PC|pc_out [7] & ( (\PC|pc_out [3] & (!\PC|pc_out [6] & \PC|pc_out [5])) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~143 .extended_lut = "off";
defparam \InstructionMemory|rom~143 .lut_mask = 64'h040408082CB028A4;
defparam \InstructionMemory|rom~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N24
cyclonev_lcell_comb \InstructionMemory|rom~144 (
// Equation(s):
// \InstructionMemory|rom~144_combout  = ( \InstructionMemory|rom~139_combout  & ( \InstructionMemory|rom~143_combout  & ( (!\PC|pc_out [10]) # ((!\PC|pc_out [8] & (\InstructionMemory|rom~141_combout )) # (\PC|pc_out [8] & 
// ((\InstructionMemory|rom~138_combout )))) ) ) ) # ( !\InstructionMemory|rom~139_combout  & ( \InstructionMemory|rom~143_combout  & ( (!\PC|pc_out [10] & (((!\PC|pc_out [8])))) # (\PC|pc_out [10] & ((!\PC|pc_out [8] & (\InstructionMemory|rom~141_combout )) 
// # (\PC|pc_out [8] & ((\InstructionMemory|rom~138_combout ))))) ) ) ) # ( \InstructionMemory|rom~139_combout  & ( !\InstructionMemory|rom~143_combout  & ( (!\PC|pc_out [10] & (((\PC|pc_out [8])))) # (\PC|pc_out [10] & ((!\PC|pc_out [8] & 
// (\InstructionMemory|rom~141_combout )) # (\PC|pc_out [8] & ((\InstructionMemory|rom~138_combout ))))) ) ) ) # ( !\InstructionMemory|rom~139_combout  & ( !\InstructionMemory|rom~143_combout  & ( (\PC|pc_out [10] & ((!\PC|pc_out [8] & 
// (\InstructionMemory|rom~141_combout )) # (\PC|pc_out [8] & ((\InstructionMemory|rom~138_combout ))))) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\InstructionMemory|rom~141_combout ),
	.datac(!\PC|pc_out [8]),
	.datad(!\InstructionMemory|rom~138_combout ),
	.datae(!\InstructionMemory|rom~139_combout ),
	.dataf(!\InstructionMemory|rom~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~144 .extended_lut = "off";
defparam \InstructionMemory|rom~144 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \InstructionMemory|rom~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N48
cyclonev_lcell_comb \InstructionMemory|rom~145 (
// Equation(s):
// \InstructionMemory|rom~145_combout  = ( \InstructionMemory|rom~144_combout  & ( (!\reset~input_o  & (\PC|pc_out [11] & ((\InstructionMemory|rom~355_combout ) # (\PC|pc_out [9])))) ) ) # ( !\InstructionMemory|rom~144_combout  & ( (!\PC|pc_out [9] & 
// (!\reset~input_o  & (\PC|pc_out [11] & \InstructionMemory|rom~355_combout ))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\reset~input_o ),
	.datac(!\PC|pc_out [11]),
	.datad(!\InstructionMemory|rom~355_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~145 .extended_lut = "off";
defparam \InstructionMemory|rom~145 .lut_mask = 64'h00080008040C040C;
defparam \InstructionMemory|rom~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N36
cyclonev_lcell_comb \Control|Selector10~2 (
// Equation(s):
// \Control|Selector10~2_combout  = ( !\InstructionMemory|rom~145_combout  & ( !\InstructionMemory|rom~150_combout  & ( (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~137_combout  & (!\InstructionMemory|data_out[27]~2_combout  & 
// !\InstructionMemory|rom~130_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\InstructionMemory|data_out[27]~2_combout ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector10~2 .extended_lut = "off";
defparam \Control|Selector10~2 .lut_mask = 64'h4000000000000000;
defparam \Control|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N54
cyclonev_lcell_comb \Control|Selector10~1 (
// Equation(s):
// \Control|Selector10~1_combout  = ( \InstructionMemory|rom~41_combout  & ( \Control|Decoder0~0_combout  & ( (\Control|Selector9~0_combout  & \InstructionMemory|rom~0_combout ) ) ) ) # ( !\InstructionMemory|rom~41_combout  & ( \Control|Decoder0~0_combout  & 
// ( (!\Control|Selector9~0_combout ) # (((!\InstructionMemory|rom~5_combout  & !\InstructionMemory|rom~42_combout )) # (\InstructionMemory|rom~0_combout )) ) ) ) # ( \InstructionMemory|rom~41_combout  & ( !\Control|Decoder0~0_combout  & ( 
// (\Control|Selector9~0_combout  & \InstructionMemory|rom~0_combout ) ) ) ) # ( !\InstructionMemory|rom~41_combout  & ( !\Control|Decoder0~0_combout  & ( (\Control|Selector9~0_combout  & \InstructionMemory|rom~0_combout ) ) ) )

	.dataa(!\InstructionMemory|rom~5_combout ),
	.datab(!\Control|Selector9~0_combout ),
	.datac(!\InstructionMemory|rom~42_combout ),
	.datad(!\InstructionMemory|rom~0_combout ),
	.datae(!\InstructionMemory|rom~41_combout ),
	.dataf(!\Control|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector10~1 .extended_lut = "off";
defparam \Control|Selector10~1 .lut_mask = 64'h00330033ECFF0033;
defparam \Control|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N27
cyclonev_lcell_comb \Control|Selector10~0 (
// Equation(s):
// \Control|Selector10~0_combout  = ( \InstructionMemory|rom~214_combout  & ( \InstructionMemory|rom~201_combout  & ( (\PC|pc_out [11] & !\reset~input_o ) ) ) ) # ( !\InstructionMemory|rom~214_combout  & ( \InstructionMemory|rom~201_combout  & ( (\PC|pc_out 
// [11] & !\reset~input_o ) ) ) ) # ( !\InstructionMemory|rom~214_combout  & ( !\InstructionMemory|rom~201_combout  & ( (\PC|pc_out [11] & !\reset~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [11]),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~214_combout ),
	.dataf(!\InstructionMemory|rom~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector10~0 .extended_lut = "off";
defparam \Control|Selector10~0 .lut_mask = 64'h3030000030303030;
defparam \Control|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N12
cyclonev_lcell_comb \Control|Selector10~3 (
// Equation(s):
// \Control|Selector10~3_combout  = ( \Control|Selector10~1_combout  & ( \Control|Selector10~0_combout  & ( (!\InstructionMemory|data_out[26]~1_combout ) # (\InstructionMemory|data_out[31]~4_combout ) ) ) ) # ( !\Control|Selector10~1_combout  & ( 
// \Control|Selector10~0_combout  & ( (!\InstructionMemory|data_out[26]~1_combout ) # (\InstructionMemory|data_out[31]~4_combout ) ) ) ) # ( \Control|Selector10~1_combout  & ( !\Control|Selector10~0_combout  & ( ((!\InstructionMemory|data_out[26]~1_combout  
// & ((\InstructionMemory|data_out[27]~2_combout ))) # (\InstructionMemory|data_out[26]~1_combout  & (!\Control|Selector10~2_combout ))) # (\InstructionMemory|data_out[31]~4_combout ) ) ) ) # ( !\Control|Selector10~1_combout  & ( 
// !\Control|Selector10~0_combout  & ( ((!\Control|Selector10~2_combout ) # (!\InstructionMemory|data_out[26]~1_combout )) # (\InstructionMemory|data_out[31]~4_combout ) ) ) )

	.dataa(!\InstructionMemory|data_out[31]~4_combout ),
	.datab(!\Control|Selector10~2_combout ),
	.datac(!\InstructionMemory|data_out[27]~2_combout ),
	.datad(!\InstructionMemory|data_out[26]~1_combout ),
	.datae(!\Control|Selector10~1_combout ),
	.dataf(!\Control|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector10~3 .extended_lut = "off";
defparam \Control|Selector10~3 .lut_mask = 64'hFFDD5FDDFF55FF55;
defparam \Control|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N6
cyclonev_lcell_comb \RegFile|registers[11][29]~feeder (
// Equation(s):
// \RegFile|registers[11][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[11][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[11][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[11][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[11][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \reset~inputCLKENA0 (
	.inclk(\reset~input_o ),
	.ena(vcc),
	.outclk(\reset~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset~inputCLKENA0 .clock_type = "global clock";
defparam \reset~inputCLKENA0 .disable_mode = "low";
defparam \reset~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X60_Y25_N36
cyclonev_lcell_comb \InstructionMemory|rom~245 (
// Equation(s):
// \InstructionMemory|rom~245_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [4] & ( (\PC|pc_out [9] & (!\PC|pc_out [7] & (!\PC|pc_out [3] $ (!\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [5] & ( \PC|pc_out [4] & ( (\PC|pc_out [9] & ((!\PC|pc_out [3] & ((!\PC|pc_out 
// [6]) # (!\PC|pc_out [7]))) # (\PC|pc_out [3] & (!\PC|pc_out [6] $ (\PC|pc_out [7]))))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [4] & ( (\PC|pc_out [3] & (\PC|pc_out [9] & (!\PC|pc_out [6] & \PC|pc_out [7]))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [4] 
// & ( (!\PC|pc_out [3] & (\PC|pc_out [9] & (\PC|pc_out [6] & \PC|pc_out [7]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [9]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~245 .extended_lut = "off";
defparam \InstructionMemory|rom~245 .lut_mask = 64'h0002001032211200;
defparam \InstructionMemory|rom~245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y25_N6
cyclonev_lcell_comb \InstructionMemory|rom~247 (
// Equation(s):
// \InstructionMemory|rom~247_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (\PC|pc_out [6] & (!\PC|pc_out [3] & !\PC|pc_out [9])) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & (!\PC|pc_out [6] & (!\PC|pc_out [3] & \PC|pc_out 
// [9]))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [9]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~247 .extended_lut = "off";
defparam \InstructionMemory|rom~247 .lut_mask = 64'h0080000000003000;
defparam \InstructionMemory|rom~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y25_N36
cyclonev_lcell_comb \InstructionMemory|rom~49 (
// Equation(s):
// \InstructionMemory|rom~49_combout  = ( !\PC|pc_out [4] & ( !\PC|pc_out [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc_out [6]),
	.datae(gnd),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~49 .extended_lut = "off";
defparam \InstructionMemory|rom~49 .lut_mask = 64'hFF00FF0000000000;
defparam \InstructionMemory|rom~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y25_N39
cyclonev_lcell_comb \InstructionMemory|rom~74 (
// Equation(s):
// \InstructionMemory|rom~74_combout  = ( \PC|pc_out [9] & ( (!\PC|pc_out [3] & (!\PC|pc_out [5] & \PC|pc_out [7])) # (\PC|pc_out [3] & (\PC|pc_out [5] & !\PC|pc_out [7])) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(gnd),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [7]),
	.datae(gnd),
	.dataf(!\PC|pc_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~74 .extended_lut = "off";
defparam \InstructionMemory|rom~74 .lut_mask = 64'h0000000005A005A0;
defparam \InstructionMemory|rom~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y25_N30
cyclonev_lcell_comb \InstructionMemory|rom~246 (
// Equation(s):
// \InstructionMemory|rom~246_combout  = ( \InstructionMemory|rom~74_combout  & ( \InstructionMemory|rom~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~49_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~246 .extended_lut = "off";
defparam \InstructionMemory|rom~246 .lut_mask = 64'h0000000000FF00FF;
defparam \InstructionMemory|rom~246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y25_N0
cyclonev_lcell_comb \InstructionMemory|rom~72 (
// Equation(s):
// \InstructionMemory|rom~72_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [3] & ( (\PC|pc_out [5] & (\PC|pc_out [7] & (\PC|pc_out [9] & !\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [3] & ( (!\PC|pc_out [5] & (\PC|pc_out [7] & (\PC|pc_out [9] & 
// \PC|pc_out [6]))) # (\PC|pc_out [5] & (!\PC|pc_out [7] & (!\PC|pc_out [9]))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [5] & (\PC|pc_out [7] & (!\PC|pc_out [9] & \PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [3] & ( 
// (!\PC|pc_out [9] & ((!\PC|pc_out [5] & (!\PC|pc_out [7] & \PC|pc_out [6])) # (\PC|pc_out [5] & (\PC|pc_out [7] & !\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [9]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~72 .extended_lut = "off";
defparam \InstructionMemory|rom~72 .lut_mask = 64'h1080002040420100;
defparam \InstructionMemory|rom~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y25_N18
cyclonev_lcell_comb \InstructionMemory|rom~352 (
// Equation(s):
// \InstructionMemory|rom~352_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [4] & ( (\PC|pc_out [6] & (!\PC|pc_out [3] & (\PC|pc_out [9] & \PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & (\PC|pc_out [3] & (!\PC|pc_out [9] & 
// \PC|pc_out [5]))) # (\PC|pc_out [6] & (!\PC|pc_out [3] & (\PC|pc_out [9]))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [4] & ( (\PC|pc_out [3] & ((!\PC|pc_out [6] & (!\PC|pc_out [9] & \PC|pc_out [5])) # (\PC|pc_out [6] & ((!\PC|pc_out [5]))))) ) ) ) # ( 
// !\PC|pc_out [7] & ( !\PC|pc_out [4] & ( (\PC|pc_out [6] & (\PC|pc_out [3] & (\PC|pc_out [9] & \PC|pc_out [5]))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [9]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~352 .extended_lut = "off";
defparam \InstructionMemory|rom~352 .lut_mask = 64'h0001112004240004;
defparam \InstructionMemory|rom~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y25_N18
cyclonev_lcell_comb \InstructionMemory|rom~322 (
// Equation(s):
// \InstructionMemory|rom~322_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [6] & (!\PC|pc_out [3] $ (!\PC|pc_out [9]))) # (\PC|pc_out [6] & (!\PC|pc_out [3] & !\PC|pc_out [9])))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out 
// [7] & ( (\PC|pc_out [5] & (!\PC|pc_out [6] & (\PC|pc_out [3] & \PC|pc_out [9]))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [6] & (\PC|pc_out [3] & (!\PC|pc_out [5] $ (\PC|pc_out [9])))) # (\PC|pc_out [6] & (!\PC|pc_out [5] & 
// (!\PC|pc_out [3] & \PC|pc_out [9]))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [9] & ((!\PC|pc_out [5] & (!\PC|pc_out [6] & !\PC|pc_out [3])) # (\PC|pc_out [5] & (\PC|pc_out [6] & \PC|pc_out [3])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [9]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~322 .extended_lut = "off";
defparam \InstructionMemory|rom~322 .lut_mask = 64'h8100082400042880;
defparam \InstructionMemory|rom~322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y25_N0
cyclonev_lcell_comb \InstructionMemory|rom~351 (
// Equation(s):
// \InstructionMemory|rom~351_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [9] & ( (!\PC|pc_out [6] & (\PC|pc_out [3] & (!\PC|pc_out [7] & !\PC|pc_out [5]))) # (\PC|pc_out [6] & (!\PC|pc_out [3] & (\PC|pc_out [7] & \PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [4] & 
// ( \PC|pc_out [9] & ( (\PC|pc_out [6] & (\PC|pc_out [3] & (\PC|pc_out [7] & \PC|pc_out [5]))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [9] & ( (!\PC|pc_out [3] & (!\PC|pc_out [7] & !\PC|pc_out [5])) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [9] & ( 
// (\PC|pc_out [6] & ((!\PC|pc_out [3] & (\PC|pc_out [7] & !\PC|pc_out [5])) # (\PC|pc_out [3] & (!\PC|pc_out [7] & \PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~351 .extended_lut = "off";
defparam \InstructionMemory|rom~351 .lut_mask = 64'h0410C00000012004;
defparam \InstructionMemory|rom~351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y25_N42
cyclonev_lcell_comb \InstructionMemory|rom~248 (
// Equation(s):
// \InstructionMemory|rom~248_combout  = ( !\PC|pc_out [2] & ( (!\PC|pc_out [8] & ((((!\PC|pc_out [10]))) # (\InstructionMemory|rom~72_combout ))) # (\PC|pc_out [8] & (((\InstructionMemory|rom~351_combout  & (\PC|pc_out [10]))))) ) ) # ( \PC|pc_out [2] & ( 
// (!\PC|pc_out [8] & ((((!\PC|pc_out [10]) # (\InstructionMemory|rom~322_combout ))))) # (\PC|pc_out [8] & (((\InstructionMemory|rom~352_combout  & (\PC|pc_out [10]))))) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\InstructionMemory|rom~72_combout ),
	.datac(!\InstructionMemory|rom~352_combout ),
	.datad(!\PC|pc_out [10]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\InstructionMemory|rom~322_combout ),
	.datag(!\InstructionMemory|rom~351_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~248 .extended_lut = "on";
defparam \InstructionMemory|rom~248 .lut_mask = 64'hAA27AA05AA27AAAF;
defparam \InstructionMemory|rom~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y25_N48
cyclonev_lcell_comb \InstructionMemory|rom~252 (
// Equation(s):
// \InstructionMemory|rom~252_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & (\PC|pc_out [9] & (!\PC|pc_out [7] & \PC|pc_out [5]))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [9]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~252 .extended_lut = "off";
defparam \InstructionMemory|rom~252 .lut_mask = 64'h0000000000000020;
defparam \InstructionMemory|rom~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y25_N48
cyclonev_lcell_comb \InstructionMemory|rom~80 (
// Equation(s):
// \InstructionMemory|rom~80_combout  = ( !\PC|pc_out [2] & ( ((!\PC|pc_out [10] & ((!\InstructionMemory|rom~248_combout  & (\InstructionMemory|rom~252_combout )) # (\InstructionMemory|rom~248_combout  & ((\InstructionMemory|rom~246_combout ))))) # 
// (\PC|pc_out [10] & (((\InstructionMemory|rom~248_combout ))))) ) ) # ( \PC|pc_out [2] & ( (!\PC|pc_out [10] & (((!\InstructionMemory|rom~248_combout  & ((\InstructionMemory|rom~247_combout ))) # (\InstructionMemory|rom~248_combout  & 
// (\InstructionMemory|rom~245_combout ))))) # (\PC|pc_out [10] & ((((\InstructionMemory|rom~248_combout ))))) ) )

	.dataa(!\InstructionMemory|rom~245_combout ),
	.datab(!\PC|pc_out [10]),
	.datac(!\InstructionMemory|rom~247_combout ),
	.datad(!\InstructionMemory|rom~246_combout ),
	.datae(!\PC|pc_out [2]),
	.dataf(!\InstructionMemory|rom~248_combout ),
	.datag(!\InstructionMemory|rom~252_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~80 .extended_lut = "on";
defparam \InstructionMemory|rom~80 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \InstructionMemory|rom~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y23_N27
cyclonev_lcell_comb \Control|Decoder1~2 (
// Equation(s):
// \Control|Decoder1~2_combout  = ( !\InstructionMemory|rom~210_combout  & ( !\InstructionMemory|rom~200_combout  & ( (!\reset~input_o  & (\InstructionMemory|rom~211_combout  & (\InstructionMemory|rom~189_combout  & !\InstructionMemory|rom~209_combout ))) ) 
// ) )

	.dataa(!\reset~input_o ),
	.datab(!\InstructionMemory|rom~211_combout ),
	.datac(!\InstructionMemory|rom~189_combout ),
	.datad(!\InstructionMemory|rom~209_combout ),
	.datae(!\InstructionMemory|rom~210_combout ),
	.dataf(!\InstructionMemory|rom~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Decoder1~2 .extended_lut = "off";
defparam \Control|Decoder1~2 .lut_mask = 64'h0200000000000000;
defparam \Control|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N33
cyclonev_lcell_comb \Control|Decoder0~2 (
// Equation(s):
// \Control|Decoder0~2_combout  = ( \InstructionMemory|rom~5_combout  & ( \Control|Decoder0~0_combout  & ( (!\Control|Selector9~0_combout  & !\InstructionMemory|rom~41_combout ) ) ) ) # ( !\InstructionMemory|rom~5_combout  & ( \Control|Decoder0~0_combout  & 
// ( (!\InstructionMemory|rom~41_combout  & ((!\InstructionMemory|rom~42_combout ) # (!\Control|Selector9~0_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~42_combout ),
	.datab(!\Control|Selector9~0_combout ),
	.datac(!\InstructionMemory|rom~41_combout ),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~5_combout ),
	.dataf(!\Control|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Decoder0~2 .extended_lut = "off";
defparam \Control|Decoder0~2 .lut_mask = 64'h00000000E0E0C0C0;
defparam \Control|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y27_N24
cyclonev_lcell_comb \Control|RegDst[0]~0 (
// Equation(s):
// \Control|RegDst[0]~0_combout  = ( \Control|Decoder1~0_combout  & ( \Control|Decoder0~2_combout  & ( !\InstructionMemory|rom~4_combout  ) ) ) # ( !\Control|Decoder1~0_combout  & ( \Control|Decoder0~2_combout  ) ) # ( !\Control|Decoder1~0_combout  & ( 
// !\Control|Decoder0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~4_combout ),
	.datad(gnd),
	.datae(!\Control|Decoder1~0_combout ),
	.dataf(!\Control|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|RegDst[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|RegDst[0]~0 .extended_lut = "off";
defparam \Control|RegDst[0]~0 .lut_mask = 64'hFFFF0000FFFFF0F0;
defparam \Control|RegDst[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y27_N24
cyclonev_lcell_comb \write_reg_mux_ra|out[0]~6 (
// Equation(s):
// \write_reg_mux_ra|out[0]~6_combout  = ( !\PC|pc_out [10] & ( ((\Control|Selector9~0_combout  & ((!\Control|RegDst[0]~0_combout  & (\InstructionMemory|rom~80_combout )) # (\Control|RegDst[0]~0_combout  & ((\InstructionMemory|rom~119_combout )))))) # 
// (\Control|Decoder1~2_combout ) ) ) # ( \PC|pc_out [10] & ( ((\Control|Selector9~0_combout  & ((!\Control|RegDst[0]~0_combout  & (\InstructionMemory|rom~80_combout )) # (\Control|RegDst[0]~0_combout  & ((\InstructionMemory|rom~115_combout )))))) # 
// (\Control|Decoder1~2_combout ) ) )

	.dataa(!\Control|Selector9~0_combout ),
	.datab(!\InstructionMemory|rom~80_combout ),
	.datac(!\InstructionMemory|rom~115_combout ),
	.datad(!\Control|Decoder1~2_combout ),
	.datae(!\PC|pc_out [10]),
	.dataf(!\Control|RegDst[0]~0_combout ),
	.datag(!\InstructionMemory|rom~119_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg_mux_ra|out[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg_mux_ra|out[0]~6 .extended_lut = "on";
defparam \write_reg_mux_ra|out[0]~6 .lut_mask = 64'h11FF11FF05FF05FF;
defparam \write_reg_mux_ra|out[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y25_N18
cyclonev_lcell_comb \InstructionMemory|rom~96 (
// Equation(s):
// \InstructionMemory|rom~96_combout  = ( \PC|pc_out [4] & ( (\PC|pc_out [2] & (!\PC|pc_out [3] & !\PC|pc_out [10])) ) ) # ( !\PC|pc_out [4] & ( (!\PC|pc_out [5] & (\PC|pc_out [10] & (!\PC|pc_out [2] $ (\PC|pc_out [3])))) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [10]),
	.datae(gnd),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~96 .extended_lut = "off";
defparam \InstructionMemory|rom~96 .lut_mask = 64'h0090009044004400;
defparam \InstructionMemory|rom~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y23_N3
cyclonev_lcell_comb \InstructionMemory|rom~98 (
// Equation(s):
// \InstructionMemory|rom~98_combout  = ( \PC|pc_out [4] & ( (\PC|pc_out [8] & ((!\PC|pc_out [5]) # (!\PC|pc_out [6]))) ) ) # ( !\PC|pc_out [4] & ( (!\PC|pc_out [5] & (\PC|pc_out [6] & !\PC|pc_out [8])) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [8]),
	.datae(gnd),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~98 .extended_lut = "off";
defparam \InstructionMemory|rom~98 .lut_mask = 64'h0C000C0000FC00FC;
defparam \InstructionMemory|rom~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y23_N27
cyclonev_lcell_comb \InstructionMemory|rom~97 (
// Equation(s):
// \InstructionMemory|rom~97_combout  = ( \PC|pc_out [8] & ( (!\PC|pc_out [4] & (\PC|pc_out [6] & \PC|pc_out [5])) ) ) # ( !\PC|pc_out [8] & ( (!\PC|pc_out [4] & (!\PC|pc_out [6] & \PC|pc_out [5])) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(gnd),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [5]),
	.datae(gnd),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~97 .extended_lut = "off";
defparam \InstructionMemory|rom~97 .lut_mask = 64'h00A000A0000A000A;
defparam \InstructionMemory|rom~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y23_N36
cyclonev_lcell_comb \InstructionMemory|rom~99 (
// Equation(s):
// \InstructionMemory|rom~99_combout  = ( \InstructionMemory|rom~98_combout  & ( \InstructionMemory|rom~97_combout  & ( (!\PC|pc_out [7] & !\PC|pc_out [2]) ) ) ) # ( !\InstructionMemory|rom~98_combout  & ( \InstructionMemory|rom~97_combout  & ( (\PC|pc_out 
// [3] & (!\PC|pc_out [7] & !\PC|pc_out [2])) ) ) ) # ( \InstructionMemory|rom~98_combout  & ( !\InstructionMemory|rom~97_combout  & ( (!\PC|pc_out [3] & (!\PC|pc_out [7] & !\PC|pc_out [2])) ) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [2]),
	.datae(!\InstructionMemory|rom~98_combout ),
	.dataf(!\InstructionMemory|rom~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~99 .extended_lut = "off";
defparam \InstructionMemory|rom~99 .lut_mask = 64'h0000C0003000F000;
defparam \InstructionMemory|rom~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y23_N0
cyclonev_lcell_comb \InstructionMemory|rom~100 (
// Equation(s):
// \InstructionMemory|rom~100_combout  = ( \PC|pc_out [3] & ( (!\PC|pc_out [7] & (!\PC|pc_out [5] $ (\PC|pc_out [8]))) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(gnd),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [7]),
	.datae(gnd),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~100 .extended_lut = "off";
defparam \InstructionMemory|rom~100 .lut_mask = 64'h00000000A500A500;
defparam \InstructionMemory|rom~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y23_N12
cyclonev_lcell_comb \InstructionMemory|rom~101 (
// Equation(s):
// \InstructionMemory|rom~101_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [8] & ( \PC|pc_out [5] ) ) ) # ( !\PC|pc_out [7] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [3] & !\PC|pc_out [5]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~101 .extended_lut = "off";
defparam \InstructionMemory|rom~101 .lut_mask = 64'hF0000000000000FF;
defparam \InstructionMemory|rom~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y23_N24
cyclonev_lcell_comb \InstructionMemory|rom~102 (
// Equation(s):
// \InstructionMemory|rom~102_combout  = ( \InstructionMemory|rom~101_combout  & ( (!\PC|pc_out [6] & (\PC|pc_out [2] & ((!\PC|pc_out [4]) # (\InstructionMemory|rom~100_combout )))) ) ) # ( !\InstructionMemory|rom~101_combout  & ( (\PC|pc_out [4] & 
// (!\PC|pc_out [6] & (\PC|pc_out [2] & \InstructionMemory|rom~100_combout ))) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [2]),
	.datad(!\InstructionMemory|rom~100_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~102 .extended_lut = "off";
defparam \InstructionMemory|rom~102 .lut_mask = 64'h00040004080C080C;
defparam \InstructionMemory|rom~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y23_N57
cyclonev_lcell_comb \InstructionMemory|rom~103 (
// Equation(s):
// \InstructionMemory|rom~103_combout  = ( \InstructionMemory|rom~99_combout  & ( \InstructionMemory|rom~102_combout  & ( (!\PC|pc_out [9] & (((\InstructionMemory|rom~96_combout  & \InstructionMemory|rom~20_combout )) # (\PC|pc_out [10]))) ) ) ) # ( 
// !\InstructionMemory|rom~99_combout  & ( \InstructionMemory|rom~102_combout  & ( (!\PC|pc_out [9] & (((\InstructionMemory|rom~96_combout  & \InstructionMemory|rom~20_combout )) # (\PC|pc_out [10]))) ) ) ) # ( \InstructionMemory|rom~99_combout  & ( 
// !\InstructionMemory|rom~102_combout  & ( (!\PC|pc_out [9] & (((\InstructionMemory|rom~96_combout  & \InstructionMemory|rom~20_combout )) # (\PC|pc_out [10]))) ) ) ) # ( !\InstructionMemory|rom~99_combout  & ( !\InstructionMemory|rom~102_combout  & ( 
// (!\PC|pc_out [9] & (\InstructionMemory|rom~96_combout  & \InstructionMemory|rom~20_combout )) ) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [10]),
	.datac(!\InstructionMemory|rom~96_combout ),
	.datad(!\InstructionMemory|rom~20_combout ),
	.datae(!\InstructionMemory|rom~99_combout ),
	.dataf(!\InstructionMemory|rom~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~103 .extended_lut = "off";
defparam \InstructionMemory|rom~103 .lut_mask = 64'h000A222A222A222A;
defparam \InstructionMemory|rom~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y23_N51
cyclonev_lcell_comb \InstructionMemory|rom~364 (
// Equation(s):
// \InstructionMemory|rom~364_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [3] & ( (\PC|pc_out [7] & (!\PC|pc_out [5] & (\PC|pc_out [4] & !\PC|pc_out [8]))) ) ) ) # ( !\PC|pc_out [6] & ( \PC|pc_out [3] & ( (!\PC|pc_out [8] & (!\PC|pc_out [7] $ (!\PC|pc_out 
// [4]))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [8] & ((!\PC|pc_out [7] & ((\PC|pc_out [4]))) # (\PC|pc_out [7] & (!\PC|pc_out [5] & !\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [6] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [5] & 
// ((!\PC|pc_out [4] & (!\PC|pc_out [7] & \PC|pc_out [8])) # (\PC|pc_out [4] & ((!\PC|pc_out [8]))))) ) ) )

	.dataa(!\PC|pc_out [7]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~364 .extended_lut = "off";
defparam \InstructionMemory|rom~364 .lut_mask = 64'h0C804A005A000400;
defparam \InstructionMemory|rom~364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y23_N30
cyclonev_lcell_comb \InstructionMemory|rom~363 (
// Equation(s):
// \InstructionMemory|rom~363_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [3] & ( (!\PC|pc_out [4] & (!\PC|pc_out [5] & (!\PC|pc_out [7] $ (!\PC|pc_out [8])))) ) ) ) # ( !\PC|pc_out [6] & ( \PC|pc_out [3] & ( (!\PC|pc_out [7] & (((!\PC|pc_out [5] & \PC|pc_out 
// [8])))) # (\PC|pc_out [7] & (!\PC|pc_out [8] & (!\PC|pc_out [4] $ (\PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [3] & ( (\PC|pc_out [7] & (\PC|pc_out [8] & (!\PC|pc_out [4] $ (\PC|pc_out [5])))) ) ) ) # ( !\PC|pc_out [6] & ( !\PC|pc_out [3] 
// & ( (\PC|pc_out [7] & (!\PC|pc_out [4] & (\PC|pc_out [5] & \PC|pc_out [8]))) ) ) )

	.dataa(!\PC|pc_out [7]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~363 .extended_lut = "off";
defparam \InstructionMemory|rom~363 .lut_mask = 64'h0004004141A04080;
defparam \InstructionMemory|rom~363 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y23_N0
cyclonev_lcell_comb \InstructionMemory|rom~362 (
// Equation(s):
// \InstructionMemory|rom~362_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [3] & ( (!\PC|pc_out [8] & (!\PC|pc_out [6] & (!\PC|pc_out [7] $ (\PC|pc_out [4])))) # (\PC|pc_out [8] & (\PC|pc_out [6] & (\PC|pc_out [7] & \PC|pc_out [4]))) ) ) ) # ( \PC|pc_out [5] & 
// ( !\PC|pc_out [3] & ( (!\PC|pc_out [7] & (!\PC|pc_out [4] & (!\PC|pc_out [8] $ (\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [8] & (!\PC|pc_out [6] & (\PC|pc_out [7] & !\PC|pc_out [4]))) ) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~362 .extended_lut = "off";
defparam \InstructionMemory|rom~362 .lut_mask = 64'h0800900000008009;
defparam \InstructionMemory|rom~362 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y23_N30
cyclonev_lcell_comb \InstructionMemory|rom~94 (
// Equation(s):
// \InstructionMemory|rom~94_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [4] & ( (!\PC|pc_out [3] & ((!\PC|pc_out [5] & (!\PC|pc_out [7])) # (\PC|pc_out [5] & ((\PC|pc_out [8]))))) ) ) ) # ( !\PC|pc_out [6] & ( \PC|pc_out [4] & ( (!\PC|pc_out [8] & 
// ((!\PC|pc_out [5] & (\PC|pc_out [7] & !\PC|pc_out [3])) # (\PC|pc_out [5] & (!\PC|pc_out [7])))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [4] & ( (\PC|pc_out [3] & (\PC|pc_out [8] & (!\PC|pc_out [5] $ (!\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [6] & ( 
// !\PC|pc_out [4] & ( (\PC|pc_out [5] & (\PC|pc_out [7] & (\PC|pc_out [3] & !\PC|pc_out [8]))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~94 .extended_lut = "off";
defparam \InstructionMemory|rom~94 .lut_mask = 64'h01000006640080D0;
defparam \InstructionMemory|rom~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y23_N21
cyclonev_lcell_comb \InstructionMemory|rom~95 (
// Equation(s):
// \InstructionMemory|rom~95_combout  = ( \PC|pc_out [10] & ( \InstructionMemory|rom~94_combout  & ( (\PC|pc_out [2]) # (\InstructionMemory|rom~363_combout ) ) ) ) # ( !\PC|pc_out [10] & ( \InstructionMemory|rom~94_combout  & ( (!\PC|pc_out [2] & 
// ((\InstructionMemory|rom~362_combout ))) # (\PC|pc_out [2] & (\InstructionMemory|rom~364_combout )) ) ) ) # ( \PC|pc_out [10] & ( !\InstructionMemory|rom~94_combout  & ( (\InstructionMemory|rom~363_combout  & !\PC|pc_out [2]) ) ) ) # ( !\PC|pc_out [10] & 
// ( !\InstructionMemory|rom~94_combout  & ( (!\PC|pc_out [2] & ((\InstructionMemory|rom~362_combout ))) # (\PC|pc_out [2] & (\InstructionMemory|rom~364_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~364_combout ),
	.datab(!\InstructionMemory|rom~363_combout ),
	.datac(!\PC|pc_out [2]),
	.datad(!\InstructionMemory|rom~362_combout ),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~95 .extended_lut = "off";
defparam \InstructionMemory|rom~95 .lut_mask = 64'h05F5303005F53F3F;
defparam \InstructionMemory|rom~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y23_N3
cyclonev_lcell_comb \InstructionMemory|rom~298 (
// Equation(s):
// \InstructionMemory|rom~298_combout  = ( \InstructionMemory|rom~95_combout  & ( (\PC|pc_out [9]) # (\InstructionMemory|rom~103_combout ) ) ) # ( !\InstructionMemory|rom~95_combout  & ( \InstructionMemory|rom~103_combout  ) )

	.dataa(!\InstructionMemory|rom~103_combout ),
	.datab(gnd),
	.datac(!\PC|pc_out [9]),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~95_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~298 .extended_lut = "off";
defparam \InstructionMemory|rom~298 .lut_mask = 64'h55555F5F55555F5F;
defparam \InstructionMemory|rom~298 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y25_N12
cyclonev_lcell_comb \InstructionMemory|rom~299 (
// Equation(s):
// \InstructionMemory|rom~299_combout  = ( \PC|pc_out [9] & ( \InstructionMemory|rom~136_combout  & ( \InstructionMemory|rom~135_combout  ) ) ) # ( !\PC|pc_out [9] & ( \InstructionMemory|rom~136_combout  ) ) # ( \PC|pc_out [9] & ( 
// !\InstructionMemory|rom~136_combout  & ( \InstructionMemory|rom~135_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~135_combout ),
	.datad(gnd),
	.datae(!\PC|pc_out [9]),
	.dataf(!\InstructionMemory|rom~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~299 .extended_lut = "off";
defparam \InstructionMemory|rom~299 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \InstructionMemory|rom~299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N48
cyclonev_lcell_comb \write_reg_mux_ra|out[2]~1 (
// Equation(s):
// \write_reg_mux_ra|out[2]~1_combout  = ( \Control|RegDst[0]~0_combout  & ( (!\Control|Decoder1~2_combout  & ((!\Control|Selector9~0_combout ) # (!\InstructionMemory|rom~299_combout ))) ) ) # ( !\Control|RegDst[0]~0_combout  & ( 
// (!\Control|Decoder1~2_combout  & ((!\Control|Selector9~0_combout ) # (!\InstructionMemory|rom~298_combout ))) ) )

	.dataa(!\Control|Selector9~0_combout ),
	.datab(!\Control|Decoder1~2_combout ),
	.datac(!\InstructionMemory|rom~298_combout ),
	.datad(!\InstructionMemory|rom~299_combout ),
	.datae(gnd),
	.dataf(!\Control|RegDst[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg_mux_ra|out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg_mux_ra|out[2]~1 .extended_lut = "off";
defparam \write_reg_mux_ra|out[2]~1 .lut_mask = 64'hC8C8C8C8CC88CC88;
defparam \write_reg_mux_ra|out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N3
cyclonev_lcell_comb \RegFile|Decoder0~16 (
// Equation(s):
// \RegFile|Decoder0~16_combout  = ( \write_reg_mux_ra|out[0]~6_combout  & ( \write_reg_mux_ra|out[2]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\write_reg_mux_ra|out[0]~6_combout ),
	.dataf(!\write_reg_mux_ra|out[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~16 .extended_lut = "off";
defparam \RegFile|Decoder0~16 .lut_mask = 64'h000000000000FFFF;
defparam \RegFile|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y23_N6
cyclonev_lcell_comb \InstructionMemory|rom~360 (
// Equation(s):
// \InstructionMemory|rom~360_combout  = ( \PC|pc_out [3] & ( \PC|pc_out [8] & ( (\PC|pc_out [6] & (\PC|pc_out [4] & (\PC|pc_out [7] & \PC|pc_out [5]))) ) ) ) # ( \PC|pc_out [3] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [6] & (\PC|pc_out [5] & (!\PC|pc_out [4] $ 
// (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [3] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [6] & (!\PC|pc_out [4] & (!\PC|pc_out [7] $ (!\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [3]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~360 .extended_lut = "off";
defparam \InstructionMemory|rom~360 .lut_mask = 64'h0880008200000001;
defparam \InstructionMemory|rom~360 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y23_N42
cyclonev_lcell_comb \InstructionMemory|rom~359 (
// Equation(s):
// \InstructionMemory|rom~359_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [8] & ( (\PC|pc_out [6] & (\PC|pc_out [4] & \PC|pc_out [7])) ) ) ) # ( !\PC|pc_out [5] & ( \PC|pc_out [8] & ( (\PC|pc_out [6] & (!\PC|pc_out [4] & (!\PC|pc_out [7] $ (!\PC|pc_out 
// [3])))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [6] & (\PC|pc_out [4] & (\PC|pc_out [7] & \PC|pc_out [3]))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [4] & (\PC|pc_out [7] & \PC|pc_out [3])) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~359 .extended_lut = "off";
defparam \InstructionMemory|rom~359 .lut_mask = 64'h000C000204400101;
defparam \InstructionMemory|rom~359 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y23_N24
cyclonev_lcell_comb \InstructionMemory|rom~108 (
// Equation(s):
// \InstructionMemory|rom~108_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (\PC|pc_out [6] & (\PC|pc_out [3] & !\PC|pc_out [4])) ) ) ) # ( !\PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [5] & (!\PC|pc_out [3] & \PC|pc_out [4])) 
// # (\PC|pc_out [5] & (\PC|pc_out [3] & !\PC|pc_out [4])))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [7] & ( (\PC|pc_out [6] & ((!\PC|pc_out [3] & ((\PC|pc_out [4]))) # (\PC|pc_out [3] & (\PC|pc_out [5] & !\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [8] & ( 
// !\PC|pc_out [7] & ( (\PC|pc_out [4] & ((!\PC|pc_out [6] & (\PC|pc_out [5])) # (\PC|pc_out [6] & (!\PC|pc_out [5] & !\PC|pc_out [3])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~108 .extended_lut = "off";
defparam \InstructionMemory|rom~108 .lut_mask = 64'h0062015002800500;
defparam \InstructionMemory|rom~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y23_N15
cyclonev_lcell_comb \InstructionMemory|rom~109 (
// Equation(s):
// \InstructionMemory|rom~109_combout  = ( \InstructionMemory|rom~359_combout  & ( \InstructionMemory|rom~108_combout  & ( ((!\PC|pc_out [2] & (\InstructionMemory|rom~360_combout )) # (\PC|pc_out [2] & ((\InstructionMemory|rom~364_combout )))) # (\PC|pc_out 
// [10]) ) ) ) # ( !\InstructionMemory|rom~359_combout  & ( \InstructionMemory|rom~108_combout  & ( (!\PC|pc_out [2] & (\InstructionMemory|rom~360_combout  & (!\PC|pc_out [10]))) # (\PC|pc_out [2] & (((\InstructionMemory|rom~364_combout ) # (\PC|pc_out 
// [10])))) ) ) ) # ( \InstructionMemory|rom~359_combout  & ( !\InstructionMemory|rom~108_combout  & ( (!\PC|pc_out [2] & (((\PC|pc_out [10])) # (\InstructionMemory|rom~360_combout ))) # (\PC|pc_out [2] & (((!\PC|pc_out [10] & 
// \InstructionMemory|rom~364_combout )))) ) ) ) # ( !\InstructionMemory|rom~359_combout  & ( !\InstructionMemory|rom~108_combout  & ( (!\PC|pc_out [10] & ((!\PC|pc_out [2] & (\InstructionMemory|rom~360_combout )) # (\PC|pc_out [2] & 
// ((\InstructionMemory|rom~364_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~360_combout ),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [10]),
	.datad(!\InstructionMemory|rom~364_combout ),
	.datae(!\InstructionMemory|rom~359_combout ),
	.dataf(!\InstructionMemory|rom~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~109 .extended_lut = "off";
defparam \InstructionMemory|rom~109 .lut_mask = 64'h40704C7C43734F7F;
defparam \InstructionMemory|rom~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y23_N57
cyclonev_lcell_comb \InstructionMemory|rom~296 (
// Equation(s):
// \InstructionMemory|rom~296_combout  = ( \PC|pc_out [9] & ( (\InstructionMemory|rom~103_combout ) # (\InstructionMemory|rom~109_combout ) ) ) # ( !\PC|pc_out [9] & ( \InstructionMemory|rom~103_combout  ) )

	.dataa(!\InstructionMemory|rom~109_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~103_combout ),
	.datae(gnd),
	.dataf(!\PC|pc_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~296 .extended_lut = "off";
defparam \InstructionMemory|rom~296 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \InstructionMemory|rom~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N39
cyclonev_lcell_comb \InstructionMemory|rom~253 (
// Equation(s):
// \InstructionMemory|rom~253_combout  = ( \PC|pc_out [6] & ( (\PC|pc_out [8] & (\PC|pc_out [3] & (!\PC|pc_out [5] & !\PC|pc_out [7]))) ) ) # ( !\PC|pc_out [6] & ( (!\PC|pc_out [8] & (!\PC|pc_out [3] & (!\PC|pc_out [5] & !\PC|pc_out [7]))) # (\PC|pc_out [8] 
// & (\PC|pc_out [3] & (\PC|pc_out [5] & \PC|pc_out [7]))) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [7]),
	.datae(gnd),
	.dataf(!\PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~253 .extended_lut = "off";
defparam \InstructionMemory|rom~253 .lut_mask = 64'h8001800110001000;
defparam \InstructionMemory|rom~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y23_N36
cyclonev_lcell_comb \InstructionMemory|rom~255 (
// Equation(s):
// \InstructionMemory|rom~255_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [3] & ( (!\PC|pc_out [6] & (((!\PC|pc_out [7] & !\PC|pc_out [2])) # (\PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [8] & ( \PC|pc_out [3] & ( (!\PC|pc_out [6] & (!\PC|pc_out [5] & 
// (!\PC|pc_out [7] & !\PC|pc_out [2]))) # (\PC|pc_out [6] & (\PC|pc_out [5] & (\PC|pc_out [7] & \PC|pc_out [2]))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [5] & (\PC|pc_out [7] & !\PC|pc_out [2])) # (\PC|pc_out [5] & 
// (!\PC|pc_out [7] & \PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [6] & (!\PC|pc_out [5] & !\PC|pc_out [7])) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~255 .extended_lut = "off";
defparam \InstructionMemory|rom~255 .lut_mask = 64'h808008208001A222;
defparam \InstructionMemory|rom~255 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y25_N9
cyclonev_lcell_comb \InstructionMemory|rom~254 (
// Equation(s):
// \InstructionMemory|rom~254_combout  = ( !\PC|pc_out [5] & ( \PC|pc_out [7] & ( (\PC|pc_out [3] & (\PC|pc_out [2] & (\PC|pc_out [6] & \PC|pc_out [8]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~254 .extended_lut = "off";
defparam \InstructionMemory|rom~254 .lut_mask = 64'h0000000000010000;
defparam \InstructionMemory|rom~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y25_N36
cyclonev_lcell_comb \InstructionMemory|rom~324 (
// Equation(s):
// \InstructionMemory|rom~324_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [5] & ( (!\PC|pc_out [8] & ((!\PC|pc_out [2] & ((!\PC|pc_out [6]))) # (\PC|pc_out [2] & (!\PC|pc_out [3])))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out [5] & ( (!\PC|pc_out [8] & 
// (!\PC|pc_out [6] & (!\PC|pc_out [3] $ (!\PC|pc_out [2])))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [5] & ( (!\PC|pc_out [3] & (!\PC|pc_out [8] & \PC|pc_out [6])) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~324 .extended_lut = "off";
defparam \InstructionMemory|rom~324 .lut_mask = 64'h000000A06000E020;
defparam \InstructionMemory|rom~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y25_N42
cyclonev_lcell_comb \InstructionMemory|rom~325 (
// Equation(s):
// \InstructionMemory|rom~325_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [7] & ( (\PC|pc_out [8] & (((\PC|pc_out [3] & !\PC|pc_out [2])) # (\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [5] & ( \PC|pc_out [7] & ( (!\PC|pc_out [8] & (!\PC|pc_out [3] & ((!\PC|pc_out 
// [6])))) # (\PC|pc_out [8] & (\PC|pc_out [2] & (!\PC|pc_out [3] $ (!\PC|pc_out [6])))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [8] & (!\PC|pc_out [3] $ (((!\PC|pc_out [6]) # (\PC|pc_out [2]))))) ) ) ) # ( !\PC|pc_out [5] & ( 
// !\PC|pc_out [7] & ( (!\PC|pc_out [2] & (!\PC|pc_out [3] $ (((!\PC|pc_out [8] & !\PC|pc_out [6]))))) # (\PC|pc_out [2] & (!\PC|pc_out [3] & (\PC|pc_out [8] & \PC|pc_out [6]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~325 .extended_lut = "off";
defparam \InstructionMemory|rom~325 .lut_mask = 64'h488A5090A102040F;
defparam \InstructionMemory|rom~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y27_N24
cyclonev_lcell_comb \InstructionMemory|rom~323 (
// Equation(s):
// \InstructionMemory|rom~323_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [7] & ( (!\PC|pc_out [2] & (!\PC|pc_out [8] & ((!\PC|pc_out [6])))) # (\PC|pc_out [2] & (!\PC|pc_out [3] & (!\PC|pc_out [8] $ (\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [5] & ( 
// \PC|pc_out [7] & ( (!\PC|pc_out [8] & (\PC|pc_out [2] & (\PC|pc_out [3] & !\PC|pc_out [6]))) # (\PC|pc_out [8] & (\PC|pc_out [6] & ((\PC|pc_out [3]) # (\PC|pc_out [2])))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [3] & (\PC|pc_out [6] 
// & ((!\PC|pc_out [2]) # (\PC|pc_out [8])))) # (\PC|pc_out [3] & (\PC|pc_out [8] & (!\PC|pc_out [2]))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [8] & (((\PC|pc_out [3] & \PC|pc_out [6])))) # (\PC|pc_out [8] & (\PC|pc_out [2] & 
// (!\PC|pc_out [3] $ (\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~323 .extended_lut = "off";
defparam \InstructionMemory|rom~323 .lut_mask = 64'h100B04D40215A810;
defparam \InstructionMemory|rom~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y23_N6
cyclonev_lcell_comb \InstructionMemory|rom~326 (
// Equation(s):
// \InstructionMemory|rom~326_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [3] & ( (\PC|pc_out [6] & (\PC|pc_out [2] & (!\PC|pc_out [7] $ (\PC|pc_out [5])))) ) ) ) # ( !\PC|pc_out [8] & ( \PC|pc_out [3] & ( (!\PC|pc_out [6] & (\PC|pc_out [5] & (!\PC|pc_out [7] 
// $ (\PC|pc_out [2])))) # (\PC|pc_out [6] & (\PC|pc_out [7] & (!\PC|pc_out [2] & !\PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [5] & (((\PC|pc_out [7])))) # (\PC|pc_out [5] & (!\PC|pc_out [6] & ((\PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~326 .extended_lut = "off";
defparam \InstructionMemory|rom~326 .lut_mask = 64'h330A000010820401;
defparam \InstructionMemory|rom~326 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y23_N24
cyclonev_lcell_comb \InstructionMemory|rom~256 (
// Equation(s):
// \InstructionMemory|rom~256_combout  = ( !\PC|pc_out [10] & ( (!\PC|pc_out [9] & ((((!\PC|pc_out [4]))))) # (\PC|pc_out [9] & ((!\PC|pc_out [4] & (\InstructionMemory|rom~324_combout )) # (\PC|pc_out [4] & (((\InstructionMemory|rom~326_combout )))))) ) ) # 
// ( \PC|pc_out [10] & ( ((!\PC|pc_out [9] & (((!\PC|pc_out [4])))) # (\PC|pc_out [9] & ((!\PC|pc_out [4] & ((\InstructionMemory|rom~323_combout ))) # (\PC|pc_out [4] & (\InstructionMemory|rom~325_combout ))))) ) )

	.dataa(!\InstructionMemory|rom~324_combout ),
	.datab(!\PC|pc_out [9]),
	.datac(!\InstructionMemory|rom~325_combout ),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~323_combout ),
	.datag(!\InstructionMemory|rom~326_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~256 .extended_lut = "on";
defparam \InstructionMemory|rom~256 .lut_mask = 64'hDD03CC03DD03FF03;
defparam \InstructionMemory|rom~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y25_N51
cyclonev_lcell_comb \InstructionMemory|rom~260 (
// Equation(s):
// \InstructionMemory|rom~260_combout  = ( !\PC|pc_out [5] & ( \PC|pc_out [7] & ( (!\PC|pc_out [3] & (!\PC|pc_out [2] & (\PC|pc_out [6] & \PC|pc_out [8]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~260 .extended_lut = "off";
defparam \InstructionMemory|rom~260 .lut_mask = 64'h0000000000080000;
defparam \InstructionMemory|rom~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y23_N18
cyclonev_lcell_comb \InstructionMemory|rom~146 (
// Equation(s):
// \InstructionMemory|rom~146_combout  = ( !\PC|pc_out [10] & ( ((!\PC|pc_out [9] & ((!\InstructionMemory|rom~256_combout  & (\InstructionMemory|rom~260_combout )) # (\InstructionMemory|rom~256_combout  & ((\InstructionMemory|rom~254_combout ))))) # 
// (\PC|pc_out [9] & (((\InstructionMemory|rom~256_combout ))))) ) ) # ( \PC|pc_out [10] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~256_combout  & ((\InstructionMemory|rom~255_combout ))) # (\InstructionMemory|rom~256_combout  & 
// (\InstructionMemory|rom~253_combout ))))) # (\PC|pc_out [9] & ((((\InstructionMemory|rom~256_combout ))))) ) )

	.dataa(!\InstructionMemory|rom~253_combout ),
	.datab(!\PC|pc_out [9]),
	.datac(!\InstructionMemory|rom~255_combout ),
	.datad(!\InstructionMemory|rom~254_combout ),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~256_combout ),
	.datag(!\InstructionMemory|rom~260_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~146 .extended_lut = "on";
defparam \InstructionMemory|rom~146 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \InstructionMemory|rom~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y25_N54
cyclonev_lcell_comb \write_reg_mux_ra|out[4]~0 (
// Equation(s):
// \write_reg_mux_ra|out[4]~0_combout  = ( !\Control|Decoder1~2_combout  & ( \Control|RegDst[0]~0_combout  & ( (!\Control|Selector9~0_combout ) # (!\InstructionMemory|rom~146_combout ) ) ) ) # ( !\Control|Decoder1~2_combout  & ( !\Control|RegDst[0]~0_combout 
//  & ( (!\Control|Selector9~0_combout ) # (!\InstructionMemory|rom~296_combout ) ) ) )

	.dataa(!\Control|Selector9~0_combout ),
	.datab(!\InstructionMemory|rom~296_combout ),
	.datac(!\InstructionMemory|rom~146_combout ),
	.datad(gnd),
	.datae(!\Control|Decoder1~2_combout ),
	.dataf(!\Control|RegDst[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg_mux_ra|out[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg_mux_ra|out[4]~0 .extended_lut = "off";
defparam \write_reg_mux_ra|out[4]~0 .lut_mask = 64'hEEEE0000FAFA0000;
defparam \write_reg_mux_ra|out[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y22_N54
cyclonev_lcell_comb \Control|Selector11~0 (
// Equation(s):
// \Control|Selector11~0_combout  = ( \InstructionMemory|rom~210_combout  & ( \InstructionMemory|rom~200_combout  & ( (!\InstructionMemory|rom~209_combout  & !\reset~input_o ) ) ) ) # ( !\InstructionMemory|rom~210_combout  & ( 
// \InstructionMemory|rom~200_combout  & ( (!\InstructionMemory|rom~211_combout  & (\InstructionMemory|rom~209_combout  & !\reset~input_o )) ) ) ) # ( \InstructionMemory|rom~210_combout  & ( !\InstructionMemory|rom~200_combout  & ( 
// (!\InstructionMemory|rom~209_combout  & !\reset~input_o ) ) ) ) # ( !\InstructionMemory|rom~210_combout  & ( !\InstructionMemory|rom~200_combout  & ( (!\reset~input_o  & ((!\InstructionMemory|rom~211_combout  & ((\InstructionMemory|rom~209_combout ))) # 
// (\InstructionMemory|rom~211_combout  & (\InstructionMemory|rom~189_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~211_combout ),
	.datab(!\InstructionMemory|rom~189_combout ),
	.datac(!\InstructionMemory|rom~209_combout ),
	.datad(!\reset~input_o ),
	.datae(!\InstructionMemory|rom~210_combout ),
	.dataf(!\InstructionMemory|rom~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector11~0 .extended_lut = "off";
defparam \Control|Selector11~0 .lut_mask = 64'h1B00F0000A00F000;
defparam \Control|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N39
cyclonev_lcell_comb \Control|Selector11~1 (
// Equation(s):
// \Control|Selector11~1_combout  = ( \Control|Selector11~0_combout  & ( (!\InstructionMemory|rom~4_combout  & (\Control|Decoder0~2_combout  & !\Control|Selector9~3_combout )) ) ) # ( !\Control|Selector11~0_combout  & ( ((!\InstructionMemory|rom~4_combout  & 
// \Control|Decoder0~2_combout )) # (\Control|Selector9~3_combout ) ) )

	.dataa(!\InstructionMemory|rom~4_combout ),
	.datab(!\Control|Decoder0~2_combout ),
	.datac(gnd),
	.datad(!\Control|Selector9~3_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector11~1 .extended_lut = "off";
defparam \Control|Selector11~1 .lut_mask = 64'h22FF22FF22002200;
defparam \Control|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y23_N36
cyclonev_lcell_comb \InstructionMemory|rom~361 (
// Equation(s):
// \InstructionMemory|rom~361_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [8] & ( (\PC|pc_out [6] & (!\PC|pc_out [3] & (!\PC|pc_out [5] $ (\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out [8] & ( (\PC|pc_out [6] & (!\PC|pc_out [5] & (\PC|pc_out [3] 
// & !\PC|pc_out [4]))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [8] & ( (\PC|pc_out [3] & ((!\PC|pc_out [5] & ((!\PC|pc_out [4]))) # (\PC|pc_out [5] & (!\PC|pc_out [6] & \PC|pc_out [4])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~361 .extended_lut = "off";
defparam \InstructionMemory|rom~361 .lut_mask = 64'h00000C0204004010;
defparam \InstructionMemory|rom~361 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y22_N24
cyclonev_lcell_comb \InstructionMemory|rom~105 (
// Equation(s):
// \InstructionMemory|rom~105_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [8] & ( (\PC|pc_out [6] & (!\PC|pc_out [3] & ((!\PC|pc_out [7]) # (\PC|pc_out [5])))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [8] & ( (\PC|pc_out [6] & (\PC|pc_out [3] & ((\PC|pc_out 
// [7]) # (\PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [5] & (!\PC|pc_out [3] & (!\PC|pc_out [6] $ (!\PC|pc_out [7])))) # (\PC|pc_out [5] & (!\PC|pc_out [6] & ((!\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [4] & ( 
// !\PC|pc_out [8] & ( (!\PC|pc_out [6] & (\PC|pc_out [5] & (\PC|pc_out [3] & \PC|pc_out [7]))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~105 .extended_lut = "off";
defparam \InstructionMemory|rom~105 .lut_mask = 64'h0002628001055010;
defparam \InstructionMemory|rom~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y23_N12
cyclonev_lcell_comb \InstructionMemory|rom~106 (
// Equation(s):
// \InstructionMemory|rom~106_combout  = ( \InstructionMemory|rom~361_combout  & ( \InstructionMemory|rom~105_combout  & ( ((!\PC|pc_out [2] & (\InstructionMemory|rom~360_combout )) # (\PC|pc_out [2] & ((\InstructionMemory|rom~364_combout )))) # (\PC|pc_out 
// [10]) ) ) ) # ( !\InstructionMemory|rom~361_combout  & ( \InstructionMemory|rom~105_combout  & ( (!\PC|pc_out [2] & (\InstructionMemory|rom~360_combout  & ((!\PC|pc_out [10])))) # (\PC|pc_out [2] & (((\PC|pc_out [10]) # (\InstructionMemory|rom~364_combout 
// )))) ) ) ) # ( \InstructionMemory|rom~361_combout  & ( !\InstructionMemory|rom~105_combout  & ( (!\PC|pc_out [2] & (((\PC|pc_out [10])) # (\InstructionMemory|rom~360_combout ))) # (\PC|pc_out [2] & (((\InstructionMemory|rom~364_combout  & !\PC|pc_out 
// [10])))) ) ) ) # ( !\InstructionMemory|rom~361_combout  & ( !\InstructionMemory|rom~105_combout  & ( (!\PC|pc_out [10] & ((!\PC|pc_out [2] & (\InstructionMemory|rom~360_combout )) # (\PC|pc_out [2] & ((\InstructionMemory|rom~364_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~360_combout ),
	.datab(!\PC|pc_out [2]),
	.datac(!\InstructionMemory|rom~364_combout ),
	.datad(!\PC|pc_out [10]),
	.datae(!\InstructionMemory|rom~361_combout ),
	.dataf(!\InstructionMemory|rom~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~106 .extended_lut = "off";
defparam \InstructionMemory|rom~106 .lut_mask = 64'h470047CC473347FF;
defparam \InstructionMemory|rom~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y23_N24
cyclonev_lcell_comb \InstructionMemory|rom~300 (
// Equation(s):
// \InstructionMemory|rom~300_combout  = ( \InstructionMemory|rom~106_combout  & ( (\InstructionMemory|rom~103_combout ) # (\PC|pc_out [9]) ) ) # ( !\InstructionMemory|rom~106_combout  & ( \InstructionMemory|rom~103_combout  ) )

	.dataa(!\PC|pc_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~103_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~300 .extended_lut = "off";
defparam \InstructionMemory|rom~300 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \InstructionMemory|rom~300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N18
cyclonev_lcell_comb \InstructionMemory|rom~301 (
// Equation(s):
// \InstructionMemory|rom~301_combout  = ( \InstructionMemory|rom~355_combout  & ( \PC|pc_out [9] & ( \InstructionMemory|rom~144_combout  ) ) ) # ( !\InstructionMemory|rom~355_combout  & ( \PC|pc_out [9] & ( \InstructionMemory|rom~144_combout  ) ) ) # ( 
// \InstructionMemory|rom~355_combout  & ( !\PC|pc_out [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~144_combout ),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~355_combout ),
	.dataf(!\PC|pc_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~301 .extended_lut = "off";
defparam \InstructionMemory|rom~301 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \InstructionMemory|rom~301 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N42
cyclonev_lcell_comb \RegFile|Decoder0~11 (
// Equation(s):
// \RegFile|Decoder0~11_combout  = ( \InstructionMemory|rom~301_combout  & ( \Control|RegDst[0]~0_combout  & ( (!\Control|Selector11~1_combout  & ((\Control|Decoder1~2_combout ) # (\Control|Selector9~0_combout ))) ) ) ) # ( 
// !\InstructionMemory|rom~301_combout  & ( \Control|RegDst[0]~0_combout  & ( (!\Control|Selector11~1_combout  & \Control|Decoder1~2_combout ) ) ) ) # ( \InstructionMemory|rom~301_combout  & ( !\Control|RegDst[0]~0_combout  & ( 
// (!\Control|Selector11~1_combout  & (((\Control|Selector9~0_combout  & \InstructionMemory|rom~300_combout )) # (\Control|Decoder1~2_combout ))) ) ) ) # ( !\InstructionMemory|rom~301_combout  & ( !\Control|RegDst[0]~0_combout  & ( 
// (!\Control|Selector11~1_combout  & (((\Control|Selector9~0_combout  & \InstructionMemory|rom~300_combout )) # (\Control|Decoder1~2_combout ))) ) ) )

	.dataa(!\Control|Selector9~0_combout ),
	.datab(!\Control|Selector11~1_combout ),
	.datac(!\InstructionMemory|rom~300_combout ),
	.datad(!\Control|Decoder1~2_combout ),
	.datae(!\InstructionMemory|rom~301_combout ),
	.dataf(!\Control|RegDst[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~11 .extended_lut = "off";
defparam \RegFile|Decoder0~11 .lut_mask = 64'h04CC04CC00CC44CC;
defparam \RegFile|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N36
cyclonev_lcell_comb \RegFile|Decoder0~45 (
// Equation(s):
// \RegFile|Decoder0~45_combout  = ( \RegFile|Decoder0~11_combout  & ( \write_reg_mux_ra|out[4]~0_combout  ) )

	.dataa(gnd),
	.datab(!\write_reg_mux_ra|out[4]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~45 .extended_lut = "off";
defparam \RegFile|Decoder0~45 .lut_mask = 64'h0000000033333333;
defparam \RegFile|Decoder0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N12
cyclonev_lcell_comb \InstructionMemory|rom~85 (
// Equation(s):
// \InstructionMemory|rom~85_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [3] & ( (\PC|pc_out [2] & (\PC|pc_out [6] & (\PC|pc_out [7] & \PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [3] & ( (\PC|pc_out [6] & (!\PC|pc_out [7] $ (((\PC|pc_out [5]) # 
// (\PC|pc_out [2]))))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [3] & ( (\PC|pc_out [6] & ((!\PC|pc_out [7] & (\PC|pc_out [2])) # (\PC|pc_out [7] & ((\PC|pc_out [5]))))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [2] & (\PC|pc_out [6] & 
// (\PC|pc_out [7] & !\PC|pc_out [5]))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~85 .extended_lut = "off";
defparam \InstructionMemory|rom~85 .lut_mask = 64'h0200101321030001;
defparam \InstructionMemory|rom~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N36
cyclonev_lcell_comb \InstructionMemory|rom~87 (
// Equation(s):
// \InstructionMemory|rom~87_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [3] & ( (!\PC|pc_out [6] & (\PC|pc_out [4] & (!\PC|pc_out [7] $ (!\PC|pc_out [2])))) # (\PC|pc_out [6] & (!\PC|pc_out [7] & (!\PC|pc_out [4] & !\PC|pc_out [2]))) ) ) ) # ( !\PC|pc_out 
// [5] & ( \PC|pc_out [3] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [7] & (\PC|pc_out [6] & \PC|pc_out [4])) # (\PC|pc_out [7] & ((!\PC|pc_out [4]))))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [3] & ( (\PC|pc_out [4] & ((!\PC|pc_out [7] & (!\PC|pc_out [6] & 
// \PC|pc_out [2])) # (\PC|pc_out [7] & ((!\PC|pc_out [2]))))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [3] & ( (\PC|pc_out [7] & (!\PC|pc_out [6] & \PC|pc_out [2])) ) ) )

	.dataa(!\PC|pc_out [7]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~87 .extended_lut = "off";
defparam \InstructionMemory|rom~87 .lut_mask = 64'h0044050852002408;
defparam \InstructionMemory|rom~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y27_N39
cyclonev_lcell_comb \InstructionMemory|rom~88 (
// Equation(s):
// \InstructionMemory|rom~88_combout  = ( \PC|pc_out [2] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & (\PC|pc_out [4] & (!\PC|pc_out [3] $ (!\PC|pc_out [6])))) # (\PC|pc_out [5] & (!\PC|pc_out [3] & (!\PC|pc_out [6] & !\PC|pc_out [4]))) ) ) ) # ( !\PC|pc_out 
// [2] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & (((\PC|pc_out [6] & \PC|pc_out [4])))) # (\PC|pc_out [5] & (!\PC|pc_out [3] & (!\PC|pc_out [6] & !\PC|pc_out [4]))) ) ) ) # ( \PC|pc_out [2] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [4] & ((!\PC|pc_out [3] & 
// (!\PC|pc_out [5] & !\PC|pc_out [6])) # (\PC|pc_out [3] & (\PC|pc_out [5])))) ) ) ) # ( !\PC|pc_out [2] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [3] & (\PC|pc_out [6] & (!\PC|pc_out [5] $ (\PC|pc_out [4])))) # (\PC|pc_out [3] & (\PC|pc_out [5] & ((!\PC|pc_out 
// [4])))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~88 .extended_lut = "off";
defparam \InstructionMemory|rom~88 .lut_mask = 64'h19029100200C2048;
defparam \InstructionMemory|rom~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N30
cyclonev_lcell_comb \InstructionMemory|rom~86 (
// Equation(s):
// \InstructionMemory|rom~86_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [3] & ( (!\PC|pc_out [6] & (\PC|pc_out [2] & (!\PC|pc_out [7] $ (!\PC|pc_out [4])))) # (\PC|pc_out [6] & (!\PC|pc_out [7] & (!\PC|pc_out [4] & !\PC|pc_out [2]))) ) ) ) # ( !\PC|pc_out 
// [5] & ( \PC|pc_out [3] & ( (\PC|pc_out [7] & (\PC|pc_out [6] & (!\PC|pc_out [4] & \PC|pc_out [2]))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [7] & (!\PC|pc_out [6] & (\PC|pc_out [4] & !\PC|pc_out [2]))) # (\PC|pc_out [7] & 
// (((!\PC|pc_out [4] & \PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [6] & (!\PC|pc_out [7] & (!\PC|pc_out [4] $ (!\PC|pc_out [2])))) # (\PC|pc_out [6] & (\PC|pc_out [4] & (!\PC|pc_out [7] $ (!\PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [7]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~86 .extended_lut = "off";
defparam \InstructionMemory|rom~86 .lut_mask = 64'h0982085000102048;
defparam \InstructionMemory|rom~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N6
cyclonev_lcell_comb \InstructionMemory|rom~89 (
// Equation(s):
// \InstructionMemory|rom~89_combout  = ( \InstructionMemory|rom~88_combout  & ( \InstructionMemory|rom~86_combout  & ( (!\PC|pc_out [9]) # ((!\PC|pc_out [8] & ((\InstructionMemory|rom~87_combout ))) # (\PC|pc_out [8] & (\InstructionMemory|rom~85_combout ))) 
// ) ) ) # ( !\InstructionMemory|rom~88_combout  & ( \InstructionMemory|rom~86_combout  & ( (!\PC|pc_out [9] & (((\PC|pc_out [8])))) # (\PC|pc_out [9] & ((!\PC|pc_out [8] & ((\InstructionMemory|rom~87_combout ))) # (\PC|pc_out [8] & 
// (\InstructionMemory|rom~85_combout )))) ) ) ) # ( \InstructionMemory|rom~88_combout  & ( !\InstructionMemory|rom~86_combout  & ( (!\PC|pc_out [9] & (((!\PC|pc_out [8])))) # (\PC|pc_out [9] & ((!\PC|pc_out [8] & ((\InstructionMemory|rom~87_combout ))) # 
// (\PC|pc_out [8] & (\InstructionMemory|rom~85_combout )))) ) ) ) # ( !\InstructionMemory|rom~88_combout  & ( !\InstructionMemory|rom~86_combout  & ( (\PC|pc_out [9] & ((!\PC|pc_out [8] & ((\InstructionMemory|rom~87_combout ))) # (\PC|pc_out [8] & 
// (\InstructionMemory|rom~85_combout )))) ) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\InstructionMemory|rom~85_combout ),
	.datac(!\InstructionMemory|rom~87_combout ),
	.datad(!\PC|pc_out [8]),
	.datae(!\InstructionMemory|rom~88_combout ),
	.dataf(!\InstructionMemory|rom~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~89 .extended_lut = "off";
defparam \InstructionMemory|rom~89 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \InstructionMemory|rom~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y27_N30
cyclonev_lcell_comb \InstructionMemory|rom~53 (
// Equation(s):
// \InstructionMemory|rom~53_combout  = ( \PC|pc_out [2] & ( (!\PC|pc_out [3] & (\PC|pc_out [5] & \PC|pc_out [4])) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(gnd),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [4]),
	.datae(gnd),
	.dataf(!\PC|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~53 .extended_lut = "off";
defparam \InstructionMemory|rom~53 .lut_mask = 64'h00000000000A000A;
defparam \InstructionMemory|rom~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N51
cyclonev_lcell_comb \InstructionMemory|rom~60 (
// Equation(s):
// \InstructionMemory|rom~60_combout  = ( \InstructionMemory|rom~20_combout  & ( (!\PC|pc_out [9] & \InstructionMemory|rom~53_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [9]),
	.datad(!\InstructionMemory|rom~53_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~60 .extended_lut = "off";
defparam \InstructionMemory|rom~60 .lut_mask = 64'h0000000000F000F0;
defparam \InstructionMemory|rom~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N0
cyclonev_lcell_comb \InstructionMemory|rom~90 (
// Equation(s):
// \InstructionMemory|rom~90_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [3] & ( (\PC|pc_out [4] & (!\PC|pc_out [2] & (!\PC|pc_out [7] $ (\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [5] & ( \PC|pc_out [3] & ( (\PC|pc_out [7] & (!\PC|pc_out [6] & (!\PC|pc_out [4] 
// & !\PC|pc_out [2]))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [7] & (\PC|pc_out [6] & (!\PC|pc_out [4] & !\PC|pc_out [2]))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [7] & (!\PC|pc_out [4] & \PC|pc_out [2])) ) ) )

	.dataa(!\PC|pc_out [7]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [4]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~90 .extended_lut = "off";
defparam \InstructionMemory|rom~90 .lut_mask = 64'h00A0200040000900;
defparam \InstructionMemory|rom~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N18
cyclonev_lcell_comb \InstructionMemory|rom~91 (
// Equation(s):
// \InstructionMemory|rom~91_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [3] & ( (!\PC|pc_out [6] & (!\PC|pc_out [2] & (!\PC|pc_out [4] $ (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [5] & ( \PC|pc_out [3] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [4] & (\PC|pc_out 
// [7])) # (\PC|pc_out [4] & (!\PC|pc_out [7] & \PC|pc_out [2])))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [4] & (!\PC|pc_out [6] & (!\PC|pc_out [7] & !\PC|pc_out [2]))) # (\PC|pc_out [4] & (\PC|pc_out [6] & (!\PC|pc_out [7] $ 
// (!\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [4] & (\PC|pc_out [7] & (!\PC|pc_out [6] $ (\PC|pc_out [2])))) # (\PC|pc_out [4] & (\PC|pc_out [2] & ((!\PC|pc_out [6]) # (!\PC|pc_out [7])))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~91 .extended_lut = "off";
defparam \InstructionMemory|rom~91 .lut_mask = 64'h0856811008488400;
defparam \InstructionMemory|rom~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N48
cyclonev_lcell_comb \InstructionMemory|rom~92 (
// Equation(s):
// \InstructionMemory|rom~92_combout  = ( \InstructionMemory|rom~90_combout  & ( \InstructionMemory|rom~91_combout  & ( \PC|pc_out [9] ) ) ) # ( !\InstructionMemory|rom~90_combout  & ( \InstructionMemory|rom~91_combout  & ( (\PC|pc_out [9] & !\PC|pc_out [8]) 
// ) ) ) # ( \InstructionMemory|rom~90_combout  & ( !\InstructionMemory|rom~91_combout  & ( (\PC|pc_out [9] & \PC|pc_out [8]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [9]),
	.datad(!\PC|pc_out [8]),
	.datae(!\InstructionMemory|rom~90_combout ),
	.dataf(!\InstructionMemory|rom~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~92 .extended_lut = "off";
defparam \InstructionMemory|rom~92 .lut_mask = 64'h0000000F0F000F0F;
defparam \InstructionMemory|rom~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N27
cyclonev_lcell_comb \InstructionMemory|rom~297 (
// Equation(s):
// \InstructionMemory|rom~297_combout  = ( \InstructionMemory|rom~60_combout  & ( \InstructionMemory|rom~92_combout  & ( (!\PC|pc_out [10]) # (\InstructionMemory|rom~89_combout ) ) ) ) # ( !\InstructionMemory|rom~60_combout  & ( 
// \InstructionMemory|rom~92_combout  & ( (!\PC|pc_out [10]) # (\InstructionMemory|rom~89_combout ) ) ) ) # ( \InstructionMemory|rom~60_combout  & ( !\InstructionMemory|rom~92_combout  & ( (!\PC|pc_out [10]) # (\InstructionMemory|rom~89_combout ) ) ) ) # ( 
// !\InstructionMemory|rom~60_combout  & ( !\InstructionMemory|rom~92_combout  & ( (\PC|pc_out [10] & \InstructionMemory|rom~89_combout ) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\InstructionMemory|rom~89_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~60_combout ),
	.dataf(!\InstructionMemory|rom~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~297 .extended_lut = "off";
defparam \InstructionMemory|rom~297 .lut_mask = 64'h1111BBBBBBBBBBBB;
defparam \InstructionMemory|rom~297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N12
cyclonev_lcell_comb \write_reg_mux_ra|out[1]~2 (
// Equation(s):
// \write_reg_mux_ra|out[1]~2_combout  = ( !\PC|pc_out [9] & ( ((\Control|Selector9~0_combout  & ((!\Control|RegDst[0]~0_combout  & (\InstructionMemory|rom~297_combout )) # (\Control|RegDst[0]~0_combout  & ((\InstructionMemory|rom~129_combout )))))) # 
// (\Control|Decoder1~2_combout ) ) ) # ( \PC|pc_out [9] & ( ((\Control|Selector9~0_combout  & ((!\Control|RegDst[0]~0_combout  & (\InstructionMemory|rom~297_combout )) # (\Control|RegDst[0]~0_combout  & ((\InstructionMemory|rom~125_combout )))))) # 
// (\Control|Decoder1~2_combout ) ) )

	.dataa(!\Control|Selector9~0_combout ),
	.datab(!\InstructionMemory|rom~297_combout ),
	.datac(!\InstructionMemory|rom~125_combout ),
	.datad(!\Control|Decoder1~2_combout ),
	.datae(!\PC|pc_out [9]),
	.dataf(!\Control|RegDst[0]~0_combout ),
	.datag(!\InstructionMemory|rom~129_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg_mux_ra|out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg_mux_ra|out[1]~2 .extended_lut = "on";
defparam \write_reg_mux_ra|out[1]~2 .lut_mask = 64'h11FF11FF05FF05FF;
defparam \write_reg_mux_ra|out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N39
cyclonev_lcell_comb \RegFile|Decoder0~49 (
// Equation(s):
// \RegFile|Decoder0~49_combout  = ( \write_reg_mux_ra|out[1]~2_combout  & ( \RegFile|Decoder0~45_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegFile|Decoder0~45_combout ),
	.datae(gnd),
	.dataf(!\write_reg_mux_ra|out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~49 .extended_lut = "off";
defparam \RegFile|Decoder0~49 .lut_mask = 64'h0000000000FF00FF;
defparam \RegFile|Decoder0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N42
cyclonev_lcell_comb \RegFile|Decoder0~51 (
// Equation(s):
// \RegFile|Decoder0~51_combout  = ( \RegFile|Decoder0~16_combout  & ( \RegFile|Decoder0~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~16_combout ),
	.dataf(!\RegFile|Decoder0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~51 .extended_lut = "off";
defparam \RegFile|Decoder0~51 .lut_mask = 64'h000000000000FFFF;
defparam \RegFile|Decoder0~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y20_N7
dffeas \RegFile|registers[11][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[11][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][29] .is_wysiwyg = "true";
defparam \RegFile|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N21
cyclonev_lcell_comb \RegFile|Decoder0~46 (
// Equation(s):
// \RegFile|Decoder0~46_combout  = ( \RegFile|Decoder0~45_combout  & ( !\write_reg_mux_ra|out[1]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~45_combout ),
	.dataf(!\write_reg_mux_ra|out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~46 .extended_lut = "off";
defparam \RegFile|Decoder0~46 .lut_mask = 64'h0000FFFF00000000;
defparam \RegFile|Decoder0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N30
cyclonev_lcell_comb \RegFile|Decoder0~48 (
// Equation(s):
// \RegFile|Decoder0~48_combout  = ( \RegFile|Decoder0~16_combout  & ( \RegFile|Decoder0~46_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|Decoder0~46_combout ),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~16_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~48 .extended_lut = "off";
defparam \RegFile|Decoder0~48 .lut_mask = 64'h00000F0F00000F0F;
defparam \RegFile|Decoder0~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y23_N25
dffeas \RegFile|registers[9][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][29] .is_wysiwyg = "true";
defparam \RegFile|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y20_N24
cyclonev_lcell_comb \RegFile|registers[8][29]~feeder (
// Equation(s):
// \RegFile|registers[8][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N54
cyclonev_lcell_comb \RegFile|Decoder0~13 (
// Equation(s):
// \RegFile|Decoder0~13_combout  = ( !\write_reg_mux_ra|out[0]~6_combout  & ( \write_reg_mux_ra|out[2]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\write_reg_mux_ra|out[0]~6_combout ),
	.dataf(!\write_reg_mux_ra|out[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~13 .extended_lut = "off";
defparam \RegFile|Decoder0~13 .lut_mask = 64'h00000000FFFF0000;
defparam \RegFile|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N48
cyclonev_lcell_comb \RegFile|Decoder0~47 (
// Equation(s):
// \RegFile|Decoder0~47_combout  = (\RegFile|Decoder0~46_combout  & \RegFile|Decoder0~13_combout )

	.dataa(!\RegFile|Decoder0~46_combout ),
	.datab(gnd),
	.datac(!\RegFile|Decoder0~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~47 .extended_lut = "off";
defparam \RegFile|Decoder0~47 .lut_mask = 64'h0505050505050505;
defparam \RegFile|Decoder0~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y20_N25
dffeas \RegFile|registers[8][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][29] .is_wysiwyg = "true";
defparam \RegFile|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N24
cyclonev_lcell_comb \RegFile|registers[10][29]~feeder (
// Equation(s):
// \RegFile|registers[10][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N39
cyclonev_lcell_comb \RegFile|Decoder0~50 (
// Equation(s):
// \RegFile|Decoder0~50_combout  = ( \RegFile|Decoder0~49_combout  & ( \RegFile|Decoder0~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegFile|Decoder0~13_combout ),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~50 .extended_lut = "off";
defparam \RegFile|Decoder0~50 .lut_mask = 64'h0000000000FF00FF;
defparam \RegFile|Decoder0~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y20_N25
dffeas \RegFile|registers[10][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][29] .is_wysiwyg = "true";
defparam \RegFile|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N24
cyclonev_lcell_comb \RegFile|read_data2[29]~312 (
// Equation(s):
// \RegFile|read_data2[29]~312_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[11][29]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[10][29]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[9][29]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[8][29]~q  ) ) )

	.dataa(!\RegFile|registers[11][29]~q ),
	.datab(!\RegFile|registers[9][29]~q ),
	.datac(!\RegFile|registers[8][29]~q ),
	.datad(!\RegFile|registers[10][29]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[29]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[29]~312 .extended_lut = "off";
defparam \RegFile|read_data2[29]~312 .lut_mask = 64'h0F0F333300FF5555;
defparam \RegFile|read_data2[29]~312 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N24
cyclonev_lcell_comb \RegFile|read_data2[29]~313 (
// Equation(s):
// \RegFile|read_data2[29]~313_combout  = ( \RegFile|read_data2[29]~312_combout  & ( (!\InstructionMemory|rom~150_combout  & (!\InstructionMemory|rom~137_combout  & \InstructionMemory|rom~145_combout )) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[29]~312_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[29]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[29]~313 .extended_lut = "off";
defparam \RegFile|read_data2[29]~313 .lut_mask = 64'h0000000000C000C0;
defparam \RegFile|read_data2[29]~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y21_N39
cyclonev_lcell_comb \RegFile|registers[13][29]~feeder (
// Equation(s):
// \RegFile|registers[13][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[13][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[13][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[13][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[13][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N24
cyclonev_lcell_comb \RegFile|Decoder0~9 (
// Equation(s):
// \RegFile|Decoder0~9_combout  = ( !\write_reg_mux_ra|out[2]~1_combout  & ( \write_reg_mux_ra|out[0]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\write_reg_mux_ra|out[2]~1_combout ),
	.dataf(!\write_reg_mux_ra|out[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~9 .extended_lut = "off";
defparam \RegFile|Decoder0~9 .lut_mask = 64'h00000000FFFF0000;
defparam \RegFile|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N33
cyclonev_lcell_comb \RegFile|Decoder0~53 (
// Equation(s):
// \RegFile|Decoder0~53_combout  = ( \RegFile|Decoder0~46_combout  & ( \RegFile|Decoder0~9_combout  ) )

	.dataa(!\RegFile|Decoder0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~46_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~53 .extended_lut = "off";
defparam \RegFile|Decoder0~53 .lut_mask = 64'h0000555500005555;
defparam \RegFile|Decoder0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y21_N40
dffeas \RegFile|registers[13][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[13][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][29] .is_wysiwyg = "true";
defparam \RegFile|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y21_N54
cyclonev_lcell_comb \RegFile|registers[15][29]~feeder (
// Equation(s):
// \RegFile|registers[15][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[15][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[15][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[15][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[15][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N42
cyclonev_lcell_comb \RegFile|Decoder0~55 (
// Equation(s):
// \RegFile|Decoder0~55_combout  = ( \RegFile|Decoder0~9_combout  & ( \RegFile|Decoder0~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|Decoder0~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~55 .extended_lut = "off";
defparam \RegFile|Decoder0~55 .lut_mask = 64'h000000000F0F0F0F;
defparam \RegFile|Decoder0~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y21_N55
dffeas \RegFile|registers[15][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][29] .is_wysiwyg = "true";
defparam \RegFile|registers[15][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N15
cyclonev_lcell_comb \RegFile|Decoder0~7 (
// Equation(s):
// \RegFile|Decoder0~7_combout  = ( !\write_reg_mux_ra|out[0]~6_combout  & ( !\write_reg_mux_ra|out[2]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\write_reg_mux_ra|out[0]~6_combout ),
	.dataf(!\write_reg_mux_ra|out[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~7 .extended_lut = "off";
defparam \RegFile|Decoder0~7 .lut_mask = 64'hFFFF000000000000;
defparam \RegFile|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N36
cyclonev_lcell_comb \RegFile|Decoder0~54 (
// Equation(s):
// \RegFile|Decoder0~54_combout  = ( \RegFile|Decoder0~7_combout  & ( \RegFile|Decoder0~49_combout  ) )

	.dataa(!\RegFile|Decoder0~49_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~54 .extended_lut = "off";
defparam \RegFile|Decoder0~54 .lut_mask = 64'h0000000055555555;
defparam \RegFile|Decoder0~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y21_N14
dffeas \RegFile|registers[14][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][29] .is_wysiwyg = "true";
defparam \RegFile|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N54
cyclonev_lcell_comb \RegFile|registers[12][29]~feeder (
// Equation(s):
// \RegFile|registers[12][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N51
cyclonev_lcell_comb \RegFile|Decoder0~52 (
// Equation(s):
// \RegFile|Decoder0~52_combout  = ( \RegFile|Decoder0~7_combout  & ( \RegFile|Decoder0~46_combout  ) )

	.dataa(!\RegFile|Decoder0~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~52 .extended_lut = "off";
defparam \RegFile|Decoder0~52 .lut_mask = 64'h0000000055555555;
defparam \RegFile|Decoder0~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y19_N55
dffeas \RegFile|registers[12][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][29] .is_wysiwyg = "true";
defparam \RegFile|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N12
cyclonev_lcell_comb \RegFile|read_data2[29]~314 (
// Equation(s):
// \RegFile|read_data2[29]~314_combout  = ( \RegFile|registers[14][29]~q  & ( \RegFile|registers[12][29]~q  & ( (!\InstructionMemory|rom~120_combout ) # ((!\InstructionMemory|rom~130_combout  & (\RegFile|registers[13][29]~q )) # 
// (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[15][29]~q )))) ) ) ) # ( !\RegFile|registers[14][29]~q  & ( \RegFile|registers[12][29]~q  & ( (!\InstructionMemory|rom~130_combout  & (((!\InstructionMemory|rom~120_combout )) # 
// (\RegFile|registers[13][29]~q ))) # (\InstructionMemory|rom~130_combout  & (((\RegFile|registers[15][29]~q  & \InstructionMemory|rom~120_combout )))) ) ) ) # ( \RegFile|registers[14][29]~q  & ( !\RegFile|registers[12][29]~q  & ( 
// (!\InstructionMemory|rom~130_combout  & (\RegFile|registers[13][29]~q  & ((\InstructionMemory|rom~120_combout )))) # (\InstructionMemory|rom~130_combout  & (((!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][29]~q )))) ) ) ) # ( 
// !\RegFile|registers[14][29]~q  & ( !\RegFile|registers[12][29]~q  & ( (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|registers[13][29]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[15][29]~q 
// ))))) ) ) )

	.dataa(!\RegFile|registers[13][29]~q ),
	.datab(!\RegFile|registers[15][29]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[14][29]~q ),
	.dataf(!\RegFile|registers[12][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[29]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[29]~314 .extended_lut = "off";
defparam \RegFile|read_data2[29]~314 .lut_mask = 64'h00530F53F053FF53;
defparam \RegFile|read_data2[29]~314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y20_N39
cyclonev_lcell_comb \RegFile|registers[4][29]~feeder (
// Equation(s):
// \RegFile|registers[4][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N42
cyclonev_lcell_comb \RegFile|Decoder0~0 (
// Equation(s):
// \RegFile|Decoder0~0_combout  = ( \InstructionMemory|rom~300_combout  & ( \Control|RegDst[0]~0_combout  & ( (!\Control|Selector11~1_combout  & (!\Control|Decoder1~2_combout  & ((!\Control|Selector9~0_combout ) # (!\InstructionMemory|rom~301_combout )))) ) 
// ) ) # ( !\InstructionMemory|rom~300_combout  & ( \Control|RegDst[0]~0_combout  & ( (!\Control|Selector11~1_combout  & (!\Control|Decoder1~2_combout  & ((!\Control|Selector9~0_combout ) # (!\InstructionMemory|rom~301_combout )))) ) ) ) # ( 
// \InstructionMemory|rom~300_combout  & ( !\Control|RegDst[0]~0_combout  & ( (!\Control|Selector9~0_combout  & (!\Control|Selector11~1_combout  & !\Control|Decoder1~2_combout )) ) ) ) # ( !\InstructionMemory|rom~300_combout  & ( 
// !\Control|RegDst[0]~0_combout  & ( (!\Control|Selector11~1_combout  & !\Control|Decoder1~2_combout ) ) ) )

	.dataa(!\Control|Selector9~0_combout ),
	.datab(!\Control|Selector11~1_combout ),
	.datac(!\InstructionMemory|rom~301_combout ),
	.datad(!\Control|Decoder1~2_combout ),
	.datae(!\InstructionMemory|rom~300_combout ),
	.dataf(!\Control|RegDst[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~0 .extended_lut = "off";
defparam \RegFile|Decoder0~0 .lut_mask = 64'hCC008800C800C800;
defparam \RegFile|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N36
cyclonev_lcell_comb \RegFile|Decoder0~1 (
// Equation(s):
// \RegFile|Decoder0~1_combout  = ( !\write_reg_mux_ra|out[1]~2_combout  & ( !\write_reg_mux_ra|out[2]~1_combout  & ( \RegFile|Decoder0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\write_reg_mux_ra|out[1]~2_combout ),
	.dataf(!\write_reg_mux_ra|out[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~1 .extended_lut = "off";
defparam \RegFile|Decoder0~1 .lut_mask = 64'h0F0F000000000000;
defparam \RegFile|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N18
cyclonev_lcell_comb \RegFile|Decoder0~2 (
// Equation(s):
// \RegFile|Decoder0~2_combout  = ( \write_reg_mux_ra|out[4]~0_combout  & ( \RegFile|Decoder0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\write_reg_mux_ra|out[4]~0_combout ),
	.dataf(!\RegFile|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~2 .extended_lut = "off";
defparam \RegFile|Decoder0~2 .lut_mask = 64'h000000000000FFFF;
defparam \RegFile|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N57
cyclonev_lcell_comb \RegFile|Decoder0~3 (
// Equation(s):
// \RegFile|Decoder0~3_combout  = (\RegFile|Decoder0~2_combout  & !\write_reg_mux_ra|out[0]~6_combout )

	.dataa(!\RegFile|Decoder0~2_combout ),
	.datab(!\write_reg_mux_ra|out[0]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~3 .extended_lut = "off";
defparam \RegFile|Decoder0~3 .lut_mask = 64'h4444444444444444;
defparam \RegFile|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y20_N41
dffeas \RegFile|registers[4][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][29] .is_wysiwyg = "true";
defparam \RegFile|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N57
cyclonev_lcell_comb \RegFile|registers[6][29]~feeder (
// Equation(s):
// \RegFile|registers[6][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[6][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[6][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[6][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[6][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N12
cyclonev_lcell_comb \RegFile|Decoder0~5 (
// Equation(s):
// \RegFile|Decoder0~5_combout  = ( \RegFile|Decoder0~0_combout  & ( \write_reg_mux_ra|out[1]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~0_combout ),
	.dataf(!\write_reg_mux_ra|out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~5 .extended_lut = "off";
defparam \RegFile|Decoder0~5 .lut_mask = 64'h000000000000FFFF;
defparam \RegFile|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N42
cyclonev_lcell_comb \RegFile|Decoder0~6 (
// Equation(s):
// \RegFile|Decoder0~6_combout  = ( \RegFile|Decoder0~5_combout  & ( \write_reg_mux_ra|out[4]~0_combout  ) )

	.dataa(gnd),
	.datab(!\write_reg_mux_ra|out[4]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~6 .extended_lut = "off";
defparam \RegFile|Decoder0~6 .lut_mask = 64'h0000000033333333;
defparam \RegFile|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N15
cyclonev_lcell_comb \RegFile|Decoder0~8 (
// Equation(s):
// \RegFile|Decoder0~8_combout  = ( \RegFile|Decoder0~6_combout  & ( \RegFile|Decoder0~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~6_combout ),
	.dataf(!\RegFile|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~8 .extended_lut = "off";
defparam \RegFile|Decoder0~8 .lut_mask = 64'h000000000000FFFF;
defparam \RegFile|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y21_N59
dffeas \RegFile|registers[6][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][29] .is_wysiwyg = "true";
defparam \RegFile|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N54
cyclonev_lcell_comb \RegFile|Decoder0~10 (
// Equation(s):
// \RegFile|Decoder0~10_combout  = ( \RegFile|Decoder0~9_combout  & ( \RegFile|Decoder0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|Decoder0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~10 .extended_lut = "off";
defparam \RegFile|Decoder0~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \RegFile|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y21_N2
dffeas \RegFile|registers[7][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][29] .is_wysiwyg = "true";
defparam \RegFile|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N21
cyclonev_lcell_comb \RegFile|registers[5][29]~feeder (
// Equation(s):
// \RegFile|registers[5][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[5][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[5][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[5][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[5][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N54
cyclonev_lcell_comb \RegFile|Decoder0~4 (
// Equation(s):
// \RegFile|Decoder0~4_combout  = (\RegFile|Decoder0~2_combout  & \write_reg_mux_ra|out[0]~6_combout )

	.dataa(!\RegFile|Decoder0~2_combout ),
	.datab(!\write_reg_mux_ra|out[0]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~4 .extended_lut = "off";
defparam \RegFile|Decoder0~4 .lut_mask = 64'h1111111111111111;
defparam \RegFile|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N23
dffeas \RegFile|registers[5][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[5][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][29] .is_wysiwyg = "true";
defparam \RegFile|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N0
cyclonev_lcell_comb \RegFile|read_data2[29]~315 (
// Equation(s):
// \RegFile|read_data2[29]~315_combout  = ( \RegFile|registers[7][29]~q  & ( \RegFile|registers[5][29]~q  & ( ((!\InstructionMemory|rom~130_combout  & (\RegFile|registers[4][29]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[6][29]~q )))) 
// # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[7][29]~q  & ( \RegFile|registers[5][29]~q  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|registers[4][29]~q )) # 
// (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[6][29]~q ))))) # (\InstructionMemory|rom~120_combout  & (((!\InstructionMemory|rom~130_combout )))) ) ) ) # ( \RegFile|registers[7][29]~q  & ( !\RegFile|registers[5][29]~q  & ( 
// (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|registers[4][29]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[6][29]~q ))))) # (\InstructionMemory|rom~120_combout  & 
// (((\InstructionMemory|rom~130_combout )))) ) ) ) # ( !\RegFile|registers[7][29]~q  & ( !\RegFile|registers[5][29]~q  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|registers[4][29]~q )) # 
// (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[6][29]~q ))))) ) ) )

	.dataa(!\RegFile|registers[4][29]~q ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\RegFile|registers[6][29]~q ),
	.datae(!\RegFile|registers[7][29]~q ),
	.dataf(!\RegFile|registers[5][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[29]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[29]~315 .extended_lut = "off";
defparam \RegFile|read_data2[29]~315 .lut_mask = 64'h404C434F707C737F;
defparam \RegFile|read_data2[29]~315 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N6
cyclonev_lcell_comb \RegFile|Decoder0~33 (
// Equation(s):
// \RegFile|Decoder0~33_combout  = ( \RegFile|Decoder0~16_combout  & ( \RegFile|Decoder0~6_combout  ) )

	.dataa(gnd),
	.datab(!\RegFile|Decoder0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~16_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~33 .extended_lut = "off";
defparam \RegFile|Decoder0~33 .lut_mask = 64'h0000333300003333;
defparam \RegFile|Decoder0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y22_N8
dffeas \RegFile|registers[3][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][29] .is_wysiwyg = "true";
defparam \RegFile|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y19_N27
cyclonev_lcell_comb \RegFile|Decoder0~30 (
// Equation(s):
// \RegFile|Decoder0~30_combout  = ( \RegFile|Decoder0~13_combout  & ( \RegFile|Decoder0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~13_combout ),
	.dataf(!\RegFile|Decoder0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~30 .extended_lut = "off";
defparam \RegFile|Decoder0~30 .lut_mask = 64'h000000000000FFFF;
defparam \RegFile|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y22_N38
dffeas \RegFile|registers[2][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][29] .is_wysiwyg = "true";
defparam \RegFile|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y22_N45
cyclonev_lcell_comb \RegFile|read_data2[29]~316 (
// Equation(s):
// \RegFile|read_data2[29]~316_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[3][29]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[2][29]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[1][29]~q  ) ) )

	.dataa(!\RegFile|registers[1][29]~q ),
	.datab(gnd),
	.datac(!\RegFile|registers[3][29]~q ),
	.datad(!\RegFile|registers[2][29]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[29]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[29]~316 .extended_lut = "off";
defparam \RegFile|read_data2[29]~316 .lut_mask = 64'h0000555500FF0F0F;
defparam \RegFile|read_data2[29]~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y23_N48
cyclonev_lcell_comb \RegFile|read_data2[16]~10 (
// Equation(s):
// \RegFile|read_data2[16]~10_combout  = ( \InstructionMemory|rom~145_combout  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~137_combout  & ((!\Control|Selector9~0_combout ) # (!\InstructionMemory|rom~146_combout ))) ) ) ) # ( 
// !\InstructionMemory|rom~145_combout  & ( \InstructionMemory|rom~130_combout  & ( (!\Control|Selector9~0_combout ) # (!\InstructionMemory|rom~146_combout ) ) ) ) # ( \InstructionMemory|rom~145_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// (\InstructionMemory|rom~137_combout  & ((!\Control|Selector9~0_combout ) # (!\InstructionMemory|rom~146_combout ))) ) ) ) # ( !\InstructionMemory|rom~145_combout  & ( !\InstructionMemory|rom~130_combout  & ( (!\Control|Selector9~0_combout  & 
// (((\InstructionMemory|rom~120_combout )) # (\InstructionMemory|rom~137_combout ))) # (\Control|Selector9~0_combout  & (!\InstructionMemory|rom~146_combout  & ((\InstructionMemory|rom~120_combout ) # (\InstructionMemory|rom~137_combout )))) ) ) )

	.dataa(!\Control|Selector9~0_combout ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\InstructionMemory|rom~146_combout ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[16]~10 .extended_lut = "off";
defparam \RegFile|read_data2[16]~10 .lut_mask = 64'h32FA3232FAFA3232;
defparam \RegFile|read_data2[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N30
cyclonev_lcell_comb \RegFile|read_data2[29]~317 (
// Equation(s):
// \RegFile|read_data2[29]~317_combout  = ( \RegFile|read_data2[29]~316_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & ((!\InstructionMemory|rom~137_combout ) # ((\RegFile|read_data2[29]~315_combout )))) # 
// (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[29]~314_combout )))) ) ) ) # ( !\RegFile|read_data2[29]~316_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[29]~315_combout )))) # (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[29]~314_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|read_data2[29]~314_combout ),
	.datac(!\RegFile|read_data2[29]~315_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|read_data2[29]~316_combout ),
	.dataf(!\RegFile|read_data2[16]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[29]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[29]~317 .extended_lut = "off";
defparam \RegFile|read_data2[29]~317 .lut_mask = 64'h000000000533AF33;
defparam \RegFile|read_data2[29]~317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N42
cyclonev_lcell_comb \Control|WideOr5~0 (
// Equation(s):
// \Control|WideOr5~0_combout  = ( \InstructionMemory|rom~209_combout  & ( \InstructionMemory|rom~210_combout  & ( (!\reset~input_o  & (!\InstructionMemory|rom~200_combout  & ((!\InstructionMemory|rom~211_combout ) # (\InstructionMemory|rom~189_combout )))) 
// ) ) ) # ( !\InstructionMemory|rom~209_combout  & ( \InstructionMemory|rom~210_combout  & ( !\reset~input_o  ) ) ) # ( \InstructionMemory|rom~209_combout  & ( !\InstructionMemory|rom~210_combout  & ( (!\reset~input_o  & 
// ((!\InstructionMemory|rom~211_combout ) # ((\InstructionMemory|rom~189_combout  & !\InstructionMemory|rom~200_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~189_combout ),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~211_combout ),
	.datad(!\InstructionMemory|rom~200_combout ),
	.datae(!\InstructionMemory|rom~209_combout ),
	.dataf(!\InstructionMemory|rom~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr5~0 .extended_lut = "off";
defparam \Control|WideOr5~0 .lut_mask = 64'h0000C4C0CCCCC400;
defparam \Control|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N24
cyclonev_lcell_comb \RegFile|registers[29][29]~feeder (
// Equation(s):
// \RegFile|registers[29][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N39
cyclonev_lcell_comb \RegFile|Decoder0~21 (
// Equation(s):
// \RegFile|Decoder0~21_combout  = ( !\write_reg_mux_ra|out[2]~1_combout  & ( \RegFile|Decoder0~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\write_reg_mux_ra|out[2]~1_combout ),
	.dataf(!\RegFile|Decoder0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~21 .extended_lut = "off";
defparam \RegFile|Decoder0~21 .lut_mask = 64'h00000000FFFF0000;
defparam \RegFile|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N18
cyclonev_lcell_comb \RegFile|Decoder0~25 (
// Equation(s):
// \RegFile|Decoder0~25_combout  = ( \write_reg_mux_ra|out[0]~6_combout  & ( !\write_reg_mux_ra|out[4]~0_combout  ) )

	.dataa(gnd),
	.datab(!\write_reg_mux_ra|out[4]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_reg_mux_ra|out[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~25 .extended_lut = "off";
defparam \RegFile|Decoder0~25 .lut_mask = 64'h00000000CCCCCCCC;
defparam \RegFile|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N9
cyclonev_lcell_comb \RegFile|Decoder0~26 (
// Equation(s):
// \RegFile|Decoder0~26_combout  = ( \RegFile|Decoder0~25_combout  & ( \RegFile|Decoder0~21_combout  ) )

	.dataa(!\RegFile|Decoder0~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~25_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~26 .extended_lut = "off";
defparam \RegFile|Decoder0~26 .lut_mask = 64'h0000555500005555;
defparam \RegFile|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N51
cyclonev_lcell_comb \RegFile|Decoder0~27 (
// Equation(s):
// \RegFile|Decoder0~27_combout  = ( !\write_reg_mux_ra|out[1]~2_combout  & ( \RegFile|Decoder0~26_combout  ) )

	.dataa(!\RegFile|Decoder0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_reg_mux_ra|out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~27 .extended_lut = "off";
defparam \RegFile|Decoder0~27 .lut_mask = 64'h5555555500000000;
defparam \RegFile|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y22_N26
dffeas \RegFile|registers[29][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][29] .is_wysiwyg = "true";
defparam \RegFile|registers[29][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N57
cyclonev_lcell_comb \RegFile|Decoder0~31 (
// Equation(s):
// \RegFile|Decoder0~31_combout  = ( \RegFile|Decoder0~0_combout  & ( !\write_reg_mux_ra|out[1]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~0_combout ),
	.dataf(!\write_reg_mux_ra|out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~31 .extended_lut = "off";
defparam \RegFile|Decoder0~31 .lut_mask = 64'h0000FFFF00000000;
defparam \RegFile|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N48
cyclonev_lcell_comb \RegFile|Decoder0~34 (
// Equation(s):
// \RegFile|Decoder0~34_combout  = ( \write_reg_mux_ra|out[2]~1_combout  & ( !\write_reg_mux_ra|out[4]~0_combout  & ( \RegFile|Decoder0~31_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|Decoder0~31_combout ),
	.datad(gnd),
	.datae(!\write_reg_mux_ra|out[2]~1_combout ),
	.dataf(!\write_reg_mux_ra|out[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~34 .extended_lut = "off";
defparam \RegFile|Decoder0~34 .lut_mask = 64'h00000F0F00000000;
defparam \RegFile|Decoder0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N42
cyclonev_lcell_comb \RegFile|Decoder0~37 (
// Equation(s):
// \RegFile|Decoder0~37_combout  = ( \RegFile|Decoder0~34_combout  & ( \write_reg_mux_ra|out[0]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_reg_mux_ra|out[0]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~37 .extended_lut = "off";
defparam \RegFile|Decoder0~37 .lut_mask = 64'h000000000F0F0F0F;
defparam \RegFile|Decoder0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y21_N43
dffeas \RegFile|registers[17][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][29] .is_wysiwyg = "true";
defparam \RegFile|registers[17][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N57
cyclonev_lcell_comb \RegFile|registers[25][29]~feeder (
// Equation(s):
// \RegFile|registers[25][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N0
cyclonev_lcell_comb \RegFile|Decoder0~12 (
// Equation(s):
// \RegFile|Decoder0~12_combout  = ( \RegFile|Decoder0~11_combout  & ( !\write_reg_mux_ra|out[4]~0_combout  ) )

	.dataa(gnd),
	.datab(!\write_reg_mux_ra|out[4]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~12 .extended_lut = "off";
defparam \RegFile|Decoder0~12 .lut_mask = 64'h00000000CCCCCCCC;
defparam \RegFile|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N3
cyclonev_lcell_comb \RegFile|Decoder0~17 (
// Equation(s):
// \RegFile|Decoder0~17_combout  = (\RegFile|Decoder0~16_combout  & \RegFile|Decoder0~12_combout )

	.dataa(!\RegFile|Decoder0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegFile|Decoder0~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~17 .extended_lut = "off";
defparam \RegFile|Decoder0~17 .lut_mask = 64'h0055005500550055;
defparam \RegFile|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N27
cyclonev_lcell_comb \RegFile|Decoder0~18 (
// Equation(s):
// \RegFile|Decoder0~18_combout  = ( \RegFile|Decoder0~17_combout  & ( !\write_reg_mux_ra|out[1]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~17_combout ),
	.dataf(!\write_reg_mux_ra|out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~18 .extended_lut = "off";
defparam \RegFile|Decoder0~18 .lut_mask = 64'h0000FFFF00000000;
defparam \RegFile|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N59
dffeas \RegFile|registers[25][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][29] .is_wysiwyg = "true";
defparam \RegFile|registers[25][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N30
cyclonev_lcell_comb \RegFile|Decoder0~38 (
// Equation(s):
// \RegFile|Decoder0~38_combout  = ( \RegFile|Decoder0~25_combout  & ( \RegFile|Decoder0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~25_combout ),
	.dataf(!\RegFile|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~38 .extended_lut = "off";
defparam \RegFile|Decoder0~38 .lut_mask = 64'h000000000000FFFF;
defparam \RegFile|Decoder0~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y21_N32
dffeas \RegFile|registers[21][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][29] .is_wysiwyg = "true";
defparam \RegFile|registers[21][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N30
cyclonev_lcell_comb \RegFile|read_data2[29]~308 (
// Equation(s):
// \RegFile|read_data2[29]~308_combout  = ( \RegFile|registers[21][29]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][29]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[29][29]~q )) ) ) ) # ( !\RegFile|registers[21][29]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][29]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[29][29]~q )) ) ) ) # ( \RegFile|registers[21][29]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][29]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[21][29]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[17][29]~q ) ) ) )

	.dataa(!\RegFile|registers[29][29]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[17][29]~q ),
	.datad(!\RegFile|registers[25][29]~q ),
	.datae(!\RegFile|registers[21][29]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[29]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[29]~308 .extended_lut = "off";
defparam \RegFile|read_data2[29]~308 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \RegFile|read_data2[29]~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N6
cyclonev_lcell_comb \RegFile|Decoder0~14 (
// Equation(s):
// \RegFile|Decoder0~14_combout  = ( \RegFile|Decoder0~13_combout  & ( \RegFile|Decoder0~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|Decoder0~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~14 .extended_lut = "off";
defparam \RegFile|Decoder0~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \RegFile|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N48
cyclonev_lcell_comb \RegFile|Decoder0~15 (
// Equation(s):
// \RegFile|Decoder0~15_combout  = ( \RegFile|Decoder0~14_combout  & ( !\write_reg_mux_ra|out[1]~2_combout  ) )

	.dataa(gnd),
	.datab(!\write_reg_mux_ra|out[1]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~15 .extended_lut = "off";
defparam \RegFile|Decoder0~15 .lut_mask = 64'h00000000CCCCCCCC;
defparam \RegFile|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y25_N59
dffeas \RegFile|registers[24][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][29] .is_wysiwyg = "true";
defparam \RegFile|registers[24][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N45
cyclonev_lcell_comb \RegFile|Decoder0~35 (
// Equation(s):
// \RegFile|Decoder0~35_combout  = (\RegFile|Decoder0~34_combout  & !\write_reg_mux_ra|out[0]~6_combout )

	.dataa(!\RegFile|Decoder0~34_combout ),
	.datab(!\write_reg_mux_ra|out[0]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~35 .extended_lut = "off";
defparam \RegFile|Decoder0~35 .lut_mask = 64'h4444444444444444;
defparam \RegFile|Decoder0~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y19_N16
dffeas \RegFile|registers[16][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][29] .is_wysiwyg = "true";
defparam \RegFile|registers[16][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N30
cyclonev_lcell_comb \RegFile|Decoder0~22 (
// Equation(s):
// \RegFile|Decoder0~22_combout  = (!\write_reg_mux_ra|out[4]~0_combout  & !\write_reg_mux_ra|out[0]~6_combout )

	.dataa(gnd),
	.datab(!\write_reg_mux_ra|out[4]~0_combout ),
	.datac(!\write_reg_mux_ra|out[0]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~22 .extended_lut = "off";
defparam \RegFile|Decoder0~22 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \RegFile|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N12
cyclonev_lcell_comb \RegFile|Decoder0~23 (
// Equation(s):
// \RegFile|Decoder0~23_combout  = (\RegFile|Decoder0~22_combout  & \RegFile|Decoder0~21_combout )

	.dataa(gnd),
	.datab(!\RegFile|Decoder0~22_combout ),
	.datac(!\RegFile|Decoder0~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~23 .extended_lut = "off";
defparam \RegFile|Decoder0~23 .lut_mask = 64'h0303030303030303;
defparam \RegFile|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N57
cyclonev_lcell_comb \RegFile|Decoder0~24 (
// Equation(s):
// \RegFile|Decoder0~24_combout  = ( \RegFile|Decoder0~23_combout  & ( !\write_reg_mux_ra|out[1]~2_combout  ) )

	.dataa(!\write_reg_mux_ra|out[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~24 .extended_lut = "off";
defparam \RegFile|Decoder0~24 .lut_mask = 64'h00000000AAAAAAAA;
defparam \RegFile|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y21_N34
dffeas \RegFile|registers[28][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][29] .is_wysiwyg = "true";
defparam \RegFile|registers[28][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N21
cyclonev_lcell_comb \RegFile|Decoder0~36 (
// Equation(s):
// \RegFile|Decoder0~36_combout  = ( \RegFile|Decoder0~22_combout  & ( \RegFile|Decoder0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~36 .extended_lut = "off";
defparam \RegFile|Decoder0~36 .lut_mask = 64'h000000000F0F0F0F;
defparam \RegFile|Decoder0~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y21_N26
dffeas \RegFile|registers[20][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][29] .is_wysiwyg = "true";
defparam \RegFile|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N24
cyclonev_lcell_comb \RegFile|read_data2[29]~307 (
// Equation(s):
// \RegFile|read_data2[29]~307_combout  = ( \RegFile|registers[20][29]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][29]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][29]~q ))) ) ) ) # ( !\RegFile|registers[20][29]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][29]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][29]~q ))) ) ) ) # ( \RegFile|registers[20][29]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][29]~q ) ) ) ) # ( !\RegFile|registers[20][29]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][29]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[24][29]~q ),
	.datab(!\RegFile|registers[16][29]~q ),
	.datac(!\RegFile|registers[28][29]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[20][29]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[29]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[29]~307 .extended_lut = "off";
defparam \RegFile|read_data2[29]~307 .lut_mask = 64'h330033FF550F550F;
defparam \RegFile|read_data2[29]~307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N33
cyclonev_lcell_comb \RegFile|Decoder0~39 (
// Equation(s):
// \RegFile|Decoder0~39_combout  = ( \RegFile|Decoder0~5_combout  & ( !\write_reg_mux_ra|out[4]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_reg_mux_ra|out[4]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~39 .extended_lut = "off";
defparam \RegFile|Decoder0~39 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RegFile|Decoder0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N27
cyclonev_lcell_comb \RegFile|Decoder0~40 (
// Equation(s):
// \RegFile|Decoder0~40_combout  = ( \RegFile|Decoder0~39_combout  & ( \RegFile|Decoder0~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~39_combout ),
	.dataf(!\RegFile|Decoder0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~40 .extended_lut = "off";
defparam \RegFile|Decoder0~40 .lut_mask = 64'h000000000000FFFF;
defparam \RegFile|Decoder0~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y21_N4
dffeas \RegFile|registers[18][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][29] .is_wysiwyg = "true";
defparam \RegFile|registers[18][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N3
cyclonev_lcell_comb \RegFile|Decoder0~28 (
// Equation(s):
// \RegFile|Decoder0~28_combout  = ( \write_reg_mux_ra|out[1]~2_combout  & ( \RegFile|Decoder0~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\write_reg_mux_ra|out[1]~2_combout ),
	.dataf(!\RegFile|Decoder0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~28 .extended_lut = "off";
defparam \RegFile|Decoder0~28 .lut_mask = 64'h000000000000FFFF;
defparam \RegFile|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y21_N26
dffeas \RegFile|registers[30][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][29] .is_wysiwyg = "true";
defparam \RegFile|registers[30][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N51
cyclonev_lcell_comb \RegFile|Decoder0~19 (
// Equation(s):
// \RegFile|Decoder0~19_combout  = ( \RegFile|Decoder0~14_combout  & ( \write_reg_mux_ra|out[1]~2_combout  ) )

	.dataa(gnd),
	.datab(!\write_reg_mux_ra|out[1]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~19 .extended_lut = "off";
defparam \RegFile|Decoder0~19 .lut_mask = 64'h0000000033333333;
defparam \RegFile|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y21_N23
dffeas \RegFile|registers[26][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][29] .is_wysiwyg = "true";
defparam \RegFile|registers[26][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N6
cyclonev_lcell_comb \RegFile|Decoder0~41 (
// Equation(s):
// \RegFile|Decoder0~41_combout  = ( !\write_reg_mux_ra|out[2]~1_combout  & ( \RegFile|Decoder0~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\write_reg_mux_ra|out[2]~1_combout ),
	.dataf(!\RegFile|Decoder0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~41 .extended_lut = "off";
defparam \RegFile|Decoder0~41 .lut_mask = 64'h00000000FFFF0000;
defparam \RegFile|Decoder0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y21_N21
cyclonev_lcell_comb \RegFile|Decoder0~42 (
// Equation(s):
// \RegFile|Decoder0~42_combout  = ( \RegFile|Decoder0~41_combout  & ( \RegFile|Decoder0~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|Decoder0~22_combout ),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~41_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~42 .extended_lut = "off";
defparam \RegFile|Decoder0~42 .lut_mask = 64'h00000F0F00000F0F;
defparam \RegFile|Decoder0~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y21_N38
dffeas \RegFile|registers[22][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][29] .is_wysiwyg = "true";
defparam \RegFile|registers[22][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N36
cyclonev_lcell_comb \RegFile|read_data2[29]~309 (
// Equation(s):
// \RegFile|read_data2[29]~309_combout  = ( \RegFile|registers[22][29]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][29]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][29]~q )) ) ) ) # ( !\RegFile|registers[22][29]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][29]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][29]~q )) ) ) ) # ( \RegFile|registers[22][29]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][29]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[22][29]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[18][29]~q ) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|registers[18][29]~q ),
	.datac(!\RegFile|registers[30][29]~q ),
	.datad(!\RegFile|registers[26][29]~q ),
	.datae(!\RegFile|registers[22][29]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[29]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[29]~309 .extended_lut = "off";
defparam \RegFile|read_data2[29]~309 .lut_mask = 64'h2222777705AF05AF;
defparam \RegFile|read_data2[29]~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N51
cyclonev_lcell_comb \RegFile|Decoder0~44 (
// Equation(s):
// \RegFile|Decoder0~44_combout  = ( \RegFile|Decoder0~41_combout  & ( \RegFile|Decoder0~25_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|Decoder0~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Decoder0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~44 .extended_lut = "off";
defparam \RegFile|Decoder0~44 .lut_mask = 64'h000000000F0F0F0F;
defparam \RegFile|Decoder0~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y22_N43
dffeas \RegFile|registers[23][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][29] .is_wysiwyg = "true";
defparam \RegFile|registers[23][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N30
cyclonev_lcell_comb \RegFile|Decoder0~43 (
// Equation(s):
// \RegFile|Decoder0~43_combout  = (\RegFile|Decoder0~39_combout  & \RegFile|Decoder0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|Decoder0~39_combout ),
	.datad(!\RegFile|Decoder0~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~43 .extended_lut = "off";
defparam \RegFile|Decoder0~43 .lut_mask = 64'h000F000F000F000F;
defparam \RegFile|Decoder0~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N1
dffeas \RegFile|registers[19][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][29] .is_wysiwyg = "true";
defparam \RegFile|registers[19][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N24
cyclonev_lcell_comb \RegFile|Decoder0~29 (
// Equation(s):
// \RegFile|Decoder0~29_combout  = ( \write_reg_mux_ra|out[1]~2_combout  & ( \RegFile|Decoder0~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|Decoder0~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_reg_mux_ra|out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~29 .extended_lut = "off";
defparam \RegFile|Decoder0~29 .lut_mask = 64'h000000000F0F0F0F;
defparam \RegFile|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y22_N25
dffeas \RegFile|registers[31][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[29]~67_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][29] .is_wysiwyg = "true";
defparam \RegFile|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N39
cyclonev_lcell_comb \RegFile|registers[27][29]~feeder (
// Equation(s):
// \RegFile|registers[27][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[27][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[27][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[27][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[27][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N9
cyclonev_lcell_comb \RegFile|Decoder0~20 (
// Equation(s):
// \RegFile|Decoder0~20_combout  = ( \write_reg_mux_ra|out[1]~2_combout  & ( \RegFile|Decoder0~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegFile|Decoder0~17_combout ),
	.datae(gnd),
	.dataf(!\write_reg_mux_ra|out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~20 .extended_lut = "off";
defparam \RegFile|Decoder0~20 .lut_mask = 64'h0000000000FF00FF;
defparam \RegFile|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N41
dffeas \RegFile|registers[27][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[27][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][29] .is_wysiwyg = "true";
defparam \RegFile|registers[27][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y22_N6
cyclonev_lcell_comb \RegFile|read_data2[29]~310 (
// Equation(s):
// \RegFile|read_data2[29]~310_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[31][29]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[27][29]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[23][29]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[19][29]~q  ) ) )

	.dataa(!\RegFile|registers[23][29]~q ),
	.datab(!\RegFile|registers[19][29]~q ),
	.datac(!\RegFile|registers[31][29]~q ),
	.datad(!\RegFile|registers[27][29]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[29]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[29]~310 .extended_lut = "off";
defparam \RegFile|read_data2[29]~310 .lut_mask = 64'h3333555500FF0F0F;
defparam \RegFile|read_data2[29]~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N6
cyclonev_lcell_comb \RegFile|read_data2[29]~311 (
// Equation(s):
// \RegFile|read_data2[29]~311_combout  = ( \RegFile|read_data2[29]~309_combout  & ( \RegFile|read_data2[29]~310_combout  & ( ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[29]~307_combout ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|read_data2[29]~308_combout ))) # (\InstructionMemory|rom~130_combout ) ) ) ) # ( !\RegFile|read_data2[29]~309_combout  & ( \RegFile|read_data2[29]~310_combout  & ( (!\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[29]~307_combout  & 
// !\InstructionMemory|rom~130_combout )))) # (\InstructionMemory|rom~120_combout  & (((\InstructionMemory|rom~130_combout )) # (\RegFile|read_data2[29]~308_combout ))) ) ) ) # ( \RegFile|read_data2[29]~309_combout  & ( !\RegFile|read_data2[29]~310_combout  
// & ( (!\InstructionMemory|rom~120_combout  & (((\InstructionMemory|rom~130_combout ) # (\RegFile|read_data2[29]~307_combout )))) # (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[29]~308_combout  & ((!\InstructionMemory|rom~130_combout )))) ) ) 
// ) # ( !\RegFile|read_data2[29]~309_combout  & ( !\RegFile|read_data2[29]~310_combout  & ( (!\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[29]~307_combout ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|read_data2[29]~308_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\RegFile|read_data2[29]~308_combout ),
	.datac(!\RegFile|read_data2[29]~307_combout ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|read_data2[29]~309_combout ),
	.dataf(!\RegFile|read_data2[29]~310_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[29]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[29]~311 .extended_lut = "off";
defparam \RegFile|read_data2[29]~311 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \RegFile|read_data2[29]~311 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y23_N45
cyclonev_lcell_comb \InstructionMemory|rom~104 (
// Equation(s):
// \InstructionMemory|rom~104_combout  = ( \PC|pc_out [11] & ( (!\reset~input_o  & (((\PC|pc_out [9] & \InstructionMemory|rom~95_combout )) # (\InstructionMemory|rom~103_combout ))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\PC|pc_out [9]),
	.datac(!\InstructionMemory|rom~103_combout ),
	.datad(!\InstructionMemory|rom~95_combout ),
	.datae(gnd),
	.dataf(!\PC|pc_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~104 .extended_lut = "off";
defparam \InstructionMemory|rom~104 .lut_mask = 64'h000000000A2A0A2A;
defparam \InstructionMemory|rom~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y23_N42
cyclonev_lcell_comb \InstructionMemory|rom~110 (
// Equation(s):
// \InstructionMemory|rom~110_combout  = ( \InstructionMemory|rom~109_combout  & ( (!\reset~input_o  & (\PC|pc_out [11] & ((\InstructionMemory|rom~103_combout ) # (\PC|pc_out [9])))) ) ) # ( !\InstructionMemory|rom~109_combout  & ( (!\reset~input_o  & 
// (\PC|pc_out [11] & \InstructionMemory|rom~103_combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(!\PC|pc_out [9]),
	.datac(!\PC|pc_out [11]),
	.datad(!\InstructionMemory|rom~103_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~110 .extended_lut = "off";
defparam \InstructionMemory|rom~110 .lut_mask = 64'h000A000A020A020A;
defparam \InstructionMemory|rom~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N0
cyclonev_lcell_comb \Control|Decoder1~1 (
// Equation(s):
// \Control|Decoder1~1_combout  = ( !\InstructionMemory|rom~209_combout  & ( \InstructionMemory|rom~211_combout  & ( (\InstructionMemory|rom~189_combout  & (!\reset~input_o  & (\InstructionMemory|rom~200_combout  & \InstructionMemory|rom~210_combout ))) ) ) 
// )

	.dataa(!\InstructionMemory|rom~189_combout ),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~200_combout ),
	.datad(!\InstructionMemory|rom~210_combout ),
	.datae(!\InstructionMemory|rom~209_combout ),
	.dataf(!\InstructionMemory|rom~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Decoder1~1 .extended_lut = "off";
defparam \Control|Decoder1~1 .lut_mask = 64'h0000000000040000;
defparam \Control|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N51
cyclonev_lcell_comb \alu_b_mux|out[29]~42 (
// Equation(s):
// \alu_b_mux|out[29]~42_combout  = ( \Control|MemSize~0_combout  & ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~104_combout  ) ) ) # ( !\Control|MemSize~0_combout  & ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~104_combout  ) ) ) # 
// ( \Control|MemSize~0_combout  & ( !\Control|Decoder1~1_combout  & ( (\InstructionMemory|rom~110_combout  & ((!\InstructionMemory|rom~200_combout ) # (\InstructionMemory|rom~209_combout ))) ) ) ) # ( !\Control|MemSize~0_combout  & ( 
// !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~110_combout  ) ) )

	.dataa(!\InstructionMemory|rom~104_combout ),
	.datab(!\InstructionMemory|rom~110_combout ),
	.datac(!\InstructionMemory|rom~200_combout ),
	.datad(!\InstructionMemory|rom~209_combout ),
	.datae(!\Control|MemSize~0_combout ),
	.dataf(!\Control|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[29]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[29]~42 .extended_lut = "off";
defparam \alu_b_mux|out[29]~42 .lut_mask = 64'h3333303355555555;
defparam \alu_b_mux|out[29]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N54
cyclonev_lcell_comb \alu_b_mux|out[29]~43 (
// Equation(s):
// \alu_b_mux|out[29]~43_combout  = ( \RegFile|read_data2[29]~311_combout  & ( \alu_b_mux|out[29]~42_combout  & ( (((\InstructionMemory|rom~150_combout ) # (\Control|WideOr5~0_combout )) # (\RegFile|read_data2[29]~317_combout )) # 
// (\RegFile|read_data2[29]~313_combout ) ) ) ) # ( !\RegFile|read_data2[29]~311_combout  & ( \alu_b_mux|out[29]~42_combout  & ( ((\Control|WideOr5~0_combout ) # (\RegFile|read_data2[29]~317_combout )) # (\RegFile|read_data2[29]~313_combout ) ) ) ) # ( 
// \RegFile|read_data2[29]~311_combout  & ( !\alu_b_mux|out[29]~42_combout  & ( (!\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~150_combout ) # (\RegFile|read_data2[29]~317_combout )) # (\RegFile|read_data2[29]~313_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[29]~311_combout  & ( !\alu_b_mux|out[29]~42_combout  & ( (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[29]~317_combout ) # (\RegFile|read_data2[29]~313_combout ))) ) ) )

	.dataa(!\RegFile|read_data2[29]~313_combout ),
	.datab(!\RegFile|read_data2[29]~317_combout ),
	.datac(!\Control|WideOr5~0_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(!\RegFile|read_data2[29]~311_combout ),
	.dataf(!\alu_b_mux|out[29]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[29]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[29]~43 .extended_lut = "off";
defparam \alu_b_mux|out[29]~43 .lut_mask = 64'h707070F07F7F7FFF;
defparam \alu_b_mux|out[29]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N6
cyclonev_lcell_comb \ALU|O_out[29]~201 (
// Equation(s):
// \ALU|O_out[29]~201_combout  = ( \alu_b_mux|out[29]~43_combout  & ( \alu_a_mux|out[29]~29_combout  & ( (\Control|Selector9~5_combout  & (\ALU|O_out[1]~26_combout  & \ALU|Equal2~0_combout )) ) ) ) # ( !\alu_b_mux|out[29]~43_combout  & ( 
// \alu_a_mux|out[29]~29_combout  & ( (\ALU|O_out[1]~26_combout  & (\ALU|Equal2~0_combout  & (!\Control|Selector9~5_combout  $ (!\Control|Selector10~3_combout )))) ) ) ) # ( \alu_b_mux|out[29]~43_combout  & ( !\alu_a_mux|out[29]~29_combout  & ( 
// (\ALU|O_out[1]~26_combout  & (\ALU|Equal2~0_combout  & (!\Control|Selector9~5_combout  $ (!\Control|Selector10~3_combout )))) ) ) ) # ( !\alu_b_mux|out[29]~43_combout  & ( !\alu_a_mux|out[29]~29_combout  & ( (!\Control|Selector9~5_combout  & 
// (\ALU|O_out[1]~26_combout  & (\ALU|Equal2~0_combout  & !\Control|Selector10~3_combout ))) ) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\ALU|O_out[1]~26_combout ),
	.datac(!\ALU|Equal2~0_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(!\alu_b_mux|out[29]~43_combout ),
	.dataf(!\alu_a_mux|out[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[29]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[29]~201 .extended_lut = "off";
defparam \ALU|O_out[29]~201 .lut_mask = 64'h0200010201020101;
defparam \ALU|O_out[29]~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N15
cyclonev_lcell_comb \Control|WideOr1~2 (
// Equation(s):
// \Control|WideOr1~2_combout  = ( \Control|Decoder1~0_combout  & ( \Control|WideOr1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr1~2 .extended_lut = "off";
defparam \Control|WideOr1~2 .lut_mask = 64'h0000000000FF00FF;
defparam \Control|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y28_N54
cyclonev_lcell_comb \InstructionMemory|rom~93 (
// Equation(s):
// \InstructionMemory|rom~93_combout  = ( \InstructionMemory|rom~60_combout  & ( \InstructionMemory|rom~89_combout  & ( (\PC|pc_out [11] & !\reset~input_o ) ) ) ) # ( !\InstructionMemory|rom~60_combout  & ( \InstructionMemory|rom~89_combout  & ( (\PC|pc_out 
// [11] & (!\reset~input_o  & ((\InstructionMemory|rom~92_combout ) # (\PC|pc_out [10])))) ) ) ) # ( \InstructionMemory|rom~60_combout  & ( !\InstructionMemory|rom~89_combout  & ( (!\PC|pc_out [10] & (\PC|pc_out [11] & !\reset~input_o )) ) ) ) # ( 
// !\InstructionMemory|rom~60_combout  & ( !\InstructionMemory|rom~89_combout  & ( (!\PC|pc_out [10] & (\PC|pc_out [11] & (\InstructionMemory|rom~92_combout  & !\reset~input_o ))) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\PC|pc_out [11]),
	.datac(!\InstructionMemory|rom~92_combout ),
	.datad(!\reset~input_o ),
	.datae(!\InstructionMemory|rom~60_combout ),
	.dataf(!\InstructionMemory|rom~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~93 .extended_lut = "off";
defparam \InstructionMemory|rom~93 .lut_mask = 64'h0200220013003300;
defparam \InstructionMemory|rom~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N36
cyclonev_lcell_comb \alu_b_mux|out[28]~40 (
// Equation(s):
// \alu_b_mux|out[28]~40_combout  = ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~93_combout  ) ) # ( !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~93_combout  & ( (\InstructionMemory|rom~110_combout  & 
// ((!\InstructionMemory|rom~200_combout ) # ((!\Control|MemSize~0_combout ) # (\InstructionMemory|rom~209_combout )))) ) ) ) # ( !\Control|Decoder1~1_combout  & ( !\InstructionMemory|rom~93_combout  & ( (\InstructionMemory|rom~110_combout  & 
// ((!\InstructionMemory|rom~200_combout ) # ((!\Control|MemSize~0_combout ) # (\InstructionMemory|rom~209_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~200_combout ),
	.datab(!\InstructionMemory|rom~110_combout ),
	.datac(!\InstructionMemory|rom~209_combout ),
	.datad(!\Control|MemSize~0_combout ),
	.datae(!\Control|Decoder1~1_combout ),
	.dataf(!\InstructionMemory|rom~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[28]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[28]~40 .extended_lut = "off";
defparam \alu_b_mux|out[28]~40 .lut_mask = 64'h332300003323FFFF;
defparam \alu_b_mux|out[28]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N39
cyclonev_lcell_comb \pc_to_reg_mux|out[22]~53 (
// Equation(s):
// \pc_to_reg_mux|out[22]~53_combout  = ( \Control|WideOr5~2_combout  & ( (\Control|LoadType[1]~0_combout  & !\Control|Selector12~0_combout ) ) ) # ( !\Control|WideOr5~2_combout  & ( !\Control|Selector12~0_combout  ) )

	.dataa(!\Control|LoadType[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|Selector12~0_combout ),
	.datae(!\Control|WideOr5~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[22]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[22]~53 .extended_lut = "off";
defparam \pc_to_reg_mux|out[22]~53 .lut_mask = 64'hFF005500FF005500;
defparam \pc_to_reg_mux|out[22]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N0
cyclonev_lcell_comb \ALU|Equal5~0 (
// Equation(s):
// \ALU|Equal5~0_combout  = ( \Control|Selector6~2_combout  & ( (\Control|Selector5~1_combout  & \Control|Selector7~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Control|Selector5~1_combout ),
	.datac(!\Control|Selector7~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal5~0 .extended_lut = "off";
defparam \ALU|Equal5~0 .lut_mask = 64'h0000000003030303;
defparam \ALU|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y23_N36
cyclonev_lcell_comb \pc_src[0]~0 (
// Equation(s):
// \pc_src[0]~0_combout  = ( \Control|Selector9~1_combout  & ( \InstructionMemory|rom~189_combout  & ( (!\reset~input_o  & ((!\InstructionMemory|rom~211_combout ) # (\InstructionMemory|rom~200_combout ))) ) ) ) # ( !\Control|Selector9~1_combout  & ( 
// \InstructionMemory|rom~189_combout  & ( (!\PC|pc_out [11] & (!\reset~input_o  & ((!\InstructionMemory|rom~211_combout ) # (\InstructionMemory|rom~200_combout )))) ) ) ) # ( \Control|Selector9~1_combout  & ( !\InstructionMemory|rom~189_combout  & ( 
// (\InstructionMemory|rom~200_combout  & !\reset~input_o ) ) ) ) # ( !\Control|Selector9~1_combout  & ( !\InstructionMemory|rom~189_combout  & ( (!\PC|pc_out [11] & (\InstructionMemory|rom~200_combout  & !\reset~input_o )) ) ) )

	.dataa(!\PC|pc_out [11]),
	.datab(!\InstructionMemory|rom~200_combout ),
	.datac(!\reset~input_o ),
	.datad(!\InstructionMemory|rom~211_combout ),
	.datae(!\Control|Selector9~1_combout ),
	.dataf(!\InstructionMemory|rom~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_src[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_src[0]~0 .extended_lut = "off";
defparam \pc_src[0]~0 .lut_mask = 64'h20203030A020F030;
defparam \pc_src[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N54
cyclonev_lcell_comb \ALU|Equal2~1 (
// Equation(s):
// \ALU|Equal2~1_combout  = ( \Control|WideOr1~0_combout  & ( \ALU|Equal2~0_combout  & ( ((!\Control|Selector8~0_combout  & !\InstructionMemory|data_out[28]~3_combout )) # (\InstructionMemory|data_out[31]~4_combout ) ) ) ) # ( !\Control|WideOr1~0_combout  & 
// ( \ALU|Equal2~0_combout  & ( ((!\InstructionMemory|data_out[28]~3_combout  & ((!\Control|Selector8~0_combout ) # (\Control|WideOr2~0_combout )))) # (\InstructionMemory|data_out[31]~4_combout ) ) ) )

	.dataa(!\Control|WideOr2~0_combout ),
	.datab(!\Control|Selector8~0_combout ),
	.datac(!\InstructionMemory|data_out[31]~4_combout ),
	.datad(!\InstructionMemory|data_out[28]~3_combout ),
	.datae(!\Control|WideOr1~0_combout ),
	.dataf(!\ALU|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal2~1 .extended_lut = "off";
defparam \ALU|Equal2~1 .lut_mask = 64'h00000000DF0FCF0F;
defparam \ALU|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N39
cyclonev_lcell_comb \ALU|Equal5~1 (
// Equation(s):
// \ALU|Equal5~1_combout  = ( \Control|Selector5~1_combout  & ( \Control|Selector7~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|Selector7~1_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal5~1 .extended_lut = "off";
defparam \ALU|Equal5~1 .lut_mask = 64'h0000000000FF00FF;
defparam \ALU|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N3
cyclonev_lcell_comb \ALU|O_out[17]~122 (
// Equation(s):
// \ALU|O_out[17]~122_combout  = ( !\ALU|Equal5~0_combout  & ( (!\ALU|Equal2~1_combout  & !\ALU|Equal5~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal2~1_combout ),
	.datad(!\ALU|Equal5~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[17]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[17]~122 .extended_lut = "off";
defparam \ALU|O_out[17]~122 .lut_mask = 64'hF000F00000000000;
defparam \ALU|O_out[17]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N9
cyclonev_lcell_comb \ALU|O_out[7]~48 (
// Equation(s):
// \ALU|O_out[7]~48_combout  = ( \Control|Selector6~2_combout  & ( (!\Control|Selector5~1_combout ) # (!\Control|Selector7~1_combout ) ) ) # ( !\Control|Selector6~2_combout  & ( (!\Control|Selector8~1_combout ) # ((!\Control|Selector5~1_combout ) # 
// (\Control|Selector7~1_combout )) ) )

	.dataa(!\Control|Selector8~1_combout ),
	.datab(gnd),
	.datac(!\Control|Selector5~1_combout ),
	.datad(!\Control|Selector7~1_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[7]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[7]~48 .extended_lut = "off";
defparam \ALU|O_out[7]~48 .lut_mask = 64'hFAFFFAFFFFF0FFF0;
defparam \ALU|O_out[7]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y27_N39
cyclonev_lcell_comb \Control|Jump~0 (
// Equation(s):
// \Control|Jump~0_combout  = ( \InstructionMemory|rom~190_combout  & ( !\InstructionMemory|rom~205_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\PC|pc_out [11]),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~190_combout ),
	.dataf(!\InstructionMemory|rom~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Jump~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Jump~0 .extended_lut = "off";
defparam \Control|Jump~0 .lut_mask = 64'h00000A0A00000000;
defparam \Control|Jump~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y27_N18
cyclonev_lcell_comb \pc_src[1]~2 (
// Equation(s):
// \pc_src[1]~2_combout  = ( \Control|Decoder1~0_combout  & ( \Control|Decoder0~2_combout  ) ) # ( !\Control|Decoder1~0_combout  & ( \Control|Decoder0~2_combout  & ( (\Control|Jump~0_combout  & (!\InstructionMemory|rom~210_combout  & 
// !\InstructionMemory|rom~200_combout )) ) ) ) # ( \Control|Decoder1~0_combout  & ( !\Control|Decoder0~2_combout  & ( (\Control|Jump~0_combout  & (!\InstructionMemory|rom~210_combout  & !\InstructionMemory|rom~200_combout )) ) ) ) # ( 
// !\Control|Decoder1~0_combout  & ( !\Control|Decoder0~2_combout  & ( (\Control|Jump~0_combout  & (!\InstructionMemory|rom~210_combout  & !\InstructionMemory|rom~200_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Control|Jump~0_combout ),
	.datac(!\InstructionMemory|rom~210_combout ),
	.datad(!\InstructionMemory|rom~200_combout ),
	.datae(!\Control|Decoder1~0_combout ),
	.dataf(!\Control|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_src[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_src[1]~2 .extended_lut = "off";
defparam \pc_src[1]~2 .lut_mask = 64'h300030003000FFFF;
defparam \pc_src[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N15
cyclonev_lcell_comb \pc_to_reg_mux|out[1]~0 (
// Equation(s):
// \pc_to_reg_mux|out[1]~0_combout  = ( !\Control|Selector12~0_combout  & ( \Control|WideOr5~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|WideOr5~2_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[1]~0 .extended_lut = "off";
defparam \pc_to_reg_mux|out[1]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \pc_to_reg_mux|out[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N54
cyclonev_lcell_comb \alu_a_mux|out[20]~20 (
// Equation(s):
// \alu_a_mux|out[20]~20_combout  = ( \RegFile|read_data1[20]~111_combout  & ( \Control|WideOr1~1_combout  & ( !\Control|Decoder1~0_combout  ) ) ) # ( \RegFile|read_data1[20]~111_combout  & ( !\Control|WideOr1~1_combout  ) )

	.dataa(!\Control|Decoder1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|read_data1[20]~111_combout ),
	.dataf(!\Control|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[20]~20 .extended_lut = "off";
defparam \alu_a_mux|out[20]~20 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \alu_a_mux|out[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y21_N22
dffeas \RegFile|registers[11][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][20] .is_wysiwyg = "true";
defparam \RegFile|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N16
dffeas \RegFile|registers[8][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][20] .is_wysiwyg = "true";
defparam \RegFile|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N44
dffeas \RegFile|registers[9][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][20] .is_wysiwyg = "true";
defparam \RegFile|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N32
dffeas \RegFile|registers[10][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][20] .is_wysiwyg = "true";
defparam \RegFile|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N45
cyclonev_lcell_comb \RegFile|read_data2[20]~213 (
// Equation(s):
// \RegFile|read_data2[20]~213_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[11][20]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[10][20]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[9][20]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[8][20]~q  ) ) )

	.dataa(!\RegFile|registers[11][20]~q ),
	.datab(!\RegFile|registers[8][20]~q ),
	.datac(!\RegFile|registers[9][20]~q ),
	.datad(!\RegFile|registers[10][20]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[20]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[20]~213 .extended_lut = "off";
defparam \RegFile|read_data2[20]~213 .lut_mask = 64'h33330F0F00FF5555;
defparam \RegFile|read_data2[20]~213 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N6
cyclonev_lcell_comb \RegFile|read_data2[20]~214 (
// Equation(s):
// \RegFile|read_data2[20]~214_combout  = ( \RegFile|read_data2[20]~213_combout  & ( (\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout  & !\InstructionMemory|rom~150_combout )) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[20]~213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[20]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[20]~214 .extended_lut = "off";
defparam \RegFile|read_data2[20]~214 .lut_mask = 64'h0000000030003000;
defparam \RegFile|read_data2[20]~214 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y22_N57
cyclonev_lcell_comb \alu_b_mux|out[20]~25 (
// Equation(s):
// \alu_b_mux|out[20]~25_combout  = ( \InstructionMemory|rom~209_combout  & ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~41_combout  ) ) ) # ( !\InstructionMemory|rom~209_combout  & ( \Control|Decoder1~1_combout  & ( 
// \InstructionMemory|rom~41_combout  ) ) ) # ( \InstructionMemory|rom~209_combout  & ( !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~110_combout  ) ) ) # ( !\InstructionMemory|rom~209_combout  & ( !\Control|Decoder1~1_combout  & ( 
// (\InstructionMemory|rom~110_combout  & ((!\InstructionMemory|rom~200_combout ) # (!\Control|MemSize~0_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~200_combout ),
	.datab(!\InstructionMemory|rom~110_combout ),
	.datac(!\InstructionMemory|rom~41_combout ),
	.datad(!\Control|MemSize~0_combout ),
	.datae(!\InstructionMemory|rom~209_combout ),
	.dataf(!\Control|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[20]~25 .extended_lut = "off";
defparam \alu_b_mux|out[20]~25 .lut_mask = 64'h332233330F0F0F0F;
defparam \alu_b_mux|out[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N48
cyclonev_lcell_comb \RegFile|registers[28][20]~feeder (
// Equation(s):
// \RegFile|registers[28][20]~feeder_combout  = ( \pc_to_reg_mux|out[20]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[20]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[28][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[28][20]~feeder .extended_lut = "off";
defparam \RegFile|registers[28][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[28][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N49
dffeas \RegFile|registers[28][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[28][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][20] .is_wysiwyg = "true";
defparam \RegFile|registers[28][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N45
cyclonev_lcell_comb \RegFile|registers[16][20]~feeder (
// Equation(s):
// \RegFile|registers[16][20]~feeder_combout  = ( \pc_to_reg_mux|out[20]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[20]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[16][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[16][20]~feeder .extended_lut = "off";
defparam \RegFile|registers[16][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[16][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y26_N46
dffeas \RegFile|registers[16][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[16][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][20] .is_wysiwyg = "true";
defparam \RegFile|registers[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y26_N38
dffeas \RegFile|registers[20][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][20] .is_wysiwyg = "true";
defparam \RegFile|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y26_N36
cyclonev_lcell_comb \RegFile|read_data2[20]~208 (
// Equation(s):
// \RegFile|read_data2[20]~208_combout  = ( \RegFile|registers[20][20]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][20]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][20]~q ))) ) ) ) # ( !\RegFile|registers[20][20]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][20]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][20]~q ))) ) ) ) # ( \RegFile|registers[20][20]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][20]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[20][20]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[16][20]~q ) ) ) )

	.dataa(!\RegFile|registers[24][20]~q ),
	.datab(!\RegFile|registers[28][20]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[16][20]~q ),
	.datae(!\RegFile|registers[20][20]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[20]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[20]~208 .extended_lut = "off";
defparam \RegFile|read_data2[20]~208 .lut_mask = 64'h00F00FFF53535353;
defparam \RegFile|read_data2[20]~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y27_N3
cyclonev_lcell_comb \RegFile|registers[17][20]~feeder (
// Equation(s):
// \RegFile|registers[17][20]~feeder_combout  = ( \pc_to_reg_mux|out[20]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[20]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][20]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y27_N4
dffeas \RegFile|registers[17][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][20] .is_wysiwyg = "true";
defparam \RegFile|registers[17][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y26_N15
cyclonev_lcell_comb \RegFile|registers[29][20]~feeder (
// Equation(s):
// \RegFile|registers[29][20]~feeder_combout  = ( \pc_to_reg_mux|out[20]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[20]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][20]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y26_N17
dffeas \RegFile|registers[29][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][20] .is_wysiwyg = "true";
defparam \RegFile|registers[29][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y27_N9
cyclonev_lcell_comb \RegFile|registers[25][20]~feeder (
// Equation(s):
// \RegFile|registers[25][20]~feeder_combout  = ( \pc_to_reg_mux|out[20]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[20]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][20]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y27_N11
dffeas \RegFile|registers[25][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][20] .is_wysiwyg = "true";
defparam \RegFile|registers[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y26_N32
dffeas \RegFile|registers[21][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][20] .is_wysiwyg = "true";
defparam \RegFile|registers[21][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y26_N30
cyclonev_lcell_comb \RegFile|read_data2[20]~209 (
// Equation(s):
// \RegFile|read_data2[20]~209_combout  = ( \RegFile|registers[21][20]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][20]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[29][20]~q )) ) ) ) # ( !\RegFile|registers[21][20]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][20]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[29][20]~q )) ) ) ) # ( \RegFile|registers[21][20]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][20]~q ) ) ) ) # ( !\RegFile|registers[21][20]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][20]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[17][20]~q ),
	.datab(!\RegFile|registers[29][20]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[25][20]~q ),
	.datae(!\RegFile|registers[21][20]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[20]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[20]~209 .extended_lut = "off";
defparam \RegFile|read_data2[20]~209 .lut_mask = 64'h50505F5F03F303F3;
defparam \RegFile|read_data2[20]~209 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N9
cyclonev_lcell_comb \RegFile|registers[18][20]~feeder (
// Equation(s):
// \RegFile|registers[18][20]~feeder_combout  = ( \pc_to_reg_mux|out[20]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[20]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][20]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y19_N10
dffeas \RegFile|registers[18][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][20] .is_wysiwyg = "true";
defparam \RegFile|registers[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y26_N41
dffeas \RegFile|registers[26][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][20] .is_wysiwyg = "true";
defparam \RegFile|registers[26][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N9
cyclonev_lcell_comb \RegFile|registers[30][20]~feeder (
// Equation(s):
// \RegFile|registers[30][20]~feeder_combout  = ( \pc_to_reg_mux|out[20]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[20]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][20]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N10
dffeas \RegFile|registers[30][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][20] .is_wysiwyg = "true";
defparam \RegFile|registers[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y26_N2
dffeas \RegFile|registers[22][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][20] .is_wysiwyg = "true";
defparam \RegFile|registers[22][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y26_N0
cyclonev_lcell_comb \RegFile|read_data2[20]~210 (
// Equation(s):
// \RegFile|read_data2[20]~210_combout  = ( \RegFile|registers[22][20]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][20]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[30][20]~q ))) ) ) ) # ( !\RegFile|registers[22][20]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][20]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[30][20]~q ))) ) ) ) # ( \RegFile|registers[22][20]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][20]~q ) ) ) ) # ( !\RegFile|registers[22][20]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][20]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[18][20]~q ),
	.datab(!\RegFile|registers[26][20]~q ),
	.datac(!\RegFile|registers[30][20]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][20]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[20]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[20]~210 .extended_lut = "off";
defparam \RegFile|read_data2[20]~210 .lut_mask = 64'h550055FF330F330F;
defparam \RegFile|read_data2[20]~210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y25_N7
dffeas \RegFile|registers[27][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][20] .is_wysiwyg = "true";
defparam \RegFile|registers[27][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N6
cyclonev_lcell_comb \RegFile|registers[31][20]~feeder (
// Equation(s):
// \RegFile|registers[31][20]~feeder_combout  = ( \pc_to_reg_mux|out[20]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[20]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[31][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[31][20]~feeder .extended_lut = "off";
defparam \RegFile|registers[31][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[31][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y25_N8
dffeas \RegFile|registers[31][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[31][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][20] .is_wysiwyg = "true";
defparam \RegFile|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N50
dffeas \RegFile|registers[19][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][20] .is_wysiwyg = "true";
defparam \RegFile|registers[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N20
dffeas \RegFile|registers[23][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][20] .is_wysiwyg = "true";
defparam \RegFile|registers[23][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y25_N18
cyclonev_lcell_comb \RegFile|read_data2[20]~211 (
// Equation(s):
// \RegFile|read_data2[20]~211_combout  = ( \RegFile|registers[23][20]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][20]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][20]~q ))) ) ) ) # ( !\RegFile|registers[23][20]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][20]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][20]~q ))) ) ) ) # ( \RegFile|registers[23][20]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][20]~q ) ) ) ) # ( !\RegFile|registers[23][20]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][20]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[27][20]~q ),
	.datab(!\RegFile|registers[31][20]~q ),
	.datac(!\RegFile|registers[19][20]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][20]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[20]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[20]~211 .extended_lut = "off";
defparam \RegFile|read_data2[20]~211 .lut_mask = 64'h0F000FFF55335533;
defparam \RegFile|read_data2[20]~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y26_N54
cyclonev_lcell_comb \RegFile|read_data2[20]~212 (
// Equation(s):
// \RegFile|read_data2[20]~212_combout  = ( \RegFile|read_data2[20]~210_combout  & ( \RegFile|read_data2[20]~211_combout  & ( ((!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[20]~208_combout )) # (\InstructionMemory|rom~120_combout  & 
// ((\RegFile|read_data2[20]~209_combout )))) # (\InstructionMemory|rom~130_combout ) ) ) ) # ( !\RegFile|read_data2[20]~210_combout  & ( \RegFile|read_data2[20]~211_combout  & ( (!\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|read_data2[20]~208_combout ))) # (\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[20]~209_combout )) # (\InstructionMemory|rom~130_combout ))) ) ) ) # ( \RegFile|read_data2[20]~210_combout  & ( !\RegFile|read_data2[20]~211_combout  
// & ( (!\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[20]~208_combout )) # (\InstructionMemory|rom~130_combout ))) # (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[20]~209_combout )))) ) ) 
// ) # ( !\RegFile|read_data2[20]~210_combout  & ( !\RegFile|read_data2[20]~211_combout  & ( (!\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[20]~208_combout )) # (\InstructionMemory|rom~120_combout  & 
// ((\RegFile|read_data2[20]~209_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[20]~208_combout ),
	.datad(!\RegFile|read_data2[20]~209_combout ),
	.datae(!\RegFile|read_data2[20]~210_combout ),
	.dataf(!\RegFile|read_data2[20]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[20]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[20]~212 .extended_lut = "off";
defparam \RegFile|read_data2[20]~212 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \RegFile|read_data2[20]~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y19_N49
dffeas \RegFile|registers[2][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][20] .is_wysiwyg = "true";
defparam \RegFile|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N48
cyclonev_lcell_comb \RegFile|registers[3][20]~feeder (
// Equation(s):
// \RegFile|registers[3][20]~feeder_combout  = ( \pc_to_reg_mux|out[20]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[20]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[3][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[3][20]~feeder .extended_lut = "off";
defparam \RegFile|registers[3][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[3][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N50
dffeas \RegFile|registers[3][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][20] .is_wysiwyg = "true";
defparam \RegFile|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N18
cyclonev_lcell_comb \RegFile|Decoder0~32 (
// Equation(s):
// \RegFile|Decoder0~32_combout  = ( \RegFile|Decoder0~31_combout  & ( (\write_reg_mux_ra|out[4]~0_combout  & \RegFile|Decoder0~16_combout ) ) )

	.dataa(gnd),
	.datab(!\write_reg_mux_ra|out[4]~0_combout ),
	.datac(!\RegFile|Decoder0~16_combout ),
	.datad(gnd),
	.datae(!\RegFile|Decoder0~31_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|Decoder0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|Decoder0~32 .extended_lut = "off";
defparam \RegFile|Decoder0~32 .lut_mask = 64'h0000030300000303;
defparam \RegFile|Decoder0~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N7
dffeas \RegFile|registers[1][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][20] .is_wysiwyg = "true";
defparam \RegFile|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N6
cyclonev_lcell_comb \RegFile|read_data2[20]~217 (
// Equation(s):
// \RegFile|read_data2[20]~217_combout  = ( \RegFile|registers[1][20]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[2][20]~q )) # (\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[3][20]~q ))) ) ) ) # ( !\RegFile|registers[1][20]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[2][20]~q )) # (\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[3][20]~q ))) ) ) ) # ( \RegFile|registers[1][20]~q  & ( !\InstructionMemory|rom~130_combout  & ( \InstructionMemory|rom~120_combout  ) ) )

	.dataa(!\RegFile|registers[2][20]~q ),
	.datab(!\RegFile|registers[3][20]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(gnd),
	.datae(!\RegFile|registers[1][20]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[20]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[20]~217 .extended_lut = "off";
defparam \RegFile|read_data2[20]~217 .lut_mask = 64'h00000F0F53535353;
defparam \RegFile|read_data2[20]~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N30
cyclonev_lcell_comb \RegFile|registers[5][20]~feeder (
// Equation(s):
// \RegFile|registers[5][20]~feeder_combout  = ( \pc_to_reg_mux|out[20]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[20]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[5][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[5][20]~feeder .extended_lut = "off";
defparam \RegFile|registers[5][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[5][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N32
dffeas \RegFile|registers[5][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[5][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][20] .is_wysiwyg = "true";
defparam \RegFile|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N34
dffeas \RegFile|registers[6][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][20] .is_wysiwyg = "true";
defparam \RegFile|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N0
cyclonev_lcell_comb \RegFile|registers[4][20]~feeder (
// Equation(s):
// \RegFile|registers[4][20]~feeder_combout  = ( \pc_to_reg_mux|out[20]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[20]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][20]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y18_N1
dffeas \RegFile|registers[4][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][20] .is_wysiwyg = "true";
defparam \RegFile|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N26
dffeas \RegFile|registers[7][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][20] .is_wysiwyg = "true";
defparam \RegFile|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N24
cyclonev_lcell_comb \RegFile|read_data2[20]~216 (
// Equation(s):
// \RegFile|read_data2[20]~216_combout  = ( \RegFile|registers[7][20]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[6][20]~q ) ) ) ) # ( !\RegFile|registers[7][20]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[6][20]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[7][20]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[4][20]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[5][20]~q )) ) ) ) # ( !\RegFile|registers[7][20]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[4][20]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[5][20]~q )) ) ) )

	.dataa(!\RegFile|registers[5][20]~q ),
	.datab(!\RegFile|registers[6][20]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[4][20]~q ),
	.datae(!\RegFile|registers[7][20]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[20]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[20]~216 .extended_lut = "off";
defparam \RegFile|read_data2[20]~216 .lut_mask = 64'h05F505F530303F3F;
defparam \RegFile|read_data2[20]~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N25
dffeas \RegFile|registers[12][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][20] .is_wysiwyg = "true";
defparam \RegFile|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N44
dffeas \RegFile|registers[15][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_to_reg_mux|out[20]~58_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][20] .is_wysiwyg = "true";
defparam \RegFile|registers[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N40
dffeas \RegFile|registers[13][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][20] .is_wysiwyg = "true";
defparam \RegFile|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N56
dffeas \RegFile|registers[14][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[20]~58_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][20] .is_wysiwyg = "true";
defparam \RegFile|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N54
cyclonev_lcell_comb \RegFile|read_data2[20]~215 (
// Equation(s):
// \RegFile|read_data2[20]~215_combout  = ( \RegFile|registers[14][20]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][20]~q ) ) ) ) # ( !\RegFile|registers[14][20]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[15][20]~q  & \InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[14][20]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][20]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][20]~q ))) ) ) ) # ( !\RegFile|registers[14][20]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][20]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][20]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][20]~q ),
	.datab(!\RegFile|registers[15][20]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[13][20]~q ),
	.datae(!\RegFile|registers[14][20]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[20]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[20]~215 .extended_lut = "off";
defparam \RegFile|read_data2[20]~215 .lut_mask = 64'h505F505F0303F3F3;
defparam \RegFile|read_data2[20]~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N36
cyclonev_lcell_comb \RegFile|read_data2[20]~218 (
// Equation(s):
// \RegFile|read_data2[20]~218_combout  = ( \RegFile|read_data2[20]~215_combout  & ( \RegFile|read_data2[16]~10_combout  & ( ((!\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[20]~217_combout )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[20]~216_combout )))) # (\InstructionMemory|rom~145_combout ) ) ) ) # ( !\RegFile|read_data2[20]~215_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & ((!\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[20]~217_combout )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|read_data2[20]~216_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(!\RegFile|read_data2[20]~217_combout ),
	.datac(!\RegFile|read_data2[20]~216_combout ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|read_data2[20]~215_combout ),
	.dataf(!\RegFile|read_data2[16]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[20]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[20]~218 .extended_lut = "off";
defparam \RegFile|read_data2[20]~218 .lut_mask = 64'h00000000220A775F;
defparam \RegFile|read_data2[20]~218 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y22_N24
cyclonev_lcell_comb \alu_b_mux|out[20]~26 (
// Equation(s):
// \alu_b_mux|out[20]~26_combout  = ( \RegFile|read_data2[20]~212_combout  & ( \RegFile|read_data2[20]~218_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[20]~25_combout ) ) ) ) # ( !\RegFile|read_data2[20]~212_combout  & ( 
// \RegFile|read_data2[20]~218_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[20]~25_combout ) ) ) ) # ( \RegFile|read_data2[20]~212_combout  & ( !\RegFile|read_data2[20]~218_combout  & ( (!\Control|WideOr5~0_combout  & 
// (((\InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[20]~214_combout ))) # (\Control|WideOr5~0_combout  & (((\alu_b_mux|out[20]~25_combout )))) ) ) ) # ( !\RegFile|read_data2[20]~212_combout  & ( !\RegFile|read_data2[20]~218_combout  & ( 
// (!\Control|WideOr5~0_combout  & (\RegFile|read_data2[20]~214_combout )) # (\Control|WideOr5~0_combout  & ((\alu_b_mux|out[20]~25_combout ))) ) ) )

	.dataa(!\RegFile|read_data2[20]~214_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\Control|WideOr5~0_combout ),
	.datad(!\alu_b_mux|out[20]~25_combout ),
	.datae(!\RegFile|read_data2[20]~212_combout ),
	.dataf(!\RegFile|read_data2[20]~218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[20]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[20]~26 .extended_lut = "off";
defparam \alu_b_mux|out[20]~26 .lut_mask = 64'h505F707FF0FFF0FF;
defparam \alu_b_mux|out[20]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N3
cyclonev_lcell_comb \ALU|O_out[20]~143 (
// Equation(s):
// \ALU|O_out[20]~143_combout  = ( !\ALU|O_out[7]~48_combout  & ( (!\alu_a_mux|out[20]~20_combout  & ((!\alu_b_mux|out[20]~26_combout  & (!\Control|Selector9~5_combout  & !\Control|Selector10~3_combout )) # (\alu_b_mux|out[20]~26_combout  & 
// (!\Control|Selector9~5_combout  $ (!\Control|Selector10~3_combout ))))) # (\alu_a_mux|out[20]~20_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[20]~26_combout ))))) ) )

	.dataa(!\alu_a_mux|out[20]~20_combout ),
	.datab(!\alu_b_mux|out[20]~26_combout ),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[20]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[20]~143 .extended_lut = "off";
defparam \ALU|O_out[20]~143 .lut_mask = 64'h8761876100000000;
defparam \ALU|O_out[20]~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y18_N3
cyclonev_lcell_comb \ALU|O_out[16]~110 (
// Equation(s):
// \ALU|O_out[16]~110_combout  = ( !\ALU|Equal2~1_combout  & ( \ALU|Equal5~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU|Equal2~1_combout ),
	.dataf(!\ALU|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[16]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[16]~110 .extended_lut = "off";
defparam \ALU|O_out[16]~110 .lut_mask = 64'h00000000FFFF0000;
defparam \ALU|O_out[16]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N45
cyclonev_lcell_comb \branch_adder|Add0~61 (
// Equation(s):
// \branch_adder|Add0~61_sumout  = SUM(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \PCAdder|Add0~61_sumout  ) + ( \branch_adder|Add0~58  ))
// \branch_adder|Add0~62  = CARRY(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \PCAdder|Add0~61_sumout  ) + ( \branch_adder|Add0~58  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~296_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCAdder|Add0~61_sumout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~61_sumout ),
	.cout(\branch_adder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~61 .extended_lut = "off";
defparam \branch_adder|Add0~61 .lut_mask = 64'h0000FF0000000404;
defparam \branch_adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N48
cyclonev_lcell_comb \branch_adder|Add0~65 (
// Equation(s):
// \branch_adder|Add0~65_sumout  = SUM(( \PCAdder|Add0~65_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~62  ))
// \branch_adder|Add0~66  = CARRY(( \PCAdder|Add0~65_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~62  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~296_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~65_sumout ),
	.cout(\branch_adder|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~65 .extended_lut = "off";
defparam \branch_adder|Add0~65 .lut_mask = 64'h0000FFBB00000F0F;
defparam \branch_adder|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N51
cyclonev_lcell_comb \alu_a_mux|out[18]~18 (
// Equation(s):
// \alu_a_mux|out[18]~18_combout  = ( !\RegFile|Equal0~0_combout  & ( \RegFile|read_data1[18]~100_combout  & ( (!\Control|Decoder1~0_combout ) # (!\Control|WideOr1~1_combout ) ) ) )

	.dataa(!\Control|Decoder1~0_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\RegFile|read_data1[18]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[18]~18 .extended_lut = "off";
defparam \alu_a_mux|out[18]~18 .lut_mask = 64'h00000000EEEE0000;
defparam \alu_a_mux|out[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N55
dffeas \RegFile|registers[31][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][18] .is_wysiwyg = "true";
defparam \RegFile|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N15
cyclonev_lcell_comb \RegFile|registers[19][18]~feeder (
// Equation(s):
// \RegFile|registers[19][18]~feeder_combout  = ( \pc_to_reg_mux|out[18]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[18]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][18]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y17_N17
dffeas \RegFile|registers[19][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][18] .is_wysiwyg = "true";
defparam \RegFile|registers[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N1
dffeas \RegFile|registers[27][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][18] .is_wysiwyg = "true";
defparam \RegFile|registers[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N26
dffeas \RegFile|registers[23][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][18] .is_wysiwyg = "true";
defparam \RegFile|registers[23][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N24
cyclonev_lcell_comb \RegFile|read_data2[18]~189 (
// Equation(s):
// \RegFile|read_data2[18]~189_combout  = ( \RegFile|registers[23][18]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout ) # (\RegFile|registers[31][18]~q ) ) ) ) # ( !\RegFile|registers[23][18]~q  & ( 
// \InstructionMemory|rom~137_combout  & ( (\RegFile|registers[31][18]~q  & \InstructionMemory|rom~145_combout ) ) ) ) # ( \RegFile|registers[23][18]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[19][18]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[27][18]~q ))) ) ) ) # ( !\RegFile|registers[23][18]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[19][18]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[27][18]~q ))) ) ) )

	.dataa(!\RegFile|registers[31][18]~q ),
	.datab(!\RegFile|registers[19][18]~q ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\RegFile|registers[27][18]~q ),
	.datae(!\RegFile|registers[23][18]~q ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[18]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[18]~189 .extended_lut = "off";
defparam \RegFile|read_data2[18]~189 .lut_mask = 64'h303F303F0505F5F5;
defparam \RegFile|read_data2[18]~189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y19_N26
dffeas \RegFile|registers[26][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][18] .is_wysiwyg = "true";
defparam \RegFile|registers[26][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N12
cyclonev_lcell_comb \RegFile|registers[18][18]~feeder (
// Equation(s):
// \RegFile|registers[18][18]~feeder_combout  = ( \pc_to_reg_mux|out[18]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[18]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][18]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y20_N13
dffeas \RegFile|registers[18][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][18] .is_wysiwyg = "true";
defparam \RegFile|registers[18][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N30
cyclonev_lcell_comb \RegFile|registers[22][18]~feeder (
// Equation(s):
// \RegFile|registers[22][18]~feeder_combout  = ( \pc_to_reg_mux|out[18]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[18]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[22][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[22][18]~feeder .extended_lut = "off";
defparam \RegFile|registers[22][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[22][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N31
dffeas \RegFile|registers[22][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[22][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][18] .is_wysiwyg = "true";
defparam \RegFile|registers[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N25
dffeas \RegFile|registers[30][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][18] .is_wysiwyg = "true";
defparam \RegFile|registers[30][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N27
cyclonev_lcell_comb \RegFile|read_data2[18]~188 (
// Equation(s):
// \RegFile|read_data2[18]~188_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[30][18]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[26][18]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[22][18]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[18][18]~q  ) ) )

	.dataa(!\RegFile|registers[26][18]~q ),
	.datab(!\RegFile|registers[18][18]~q ),
	.datac(!\RegFile|registers[22][18]~q ),
	.datad(!\RegFile|registers[30][18]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[18]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[18]~188 .extended_lut = "off";
defparam \RegFile|read_data2[18]~188 .lut_mask = 64'h33330F0F555500FF;
defparam \RegFile|read_data2[18]~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N9
cyclonev_lcell_comb \RegFile|registers[17][18]~feeder (
// Equation(s):
// \RegFile|registers[17][18]~feeder_combout  = ( \pc_to_reg_mux|out[18]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[18]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][18]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N10
dffeas \RegFile|registers[17][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][18] .is_wysiwyg = "true";
defparam \RegFile|registers[17][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N30
cyclonev_lcell_comb \RegFile|registers[25][18]~feeder (
// Equation(s):
// \RegFile|registers[25][18]~feeder_combout  = ( \pc_to_reg_mux|out[18]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[18]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][18]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N31
dffeas \RegFile|registers[25][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][18] .is_wysiwyg = "true";
defparam \RegFile|registers[25][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N42
cyclonev_lcell_comb \RegFile|registers[29][18]~feeder (
// Equation(s):
// \RegFile|registers[29][18]~feeder_combout  = ( \pc_to_reg_mux|out[18]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[18]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][18]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N44
dffeas \RegFile|registers[29][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][18] .is_wysiwyg = "true";
defparam \RegFile|registers[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N14
dffeas \RegFile|registers[21][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][18] .is_wysiwyg = "true";
defparam \RegFile|registers[21][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N12
cyclonev_lcell_comb \RegFile|read_data2[18]~187 (
// Equation(s):
// \RegFile|read_data2[18]~187_combout  = ( \RegFile|registers[21][18]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][18]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][18]~q ))) ) ) ) # ( !\RegFile|registers[21][18]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][18]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][18]~q ))) ) ) ) # ( \RegFile|registers[21][18]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][18]~q ) ) ) ) # ( !\RegFile|registers[21][18]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][18]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[17][18]~q ),
	.datab(!\RegFile|registers[25][18]~q ),
	.datac(!\RegFile|registers[29][18]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[21][18]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[18]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[18]~187 .extended_lut = "off";
defparam \RegFile|read_data2[18]~187 .lut_mask = 64'h550055FF330F330F;
defparam \RegFile|read_data2[18]~187 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N0
cyclonev_lcell_comb \RegFile|registers[24][18]~feeder (
// Equation(s):
// \RegFile|registers[24][18]~feeder_combout  = ( \pc_to_reg_mux|out[18]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[18]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][18]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[24][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N1
dffeas \RegFile|registers[24][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][18] .is_wysiwyg = "true";
defparam \RegFile|registers[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N23
dffeas \RegFile|registers[28][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][18] .is_wysiwyg = "true";
defparam \RegFile|registers[28][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N51
cyclonev_lcell_comb \RegFile|registers[16][18]~feeder (
// Equation(s):
// \RegFile|registers[16][18]~feeder_combout  = ( \pc_to_reg_mux|out[18]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[18]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[16][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[16][18]~feeder .extended_lut = "off";
defparam \RegFile|registers[16][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[16][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N52
dffeas \RegFile|registers[16][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[16][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][18] .is_wysiwyg = "true";
defparam \RegFile|registers[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N32
dffeas \RegFile|registers[20][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][18] .is_wysiwyg = "true";
defparam \RegFile|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N30
cyclonev_lcell_comb \RegFile|read_data2[18]~186 (
// Equation(s):
// \RegFile|read_data2[18]~186_combout  = ( \RegFile|registers[20][18]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][18]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][18]~q ))) ) ) ) # ( !\RegFile|registers[20][18]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][18]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][18]~q ))) ) ) ) # ( \RegFile|registers[20][18]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][18]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[20][18]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[16][18]~q ) ) ) )

	.dataa(!\RegFile|registers[24][18]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[28][18]~q ),
	.datad(!\RegFile|registers[16][18]~q ),
	.datae(!\RegFile|registers[20][18]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[18]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[18]~186 .extended_lut = "off";
defparam \RegFile|read_data2[18]~186 .lut_mask = 64'h00CC33FF47474747;
defparam \RegFile|read_data2[18]~186 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N18
cyclonev_lcell_comb \RegFile|read_data2[18]~190 (
// Equation(s):
// \RegFile|read_data2[18]~190_combout  = ( \RegFile|read_data2[18]~187_combout  & ( \RegFile|read_data2[18]~186_combout  & ( (!\InstructionMemory|rom~130_combout ) # ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[18]~188_combout ))) # 
// (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[18]~189_combout ))) ) ) ) # ( !\RegFile|read_data2[18]~187_combout  & ( \RegFile|read_data2[18]~186_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout ) # 
// ((\RegFile|read_data2[18]~188_combout )))) # (\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[18]~189_combout ))) ) ) ) # ( \RegFile|read_data2[18]~187_combout  & ( !\RegFile|read_data2[18]~186_combout  & 
// ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[18]~188_combout )))) # (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout ) # ((\RegFile|read_data2[18]~189_combout )))) ) ) ) 
// # ( !\RegFile|read_data2[18]~187_combout  & ( !\RegFile|read_data2[18]~186_combout  & ( (\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[18]~188_combout ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|read_data2[18]~189_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[18]~189_combout ),
	.datad(!\RegFile|read_data2[18]~188_combout ),
	.datae(!\RegFile|read_data2[18]~187_combout ),
	.dataf(!\RegFile|read_data2[18]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[18]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[18]~190 .extended_lut = "off";
defparam \RegFile|read_data2[18]~190 .lut_mask = 64'h0123456789ABCDEF;
defparam \RegFile|read_data2[18]~190 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N51
cyclonev_lcell_comb \alu_b_mux|out[18]~21 (
// Equation(s):
// \alu_b_mux|out[18]~21_combout  = ( \Control|MemSize~0_combout  & ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~23_combout  ) ) ) # ( !\Control|MemSize~0_combout  & ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~23_combout  ) ) ) # ( 
// \Control|MemSize~0_combout  & ( !\Control|Decoder1~1_combout  & ( (\InstructionMemory|rom~110_combout  & ((!\InstructionMemory|rom~200_combout ) # (\InstructionMemory|rom~209_combout ))) ) ) ) # ( !\Control|MemSize~0_combout  & ( 
// !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~110_combout  ) ) )

	.dataa(!\InstructionMemory|rom~23_combout ),
	.datab(!\InstructionMemory|rom~200_combout ),
	.datac(!\InstructionMemory|rom~209_combout ),
	.datad(!\InstructionMemory|rom~110_combout ),
	.datae(!\Control|MemSize~0_combout ),
	.dataf(!\Control|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[18]~21 .extended_lut = "off";
defparam \alu_b_mux|out[18]~21 .lut_mask = 64'h00FF00CF55555555;
defparam \alu_b_mux|out[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N33
cyclonev_lcell_comb \RegFile|registers[8][18]~feeder (
// Equation(s):
// \RegFile|registers[8][18]~feeder_combout  = ( \pc_to_reg_mux|out[18]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[18]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][18]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N34
dffeas \RegFile|registers[8][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][18] .is_wysiwyg = "true";
defparam \RegFile|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y20_N18
cyclonev_lcell_comb \RegFile|registers[9][18]~feeder (
// Equation(s):
// \RegFile|registers[9][18]~feeder_combout  = ( \pc_to_reg_mux|out[18]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[18]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[9][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[9][18]~feeder .extended_lut = "off";
defparam \RegFile|registers[9][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[9][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y20_N19
dffeas \RegFile|registers[9][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][18] .is_wysiwyg = "true";
defparam \RegFile|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N4
dffeas \RegFile|registers[10][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][18] .is_wysiwyg = "true";
defparam \RegFile|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N20
dffeas \RegFile|registers[11][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][18] .is_wysiwyg = "true";
defparam \RegFile|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N18
cyclonev_lcell_comb \RegFile|read_data2[18]~191 (
// Equation(s):
// \RegFile|read_data2[18]~191_combout  = ( \RegFile|registers[11][18]~q  & ( \InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout ) # (\RegFile|registers[9][18]~q ) ) ) ) # ( !\RegFile|registers[11][18]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[9][18]~q  & !\InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[11][18]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[8][18]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[10][18]~q ))) ) ) ) # ( !\RegFile|registers[11][18]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[8][18]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[10][18]~q ))) ) ) )

	.dataa(!\RegFile|registers[8][18]~q ),
	.datab(!\RegFile|registers[9][18]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\RegFile|registers[10][18]~q ),
	.datae(!\RegFile|registers[11][18]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[18]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[18]~191 .extended_lut = "off";
defparam \RegFile|read_data2[18]~191 .lut_mask = 64'h505F505F30303F3F;
defparam \RegFile|read_data2[18]~191 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N3
cyclonev_lcell_comb \RegFile|read_data2[18]~192 (
// Equation(s):
// \RegFile|read_data2[18]~192_combout  = ( !\InstructionMemory|rom~150_combout  & ( \RegFile|read_data2[18]~191_combout  & ( (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\InstructionMemory|rom~150_combout ),
	.dataf(!\RegFile|read_data2[18]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[18]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[18]~192 .extended_lut = "off";
defparam \RegFile|read_data2[18]~192 .lut_mask = 64'h000000000F000000;
defparam \RegFile|read_data2[18]~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N26
dffeas \RegFile|registers[6][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][18] .is_wysiwyg = "true";
defparam \RegFile|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N23
dffeas \RegFile|registers[5][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][18] .is_wysiwyg = "true";
defparam \RegFile|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N57
cyclonev_lcell_comb \RegFile|registers[4][18]~feeder (
// Equation(s):
// \RegFile|registers[4][18]~feeder_combout  = ( \pc_to_reg_mux|out[18]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[18]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][18]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N59
dffeas \RegFile|registers[4][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][18] .is_wysiwyg = "true";
defparam \RegFile|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N36
cyclonev_lcell_comb \RegFile|read_data2[18]~194 (
// Equation(s):
// \RegFile|read_data2[18]~194_combout  = ( \RegFile|registers[7][18]~q  & ( \InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout ) # (\RegFile|registers[5][18]~q ) ) ) ) # ( !\RegFile|registers[7][18]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[5][18]~q  & !\InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[7][18]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[4][18]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[6][18]~q )) ) ) ) # ( !\RegFile|registers[7][18]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[4][18]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[6][18]~q )) ) ) )

	.dataa(!\RegFile|registers[6][18]~q ),
	.datab(!\RegFile|registers[5][18]~q ),
	.datac(!\RegFile|registers[4][18]~q ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|registers[7][18]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[18]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[18]~194 .extended_lut = "off";
defparam \RegFile|read_data2[18]~194 .lut_mask = 64'h0F550F55330033FF;
defparam \RegFile|read_data2[18]~194 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N44
dffeas \RegFile|registers[3][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][18] .is_wysiwyg = "true";
defparam \RegFile|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N58
dffeas \RegFile|registers[1][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][18] .is_wysiwyg = "true";
defparam \RegFile|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N37
dffeas \RegFile|registers[2][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][18] .is_wysiwyg = "true";
defparam \RegFile|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N57
cyclonev_lcell_comb \RegFile|read_data2[18]~195 (
// Equation(s):
// \RegFile|read_data2[18]~195_combout  = ( \RegFile|registers[2][18]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout )) # (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[1][18]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[3][18]~q )))) ) ) # ( !\RegFile|registers[2][18]~q  & ( (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[1][18]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[3][18]~q )))) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[3][18]~q ),
	.datad(!\RegFile|registers[1][18]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[2][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[18]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[18]~195 .extended_lut = "off";
defparam \RegFile|read_data2[18]~195 .lut_mask = 64'h0145014523672367;
defparam \RegFile|read_data2[18]~195 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N23
dffeas \RegFile|registers[13][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][18] .is_wysiwyg = "true";
defparam \RegFile|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N16
dffeas \RegFile|registers[15][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_to_reg_mux|out[18]~56_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][18] .is_wysiwyg = "true";
defparam \RegFile|registers[15][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N3
cyclonev_lcell_comb \RegFile|registers[12][18]~feeder (
// Equation(s):
// \RegFile|registers[12][18]~feeder_combout  = ( \pc_to_reg_mux|out[18]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[18]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][18]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y18_N4
dffeas \RegFile|registers[12][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][18] .is_wysiwyg = "true";
defparam \RegFile|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N38
dffeas \RegFile|registers[14][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][18] .is_wysiwyg = "true";
defparam \RegFile|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N36
cyclonev_lcell_comb \RegFile|read_data2[18]~193 (
// Equation(s):
// \RegFile|read_data2[18]~193_combout  = ( \RegFile|registers[14][18]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & (\RegFile|registers[13][18]~q )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[15][18]~q ))) ) ) ) # ( !\RegFile|registers[14][18]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & (\RegFile|registers[13][18]~q )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[15][18]~q ))) ) ) ) # ( \RegFile|registers[14][18]~q  & ( !\InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout ) # (\RegFile|registers[12][18]~q ) ) ) ) # ( !\RegFile|registers[14][18]~q  & ( 
// !\InstructionMemory|rom~120_combout  & ( (\RegFile|registers[12][18]~q  & !\InstructionMemory|rom~130_combout ) ) ) )

	.dataa(!\RegFile|registers[13][18]~q ),
	.datab(!\RegFile|registers[15][18]~q ),
	.datac(!\RegFile|registers[12][18]~q ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|registers[14][18]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[18]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[18]~193 .extended_lut = "off";
defparam \RegFile|read_data2[18]~193 .lut_mask = 64'h0F000FFF55335533;
defparam \RegFile|read_data2[18]~193 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N42
cyclonev_lcell_comb \RegFile|read_data2[18]~196 (
// Equation(s):
// \RegFile|read_data2[18]~196_combout  = ( \RegFile|read_data2[16]~10_combout  & ( \RegFile|read_data2[18]~193_combout  & ( ((!\InstructionMemory|rom~137_combout  & ((\RegFile|read_data2[18]~195_combout ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[18]~194_combout ))) # (\InstructionMemory|rom~145_combout ) ) ) ) # ( \RegFile|read_data2[16]~10_combout  & ( !\RegFile|read_data2[18]~193_combout  & ( (!\InstructionMemory|rom~145_combout  & ((!\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[18]~195_combout ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[18]~194_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\RegFile|read_data2[18]~194_combout ),
	.datad(!\RegFile|read_data2[18]~195_combout ),
	.datae(!\RegFile|read_data2[16]~10_combout ),
	.dataf(!\RegFile|read_data2[18]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[18]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[18]~196 .extended_lut = "off";
defparam \RegFile|read_data2[18]~196 .lut_mask = 64'h0000048C000037BF;
defparam \RegFile|read_data2[18]~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N6
cyclonev_lcell_comb \alu_b_mux|out[18]~22 (
// Equation(s):
// \alu_b_mux|out[18]~22_combout  = ( \RegFile|read_data2[18]~192_combout  & ( \RegFile|read_data2[18]~196_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[18]~21_combout ) ) ) ) # ( !\RegFile|read_data2[18]~192_combout  & ( 
// \RegFile|read_data2[18]~196_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[18]~21_combout ) ) ) ) # ( \RegFile|read_data2[18]~192_combout  & ( !\RegFile|read_data2[18]~196_combout  & ( (!\Control|WideOr5~0_combout ) # 
// (\alu_b_mux|out[18]~21_combout ) ) ) ) # ( !\RegFile|read_data2[18]~192_combout  & ( !\RegFile|read_data2[18]~196_combout  & ( (!\Control|WideOr5~0_combout  & (\RegFile|read_data2[18]~190_combout  & (\InstructionMemory|rom~150_combout ))) # 
// (\Control|WideOr5~0_combout  & (((\alu_b_mux|out[18]~21_combout )))) ) ) )

	.dataa(!\RegFile|read_data2[18]~190_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\alu_b_mux|out[18]~21_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\RegFile|read_data2[18]~192_combout ),
	.dataf(!\RegFile|read_data2[18]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[18]~22 .extended_lut = "off";
defparam \alu_b_mux|out[18]~22 .lut_mask = 64'h110FFF0FFF0FFF0F;
defparam \alu_b_mux|out[18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N15
cyclonev_lcell_comb \ALU|O_out[18]~131 (
// Equation(s):
// \ALU|O_out[18]~131_combout  = ( !\ALU|O_out[7]~48_combout  & ( (!\alu_a_mux|out[18]~18_combout  & ((!\Control|Selector9~5_combout  & (!\alu_b_mux|out[18]~22_combout  $ (\Control|Selector10~3_combout ))) # (\Control|Selector9~5_combout  & 
// (\alu_b_mux|out[18]~22_combout  & !\Control|Selector10~3_combout )))) # (\alu_a_mux|out[18]~18_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[18]~22_combout ))))) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\alu_a_mux|out[18]~18_combout ),
	.datac(!\alu_b_mux|out[18]~22_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[18]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[18]~131 .extended_lut = "off";
defparam \ALU|O_out[18]~131 .lut_mask = 64'h9529952900000000;
defparam \ALU|O_out[18]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y25_N6
cyclonev_lcell_comb \InstructionMemory|rom~71 (
// Equation(s):
// \InstructionMemory|rom~71_combout  = ( !\PC|pc_out [4] & ( \PC|pc_out [3] & ( (\PC|pc_out [5] & (!\PC|pc_out [7] & (!\PC|pc_out [9] & \PC|pc_out [6]))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [5] & (!\PC|pc_out [7] & (!\PC|pc_out [9] 
// & !\PC|pc_out [6]))) # (\PC|pc_out [5] & (\PC|pc_out [7] & (\PC|pc_out [9] & \PC|pc_out [6]))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [9]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~71 .extended_lut = "off";
defparam \InstructionMemory|rom~71 .lut_mask = 64'h0000800100400000;
defparam \InstructionMemory|rom~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y25_N12
cyclonev_lcell_comb \InstructionMemory|rom~69 (
// Equation(s):
// \InstructionMemory|rom~69_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [4] & ( (\PC|pc_out [6] & (!\PC|pc_out [3] & (\PC|pc_out [9] & \PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & (\PC|pc_out [3] & (!\PC|pc_out [9] & 
// \PC|pc_out [5]))) # (\PC|pc_out [6] & (!\PC|pc_out [3] & (\PC|pc_out [9]))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [4] & ( (\PC|pc_out [3] & ((!\PC|pc_out [6] & (!\PC|pc_out [9] & \PC|pc_out [5])) # (\PC|pc_out [6] & ((!\PC|pc_out [5]))))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [9]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~69 .extended_lut = "off";
defparam \InstructionMemory|rom~69 .lut_mask = 64'h0000112004240004;
defparam \InstructionMemory|rom~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y25_N24
cyclonev_lcell_comb \InstructionMemory|rom~70 (
// Equation(s):
// \InstructionMemory|rom~70_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [4] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [6] & (!\PC|pc_out [9] $ (!\PC|pc_out [3]))) # (\PC|pc_out [6] & (!\PC|pc_out [9] & !\PC|pc_out [3])))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out 
// [4] & ( (\PC|pc_out [5] & (!\PC|pc_out [6] & (\PC|pc_out [9] & \PC|pc_out [3]))) ) ) ) # ( !\PC|pc_out [7] & ( !\PC|pc_out [4] & ( (!\PC|pc_out [9] & ((!\PC|pc_out [5] & (!\PC|pc_out [6] & !\PC|pc_out [3])) # (\PC|pc_out [5] & (\PC|pc_out [6] & \PC|pc_out 
// [3])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [9]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~70 .extended_lut = "off";
defparam \InstructionMemory|rom~70 .lut_mask = 64'h8010000000042880;
defparam \InstructionMemory|rom~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y25_N54
cyclonev_lcell_comb \InstructionMemory|rom~73 (
// Equation(s):
// \InstructionMemory|rom~73_combout  = ( \InstructionMemory|rom~69_combout  & ( \InstructionMemory|rom~70_combout  & ( ((!\PC|pc_out [8] & (\InstructionMemory|rom~72_combout )) # (\PC|pc_out [8] & ((\InstructionMemory|rom~71_combout )))) # (\PC|pc_out [2]) 
// ) ) ) # ( !\InstructionMemory|rom~69_combout  & ( \InstructionMemory|rom~70_combout  & ( (!\PC|pc_out [8] & (((\InstructionMemory|rom~72_combout )) # (\PC|pc_out [2]))) # (\PC|pc_out [8] & (!\PC|pc_out [2] & ((\InstructionMemory|rom~71_combout )))) ) ) ) 
// # ( \InstructionMemory|rom~69_combout  & ( !\InstructionMemory|rom~70_combout  & ( (!\PC|pc_out [8] & (!\PC|pc_out [2] & (\InstructionMemory|rom~72_combout ))) # (\PC|pc_out [8] & (((\InstructionMemory|rom~71_combout )) # (\PC|pc_out [2]))) ) ) ) # ( 
// !\InstructionMemory|rom~69_combout  & ( !\InstructionMemory|rom~70_combout  & ( (!\PC|pc_out [2] & ((!\PC|pc_out [8] & (\InstructionMemory|rom~72_combout )) # (\PC|pc_out [8] & ((\InstructionMemory|rom~71_combout ))))) ) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\PC|pc_out [2]),
	.datac(!\InstructionMemory|rom~72_combout ),
	.datad(!\InstructionMemory|rom~71_combout ),
	.datae(!\InstructionMemory|rom~69_combout ),
	.dataf(!\InstructionMemory|rom~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~73 .extended_lut = "off";
defparam \InstructionMemory|rom~73 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \InstructionMemory|rom~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y25_N24
cyclonev_lcell_comb \InstructionMemory|rom~75 (
// Equation(s):
// \InstructionMemory|rom~75_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & (!\PC|pc_out [3] & !\PC|pc_out [5])) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [5]))) # (\PC|pc_out [6] & (!\PC|pc_out 
// [3])) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [4] & ( (\PC|pc_out [6] & (!\PC|pc_out [3] & !\PC|pc_out [5])) ) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~75 .extended_lut = "off";
defparam \InstructionMemory|rom~75 .lut_mask = 64'h00003000FC30C000;
defparam \InstructionMemory|rom~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y25_N54
cyclonev_lcell_comb \InstructionMemory|rom~76 (
// Equation(s):
// \InstructionMemory|rom~76_combout  = ( \InstructionMemory|rom~49_combout  & ( \InstructionMemory|rom~75_combout  & ( (!\PC|pc_out [8] & ((!\PC|pc_out [2] & ((\InstructionMemory|rom~74_combout ))) # (\PC|pc_out [2] & (\PC|pc_out [9])))) ) ) ) # ( 
// !\InstructionMemory|rom~49_combout  & ( \InstructionMemory|rom~75_combout  & ( (\PC|pc_out [9] & (\PC|pc_out [2] & !\PC|pc_out [8])) ) ) ) # ( \InstructionMemory|rom~49_combout  & ( !\InstructionMemory|rom~75_combout  & ( (!\PC|pc_out [2] & (!\PC|pc_out 
// [8] & \InstructionMemory|rom~74_combout )) ) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [8]),
	.datad(!\InstructionMemory|rom~74_combout ),
	.datae(!\InstructionMemory|rom~49_combout ),
	.dataf(!\InstructionMemory|rom~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~76 .extended_lut = "off";
defparam \InstructionMemory|rom~76 .lut_mask = 64'h000000C0101010D0;
defparam \InstructionMemory|rom~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y26_N6
cyclonev_lcell_comb \InstructionMemory|rom~79 (
// Equation(s):
// \InstructionMemory|rom~79_combout  = ( \InstructionMemory|rom~73_combout  & ( \InstructionMemory|rom~76_combout  & ( (\PC|pc_out [11] & !\reset~input_o ) ) ) ) # ( !\InstructionMemory|rom~73_combout  & ( \InstructionMemory|rom~76_combout  & ( (\PC|pc_out 
// [11] & (!\reset~input_o  & !\PC|pc_out [10])) ) ) ) # ( \InstructionMemory|rom~73_combout  & ( !\InstructionMemory|rom~76_combout  & ( (\PC|pc_out [11] & (!\reset~input_o  & ((\PC|pc_out [10]) # (\InstructionMemory|rom~78_combout )))) ) ) ) # ( 
// !\InstructionMemory|rom~73_combout  & ( !\InstructionMemory|rom~76_combout  & ( (\PC|pc_out [11] & (!\reset~input_o  & (\InstructionMemory|rom~78_combout  & !\PC|pc_out [10]))) ) ) )

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~78_combout ),
	.datad(!\PC|pc_out [10]),
	.datae(!\InstructionMemory|rom~73_combout ),
	.dataf(!\InstructionMemory|rom~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~79 .extended_lut = "off";
defparam \InstructionMemory|rom~79 .lut_mask = 64'h0400044444004444;
defparam \InstructionMemory|rom~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N24
cyclonev_lcell_comb \alu_a_mux|out[4]~4 (
// Equation(s):
// \alu_a_mux|out[4]~4_combout  = ( \RegFile|read_data1[4]~27_combout  & ( (!\Control|WideOr1~1_combout  & (!\RegFile|Equal0~0_combout )) # (\Control|WideOr1~1_combout  & ((!\Control|Decoder1~0_combout  & (!\RegFile|Equal0~0_combout )) # 
// (\Control|Decoder1~0_combout  & ((\InstructionMemory|rom~79_combout ))))) ) ) # ( !\RegFile|read_data1[4]~27_combout  & ( (\Control|WideOr1~1_combout  & (\InstructionMemory|rom~79_combout  & \Control|Decoder1~0_combout )) ) )

	.dataa(!\RegFile|Equal0~0_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(!\InstructionMemory|rom~79_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[4]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[4]~4 .extended_lut = "off";
defparam \alu_a_mux|out[4]~4 .lut_mask = 64'h00030003AA8BAA8B;
defparam \alu_a_mux|out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y28_N32
dffeas \RegFile|registers[29][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][4] .is_wysiwyg = "true";
defparam \RegFile|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N35
dffeas \RegFile|registers[17][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][4] .is_wysiwyg = "true";
defparam \RegFile|registers[17][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N18
cyclonev_lcell_comb \RegFile|registers[25][4]~feeder (
// Equation(s):
// \RegFile|registers[25][4]~feeder_combout  = ( \pc_to_reg_mux|out[4]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][4]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y28_N20
dffeas \RegFile|registers[25][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][4] .is_wysiwyg = "true";
defparam \RegFile|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N25
dffeas \RegFile|registers[21][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][4] .is_wysiwyg = "true";
defparam \RegFile|registers[21][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y22_N24
cyclonev_lcell_comb \RegFile|read_data2[4]~42 (
// Equation(s):
// \RegFile|read_data2[4]~42_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[29][4]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[25][4]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[21][4]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[17][4]~q  ) ) )

	.dataa(!\RegFile|registers[29][4]~q ),
	.datab(!\RegFile|registers[17][4]~q ),
	.datac(!\RegFile|registers[25][4]~q ),
	.datad(!\RegFile|registers[21][4]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~42 .extended_lut = "off";
defparam \RegFile|read_data2[4]~42 .lut_mask = 64'h333300FF0F0F5555;
defparam \RegFile|read_data2[4]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N21
cyclonev_lcell_comb \RegFile|registers[18][4]~feeder (
// Equation(s):
// \RegFile|registers[18][4]~feeder_combout  = ( \pc_to_reg_mux|out[4]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][4]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y25_N23
dffeas \RegFile|registers[18][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][4] .is_wysiwyg = "true";
defparam \RegFile|registers[18][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y26_N42
cyclonev_lcell_comb \RegFile|registers[26][4]~feeder (
// Equation(s):
// \RegFile|registers[26][4]~feeder_combout  = ( \pc_to_reg_mux|out[4]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][4]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y26_N44
dffeas \RegFile|registers[26][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][4] .is_wysiwyg = "true";
defparam \RegFile|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N28
dffeas \RegFile|registers[30][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][4] .is_wysiwyg = "true";
defparam \RegFile|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N50
dffeas \RegFile|registers[22][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][4] .is_wysiwyg = "true";
defparam \RegFile|registers[22][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N48
cyclonev_lcell_comb \RegFile|read_data2[4]~43 (
// Equation(s):
// \RegFile|read_data2[4]~43_combout  = ( \RegFile|registers[22][4]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][4]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[30][4]~q 
// ))) ) ) ) # ( !\RegFile|registers[22][4]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][4]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[30][4]~q ))) ) ) ) # ( 
// \RegFile|registers[22][4]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][4]~q ) ) ) ) # ( !\RegFile|registers[22][4]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[18][4]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[18][4]~q ),
	.datab(!\RegFile|registers[26][4]~q ),
	.datac(!\RegFile|registers[30][4]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][4]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~43 .extended_lut = "off";
defparam \RegFile|read_data2[4]~43 .lut_mask = 64'h550055FF330F330F;
defparam \RegFile|read_data2[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y28_N56
dffeas \RegFile|registers[31][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][4] .is_wysiwyg = "true";
defparam \RegFile|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N22
dffeas \RegFile|registers[19][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][4] .is_wysiwyg = "true";
defparam \RegFile|registers[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N26
dffeas \RegFile|registers[23][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][4] .is_wysiwyg = "true";
defparam \RegFile|registers[23][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N24
cyclonev_lcell_comb \RegFile|read_data2[4]~44 (
// Equation(s):
// \RegFile|read_data2[4]~44_combout  = ( \RegFile|registers[23][4]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][4]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[31][4]~q 
// )) ) ) ) # ( !\RegFile|registers[23][4]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][4]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[31][4]~q )) ) ) ) # ( 
// \RegFile|registers[23][4]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][4]~q ) ) ) ) # ( !\RegFile|registers[23][4]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[19][4]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[31][4]~q ),
	.datab(!\RegFile|registers[19][4]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[27][4]~q ),
	.datae(!\RegFile|registers[23][4]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~44 .extended_lut = "off";
defparam \RegFile|read_data2[4]~44 .lut_mask = 64'h30303F3F05F505F5;
defparam \RegFile|read_data2[4]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y25_N43
dffeas \RegFile|registers[28][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][4] .is_wysiwyg = "true";
defparam \RegFile|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y24_N11
dffeas \RegFile|registers[24][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][4] .is_wysiwyg = "true";
defparam \RegFile|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N16
dffeas \RegFile|registers[16][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][4] .is_wysiwyg = "true";
defparam \RegFile|registers[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N26
dffeas \RegFile|registers[20][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][4] .is_wysiwyg = "true";
defparam \RegFile|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N24
cyclonev_lcell_comb \RegFile|read_data2[4]~41 (
// Equation(s):
// \RegFile|read_data2[4]~41_combout  = ( \RegFile|registers[20][4]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][4]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][4]~q 
// )) ) ) ) # ( !\RegFile|registers[20][4]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][4]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][4]~q )) ) ) ) # ( 
// \RegFile|registers[20][4]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][4]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[20][4]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (!\InstructionMemory|rom~137_combout  & \RegFile|registers[16][4]~q ) ) ) )

	.dataa(!\RegFile|registers[28][4]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[24][4]~q ),
	.datad(!\RegFile|registers[16][4]~q ),
	.datae(!\RegFile|registers[20][4]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~41 .extended_lut = "off";
defparam \RegFile|read_data2[4]~41 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \RegFile|read_data2[4]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y22_N12
cyclonev_lcell_comb \RegFile|read_data2[4]~45 (
// Equation(s):
// \RegFile|read_data2[4]~45_combout  = ( \RegFile|read_data2[4]~44_combout  & ( \RegFile|read_data2[4]~41_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout ) # ((\RegFile|read_data2[4]~43_combout )))) # 
// (\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[4]~42_combout )) # (\InstructionMemory|rom~130_combout ))) ) ) ) # ( !\RegFile|read_data2[4]~44_combout  & ( \RegFile|read_data2[4]~41_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((!\InstructionMemory|rom~130_combout ) # ((\RegFile|read_data2[4]~43_combout )))) # (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[4]~42_combout ))) ) ) ) # ( \RegFile|read_data2[4]~44_combout  & ( 
// !\RegFile|read_data2[4]~41_combout  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[4]~43_combout )))) # (\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[4]~42_combout )) # 
// (\InstructionMemory|rom~130_combout ))) ) ) ) # ( !\RegFile|read_data2[4]~44_combout  & ( !\RegFile|read_data2[4]~41_combout  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[4]~43_combout )))) # 
// (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[4]~42_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[4]~42_combout ),
	.datad(!\RegFile|read_data2[4]~43_combout ),
	.datae(!\RegFile|read_data2[4]~44_combout ),
	.dataf(!\RegFile|read_data2[4]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~45 .extended_lut = "off";
defparam \RegFile|read_data2[4]~45 .lut_mask = 64'h042615378CAE9DBF;
defparam \RegFile|read_data2[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N27
cyclonev_lcell_comb \alu_b_mux|out[4]~0 (
// Equation(s):
// \alu_b_mux|out[4]~0_combout  = ( \Control|WideOr5~0_combout  & ( \Control|Decoder1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\Control|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[4]~0 .extended_lut = "off";
defparam \alu_b_mux|out[4]~0 .lut_mask = 64'h0000000000FF00FF;
defparam \alu_b_mux|out[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y24_N56
dffeas \RegFile|registers[5][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][4] .is_wysiwyg = "true";
defparam \RegFile|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N36
cyclonev_lcell_comb \RegFile|registers[7][4]~feeder (
// Equation(s):
// \RegFile|registers[7][4]~feeder_combout  = ( \pc_to_reg_mux|out[4]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[7][4]~feeder .extended_lut = "off";
defparam \RegFile|registers[7][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N38
dffeas \RegFile|registers[7][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][4] .is_wysiwyg = "true";
defparam \RegFile|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N33
cyclonev_lcell_comb \RegFile|registers[6][4]~feeder (
// Equation(s):
// \RegFile|registers[6][4]~feeder_combout  = ( \pc_to_reg_mux|out[4]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[6][4]~feeder .extended_lut = "off";
defparam \RegFile|registers[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N35
dffeas \RegFile|registers[6][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][4] .is_wysiwyg = "true";
defparam \RegFile|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y27_N47
dffeas \RegFile|registers[4][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][4] .is_wysiwyg = "true";
defparam \RegFile|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N57
cyclonev_lcell_comb \RegFile|read_data2[4]~49 (
// Equation(s):
// \RegFile|read_data2[4]~49_combout  = ( \InstructionMemory|rom~130_combout  & ( \InstructionMemory|rom~120_combout  & ( \RegFile|registers[7][4]~q  ) ) ) # ( !\InstructionMemory|rom~130_combout  & ( \InstructionMemory|rom~120_combout  & ( 
// \RegFile|registers[5][4]~q  ) ) ) # ( \InstructionMemory|rom~130_combout  & ( !\InstructionMemory|rom~120_combout  & ( \RegFile|registers[6][4]~q  ) ) ) # ( !\InstructionMemory|rom~130_combout  & ( !\InstructionMemory|rom~120_combout  & ( 
// \RegFile|registers[4][4]~q  ) ) )

	.dataa(!\RegFile|registers[5][4]~q ),
	.datab(!\RegFile|registers[7][4]~q ),
	.datac(!\RegFile|registers[6][4]~q ),
	.datad(!\RegFile|registers[4][4]~q ),
	.datae(!\InstructionMemory|rom~130_combout ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~49 .extended_lut = "off";
defparam \RegFile|read_data2[4]~49 .lut_mask = 64'h00FF0F0F55553333;
defparam \RegFile|read_data2[4]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N23
dffeas \RegFile|registers[14][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][4] .is_wysiwyg = "true";
defparam \RegFile|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N46
dffeas \RegFile|registers[12][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][4] .is_wysiwyg = "true";
defparam \RegFile|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y19_N31
dffeas \RegFile|registers[15][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_to_reg_mux|out[4]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][4] .is_wysiwyg = "true";
defparam \RegFile|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N32
dffeas \RegFile|registers[13][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][4] .is_wysiwyg = "true";
defparam \RegFile|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N30
cyclonev_lcell_comb \RegFile|read_data2[4]~48 (
// Equation(s):
// \RegFile|read_data2[4]~48_combout  = ( \RegFile|registers[13][4]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout ) # (\RegFile|registers[15][4]~q ) ) ) ) # ( !\RegFile|registers[13][4]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout  & \RegFile|registers[15][4]~q ) ) ) ) # ( \RegFile|registers[13][4]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[12][4]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[14][4]~q )) ) ) ) # ( !\RegFile|registers[13][4]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[12][4]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[14][4]~q )) ) ) )

	.dataa(!\RegFile|registers[14][4]~q ),
	.datab(!\RegFile|registers[12][4]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\RegFile|registers[15][4]~q ),
	.datae(!\RegFile|registers[13][4]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~48 .extended_lut = "off";
defparam \RegFile|read_data2[4]~48 .lut_mask = 64'h35353535000FF0FF;
defparam \RegFile|read_data2[4]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N36
cyclonev_lcell_comb \RegFile|registers[9][4]~feeder (
// Equation(s):
// \RegFile|registers[9][4]~feeder_combout  = ( \pc_to_reg_mux|out[4]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[9][4]~feeder .extended_lut = "off";
defparam \RegFile|registers[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y22_N37
dffeas \RegFile|registers[9][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][4] .is_wysiwyg = "true";
defparam \RegFile|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y22_N47
dffeas \RegFile|registers[10][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][4] .is_wysiwyg = "true";
defparam \RegFile|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N40
dffeas \RegFile|registers[8][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][4] .is_wysiwyg = "true";
defparam \RegFile|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y22_N38
dffeas \RegFile|registers[11][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][4] .is_wysiwyg = "true";
defparam \RegFile|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y22_N36
cyclonev_lcell_comb \RegFile|read_data2[4]~46 (
// Equation(s):
// \RegFile|read_data2[4]~46_combout  = ( \RegFile|registers[11][4]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[10][4]~q ) ) ) ) # ( !\RegFile|registers[11][4]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[10][4]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[11][4]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][4]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][4]~q )) ) ) ) # ( !\RegFile|registers[11][4]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][4]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][4]~q )) ) ) )

	.dataa(!\RegFile|registers[9][4]~q ),
	.datab(!\RegFile|registers[10][4]~q ),
	.datac(!\RegFile|registers[8][4]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[11][4]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~46 .extended_lut = "off";
defparam \RegFile|read_data2[4]~46 .lut_mask = 64'h0F550F55330033FF;
defparam \RegFile|read_data2[4]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y22_N42
cyclonev_lcell_comb \RegFile|read_data2[4]~47 (
// Equation(s):
// \RegFile|read_data2[4]~47_combout  = ( \RegFile|read_data2[4]~46_combout  & ( !\InstructionMemory|rom~150_combout  & ( (!\InstructionMemory|rom~137_combout  & \InstructionMemory|rom~145_combout ) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[4]~46_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~47 .extended_lut = "off";
defparam \RegFile|read_data2[4]~47 .lut_mask = 64'h00000A0A00000000;
defparam \RegFile|read_data2[4]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y24_N58
dffeas \RegFile|registers[1][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][4] .is_wysiwyg = "true";
defparam \RegFile|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N4
dffeas \RegFile|registers[3][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][4] .is_wysiwyg = "true";
defparam \RegFile|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N50
dffeas \RegFile|registers[2][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][4] .is_wysiwyg = "true";
defparam \RegFile|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N3
cyclonev_lcell_comb \RegFile|read_data2[4]~50 (
// Equation(s):
// \RegFile|read_data2[4]~50_combout  = ( \RegFile|registers[2][4]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout )) # (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[1][4]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[3][4]~q ))))) ) ) # ( !\RegFile|registers[2][4]~q  & ( (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|registers[1][4]~q 
// )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[3][4]~q ))))) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[1][4]~q ),
	.datad(!\RegFile|registers[3][4]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~50 .extended_lut = "off";
defparam \RegFile|read_data2[4]~50 .lut_mask = 64'h0415041526372637;
defparam \RegFile|read_data2[4]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y22_N18
cyclonev_lcell_comb \RegFile|read_data2[4]~409 (
// Equation(s):
// \RegFile|read_data2[4]~409_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & ((\RegFile|read_data2[4]~50_combout ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[4]~49_combout ))))) # (\RegFile|read_data2[4]~47_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( (((\RegFile|read_data2[16]~10_combout  & (\RegFile|read_data2[4]~48_combout ))) # (\RegFile|read_data2[4]~47_combout )) ) )

	.dataa(!\RegFile|read_data2[4]~49_combout ),
	.datab(!\RegFile|read_data2[16]~10_combout ),
	.datac(!\RegFile|read_data2[4]~48_combout ),
	.datad(!\RegFile|read_data2[4]~47_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[4]~50_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~409_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~409 .extended_lut = "on";
defparam \RegFile|read_data2[4]~409 .lut_mask = 64'h01FF03FF31FF03FF;
defparam \RegFile|read_data2[4]~409 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y22_N48
cyclonev_lcell_comb \alu_b_mux|out[4]~5 (
// Equation(s):
// \alu_b_mux|out[4]~5_combout  = ( !\alu_b_mux|out[4]~0_combout  & ( \RegFile|read_data2[4]~409_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~41_combout ) ) ) ) # ( !\alu_b_mux|out[4]~0_combout  & ( 
// !\RegFile|read_data2[4]~409_combout  & ( (!\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~150_combout  & \RegFile|read_data2[4]~45_combout )))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~41_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~41_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\Control|WideOr5~0_combout ),
	.datad(!\RegFile|read_data2[4]~45_combout ),
	.datae(!\alu_b_mux|out[4]~0_combout ),
	.dataf(!\RegFile|read_data2[4]~409_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[4]~5 .extended_lut = "off";
defparam \alu_b_mux|out[4]~5 .lut_mask = 64'h05350000F5F50000;
defparam \alu_b_mux|out[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N15
cyclonev_lcell_comb \ALU|O_out[4]~49 (
// Equation(s):
// \ALU|O_out[4]~49_combout  = ( !\ALU|O_out[7]~48_combout  & ( (!\Control|Selector10~3_combout  & (!\Control|Selector9~5_combout  $ (((\alu_b_mux|out[4]~5_combout ) # (\alu_a_mux|out[4]~4_combout ))))) # (\Control|Selector10~3_combout  & 
// ((!\alu_a_mux|out[4]~4_combout  & (!\Control|Selector9~5_combout  & \alu_b_mux|out[4]~5_combout )) # (\alu_a_mux|out[4]~4_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[4]~5_combout ))))) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(!\alu_a_mux|out[4]~4_combout ),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\alu_b_mux|out[4]~5_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[4]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[4]~49 .extended_lut = "off";
defparam \ALU|O_out[4]~49 .lut_mask = 64'h924B924B00000000;
defparam \ALU|O_out[4]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N6
cyclonev_lcell_comb \RegFile|read_data2[4]~349 (
// Equation(s):
// \RegFile|read_data2[4]~349_combout  = ( \RegFile|read_data2[4]~50_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & ((!\InstructionMemory|rom~137_combout ) # ((\RegFile|read_data2[4]~49_combout )))) # 
// (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[4]~48_combout )))) ) ) ) # ( !\RegFile|read_data2[4]~50_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[4]~49_combout ))) # (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[4]~48_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|read_data2[4]~49_combout ),
	.datac(!\RegFile|read_data2[4]~48_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|read_data2[4]~50_combout ),
	.dataf(!\RegFile|read_data2[16]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~349 .extended_lut = "off";
defparam \RegFile|read_data2[4]~349 .lut_mask = 64'h00000000110FBB0F;
defparam \RegFile|read_data2[4]~349 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y22_N30
cyclonev_lcell_comb \alu_b_mux|out[4]~53 (
// Equation(s):
// \alu_b_mux|out[4]~53_combout  = ( \RegFile|read_data2[4]~349_combout  & ( \RegFile|read_data2[4]~45_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~41_combout ) ) ) ) # ( !\RegFile|read_data2[4]~349_combout  & ( 
// \RegFile|read_data2[4]~45_combout  & ( (!\Control|WideOr5~0_combout  & (((\RegFile|read_data2[4]~47_combout ) # (\InstructionMemory|rom~150_combout )))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~41_combout )) ) ) ) # ( 
// \RegFile|read_data2[4]~349_combout  & ( !\RegFile|read_data2[4]~45_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~41_combout ) ) ) ) # ( !\RegFile|read_data2[4]~349_combout  & ( !\RegFile|read_data2[4]~45_combout  & ( 
// (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[4]~47_combout ))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~41_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~41_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\Control|WideOr5~0_combout ),
	.datad(!\RegFile|read_data2[4]~47_combout ),
	.datae(!\RegFile|read_data2[4]~349_combout ),
	.dataf(!\RegFile|read_data2[4]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[4]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[4]~53 .extended_lut = "off";
defparam \alu_b_mux|out[4]~53 .lut_mask = 64'h05F5F5F535F5F5F5;
defparam \alu_b_mux|out[4]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y23_N50
dffeas \RegFile|registers[1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][3] .is_wysiwyg = "true";
defparam \RegFile|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N14
dffeas \RegFile|registers[3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][3] .is_wysiwyg = "true";
defparam \RegFile|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N34
dffeas \RegFile|registers[2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][3] .is_wysiwyg = "true";
defparam \RegFile|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N33
cyclonev_lcell_comb \RegFile|read_data1[3]~21 (
// Equation(s):
// \RegFile|read_data1[3]~21_combout  = ( \RegFile|registers[2][3]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][3]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[3][3]~q ))) 
// ) ) ) # ( !\RegFile|registers[2][3]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][3]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[3][3]~q ))) ) ) ) # ( 
// \RegFile|registers[2][3]~q  & ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  ) ) )

	.dataa(!\RegFile|registers[1][3]~q ),
	.datab(!\RegFile|registers[3][3]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(gnd),
	.datae(!\RegFile|registers[2][3]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[3]~21 .extended_lut = "off";
defparam \RegFile|read_data1[3]~21 .lut_mask = 64'h00000F0F53535353;
defparam \RegFile|read_data1[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N48
cyclonev_lcell_comb \RegFile|registers[4][3]~feeder (
// Equation(s):
// \RegFile|registers[4][3]~feeder_combout  = ( \pc_to_reg_mux|out[3]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][3]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N50
dffeas \RegFile|registers[4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][3] .is_wysiwyg = "true";
defparam \RegFile|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N57
cyclonev_lcell_comb \RegFile|registers[5][3]~feeder (
// Equation(s):
// \RegFile|registers[5][3]~feeder_combout  = ( \pc_to_reg_mux|out[3]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[5][3]~feeder .extended_lut = "off";
defparam \RegFile|registers[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N59
dffeas \RegFile|registers[5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][3] .is_wysiwyg = "true";
defparam \RegFile|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N24
cyclonev_lcell_comb \RegFile|registers[6][3]~feeder (
// Equation(s):
// \RegFile|registers[6][3]~feeder_combout  = ( \pc_to_reg_mux|out[3]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[6][3]~feeder .extended_lut = "off";
defparam \RegFile|registers[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N26
dffeas \RegFile|registers[6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][3] .is_wysiwyg = "true";
defparam \RegFile|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N32
dffeas \RegFile|registers[7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][3] .is_wysiwyg = "true";
defparam \RegFile|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N18
cyclonev_lcell_comb \RegFile|read_data1[3]~20 (
// Equation(s):
// \RegFile|read_data1[3]~20_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[7][3]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[5][3]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[6][3]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[4][3]~q  ) ) )

	.dataa(!\RegFile|registers[4][3]~q ),
	.datab(!\RegFile|registers[5][3]~q ),
	.datac(!\RegFile|registers[6][3]~q ),
	.datad(!\RegFile|registers[7][3]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[3]~20 .extended_lut = "off";
defparam \RegFile|read_data1[3]~20 .lut_mask = 64'h55550F0F333300FF;
defparam \RegFile|read_data1[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N9
cyclonev_lcell_comb \RegFile|registers[28][3]~feeder (
// Equation(s):
// \RegFile|registers[28][3]~feeder_combout  = ( \pc_to_reg_mux|out[3]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[28][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[28][3]~feeder .extended_lut = "off";
defparam \RegFile|registers[28][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[28][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N11
dffeas \RegFile|registers[28][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[28][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][3] .is_wysiwyg = "true";
defparam \RegFile|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N14
dffeas \RegFile|registers[31][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][3] .is_wysiwyg = "true";
defparam \RegFile|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N47
dffeas \RegFile|registers[30][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][3] .is_wysiwyg = "true";
defparam \RegFile|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y25_N17
dffeas \RegFile|registers[29][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][3] .is_wysiwyg = "true";
defparam \RegFile|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N15
cyclonev_lcell_comb \RegFile|read_data1[3]~19 (
// Equation(s):
// \RegFile|read_data1[3]~19_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[31][3]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[30][3]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[29][3]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[28][3]~q  ) ) )

	.dataa(!\RegFile|registers[28][3]~q ),
	.datab(!\RegFile|registers[31][3]~q ),
	.datac(!\RegFile|registers[30][3]~q ),
	.datad(!\RegFile|registers[29][3]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[3]~19 .extended_lut = "off";
defparam \RegFile|read_data1[3]~19 .lut_mask = 64'h555500FF0F0F3333;
defparam \RegFile|read_data1[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y27_N26
dffeas \RegFile|registers[27][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][3] .is_wysiwyg = "true";
defparam \RegFile|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y26_N12
cyclonev_lcell_comb \RegFile|registers[26][3]~feeder (
// Equation(s):
// \RegFile|registers[26][3]~feeder_combout  = ( \pc_to_reg_mux|out[3]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][3]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y26_N13
dffeas \RegFile|registers[26][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][3] .is_wysiwyg = "true";
defparam \RegFile|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y27_N3
cyclonev_lcell_comb \RegFile|registers[25][3]~feeder (
// Equation(s):
// \RegFile|registers[25][3]~feeder_combout  = ( \pc_to_reg_mux|out[3]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][3]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y27_N5
dffeas \RegFile|registers[25][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][3] .is_wysiwyg = "true";
defparam \RegFile|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y23_N17
dffeas \RegFile|registers[24][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][3] .is_wysiwyg = "true";
defparam \RegFile|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N27
cyclonev_lcell_comb \RegFile|read_data1[3]~18 (
// Equation(s):
// \RegFile|read_data1[3]~18_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[27][3]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[25][3]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[26][3]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[24][3]~q  ) ) )

	.dataa(!\RegFile|registers[27][3]~q ),
	.datab(!\RegFile|registers[26][3]~q ),
	.datac(!\RegFile|registers[25][3]~q ),
	.datad(!\RegFile|registers[24][3]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[3]~18 .extended_lut = "off";
defparam \RegFile|read_data1[3]~18 .lut_mask = 64'h00FF33330F0F5555;
defparam \RegFile|read_data1[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N27
cyclonev_lcell_comb \RegFile|read_data1[3]~22 (
// Equation(s):
// \RegFile|read_data1[3]~22_combout  = ( \RegFile|read_data1[3]~18_combout  & ( \InstructionMemory|rom~174_combout  & ( (!\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[3]~20_combout )) # (\InstructionMemory|rom~179_combout  & 
// ((\RegFile|read_data1[3]~19_combout ))) ) ) ) # ( !\RegFile|read_data1[3]~18_combout  & ( \InstructionMemory|rom~174_combout  & ( (!\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[3]~20_combout )) # (\InstructionMemory|rom~179_combout  & 
// ((\RegFile|read_data1[3]~19_combout ))) ) ) ) # ( \RegFile|read_data1[3]~18_combout  & ( !\InstructionMemory|rom~174_combout  & ( (\InstructionMemory|rom~179_combout ) # (\RegFile|read_data1[3]~21_combout ) ) ) ) # ( !\RegFile|read_data1[3]~18_combout  & 
// ( !\InstructionMemory|rom~174_combout  & ( (\RegFile|read_data1[3]~21_combout  & !\InstructionMemory|rom~179_combout ) ) ) )

	.dataa(!\RegFile|read_data1[3]~21_combout ),
	.datab(!\InstructionMemory|rom~179_combout ),
	.datac(!\RegFile|read_data1[3]~20_combout ),
	.datad(!\RegFile|read_data1[3]~19_combout ),
	.datae(!\RegFile|read_data1[3]~18_combout ),
	.dataf(!\InstructionMemory|rom~174_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[3]~22 .extended_lut = "off";
defparam \RegFile|read_data1[3]~22 .lut_mask = 64'h444477770C3F0C3F;
defparam \RegFile|read_data1[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N0
cyclonev_lcell_comb \alu_a_mux|out[3]~3 (
// Equation(s):
// \alu_a_mux|out[3]~3_combout  = ( \Control|Decoder1~0_combout  & ( (!\Control|WideOr1~1_combout  & (((!\RegFile|Equal0~0_combout  & \RegFile|read_data1[3]~22_combout )))) # (\Control|WideOr1~1_combout  & (\InstructionMemory|rom~79_combout )) ) ) # ( 
// !\Control|Decoder1~0_combout  & ( (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[3]~22_combout ) ) )

	.dataa(!\InstructionMemory|rom~79_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(!\RegFile|read_data1[3]~22_combout ),
	.datae(gnd),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[3]~3 .extended_lut = "off";
defparam \alu_a_mux|out[3]~3 .lut_mask = 64'h00F000F011D111D1;
defparam \alu_a_mux|out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y27_N54
cyclonev_lcell_comb \InstructionMemory|rom~365 (
// Equation(s):
// \InstructionMemory|rom~365_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [8] & ( (\PC|pc_out [3] & (!\PC|pc_out [6] & (!\PC|pc_out [7] & \PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [8] & ( (\PC|pc_out [3] & (\PC|pc_out [7] & (!\PC|pc_out [6] $ 
// (!\PC|pc_out [5])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [3] & (!\PC|pc_out [6] & (!\PC|pc_out [7] & !\PC|pc_out [5]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~365 .extended_lut = "off";
defparam \InstructionMemory|rom~365 .lut_mask = 64'h8000000001040040;
defparam \InstructionMemory|rom~365 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y27_N33
cyclonev_lcell_comb \InstructionMemory|rom~54 (
// Equation(s):
// \InstructionMemory|rom~54_combout  = ( \PC|pc_out [8] & ( (!\PC|pc_out [3] & (\PC|pc_out [4] & (!\PC|pc_out [6] & !\PC|pc_out [5]))) # (\PC|pc_out [3] & (!\PC|pc_out [4] & (\PC|pc_out [6] & \PC|pc_out [5]))) ) ) # ( !\PC|pc_out [8] & ( (!\PC|pc_out [4] & 
// ((!\PC|pc_out [3] & (\PC|pc_out [6] & !\PC|pc_out [5])) # (\PC|pc_out [3] & (!\PC|pc_out [6] & \PC|pc_out [5])))) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [5]),
	.datae(gnd),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~54 .extended_lut = "off";
defparam \InstructionMemory|rom~54 .lut_mask = 64'h0840084020042004;
defparam \InstructionMemory|rom~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y27_N12
cyclonev_lcell_comb \InstructionMemory|rom~55 (
// Equation(s):
// \InstructionMemory|rom~55_combout  = ( \InstructionMemory|rom~20_combout  & ( \InstructionMemory|rom~54_combout  & ( (!\PC|pc_out [10] & (((\InstructionMemory|rom~53_combout )))) # (\PC|pc_out [10] & (!\PC|pc_out [2] & (!\PC|pc_out [7]))) ) ) ) # ( 
// !\InstructionMemory|rom~20_combout  & ( \InstructionMemory|rom~54_combout  & ( (!\PC|pc_out [2] & (\PC|pc_out [10] & !\PC|pc_out [7])) ) ) ) # ( \InstructionMemory|rom~20_combout  & ( !\InstructionMemory|rom~54_combout  & ( (!\PC|pc_out [10] & 
// \InstructionMemory|rom~53_combout ) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [10]),
	.datac(!\PC|pc_out [7]),
	.datad(!\InstructionMemory|rom~53_combout ),
	.datae(!\InstructionMemory|rom~20_combout ),
	.dataf(!\InstructionMemory|rom~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~55 .extended_lut = "off";
defparam \InstructionMemory|rom~55 .lut_mask = 64'h000000CC202020EC;
defparam \InstructionMemory|rom~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y27_N42
cyclonev_lcell_comb \InstructionMemory|rom~67 (
// Equation(s):
// \InstructionMemory|rom~67_combout  = ( \InstructionMemory|rom~365_combout  & ( !\InstructionMemory|rom~55_combout  & ( (!\PC|pc_out [2]) # (!\PC|pc_out [10]) ) ) ) # ( !\InstructionMemory|rom~365_combout  & ( !\InstructionMemory|rom~55_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [10]),
	.datae(!\InstructionMemory|rom~365_combout ),
	.dataf(!\InstructionMemory|rom~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~67 .extended_lut = "off";
defparam \InstructionMemory|rom~67 .lut_mask = 64'hFFFFFFF000000000;
defparam \InstructionMemory|rom~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y27_N21
cyclonev_lcell_comb \InstructionMemory|rom~367 (
// Equation(s):
// \InstructionMemory|rom~367_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [8] & ( (!\PC|pc_out [3] & (\PC|pc_out [6] & ((!\PC|pc_out [7]) # (\PC|pc_out [5])))) # (\PC|pc_out [3] & (!\PC|pc_out [6] & (!\PC|pc_out [5] & \PC|pc_out [7]))) ) ) ) # ( !\PC|pc_out 
// [4] & ( \PC|pc_out [8] & ( (\PC|pc_out [6] & (\PC|pc_out [7] & (!\PC|pc_out [3] $ (!\PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [3] & (!\PC|pc_out [5] & \PC|pc_out [7])) # (\PC|pc_out [3] & 
// (\PC|pc_out [5] & !\PC|pc_out [7])))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~367 .extended_lut = "off";
defparam \InstructionMemory|rom~367 .lut_mask = 64'h0000048000122242;
defparam \InstructionMemory|rom~367 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y27_N39
cyclonev_lcell_comb \InstructionMemory|rom~366 (
// Equation(s):
// \InstructionMemory|rom~366_combout  = ( !\PC|pc_out [4] & ( \PC|pc_out [8] & ( (!\PC|pc_out [3] & (!\PC|pc_out [6] & (!\PC|pc_out [5] & !\PC|pc_out [7]))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [6] & (!\PC|pc_out [5] & ((!\PC|pc_out 
// [3]) # (!\PC|pc_out [7])))) # (\PC|pc_out [6] & (!\PC|pc_out [3] & ((!\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [3] & (\PC|pc_out [6] & (!\PC|pc_out [5] & \PC|pc_out [7]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~366 .extended_lut = "off";
defparam \InstructionMemory|rom~366 .lut_mask = 64'h0020E28080000000;
defparam \InstructionMemory|rom~366 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y26_N6
cyclonev_lcell_comb \InstructionMemory|rom~65 (
// Equation(s):
// \InstructionMemory|rom~65_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [8] & ( (!\PC|pc_out [3] & (\PC|pc_out [5] & (\PC|pc_out [7] & \PC|pc_out [6]))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [8] & ( (\PC|pc_out [3] & (\PC|pc_out [5] & (\PC|pc_out [7] & 
// !\PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [8] & ( (\PC|pc_out [3] & (!\PC|pc_out [5] & (\PC|pc_out [7] & \PC|pc_out [6]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~65 .extended_lut = "off";
defparam \InstructionMemory|rom~65 .lut_mask = 64'h0004010000000002;
defparam \InstructionMemory|rom~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y25_N33
cyclonev_lcell_comb \InstructionMemory|rom~50 (
// Equation(s):
// \InstructionMemory|rom~50_combout  = ( \PC|pc_out [7] & ( (!\PC|pc_out [8] & (!\PC|pc_out [3] & (!\PC|pc_out [5] & \InstructionMemory|rom~49_combout ))) ) ) # ( !\PC|pc_out [7] & ( (!\PC|pc_out [8] & (\PC|pc_out [3] & (\PC|pc_out [5] & 
// \InstructionMemory|rom~49_combout ))) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\InstructionMemory|rom~49_combout ),
	.datae(gnd),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~50 .extended_lut = "off";
defparam \InstructionMemory|rom~50 .lut_mask = 64'h0002000200800080;
defparam \InstructionMemory|rom~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y27_N24
cyclonev_lcell_comb \InstructionMemory|rom~66 (
// Equation(s):
// \InstructionMemory|rom~66_combout  = ( \InstructionMemory|rom~65_combout  & ( \InstructionMemory|rom~50_combout  & ( (!\PC|pc_out [2]) # ((!\PC|pc_out [10] & ((\InstructionMemory|rom~366_combout ))) # (\PC|pc_out [10] & (\InstructionMemory|rom~367_combout 
// ))) ) ) ) # ( !\InstructionMemory|rom~65_combout  & ( \InstructionMemory|rom~50_combout  & ( (!\PC|pc_out [2] & (!\PC|pc_out [10])) # (\PC|pc_out [2] & ((!\PC|pc_out [10] & ((\InstructionMemory|rom~366_combout ))) # (\PC|pc_out [10] & 
// (\InstructionMemory|rom~367_combout )))) ) ) ) # ( \InstructionMemory|rom~65_combout  & ( !\InstructionMemory|rom~50_combout  & ( (!\PC|pc_out [2] & (\PC|pc_out [10])) # (\PC|pc_out [2] & ((!\PC|pc_out [10] & ((\InstructionMemory|rom~366_combout ))) # 
// (\PC|pc_out [10] & (\InstructionMemory|rom~367_combout )))) ) ) ) # ( !\InstructionMemory|rom~65_combout  & ( !\InstructionMemory|rom~50_combout  & ( (\PC|pc_out [2] & ((!\PC|pc_out [10] & ((\InstructionMemory|rom~366_combout ))) # (\PC|pc_out [10] & 
// (\InstructionMemory|rom~367_combout )))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [10]),
	.datac(!\InstructionMemory|rom~367_combout ),
	.datad(!\InstructionMemory|rom~366_combout ),
	.datae(!\InstructionMemory|rom~65_combout ),
	.dataf(!\InstructionMemory|rom~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~66 .extended_lut = "off";
defparam \InstructionMemory|rom~66 .lut_mask = 64'h0145236789CDABEF;
defparam \InstructionMemory|rom~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y27_N54
cyclonev_lcell_comb \InstructionMemory|rom~68 (
// Equation(s):
// \InstructionMemory|rom~68_combout  = ( \InstructionMemory|rom~67_combout  & ( \InstructionMemory|rom~66_combout  & ( (\PC|pc_out [11] & (\PC|pc_out [9] & !\reset~input_o )) ) ) ) # ( !\InstructionMemory|rom~67_combout  & ( 
// \InstructionMemory|rom~66_combout  & ( (\PC|pc_out [11] & !\reset~input_o ) ) ) ) # ( !\InstructionMemory|rom~67_combout  & ( !\InstructionMemory|rom~66_combout  & ( (\PC|pc_out [11] & (!\PC|pc_out [9] & !\reset~input_o )) ) ) )

	.dataa(!\PC|pc_out [11]),
	.datab(gnd),
	.datac(!\PC|pc_out [9]),
	.datad(!\reset~input_o ),
	.datae(!\InstructionMemory|rom~67_combout ),
	.dataf(!\InstructionMemory|rom~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~68 .extended_lut = "off";
defparam \InstructionMemory|rom~68 .lut_mask = 64'h5000000055000500;
defparam \InstructionMemory|rom~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y26_N56
dffeas \RegFile|registers[27][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][2] .is_wysiwyg = "true";
defparam \RegFile|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N20
dffeas \RegFile|registers[26][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][2] .is_wysiwyg = "true";
defparam \RegFile|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y25_N30
cyclonev_lcell_comb \RegFile|registers[24][2]~feeder (
// Equation(s):
// \RegFile|registers[24][2]~feeder_combout  = ( \pc_to_reg_mux|out[2]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][2]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[24][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y25_N32
dffeas \RegFile|registers[24][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][2] .is_wysiwyg = "true";
defparam \RegFile|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N24
cyclonev_lcell_comb \RegFile|registers[25][2]~feeder (
// Equation(s):
// \RegFile|registers[25][2]~feeder_combout  = ( \pc_to_reg_mux|out[2]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][2]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y28_N26
dffeas \RegFile|registers[25][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][2] .is_wysiwyg = "true";
defparam \RegFile|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N57
cyclonev_lcell_comb \RegFile|read_data1[2]~15 (
// Equation(s):
// \RegFile|read_data1[2]~15_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[27][2]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[26][2]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[25][2]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[24][2]~q  ) ) )

	.dataa(!\RegFile|registers[27][2]~q ),
	.datab(!\RegFile|registers[26][2]~q ),
	.datac(!\RegFile|registers[24][2]~q ),
	.datad(!\RegFile|registers[25][2]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[2]~15 .extended_lut = "off";
defparam \RegFile|read_data1[2]~15 .lut_mask = 64'h0F0F00FF33335555;
defparam \RegFile|read_data1[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y26_N50
dffeas \RegFile|registers[30][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][2] .is_wysiwyg = "true";
defparam \RegFile|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N5
dffeas \RegFile|registers[29][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][2] .is_wysiwyg = "true";
defparam \RegFile|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N8
dffeas \RegFile|registers[31][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][2] .is_wysiwyg = "true";
defparam \RegFile|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N2
dffeas \RegFile|registers[28][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][2] .is_wysiwyg = "true";
defparam \RegFile|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N9
cyclonev_lcell_comb \RegFile|read_data1[2]~16 (
// Equation(s):
// \RegFile|read_data1[2]~16_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[31][2]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[30][2]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[29][2]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[28][2]~q  ) ) )

	.dataa(!\RegFile|registers[30][2]~q ),
	.datab(!\RegFile|registers[29][2]~q ),
	.datac(!\RegFile|registers[31][2]~q ),
	.datad(!\RegFile|registers[28][2]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[2]~16 .extended_lut = "off";
defparam \RegFile|read_data1[2]~16 .lut_mask = 64'h00FF333355550F0F;
defparam \RegFile|read_data1[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N51
cyclonev_lcell_comb \RegFile|read_data1[2]~17 (
// Equation(s):
// \RegFile|read_data1[2]~17_combout  = ( \InstructionMemory|rom~179_combout  & ( (!\InstructionMemory|rom~174_combout  & (!\RegFile|Equal0~0_combout  & (\RegFile|read_data1[2]~15_combout ))) # (\InstructionMemory|rom~174_combout  & 
// (((\RegFile|read_data1[2]~16_combout )))) ) )

	.dataa(!\RegFile|Equal0~0_combout ),
	.datab(!\RegFile|read_data1[2]~15_combout ),
	.datac(!\RegFile|read_data1[2]~16_combout ),
	.datad(!\InstructionMemory|rom~174_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[2]~17 .extended_lut = "off";
defparam \RegFile|read_data1[2]~17 .lut_mask = 64'h00000000220F220F;
defparam \RegFile|read_data1[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N6
cyclonev_lcell_comb \alu_a_mux|out[2]~2 (
// Equation(s):
// \alu_a_mux|out[2]~2_combout  = ( \Control|Decoder1~0_combout  & ( \RegFile|read_data1[2]~17_combout  & ( (!\Control|WideOr1~1_combout ) # (\InstructionMemory|rom~68_combout ) ) ) ) # ( !\Control|Decoder1~0_combout  & ( \RegFile|read_data1[2]~17_combout  ) 
// ) # ( \Control|Decoder1~0_combout  & ( !\RegFile|read_data1[2]~17_combout  & ( (!\Control|WideOr1~1_combout  & ((\RegFile|read_data1[2]~14_combout ))) # (\Control|WideOr1~1_combout  & (\InstructionMemory|rom~68_combout )) ) ) ) # ( 
// !\Control|Decoder1~0_combout  & ( !\RegFile|read_data1[2]~17_combout  & ( \RegFile|read_data1[2]~14_combout  ) ) )

	.dataa(!\InstructionMemory|rom~68_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(!\RegFile|read_data1[2]~14_combout ),
	.datad(gnd),
	.datae(!\Control|Decoder1~0_combout ),
	.dataf(!\RegFile|read_data1[2]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[2]~2 .extended_lut = "off";
defparam \alu_a_mux|out[2]~2 .lut_mask = 64'h0F0F1D1DFFFFDDDD;
defparam \alu_a_mux|out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y25_N40
dffeas \RegFile|registers[19][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][2] .is_wysiwyg = "true";
defparam \RegFile|registers[19][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N44
dffeas \RegFile|registers[23][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][2] .is_wysiwyg = "true";
defparam \RegFile|registers[23][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N42
cyclonev_lcell_comb \RegFile|read_data2[2]~24 (
// Equation(s):
// \RegFile|read_data2[2]~24_combout  = ( \RegFile|registers[23][2]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][2]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[31][2]~q 
// ))) ) ) ) # ( !\RegFile|registers[23][2]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][2]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[31][2]~q ))) ) ) ) # ( 
// \RegFile|registers[23][2]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][2]~q ) ) ) ) # ( !\RegFile|registers[23][2]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[19][2]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[27][2]~q ),
	.datab(!\RegFile|registers[31][2]~q ),
	.datac(!\RegFile|registers[19][2]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][2]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~24 .extended_lut = "off";
defparam \RegFile|read_data2[2]~24 .lut_mask = 64'h0F000FFF55335533;
defparam \RegFile|read_data2[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N15
cyclonev_lcell_comb \RegFile|registers[18][2]~feeder (
// Equation(s):
// \RegFile|registers[18][2]~feeder_combout  = ( \pc_to_reg_mux|out[2]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][2]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y25_N17
dffeas \RegFile|registers[18][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][2] .is_wysiwyg = "true";
defparam \RegFile|registers[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N8
dffeas \RegFile|registers[22][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][2] .is_wysiwyg = "true";
defparam \RegFile|registers[22][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N6
cyclonev_lcell_comb \RegFile|read_data2[2]~23 (
// Equation(s):
// \RegFile|read_data2[2]~23_combout  = ( \RegFile|registers[22][2]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][2]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][2]~q 
// )) ) ) ) # ( !\RegFile|registers[22][2]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][2]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][2]~q )) ) ) ) # ( 
// \RegFile|registers[22][2]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][2]~q ) ) ) ) # ( !\RegFile|registers[22][2]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[18][2]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[30][2]~q ),
	.datab(!\RegFile|registers[18][2]~q ),
	.datac(!\RegFile|registers[26][2]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][2]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~23 .extended_lut = "off";
defparam \RegFile|read_data2[2]~23 .lut_mask = 64'h330033FF0F550F55;
defparam \RegFile|read_data2[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N48
cyclonev_lcell_comb \RegFile|registers[17][2]~feeder (
// Equation(s):
// \RegFile|registers[17][2]~feeder_combout  = ( \pc_to_reg_mux|out[2]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][2]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N49
dffeas \RegFile|registers[17][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][2] .is_wysiwyg = "true";
defparam \RegFile|registers[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N35
dffeas \RegFile|registers[21][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][2] .is_wysiwyg = "true";
defparam \RegFile|registers[21][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N33
cyclonev_lcell_comb \RegFile|read_data2[2]~22 (
// Equation(s):
// \RegFile|read_data2[2]~22_combout  = ( \RegFile|registers[21][2]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][2]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[29][2]~q 
// ))) ) ) ) # ( !\RegFile|registers[21][2]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][2]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[29][2]~q ))) ) ) ) # ( 
// \RegFile|registers[21][2]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][2]~q ) ) ) ) # ( !\RegFile|registers[21][2]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[17][2]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[17][2]~q ),
	.datab(!\RegFile|registers[25][2]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[29][2]~q ),
	.datae(!\RegFile|registers[21][2]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~22 .extended_lut = "off";
defparam \RegFile|read_data2[2]~22 .lut_mask = 64'h50505F5F303F303F;
defparam \RegFile|read_data2[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y25_N40
dffeas \RegFile|registers[16][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][2] .is_wysiwyg = "true";
defparam \RegFile|registers[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N14
dffeas \RegFile|registers[20][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][2] .is_wysiwyg = "true";
defparam \RegFile|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N12
cyclonev_lcell_comb \RegFile|read_data2[2]~21 (
// Equation(s):
// \RegFile|read_data2[2]~21_combout  = ( \RegFile|registers[20][2]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][2]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][2]~q 
// )) ) ) ) # ( !\RegFile|registers[20][2]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][2]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][2]~q )) ) ) ) # ( 
// \RegFile|registers[20][2]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][2]~q ) ) ) ) # ( !\RegFile|registers[20][2]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[16][2]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[16][2]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[28][2]~q ),
	.datad(!\RegFile|registers[24][2]~q ),
	.datae(!\RegFile|registers[20][2]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~21 .extended_lut = "off";
defparam \RegFile|read_data2[2]~21 .lut_mask = 64'h4444777703CF03CF;
defparam \RegFile|read_data2[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N45
cyclonev_lcell_comb \RegFile|read_data2[2]~25 (
// Equation(s):
// \RegFile|read_data2[2]~25_combout  = ( \RegFile|read_data2[2]~22_combout  & ( \RegFile|read_data2[2]~21_combout  & ( (!\InstructionMemory|rom~130_combout ) # ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[2]~23_combout ))) # 
// (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[2]~24_combout ))) ) ) ) # ( !\RegFile|read_data2[2]~22_combout  & ( \RegFile|read_data2[2]~21_combout  & ( (!\InstructionMemory|rom~130_combout  & (!\InstructionMemory|rom~120_combout )) # 
// (\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[2]~23_combout ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[2]~24_combout )))) ) ) ) # ( \RegFile|read_data2[2]~22_combout  & ( 
// !\RegFile|read_data2[2]~21_combout  & ( (!\InstructionMemory|rom~130_combout  & (\InstructionMemory|rom~120_combout )) # (\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[2]~23_combout ))) # 
// (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[2]~24_combout )))) ) ) ) # ( !\RegFile|read_data2[2]~22_combout  & ( !\RegFile|read_data2[2]~21_combout  & ( (\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|read_data2[2]~23_combout ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[2]~24_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~130_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[2]~24_combout ),
	.datad(!\RegFile|read_data2[2]~23_combout ),
	.datae(!\RegFile|read_data2[2]~22_combout ),
	.dataf(!\RegFile|read_data2[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~25 .extended_lut = "off";
defparam \RegFile|read_data2[2]~25 .lut_mask = 64'h0145236789CDABEF;
defparam \RegFile|read_data2[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N45
cyclonev_lcell_comb \RegFile|registers[1][2]~feeder (
// Equation(s):
// \RegFile|registers[1][2]~feeder_combout  = ( \pc_to_reg_mux|out[2]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[1][2]~feeder .extended_lut = "off";
defparam \RegFile|registers[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y24_N47
dffeas \RegFile|registers[1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][2] .is_wysiwyg = "true";
defparam \RegFile|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N57
cyclonev_lcell_comb \RegFile|registers[3][2]~feeder (
// Equation(s):
// \RegFile|registers[3][2]~feeder_combout  = ( \pc_to_reg_mux|out[2]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[3][2]~feeder .extended_lut = "off";
defparam \RegFile|registers[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y24_N59
dffeas \RegFile|registers[3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][2] .is_wysiwyg = "true";
defparam \RegFile|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y23_N20
dffeas \RegFile|registers[2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][2] .is_wysiwyg = "true";
defparam \RegFile|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N18
cyclonev_lcell_comb \RegFile|read_data2[2]~30 (
// Equation(s):
// \RegFile|read_data2[2]~30_combout  = ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & (\RegFile|registers[1][2]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[3][2]~q ))) ) ) # ( 
// !\InstructionMemory|rom~120_combout  & ( (\RegFile|registers[2][2]~q  & \InstructionMemory|rom~130_combout ) ) )

	.dataa(!\RegFile|registers[1][2]~q ),
	.datab(!\RegFile|registers[3][2]~q ),
	.datac(!\RegFile|registers[2][2]~q ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~30 .extended_lut = "off";
defparam \RegFile|read_data2[2]~30 .lut_mask = 64'h000F000F55335533;
defparam \RegFile|read_data2[2]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N2
dffeas \RegFile|registers[6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][2] .is_wysiwyg = "true";
defparam \RegFile|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N14
dffeas \RegFile|registers[7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][2] .is_wysiwyg = "true";
defparam \RegFile|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y25_N32
dffeas \RegFile|registers[5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][2] .is_wysiwyg = "true";
defparam \RegFile|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N3
cyclonev_lcell_comb \RegFile|registers[4][2]~feeder (
// Equation(s):
// \RegFile|registers[4][2]~feeder_combout  = ( \pc_to_reg_mux|out[2]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][2]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N5
dffeas \RegFile|registers[4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][2] .is_wysiwyg = "true";
defparam \RegFile|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N15
cyclonev_lcell_comb \RegFile|read_data2[2]~29 (
// Equation(s):
// \RegFile|read_data2[2]~29_combout  = ( \InstructionMemory|rom~130_combout  & ( \InstructionMemory|rom~120_combout  & ( \RegFile|registers[7][2]~q  ) ) ) # ( !\InstructionMemory|rom~130_combout  & ( \InstructionMemory|rom~120_combout  & ( 
// \RegFile|registers[5][2]~q  ) ) ) # ( \InstructionMemory|rom~130_combout  & ( !\InstructionMemory|rom~120_combout  & ( \RegFile|registers[6][2]~q  ) ) ) # ( !\InstructionMemory|rom~130_combout  & ( !\InstructionMemory|rom~120_combout  & ( 
// \RegFile|registers[4][2]~q  ) ) )

	.dataa(!\RegFile|registers[6][2]~q ),
	.datab(!\RegFile|registers[7][2]~q ),
	.datac(!\RegFile|registers[5][2]~q ),
	.datad(!\RegFile|registers[4][2]~q ),
	.datae(!\InstructionMemory|rom~130_combout ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~29 .extended_lut = "off";
defparam \RegFile|read_data2[2]~29 .lut_mask = 64'h00FF55550F0F3333;
defparam \RegFile|read_data2[2]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N33
cyclonev_lcell_comb \RegFile|registers[12][2]~feeder (
// Equation(s):
// \RegFile|registers[12][2]~feeder_combout  = ( \pc_to_reg_mux|out[2]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][2]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y22_N34
dffeas \RegFile|registers[12][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][2] .is_wysiwyg = "true";
defparam \RegFile|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N42
cyclonev_lcell_comb \RegFile|registers[15][2]~feeder (
// Equation(s):
// \RegFile|registers[15][2]~feeder_combout  = ( \pc_to_reg_mux|out[2]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[15][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[15][2]~feeder .extended_lut = "off";
defparam \RegFile|registers[15][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[15][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y19_N44
dffeas \RegFile|registers[15][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][2] .is_wysiwyg = "true";
defparam \RegFile|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N42
cyclonev_lcell_comb \RegFile|registers[13][2]~feeder (
// Equation(s):
// \RegFile|registers[13][2]~feeder_combout  = ( \pc_to_reg_mux|out[2]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[13][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[13][2]~feeder .extended_lut = "off";
defparam \RegFile|registers[13][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[13][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N44
dffeas \RegFile|registers[13][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][2] .is_wysiwyg = "true";
defparam \RegFile|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N8
dffeas \RegFile|registers[14][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][2] .is_wysiwyg = "true";
defparam \RegFile|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N6
cyclonev_lcell_comb \RegFile|read_data2[2]~28 (
// Equation(s):
// \RegFile|read_data2[2]~28_combout  = ( \RegFile|registers[14][2]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][2]~q ) ) ) ) # ( !\RegFile|registers[14][2]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[15][2]~q  & \InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[14][2]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][2]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][2]~q ))) ) ) ) # ( !\RegFile|registers[14][2]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][2]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][2]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][2]~q ),
	.datab(!\RegFile|registers[15][2]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[13][2]~q ),
	.datae(!\RegFile|registers[14][2]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~28 .extended_lut = "off";
defparam \RegFile|read_data2[2]~28 .lut_mask = 64'h505F505F0303F3F3;
defparam \RegFile|read_data2[2]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N33
cyclonev_lcell_comb \RegFile|read_data2[2]~417 (
// Equation(s):
// \RegFile|read_data2[2]~417_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[2]~30_combout )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[2]~29_combout )))))) # (\RegFile|read_data2[2]~27_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( ((((\RegFile|read_data2[2]~28_combout  & \RegFile|read_data2[16]~10_combout )) # (\RegFile|read_data2[2]~27_combout ))) ) )

	.dataa(!\RegFile|read_data2[2]~30_combout ),
	.datab(!\RegFile|read_data2[2]~29_combout ),
	.datac(!\RegFile|read_data2[2]~28_combout ),
	.datad(!\RegFile|read_data2[16]~10_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[2]~27_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~417 .extended_lut = "on";
defparam \RegFile|read_data2[2]~417 .lut_mask = 64'h0053000FFFFFFFFF;
defparam \RegFile|read_data2[2]~417 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N48
cyclonev_lcell_comb \alu_b_mux|out[2]~3 (
// Equation(s):
// \alu_b_mux|out[2]~3_combout  = ( \Control|WideOr5~0_combout  & ( \RegFile|read_data2[2]~417_combout  & ( (!\alu_b_mux|out[4]~0_combout  & \InstructionMemory|rom~23_combout ) ) ) ) # ( !\Control|WideOr5~0_combout  & ( \RegFile|read_data2[2]~417_combout  & 
// ( !\alu_b_mux|out[4]~0_combout  ) ) ) # ( \Control|WideOr5~0_combout  & ( !\RegFile|read_data2[2]~417_combout  & ( (!\alu_b_mux|out[4]~0_combout  & \InstructionMemory|rom~23_combout ) ) ) ) # ( !\Control|WideOr5~0_combout  & ( 
// !\RegFile|read_data2[2]~417_combout  & ( (!\alu_b_mux|out[4]~0_combout  & (\RegFile|read_data2[2]~25_combout  & \InstructionMemory|rom~150_combout )) ) ) )

	.dataa(!\alu_b_mux|out[4]~0_combout ),
	.datab(!\InstructionMemory|rom~23_combout ),
	.datac(!\RegFile|read_data2[2]~25_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(!\Control|WideOr5~0_combout ),
	.dataf(!\RegFile|read_data2[2]~417_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[2]~3 .extended_lut = "off";
defparam \alu_b_mux|out[2]~3 .lut_mask = 64'h000A2222AAAA2222;
defparam \alu_b_mux|out[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N15
cyclonev_lcell_comb \ALU|O_out[2]~38 (
// Equation(s):
// \ALU|O_out[2]~38_combout  = ( \alu_a_mux|out[2]~2_combout  & ( \alu_b_mux|out[2]~3_combout  & ( \Control|Selector9~5_combout  ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( \alu_b_mux|out[2]~3_combout  & ( !\Control|Selector9~5_combout  $ 
// (!\Control|Selector10~3_combout ) ) ) ) # ( \alu_a_mux|out[2]~2_combout  & ( !\alu_b_mux|out[2]~3_combout  & ( !\Control|Selector9~5_combout  $ (!\Control|Selector10~3_combout ) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( !\alu_b_mux|out[2]~3_combout  & ( 
// (!\Control|Selector9~5_combout  & !\Control|Selector10~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(gnd),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\alu_b_mux|out[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[2]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[2]~38 .extended_lut = "off";
defparam \ALU|O_out[2]~38 .lut_mask = 64'hC0C03C3C3C3C3333;
defparam \ALU|O_out[2]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y27_N26
dffeas \RegFile|registers[5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][1] .is_wysiwyg = "true";
defparam \RegFile|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N5
dffeas \RegFile|registers[4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][1] .is_wysiwyg = "true";
defparam \RegFile|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y27_N42
cyclonev_lcell_comb \RegFile|registers[6][1]~feeder (
// Equation(s):
// \RegFile|registers[6][1]~feeder_combout  = ( \pc_to_reg_mux|out[1]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[6][1]~feeder .extended_lut = "off";
defparam \RegFile|registers[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y27_N44
dffeas \RegFile|registers[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][1] .is_wysiwyg = "true";
defparam \RegFile|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N38
dffeas \RegFile|registers[7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][1] .is_wysiwyg = "true";
defparam \RegFile|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y27_N39
cyclonev_lcell_comb \RegFile|read_data1[1]~6 (
// Equation(s):
// \RegFile|read_data1[1]~6_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[7][1]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[6][1]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[5][1]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[4][1]~q  ) ) )

	.dataa(!\RegFile|registers[5][1]~q ),
	.datab(!\RegFile|registers[4][1]~q ),
	.datac(!\RegFile|registers[6][1]~q ),
	.datad(!\RegFile|registers[7][1]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[1]~6 .extended_lut = "off";
defparam \RegFile|read_data1[1]~6 .lut_mask = 64'h333355550F0F00FF;
defparam \RegFile|read_data1[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N39
cyclonev_lcell_comb \RegFile|read_data1[1]~7 (
// Equation(s):
// \RegFile|read_data1[1]~7_combout  = ( \RegFile|read_data1[1]~6_combout  & ( (!\InstructionMemory|rom~175_combout  & \InstructionMemory|rom~174_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~175_combout ),
	.datad(!\InstructionMemory|rom~174_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[1]~7 .extended_lut = "off";
defparam \RegFile|read_data1[1]~7 .lut_mask = 64'h0000000000F000F0;
defparam \RegFile|read_data1[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y26_N20
dffeas \RegFile|registers[31][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][1] .is_wysiwyg = "true";
defparam \RegFile|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N6
cyclonev_lcell_comb \RegFile|registers[28][1]~feeder (
// Equation(s):
// \RegFile|registers[28][1]~feeder_combout  = ( \pc_to_reg_mux|out[1]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[28][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[28][1]~feeder .extended_lut = "off";
defparam \RegFile|registers[28][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[28][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N8
dffeas \RegFile|registers[28][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[28][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][1] .is_wysiwyg = "true";
defparam \RegFile|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N3
cyclonev_lcell_comb \RegFile|registers[29][1]~feeder (
// Equation(s):
// \RegFile|registers[29][1]~feeder_combout  = ( \pc_to_reg_mux|out[1]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][1]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N5
dffeas \RegFile|registers[29][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][1] .is_wysiwyg = "true";
defparam \RegFile|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N2
dffeas \RegFile|registers[30][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][1] .is_wysiwyg = "true";
defparam \RegFile|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N21
cyclonev_lcell_comb \RegFile|read_data1[1]~9 (
// Equation(s):
// \RegFile|read_data1[1]~9_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[31][1]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[30][1]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[29][1]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[28][1]~q  ) ) )

	.dataa(!\RegFile|registers[31][1]~q ),
	.datab(!\RegFile|registers[28][1]~q ),
	.datac(!\RegFile|registers[29][1]~q ),
	.datad(!\RegFile|registers[30][1]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[1]~9 .extended_lut = "off";
defparam \RegFile|read_data1[1]~9 .lut_mask = 64'h33330F0F00FF5555;
defparam \RegFile|read_data1[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N30
cyclonev_lcell_comb \RegFile|registers[27][1]~feeder (
// Equation(s):
// \RegFile|registers[27][1]~feeder_combout  = ( \pc_to_reg_mux|out[1]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[27][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[27][1]~feeder .extended_lut = "off";
defparam \RegFile|registers[27][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[27][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N32
dffeas \RegFile|registers[27][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[27][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][1] .is_wysiwyg = "true";
defparam \RegFile|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N54
cyclonev_lcell_comb \RegFile|registers[26][1]~feeder (
// Equation(s):
// \RegFile|registers[26][1]~feeder_combout  = ( \pc_to_reg_mux|out[1]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][1]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N55
dffeas \RegFile|registers[26][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][1] .is_wysiwyg = "true";
defparam \RegFile|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N5
dffeas \RegFile|registers[24][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][1] .is_wysiwyg = "true";
defparam \RegFile|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y25_N56
dffeas \RegFile|registers[25][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][1] .is_wysiwyg = "true";
defparam \RegFile|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N33
cyclonev_lcell_comb \RegFile|read_data1[1]~8 (
// Equation(s):
// \RegFile|read_data1[1]~8_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[27][1]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[26][1]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[25][1]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[24][1]~q  ) ) )

	.dataa(!\RegFile|registers[27][1]~q ),
	.datab(!\RegFile|registers[26][1]~q ),
	.datac(!\RegFile|registers[24][1]~q ),
	.datad(!\RegFile|registers[25][1]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[1]~8 .extended_lut = "off";
defparam \RegFile|read_data1[1]~8 .lut_mask = 64'h0F0F00FF33335555;
defparam \RegFile|read_data1[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y24_N26
dffeas \RegFile|registers[3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][1] .is_wysiwyg = "true";
defparam \RegFile|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N44
dffeas \RegFile|registers[1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][1] .is_wysiwyg = "true";
defparam \RegFile|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N8
dffeas \RegFile|registers[2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][1] .is_wysiwyg = "true";
defparam \RegFile|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N9
cyclonev_lcell_comb \RegFile|read_data1[1]~10 (
// Equation(s):
// \RegFile|read_data1[1]~10_combout  = ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[1][1]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[3][1]~q )) ) ) # ( 
// !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[2][1]~q  & \InstructionMemory|rom~169_combout ) ) )

	.dataa(!\RegFile|registers[3][1]~q ),
	.datab(!\RegFile|registers[1][1]~q ),
	.datac(!\RegFile|registers[2][1]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[1]~10 .extended_lut = "off";
defparam \RegFile|read_data1[1]~10 .lut_mask = 64'h000F000F33553355;
defparam \RegFile|read_data1[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N48
cyclonev_lcell_comb \RegFile|read_data1[1]~11 (
// Equation(s):
// \RegFile|read_data1[1]~11_combout  = ( \RegFile|read_data1[1]~8_combout  & ( \RegFile|read_data1[1]~10_combout  & ( (!\InstructionMemory|rom~174_combout  & (!\RegFile|Equal0~0_combout )) # (\InstructionMemory|rom~174_combout  & 
// (((\RegFile|read_data1[1]~9_combout  & \InstructionMemory|rom~179_combout )))) ) ) ) # ( !\RegFile|read_data1[1]~8_combout  & ( \RegFile|read_data1[1]~10_combout  & ( (!\InstructionMemory|rom~174_combout  & (!\RegFile|Equal0~0_combout  & 
// ((!\InstructionMemory|rom~179_combout )))) # (\InstructionMemory|rom~174_combout  & (((\RegFile|read_data1[1]~9_combout  & \InstructionMemory|rom~179_combout )))) ) ) ) # ( \RegFile|read_data1[1]~8_combout  & ( !\RegFile|read_data1[1]~10_combout  & ( 
// (\InstructionMemory|rom~179_combout  & ((!\InstructionMemory|rom~174_combout  & (!\RegFile|Equal0~0_combout )) # (\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[1]~9_combout ))))) ) ) ) # ( !\RegFile|read_data1[1]~8_combout  & ( 
// !\RegFile|read_data1[1]~10_combout  & ( (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[1]~9_combout  & \InstructionMemory|rom~179_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~174_combout ),
	.datab(!\RegFile|Equal0~0_combout ),
	.datac(!\RegFile|read_data1[1]~9_combout ),
	.datad(!\InstructionMemory|rom~179_combout ),
	.datae(!\RegFile|read_data1[1]~8_combout ),
	.dataf(!\RegFile|read_data1[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[1]~11 .extended_lut = "off";
defparam \RegFile|read_data1[1]~11 .lut_mask = 64'h0005008D8805888D;
defparam \RegFile|read_data1[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N18
cyclonev_lcell_comb \RegFile|read_data1[1]~176 (
// Equation(s):
// \RegFile|read_data1[1]~176_combout  = ( !\RegFile|read_data1[1]~11_combout  & ( !\RegFile|read_data1[1]~7_combout  ) )

	.dataa(gnd),
	.datab(!\RegFile|read_data1[1]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[1]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[1]~176 .extended_lut = "off";
defparam \RegFile|read_data1[1]~176 .lut_mask = 64'hCCCCCCCC00000000;
defparam \RegFile|read_data1[1]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N24
cyclonev_lcell_comb \pc_mux|Mux30~0 (
// Equation(s):
// \pc_mux|Mux30~0_combout  = ( !\RegFile|read_data1[1]~176_combout  & ( \pc_src[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|read_data1[1]~176_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux30~0 .extended_lut = "off";
defparam \pc_mux|Mux30~0 .lut_mask = 64'h00000000FFFF0000;
defparam \pc_mux|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N26
dffeas \PC|pc_out[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux30~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc_src[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[1] .is_wysiwyg = "true";
defparam \PC|pc_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N48
cyclonev_lcell_comb \InstructionMemory|rom~58 (
// Equation(s):
// \InstructionMemory|rom~58_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [8] & ( (\PC|pc_out [2] & (\PC|pc_out [3] & (!\PC|pc_out [5] & \PC|pc_out [7]))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & (\PC|pc_out [3] & (!\PC|pc_out [5] & 
// \PC|pc_out [7]))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~58 .extended_lut = "off";
defparam \InstructionMemory|rom~58 .lut_mask = 64'h0000002000000010;
defparam \InstructionMemory|rom~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N30
cyclonev_lcell_comb \InstructionMemory|rom~370 (
// Equation(s):
// \InstructionMemory|rom~370_combout  = ( !\PC|pc_out [6] & ( \PC|pc_out [8] & ( (!\PC|pc_out [3] & (!\PC|pc_out [2] & ((!\PC|pc_out [5])))) # (\PC|pc_out [3] & (!\PC|pc_out [7] & (!\PC|pc_out [2] $ (\PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [6] & ( 
// !\PC|pc_out [8] & ( (\PC|pc_out [2] & (\PC|pc_out [7] & (\PC|pc_out [5] & \PC|pc_out [3]))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [3]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~370 .extended_lut = "off";
defparam \InstructionMemory|rom~370 .lut_mask = 64'h00000001A0840000;
defparam \InstructionMemory|rom~370 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N36
cyclonev_lcell_comb \InstructionMemory|rom~369 (
// Equation(s):
// \InstructionMemory|rom~369_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [8] & ( (\PC|pc_out [3] & ((!\PC|pc_out [2] & (\PC|pc_out [5] & !\PC|pc_out [7])) # (\PC|pc_out [2] & (!\PC|pc_out [5] & \PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [6] & ( \PC|pc_out [8] 
// & ( (\PC|pc_out [2] & (\PC|pc_out [3] & (\PC|pc_out [5] & \PC|pc_out [7]))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [2] & (!\PC|pc_out [3] & (!\PC|pc_out [5] & !\PC|pc_out [7]))) ) ) ) # ( !\PC|pc_out [6] & ( !\PC|pc_out [8] & ( 
// (!\PC|pc_out [7] & ((!\PC|pc_out [2] & (\PC|pc_out [3] & \PC|pc_out [5])) # (\PC|pc_out [2] & (!\PC|pc_out [3] & !\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~369 .extended_lut = "off";
defparam \InstructionMemory|rom~369 .lut_mask = 64'h4200800000010210;
defparam \InstructionMemory|rom~369 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N24
cyclonev_lcell_comb \InstructionMemory|rom~371 (
// Equation(s):
// \InstructionMemory|rom~371_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [8] & ( (!\PC|pc_out [3] & (\PC|pc_out [5] & \PC|pc_out [6])) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out [8] & ( (!\PC|pc_out [3] & ((!\PC|pc_out [2] & (!\PC|pc_out [5] & !\PC|pc_out 
// [6])) # (\PC|pc_out [2] & ((\PC|pc_out [6]))))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [2] & (\PC|pc_out [3] & \PC|pc_out [5])) # (\PC|pc_out [2] & (!\PC|pc_out [3] & !\PC|pc_out [5])))) ) ) ) # ( !\PC|pc_out [7] 
// & ( !\PC|pc_out [8] & ( (\PC|pc_out [3] & (!\PC|pc_out [6] & (!\PC|pc_out [2] $ (\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~371 .extended_lut = "off";
defparam \InstructionMemory|rom~371 .lut_mask = 64'h210042008044000C;
defparam \InstructionMemory|rom~371 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N18
cyclonev_lcell_comb \InstructionMemory|rom~59 (
// Equation(s):
// \InstructionMemory|rom~59_combout  = ( \InstructionMemory|rom~369_combout  & ( \InstructionMemory|rom~371_combout  & ( (!\PC|pc_out [9] & (((!\PC|pc_out [4]) # (\InstructionMemory|rom~370_combout )))) # (\PC|pc_out [9] & (((\PC|pc_out [4])) # 
// (\InstructionMemory|rom~58_combout ))) ) ) ) # ( !\InstructionMemory|rom~369_combout  & ( \InstructionMemory|rom~371_combout  & ( (!\PC|pc_out [9] & (((\PC|pc_out [4] & \InstructionMemory|rom~370_combout )))) # (\PC|pc_out [9] & (((\PC|pc_out [4])) # 
// (\InstructionMemory|rom~58_combout ))) ) ) ) # ( \InstructionMemory|rom~369_combout  & ( !\InstructionMemory|rom~371_combout  & ( (!\PC|pc_out [9] & (((!\PC|pc_out [4]) # (\InstructionMemory|rom~370_combout )))) # (\PC|pc_out [9] & 
// (\InstructionMemory|rom~58_combout  & (!\PC|pc_out [4]))) ) ) ) # ( !\InstructionMemory|rom~369_combout  & ( !\InstructionMemory|rom~371_combout  & ( (!\PC|pc_out [9] & (((\PC|pc_out [4] & \InstructionMemory|rom~370_combout )))) # (\PC|pc_out [9] & 
// (\InstructionMemory|rom~58_combout  & (!\PC|pc_out [4]))) ) ) )

	.dataa(!\InstructionMemory|rom~58_combout ),
	.datab(!\PC|pc_out [9]),
	.datac(!\PC|pc_out [4]),
	.datad(!\InstructionMemory|rom~370_combout ),
	.datae(!\InstructionMemory|rom~369_combout ),
	.dataf(!\InstructionMemory|rom~371_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~59 .extended_lut = "off";
defparam \InstructionMemory|rom~59 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \InstructionMemory|rom~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N12
cyclonev_lcell_comb \InstructionMemory|rom~64 (
// Equation(s):
// \InstructionMemory|rom~64_combout  = ( \PC|pc_out [10] & ( \InstructionMemory|rom~63_combout  & ( (!\reset~input_o  & (\InstructionMemory|rom~59_combout  & \PC|pc_out [11])) ) ) ) # ( \PC|pc_out [10] & ( !\InstructionMemory|rom~63_combout  & ( 
// (!\reset~input_o  & (\InstructionMemory|rom~59_combout  & \PC|pc_out [11])) ) ) ) # ( !\PC|pc_out [10] & ( !\InstructionMemory|rom~63_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~59_combout ),
	.datad(!\PC|pc_out [11]),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~64 .extended_lut = "off";
defparam \InstructionMemory|rom~64 .lut_mask = 64'h00AA000A0000000A;
defparam \InstructionMemory|rom~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N36
cyclonev_lcell_comb \alu_a_mux|out[1]~1 (
// Equation(s):
// \alu_a_mux|out[1]~1_combout  = ( \Control|Decoder1~0_combout  & ( (!\Control|WideOr1~1_combout  & (((\RegFile|read_data1[1]~7_combout ) # (\RegFile|read_data1[1]~11_combout )))) # (\Control|WideOr1~1_combout  & (\InstructionMemory|rom~64_combout )) ) ) # 
// ( !\Control|Decoder1~0_combout  & ( (\RegFile|read_data1[1]~7_combout ) # (\RegFile|read_data1[1]~11_combout ) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\InstructionMemory|rom~64_combout ),
	.datac(!\RegFile|read_data1[1]~11_combout ),
	.datad(!\RegFile|read_data1[1]~7_combout ),
	.datae(gnd),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[1]~1 .extended_lut = "off";
defparam \alu_a_mux|out[1]~1 .lut_mask = 64'h0FFF0FFF1BBB1BBB;
defparam \alu_a_mux|out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y25_N4
dffeas \RegFile|registers[19][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][1] .is_wysiwyg = "true";
defparam \RegFile|registers[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N14
dffeas \RegFile|registers[23][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][1] .is_wysiwyg = "true";
defparam \RegFile|registers[23][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N12
cyclonev_lcell_comb \RegFile|read_data2[1]~14 (
// Equation(s):
// \RegFile|read_data2[1]~14_combout  = ( \RegFile|registers[23][1]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][1]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[31][1]~q 
// )) ) ) ) # ( !\RegFile|registers[23][1]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][1]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[31][1]~q )) ) ) ) # ( 
// \RegFile|registers[23][1]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][1]~q ) ) ) ) # ( !\RegFile|registers[23][1]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[19][1]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[19][1]~q ),
	.datab(!\RegFile|registers[31][1]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[27][1]~q ),
	.datae(!\RegFile|registers[23][1]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~14 .extended_lut = "off";
defparam \RegFile|read_data2[1]~14 .lut_mask = 64'h50505F5F03F303F3;
defparam \RegFile|read_data2[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y28_N42
cyclonev_lcell_comb \RegFile|registers[17][1]~feeder (
// Equation(s):
// \RegFile|registers[17][1]~feeder_combout  = ( \pc_to_reg_mux|out[1]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][1]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y28_N43
dffeas \RegFile|registers[17][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][1] .is_wysiwyg = "true";
defparam \RegFile|registers[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N47
dffeas \RegFile|registers[21][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][1] .is_wysiwyg = "true";
defparam \RegFile|registers[21][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N45
cyclonev_lcell_comb \RegFile|read_data2[1]~12 (
// Equation(s):
// \RegFile|read_data2[1]~12_combout  = ( \RegFile|registers[21][1]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][1]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[29][1]~q 
// )) ) ) ) # ( !\RegFile|registers[21][1]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][1]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[29][1]~q )) ) ) ) # ( 
// \RegFile|registers[21][1]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][1]~q ) ) ) ) # ( !\RegFile|registers[21][1]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[17][1]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[29][1]~q ),
	.datab(!\RegFile|registers[17][1]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[25][1]~q ),
	.datae(!\RegFile|registers[21][1]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~12 .extended_lut = "off";
defparam \RegFile|read_data2[1]~12 .lut_mask = 64'h30303F3F05F505F5;
defparam \RegFile|read_data2[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N12
cyclonev_lcell_comb \RegFile|registers[18][1]~feeder (
// Equation(s):
// \RegFile|registers[18][1]~feeder_combout  = ( \pc_to_reg_mux|out[1]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][1]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y25_N14
dffeas \RegFile|registers[18][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][1] .is_wysiwyg = "true";
defparam \RegFile|registers[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N2
dffeas \RegFile|registers[22][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][1] .is_wysiwyg = "true";
defparam \RegFile|registers[22][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N3
cyclonev_lcell_comb \RegFile|read_data2[1]~13 (
// Equation(s):
// \RegFile|read_data2[1]~13_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[30][1]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[26][1]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[22][1]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[18][1]~q  ) ) )

	.dataa(!\RegFile|registers[26][1]~q ),
	.datab(!\RegFile|registers[30][1]~q ),
	.datac(!\RegFile|registers[18][1]~q ),
	.datad(!\RegFile|registers[22][1]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~13 .extended_lut = "off";
defparam \RegFile|read_data2[1]~13 .lut_mask = 64'h0F0F00FF55553333;
defparam \RegFile|read_data2[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y25_N46
dffeas \RegFile|registers[16][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][1] .is_wysiwyg = "true";
defparam \RegFile|registers[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N20
dffeas \RegFile|registers[20][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][1] .is_wysiwyg = "true";
defparam \RegFile|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N18
cyclonev_lcell_comb \RegFile|read_data2[1]~11 (
// Equation(s):
// \RegFile|read_data2[1]~11_combout  = ( \RegFile|registers[20][1]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][1]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][1]~q 
// )) ) ) ) # ( !\RegFile|registers[20][1]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][1]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][1]~q )) ) ) ) # ( 
// \RegFile|registers[20][1]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][1]~q ) ) ) ) # ( !\RegFile|registers[20][1]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[16][1]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[16][1]~q ),
	.datab(!\RegFile|registers[28][1]~q ),
	.datac(!\RegFile|registers[24][1]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[20][1]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~11 .extended_lut = "off";
defparam \RegFile|read_data2[1]~11 .lut_mask = 64'h550055FF0F330F33;
defparam \RegFile|read_data2[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N36
cyclonev_lcell_comb \RegFile|read_data2[1]~15 (
// Equation(s):
// \RegFile|read_data2[1]~15_combout  = ( \RegFile|read_data2[1]~13_combout  & ( \RegFile|read_data2[1]~11_combout  & ( (!\InstructionMemory|rom~120_combout ) # ((!\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[1]~12_combout ))) # 
// (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[1]~14_combout ))) ) ) ) # ( !\RegFile|read_data2[1]~13_combout  & ( \RegFile|read_data2[1]~11_combout  & ( (!\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout )) # 
// (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[1]~12_combout ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[1]~14_combout )))) ) ) ) # ( \RegFile|read_data2[1]~13_combout  & ( 
// !\RegFile|read_data2[1]~11_combout  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout )) # (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[1]~12_combout ))) # 
// (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[1]~14_combout )))) ) ) ) # ( !\RegFile|read_data2[1]~13_combout  & ( !\RegFile|read_data2[1]~11_combout  & ( (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[1]~12_combout ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[1]~14_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[1]~14_combout ),
	.datad(!\RegFile|read_data2[1]~12_combout ),
	.datae(!\RegFile|read_data2[1]~13_combout ),
	.dataf(!\RegFile|read_data2[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~15 .extended_lut = "off";
defparam \RegFile|read_data2[1]~15 .lut_mask = 64'h0145236789CDABEF;
defparam \RegFile|read_data2[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N6
cyclonev_lcell_comb \RegFile|read_data2[1]~20 (
// Equation(s):
// \RegFile|read_data2[1]~20_combout  = ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[1][1]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[3][1]~q )) ) ) # ( 
// !\InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout  & \RegFile|registers[2][1]~q ) ) )

	.dataa(!\RegFile|registers[3][1]~q ),
	.datab(!\RegFile|registers[1][1]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\RegFile|registers[2][1]~q ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~20 .extended_lut = "off";
defparam \RegFile|read_data2[1]~20 .lut_mask = 64'h000F000F35353535;
defparam \RegFile|read_data2[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N39
cyclonev_lcell_comb \RegFile|registers[12][1]~feeder (
// Equation(s):
// \RegFile|registers[12][1]~feeder_combout  = ( \pc_to_reg_mux|out[1]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][1]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y23_N40
dffeas \RegFile|registers[12][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][1] .is_wysiwyg = "true";
defparam \RegFile|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y19_N25
dffeas \RegFile|registers[15][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][1] .is_wysiwyg = "true";
defparam \RegFile|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N30
cyclonev_lcell_comb \RegFile|registers[13][1]~feeder (
// Equation(s):
// \RegFile|registers[13][1]~feeder_combout  = ( \pc_to_reg_mux|out[1]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[13][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[13][1]~feeder .extended_lut = "off";
defparam \RegFile|registers[13][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[13][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y23_N31
dffeas \RegFile|registers[13][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][1] .is_wysiwyg = "true";
defparam \RegFile|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N56
dffeas \RegFile|registers[14][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][1] .is_wysiwyg = "true";
defparam \RegFile|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N54
cyclonev_lcell_comb \RegFile|read_data2[1]~18 (
// Equation(s):
// \RegFile|read_data2[1]~18_combout  = ( \RegFile|registers[14][1]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[13][1]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[15][1]~q 
// )) ) ) ) # ( !\RegFile|registers[14][1]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[13][1]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[15][1]~q )) ) ) ) # ( 
// \RegFile|registers[14][1]~q  & ( !\InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout ) # (\RegFile|registers[12][1]~q ) ) ) ) # ( !\RegFile|registers[14][1]~q  & ( !\InstructionMemory|rom~120_combout  & ( 
// (\RegFile|registers[12][1]~q  & !\InstructionMemory|rom~130_combout ) ) ) )

	.dataa(!\RegFile|registers[12][1]~q ),
	.datab(!\RegFile|registers[15][1]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\RegFile|registers[13][1]~q ),
	.datae(!\RegFile|registers[14][1]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~18 .extended_lut = "off";
defparam \RegFile|read_data2[1]~18 .lut_mask = 64'h50505F5F03F303F3;
defparam \RegFile|read_data2[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y27_N27
cyclonev_lcell_comb \RegFile|read_data2[1]~19 (
// Equation(s):
// \RegFile|read_data2[1]~19_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[7][1]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[6][1]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[5][1]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[4][1]~q  ) ) )

	.dataa(!\RegFile|registers[7][1]~q ),
	.datab(!\RegFile|registers[6][1]~q ),
	.datac(!\RegFile|registers[4][1]~q ),
	.datad(!\RegFile|registers[5][1]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~19 .extended_lut = "off";
defparam \RegFile|read_data2[1]~19 .lut_mask = 64'h0F0F00FF33335555;
defparam \RegFile|read_data2[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N18
cyclonev_lcell_comb \RegFile|read_data2[1]~421 (
// Equation(s):
// \RegFile|read_data2[1]~421_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[1]~20_combout )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[1]~19_combout )))))) # (\RegFile|read_data2[1]~17_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( ((((\RegFile|read_data2[16]~10_combout  & \RegFile|read_data2[1]~18_combout )) # (\RegFile|read_data2[1]~17_combout ))) ) )

	.dataa(!\RegFile|read_data2[1]~20_combout ),
	.datab(!\RegFile|read_data2[16]~10_combout ),
	.datac(!\RegFile|read_data2[1]~18_combout ),
	.datad(!\RegFile|read_data2[1]~19_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[1]~17_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~421_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~421 .extended_lut = "on";
defparam \RegFile|read_data2[1]~421 .lut_mask = 64'h10130303FFFFFFFF;
defparam \RegFile|read_data2[1]~421 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N6
cyclonev_lcell_comb \alu_b_mux|out[1]~2 (
// Equation(s):
// \alu_b_mux|out[1]~2_combout  = ( !\alu_b_mux|out[4]~0_combout  & ( \RegFile|read_data2[1]~421_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~9_combout ) ) ) ) # ( !\alu_b_mux|out[4]~0_combout  & ( !\RegFile|read_data2[1]~421_combout 
//  & ( (!\Control|WideOr5~0_combout  & (\RegFile|read_data2[1]~15_combout  & ((\InstructionMemory|rom~150_combout )))) # (\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~9_combout )))) ) ) )

	.dataa(!\RegFile|read_data2[1]~15_combout ),
	.datab(!\InstructionMemory|rom~9_combout ),
	.datac(!\Control|WideOr5~0_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(!\alu_b_mux|out[4]~0_combout ),
	.dataf(!\RegFile|read_data2[1]~421_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[1]~2 .extended_lut = "off";
defparam \alu_b_mux|out[1]~2 .lut_mask = 64'h03530000F3F30000;
defparam \alu_b_mux|out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N54
cyclonev_lcell_comb \ALU|O_out[1]~27 (
// Equation(s):
// \ALU|O_out[1]~27_combout  = ( \alu_b_mux|out[1]~2_combout  & ( !\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_a_mux|out[1]~1_combout ))) ) ) # ( !\alu_b_mux|out[1]~2_combout  & ( (!\Control|Selector10~3_combout  & 
// (!\Control|Selector9~5_combout  $ (\alu_a_mux|out[1]~1_combout ))) # (\Control|Selector10~3_combout  & (!\Control|Selector9~5_combout  & \alu_a_mux|out[1]~1_combout )) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(gnd),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~27 .extended_lut = "off";
defparam \ALU|O_out[1]~27 .lut_mask = 64'hA05AA05A5A0F5A0F;
defparam \ALU|O_out[1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N21
cyclonev_lcell_comb \ALU|Equal4~0 (
// Equation(s):
// \ALU|Equal4~0_combout  = ( !\Control|Selector6~2_combout  & ( (\Control|Selector5~1_combout  & \Control|Selector7~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Selector5~1_combout ),
	.datad(!\Control|Selector7~1_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal4~0 .extended_lut = "off";
defparam \ALU|Equal4~0 .lut_mask = 64'h000F000F00000000;
defparam \ALU|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N30
cyclonev_lcell_comb \ALU|Equal3~0 (
// Equation(s):
// \ALU|Equal3~0_combout  = ( \Control|WideOr1~0_combout  & ( \ALU|Equal2~0_combout  & ( (!\InstructionMemory|data_out[31]~4_combout  & ((\Control|Selector8~0_combout ) # (\InstructionMemory|data_out[28]~3_combout ))) ) ) ) # ( !\Control|WideOr1~0_combout  & 
// ( \ALU|Equal2~0_combout  & ( (!\InstructionMemory|data_out[31]~4_combout  & (((!\Control|WideOr2~0_combout  & \Control|Selector8~0_combout )) # (\InstructionMemory|data_out[28]~3_combout ))) ) ) )

	.dataa(!\Control|WideOr2~0_combout ),
	.datab(!\InstructionMemory|data_out[28]~3_combout ),
	.datac(!\InstructionMemory|data_out[31]~4_combout ),
	.datad(!\Control|Selector8~0_combout ),
	.datae(!\Control|WideOr1~0_combout ),
	.dataf(!\ALU|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal3~0 .extended_lut = "off";
defparam \ALU|Equal3~0 .lut_mask = 64'h0000000030B030F0;
defparam \ALU|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N18
cyclonev_lcell_comb \ALU|O_out[16]~84 (
// Equation(s):
// \ALU|O_out[16]~84_combout  = ( !\ALU|Equal3~0_combout  & ( !\ALU|Equal4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[16]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[16]~84 .extended_lut = "off";
defparam \ALU|O_out[16]~84 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|O_out[16]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N51
cyclonev_lcell_comb \ALU|O_out[7]~23 (
// Equation(s):
// \ALU|O_out[7]~23_combout  = ( \Control|Selector9~5_combout  & ( \Control|Selector10~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Control|Selector9~5_combout ),
	.dataf(!\Control|Selector10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[7]~23 .extended_lut = "off";
defparam \ALU|O_out[7]~23 .lut_mask = 64'h000000000000FFFF;
defparam \ALU|O_out[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y27_N26
dffeas \RegFile|registers[4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][0] .is_wysiwyg = "true";
defparam \RegFile|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N14
dffeas \RegFile|registers[7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][0] .is_wysiwyg = "true";
defparam \RegFile|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N59
dffeas \RegFile|registers[6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][0] .is_wysiwyg = "true";
defparam \RegFile|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N35
dffeas \RegFile|registers[5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][0] .is_wysiwyg = "true";
defparam \RegFile|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y27_N15
cyclonev_lcell_comb \RegFile|read_data1[0]~0 (
// Equation(s):
// \RegFile|read_data1[0]~0_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[7][0]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[6][0]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[5][0]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[4][0]~q  ) ) )

	.dataa(!\RegFile|registers[4][0]~q ),
	.datab(!\RegFile|registers[7][0]~q ),
	.datac(!\RegFile|registers[6][0]~q ),
	.datad(!\RegFile|registers[5][0]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[0]~0 .extended_lut = "off";
defparam \RegFile|read_data1[0]~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \RegFile|read_data1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N27
cyclonev_lcell_comb \RegFile|read_data1[0]~1 (
// Equation(s):
// \RegFile|read_data1[0]~1_combout  = ( \RegFile|read_data1[0]~0_combout  & ( (!\InstructionMemory|rom~175_combout  & \InstructionMemory|rom~174_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~175_combout ),
	.datad(!\InstructionMemory|rom~174_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[0]~1 .extended_lut = "off";
defparam \RegFile|read_data1[0]~1 .lut_mask = 64'h0000000000F000F0;
defparam \RegFile|read_data1[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y24_N40
dffeas \RegFile|registers[25][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][0] .is_wysiwyg = "true";
defparam \RegFile|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N29
dffeas \RegFile|registers[26][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][0] .is_wysiwyg = "true";
defparam \RegFile|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N56
dffeas \RegFile|registers[27][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][0] .is_wysiwyg = "true";
defparam \RegFile|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y23_N53
dffeas \RegFile|registers[24][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][0] .is_wysiwyg = "true";
defparam \RegFile|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y26_N21
cyclonev_lcell_comb \RegFile|read_data1[0]~2 (
// Equation(s):
// \RegFile|read_data1[0]~2_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[27][0]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[26][0]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[25][0]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[24][0]~q  ) ) )

	.dataa(!\RegFile|registers[25][0]~q ),
	.datab(!\RegFile|registers[26][0]~q ),
	.datac(!\RegFile|registers[27][0]~q ),
	.datad(!\RegFile|registers[24][0]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[0]~2 .extended_lut = "off";
defparam \RegFile|read_data1[0]~2 .lut_mask = 64'h00FF555533330F0F;
defparam \RegFile|read_data1[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N24
cyclonev_lcell_comb \RegFile|registers[30][0]~feeder (
// Equation(s):
// \RegFile|registers[30][0]~feeder_combout  = ( \pc_to_reg_mux|out[0]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][0]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y27_N26
dffeas \RegFile|registers[30][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][0] .is_wysiwyg = "true";
defparam \RegFile|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y21_N34
dffeas \RegFile|registers[28][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][0] .is_wysiwyg = "true";
defparam \RegFile|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N32
dffeas \RegFile|registers[31][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][0] .is_wysiwyg = "true";
defparam \RegFile|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y27_N45
cyclonev_lcell_comb \RegFile|registers[29][0]~feeder (
// Equation(s):
// \RegFile|registers[29][0]~feeder_combout  = ( \pc_to_reg_mux|out[0]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][0]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y27_N47
dffeas \RegFile|registers[29][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][0] .is_wysiwyg = "true";
defparam \RegFile|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N33
cyclonev_lcell_comb \RegFile|read_data1[0]~3 (
// Equation(s):
// \RegFile|read_data1[0]~3_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[31][0]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[30][0]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[29][0]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[28][0]~q  ) ) )

	.dataa(!\RegFile|registers[30][0]~q ),
	.datab(!\RegFile|registers[28][0]~q ),
	.datac(!\RegFile|registers[31][0]~q ),
	.datad(!\RegFile|registers[29][0]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[0]~3 .extended_lut = "off";
defparam \RegFile|read_data1[0]~3 .lut_mask = 64'h333300FF55550F0F;
defparam \RegFile|read_data1[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y24_N5
dffeas \RegFile|registers[1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][0] .is_wysiwyg = "true";
defparam \RegFile|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N32
dffeas \RegFile|registers[2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][0] .is_wysiwyg = "true";
defparam \RegFile|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y23_N53
dffeas \RegFile|registers[3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][0] .is_wysiwyg = "true";
defparam \RegFile|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N45
cyclonev_lcell_comb \RegFile|read_data1[0]~4 (
// Equation(s):
// \RegFile|read_data1[0]~4_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[3][0]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[1][0]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[2][0]~q  ) ) )

	.dataa(!\RegFile|registers[1][0]~q ),
	.datab(gnd),
	.datac(!\RegFile|registers[2][0]~q ),
	.datad(!\RegFile|registers[3][0]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[0]~4 .extended_lut = "off";
defparam \RegFile|read_data1[0]~4 .lut_mask = 64'h00000F0F555500FF;
defparam \RegFile|read_data1[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N30
cyclonev_lcell_comb \RegFile|read_data1[0]~5 (
// Equation(s):
// \RegFile|read_data1[0]~5_combout  = ( \RegFile|read_data1[0]~4_combout  & ( \RegFile|Equal0~0_combout  & ( (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[0]~3_combout  & \InstructionMemory|rom~179_combout )) ) ) ) # ( 
// !\RegFile|read_data1[0]~4_combout  & ( \RegFile|Equal0~0_combout  & ( (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[0]~3_combout  & \InstructionMemory|rom~179_combout )) ) ) ) # ( \RegFile|read_data1[0]~4_combout  & ( 
// !\RegFile|Equal0~0_combout  & ( (!\InstructionMemory|rom~174_combout  & (((!\InstructionMemory|rom~179_combout )) # (\RegFile|read_data1[0]~2_combout ))) # (\InstructionMemory|rom~174_combout  & (((\RegFile|read_data1[0]~3_combout  & 
// \InstructionMemory|rom~179_combout )))) ) ) ) # ( !\RegFile|read_data1[0]~4_combout  & ( !\RegFile|Equal0~0_combout  & ( (\InstructionMemory|rom~179_combout  & ((!\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[0]~2_combout )) # 
// (\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[0]~3_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~174_combout ),
	.datab(!\RegFile|read_data1[0]~2_combout ),
	.datac(!\RegFile|read_data1[0]~3_combout ),
	.datad(!\InstructionMemory|rom~179_combout ),
	.datae(!\RegFile|read_data1[0]~4_combout ),
	.dataf(!\RegFile|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[0]~5 .extended_lut = "off";
defparam \RegFile|read_data1[0]~5 .lut_mask = 64'h0027AA2700050005;
defparam \RegFile|read_data1[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y27_N48
cyclonev_lcell_comb \InstructionMemory|rom~52 (
// Equation(s):
// \InstructionMemory|rom~52_combout  = ( !\PC|pc_out [4] & ( !\PC|pc_out [6] & ( (!\PC|pc_out [3] & (!\PC|pc_out [7] & !\PC|pc_out [5])) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(gnd),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~52 .extended_lut = "off";
defparam \InstructionMemory|rom~52 .lut_mask = 64'hA000000000000000;
defparam \InstructionMemory|rom~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y27_N3
cyclonev_lcell_comb \InstructionMemory|rom~372 (
// Equation(s):
// \InstructionMemory|rom~372_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [8] & ( (\PC|pc_out [3] & (!\PC|pc_out [6] & (\PC|pc_out [5] & !\PC|pc_out [7]))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [8] & ( (\PC|pc_out [3] & (\PC|pc_out [7] & (!\PC|pc_out [6] $ 
// (!\PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [8] & ( (\PC|pc_out [3] & (\PC|pc_out [6] & (\PC|pc_out [5] & \PC|pc_out [7]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~372 .extended_lut = "off";
defparam \InstructionMemory|rom~372 .lut_mask = 64'h0000000100140400;
defparam \InstructionMemory|rom~372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y27_N6
cyclonev_lcell_comb \InstructionMemory|rom~56 (
// Equation(s):
// \InstructionMemory|rom~56_combout  = ( \InstructionMemory|rom~372_combout  & ( !\InstructionMemory|rom~55_combout  & ( (!\PC|pc_out [10]) # (!\PC|pc_out [2]) ) ) ) # ( !\InstructionMemory|rom~372_combout  & ( !\InstructionMemory|rom~55_combout  & ( 
// ((!\PC|pc_out [10]) # ((!\InstructionMemory|rom~52_combout ) # (!\PC|pc_out [2]))) # (\PC|pc_out [8]) ) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\PC|pc_out [10]),
	.datac(!\InstructionMemory|rom~52_combout ),
	.datad(!\PC|pc_out [2]),
	.datae(!\InstructionMemory|rom~372_combout ),
	.dataf(!\InstructionMemory|rom~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~56 .extended_lut = "off";
defparam \InstructionMemory|rom~56 .lut_mask = 64'hFFFDFFCC00000000;
defparam \InstructionMemory|rom~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N15
cyclonev_lcell_comb \InstructionMemory|rom~57 (
// Equation(s):
// \InstructionMemory|rom~57_combout  = ( \InstructionMemory|rom~56_combout  & ( (!\reset~input_o  & (\PC|pc_out [11] & (\PC|pc_out [9] & \InstructionMemory|rom~51_combout ))) ) ) # ( !\InstructionMemory|rom~56_combout  & ( (!\reset~input_o  & (\PC|pc_out 
// [11] & ((!\PC|pc_out [9]) # (\InstructionMemory|rom~51_combout )))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\PC|pc_out [11]),
	.datac(!\PC|pc_out [9]),
	.datad(!\InstructionMemory|rom~51_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~57 .extended_lut = "off";
defparam \InstructionMemory|rom~57 .lut_mask = 64'h2022202200020002;
defparam \InstructionMemory|rom~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N24
cyclonev_lcell_comb \alu_a_mux|out[0]~0 (
// Equation(s):
// \alu_a_mux|out[0]~0_combout  = ( \Control|Decoder1~0_combout  & ( (!\Control|WideOr1~1_combout  & (((\RegFile|read_data1[0]~5_combout )) # (\RegFile|read_data1[0]~1_combout ))) # (\Control|WideOr1~1_combout  & (((\InstructionMemory|rom~57_combout )))) ) ) 
// # ( !\Control|Decoder1~0_combout  & ( (\RegFile|read_data1[0]~5_combout ) # (\RegFile|read_data1[0]~1_combout ) ) )

	.dataa(!\RegFile|read_data1[0]~1_combout ),
	.datab(!\RegFile|read_data1[0]~5_combout ),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(!\InstructionMemory|rom~57_combout ),
	.datae(gnd),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[0]~0 .extended_lut = "off";
defparam \alu_a_mux|out[0]~0 .lut_mask = 64'h77777777707F707F;
defparam \alu_a_mux|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y27_N52
dffeas \RegFile|registers[17][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][0] .is_wysiwyg = "true";
defparam \RegFile|registers[17][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y23_N2
dffeas \RegFile|registers[21][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][0] .is_wysiwyg = "true";
defparam \RegFile|registers[21][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y23_N0
cyclonev_lcell_comb \RegFile|read_data2[0]~1 (
// Equation(s):
// \RegFile|read_data2[0]~1_combout  = ( \RegFile|registers[21][0]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][0]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[29][0]~q 
// ))) ) ) ) # ( !\RegFile|registers[21][0]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][0]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[29][0]~q ))) ) ) ) # ( 
// \RegFile|registers[21][0]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][0]~q ) ) ) ) # ( !\RegFile|registers[21][0]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[17][0]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[17][0]~q ),
	.datab(!\RegFile|registers[25][0]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[29][0]~q ),
	.datae(!\RegFile|registers[21][0]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~1 .extended_lut = "off";
defparam \RegFile|read_data2[0]~1 .lut_mask = 64'h50505F5F303F303F;
defparam \RegFile|read_data2[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y21_N19
dffeas \RegFile|registers[18][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][0] .is_wysiwyg = "true";
defparam \RegFile|registers[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y23_N8
dffeas \RegFile|registers[22][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][0] .is_wysiwyg = "true";
defparam \RegFile|registers[22][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N6
cyclonev_lcell_comb \RegFile|read_data2[0]~2 (
// Equation(s):
// \RegFile|read_data2[0]~2_combout  = ( \RegFile|registers[22][0]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][0]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][0]~q 
// )) ) ) ) # ( !\RegFile|registers[22][0]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][0]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][0]~q )) ) ) ) # ( 
// \RegFile|registers[22][0]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][0]~q ) ) ) ) # ( !\RegFile|registers[22][0]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[18][0]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[30][0]~q ),
	.datab(!\RegFile|registers[26][0]~q ),
	.datac(!\RegFile|registers[18][0]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][0]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~2 .extended_lut = "off";
defparam \RegFile|read_data2[0]~2 .lut_mask = 64'h0F000FFF33553355;
defparam \RegFile|read_data2[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y23_N23
dffeas \RegFile|registers[19][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][0] .is_wysiwyg = "true";
defparam \RegFile|registers[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N7
dffeas \RegFile|registers[23][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][0] .is_wysiwyg = "true";
defparam \RegFile|registers[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N24
cyclonev_lcell_comb \RegFile|read_data2[0]~3 (
// Equation(s):
// \RegFile|read_data2[0]~3_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[31][0]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[27][0]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[23][0]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[19][0]~q  ) ) )

	.dataa(!\RegFile|registers[27][0]~q ),
	.datab(!\RegFile|registers[19][0]~q ),
	.datac(!\RegFile|registers[23][0]~q ),
	.datad(!\RegFile|registers[31][0]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~3 .extended_lut = "off";
defparam \RegFile|read_data2[0]~3 .lut_mask = 64'h33330F0F555500FF;
defparam \RegFile|read_data2[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y21_N56
dffeas \RegFile|registers[16][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][0] .is_wysiwyg = "true";
defparam \RegFile|registers[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y21_N20
dffeas \RegFile|registers[20][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][0] .is_wysiwyg = "true";
defparam \RegFile|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N18
cyclonev_lcell_comb \RegFile|read_data2[0]~0 (
// Equation(s):
// \RegFile|read_data2[0]~0_combout  = ( \RegFile|registers[20][0]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][0]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][0]~q 
// )) ) ) ) # ( !\RegFile|registers[20][0]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][0]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][0]~q )) ) ) ) # ( 
// \RegFile|registers[20][0]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][0]~q ) ) ) ) # ( !\RegFile|registers[20][0]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[16][0]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[28][0]~q ),
	.datab(!\RegFile|registers[24][0]~q ),
	.datac(!\RegFile|registers[16][0]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[20][0]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~0 .extended_lut = "off";
defparam \RegFile|read_data2[0]~0 .lut_mask = 64'h0F000FFF33553355;
defparam \RegFile|read_data2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N48
cyclonev_lcell_comb \RegFile|read_data2[0]~4 (
// Equation(s):
// \RegFile|read_data2[0]~4_combout  = ( \InstructionMemory|rom~130_combout  & ( \RegFile|read_data2[0]~0_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[0]~2_combout )) # (\InstructionMemory|rom~120_combout  & 
// ((\RegFile|read_data2[0]~3_combout ))) ) ) ) # ( !\InstructionMemory|rom~130_combout  & ( \RegFile|read_data2[0]~0_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|read_data2[0]~1_combout ) ) ) ) # ( \InstructionMemory|rom~130_combout  & ( 
// !\RegFile|read_data2[0]~0_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[0]~2_combout )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[0]~3_combout ))) ) ) ) # ( !\InstructionMemory|rom~130_combout  & ( 
// !\RegFile|read_data2[0]~0_combout  & ( (\InstructionMemory|rom~120_combout  & \RegFile|read_data2[0]~1_combout ) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\RegFile|read_data2[0]~1_combout ),
	.datac(!\RegFile|read_data2[0]~2_combout ),
	.datad(!\RegFile|read_data2[0]~3_combout ),
	.datae(!\InstructionMemory|rom~130_combout ),
	.dataf(!\RegFile|read_data2[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~4 .extended_lut = "off";
defparam \RegFile|read_data2[0]~4 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \RegFile|read_data2[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N48
cyclonev_lcell_comb \RegFile|read_data2[0]~9 (
// Equation(s):
// \RegFile|read_data2[0]~9_combout  = ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & (\RegFile|registers[1][0]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[3][0]~q ))) ) ) # ( 
// !\InstructionMemory|rom~120_combout  & ( (\RegFile|registers[2][0]~q  & \InstructionMemory|rom~130_combout ) ) )

	.dataa(!\RegFile|registers[1][0]~q ),
	.datab(!\RegFile|registers[2][0]~q ),
	.datac(!\RegFile|registers[3][0]~q ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~9 .extended_lut = "off";
defparam \RegFile|read_data2[0]~9 .lut_mask = 64'h00330033550F550F;
defparam \RegFile|read_data2[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y27_N54
cyclonev_lcell_comb \RegFile|read_data2[0]~8 (
// Equation(s):
// \RegFile|read_data2[0]~8_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[7][0]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[6][0]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[5][0]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[4][0]~q  ) ) )

	.dataa(!\RegFile|registers[5][0]~q ),
	.datab(!\RegFile|registers[7][0]~q ),
	.datac(!\RegFile|registers[4][0]~q ),
	.datad(!\RegFile|registers[6][0]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~8 .extended_lut = "off";
defparam \RegFile|read_data2[0]~8 .lut_mask = 64'h0F0F555500FF3333;
defparam \RegFile|read_data2[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N42
cyclonev_lcell_comb \RegFile|registers[12][0]~feeder (
// Equation(s):
// \RegFile|registers[12][0]~feeder_combout  = ( \pc_to_reg_mux|out[0]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][0]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y23_N44
dffeas \RegFile|registers[12][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][0] .is_wysiwyg = "true";
defparam \RegFile|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N15
cyclonev_lcell_comb \RegFile|registers[13][0]~feeder (
// Equation(s):
// \RegFile|registers[13][0]~feeder_combout  = ( \pc_to_reg_mux|out[0]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[13][0]~feeder .extended_lut = "off";
defparam \RegFile|registers[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y23_N16
dffeas \RegFile|registers[13][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][0] .is_wysiwyg = "true";
defparam \RegFile|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y19_N53
dffeas \RegFile|registers[15][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][0] .is_wysiwyg = "true";
defparam \RegFile|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N26
dffeas \RegFile|registers[14][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][0] .is_wysiwyg = "true";
defparam \RegFile|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N24
cyclonev_lcell_comb \RegFile|read_data2[0]~7 (
// Equation(s):
// \RegFile|read_data2[0]~7_combout  = ( \RegFile|registers[14][0]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][0]~q ) ) ) ) # ( !\RegFile|registers[14][0]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout  & \RegFile|registers[15][0]~q ) ) ) ) # ( \RegFile|registers[14][0]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][0]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][0]~q ))) ) ) ) # ( !\RegFile|registers[14][0]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][0]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][0]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][0]~q ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|registers[13][0]~q ),
	.datad(!\RegFile|registers[15][0]~q ),
	.datae(!\RegFile|registers[14][0]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~7 .extended_lut = "off";
defparam \RegFile|read_data2[0]~7 .lut_mask = 64'h474747470033CCFF;
defparam \RegFile|read_data2[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N48
cyclonev_lcell_comb \RegFile|read_data2[0]~425 (
// Equation(s):
// \RegFile|read_data2[0]~425_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[0]~9_combout )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[0]~8_combout )))))) # (\RegFile|read_data2[0]~6_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( ((((\RegFile|read_data2[0]~7_combout  & \RegFile|read_data2[16]~10_combout )) # (\RegFile|read_data2[0]~6_combout ))) ) )

	.dataa(!\RegFile|read_data2[0]~9_combout ),
	.datab(!\RegFile|read_data2[0]~8_combout ),
	.datac(!\RegFile|read_data2[0]~7_combout ),
	.datad(!\RegFile|read_data2[16]~10_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[0]~6_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~425_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~425 .extended_lut = "on";
defparam \RegFile|read_data2[0]~425 .lut_mask = 64'h0053000FFFFFFFFF;
defparam \RegFile|read_data2[0]~425 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N30
cyclonev_lcell_comb \alu_b_mux|out[0]~1 (
// Equation(s):
// \alu_b_mux|out[0]~1_combout  = ( !\alu_b_mux|out[4]~0_combout  & ( \RegFile|read_data2[0]~425_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~4_combout ) ) ) ) # ( !\alu_b_mux|out[4]~0_combout  & ( !\RegFile|read_data2[0]~425_combout 
//  & ( (!\Control|WideOr5~0_combout  & (\RegFile|read_data2[0]~4_combout  & (\InstructionMemory|rom~150_combout ))) # (\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~4_combout )))) ) ) )

	.dataa(!\RegFile|read_data2[0]~4_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\Control|WideOr5~0_combout ),
	.datad(!\InstructionMemory|rom~4_combout ),
	.datae(!\alu_b_mux|out[4]~0_combout ),
	.dataf(!\RegFile|read_data2[0]~425_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[0]~1 .extended_lut = "off";
defparam \alu_b_mux|out[0]~1 .lut_mask = 64'h101F0000F0FF0000;
defparam \alu_b_mux|out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y22_N10
dffeas \RegFile|registers[19][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][3] .is_wysiwyg = "true";
defparam \RegFile|registers[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N56
dffeas \RegFile|registers[23][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][3] .is_wysiwyg = "true";
defparam \RegFile|registers[23][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N54
cyclonev_lcell_comb \RegFile|read_data2[3]~34 (
// Equation(s):
// \RegFile|read_data2[3]~34_combout  = ( \RegFile|registers[23][3]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][3]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[31][3]~q 
// ))) ) ) ) # ( !\RegFile|registers[23][3]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][3]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[31][3]~q ))) ) ) ) # ( 
// \RegFile|registers[23][3]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][3]~q ) ) ) ) # ( !\RegFile|registers[23][3]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[19][3]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[27][3]~q ),
	.datab(!\RegFile|registers[31][3]~q ),
	.datac(!\RegFile|registers[19][3]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][3]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~34 .extended_lut = "off";
defparam \RegFile|read_data2[3]~34 .lut_mask = 64'h0F000FFF55335533;
defparam \RegFile|read_data2[3]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y25_N41
dffeas \RegFile|registers[18][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][3] .is_wysiwyg = "true";
defparam \RegFile|registers[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N32
dffeas \RegFile|registers[22][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][3] .is_wysiwyg = "true";
defparam \RegFile|registers[22][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N30
cyclonev_lcell_comb \RegFile|read_data2[3]~33 (
// Equation(s):
// \RegFile|read_data2[3]~33_combout  = ( \RegFile|registers[22][3]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][3]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[30][3]~q 
// ))) ) ) ) # ( !\RegFile|registers[22][3]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][3]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[30][3]~q ))) ) ) ) # ( 
// \RegFile|registers[22][3]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][3]~q ) ) ) ) # ( !\RegFile|registers[22][3]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[18][3]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[26][3]~q ),
	.datab(!\RegFile|registers[18][3]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[30][3]~q ),
	.datae(!\RegFile|registers[22][3]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~33 .extended_lut = "off";
defparam \RegFile|read_data2[3]~33 .lut_mask = 64'h30303F3F505F505F;
defparam \RegFile|read_data2[3]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y25_N52
dffeas \RegFile|registers[17][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][3] .is_wysiwyg = "true";
defparam \RegFile|registers[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N44
dffeas \RegFile|registers[21][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][3] .is_wysiwyg = "true";
defparam \RegFile|registers[21][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N42
cyclonev_lcell_comb \RegFile|read_data2[3]~32 (
// Equation(s):
// \RegFile|read_data2[3]~32_combout  = ( \RegFile|registers[21][3]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][3]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[29][3]~q 
// ))) ) ) ) # ( !\RegFile|registers[21][3]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][3]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[29][3]~q ))) ) ) ) # ( 
// \RegFile|registers[21][3]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][3]~q ) ) ) ) # ( !\RegFile|registers[21][3]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[17][3]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[17][3]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[25][3]~q ),
	.datad(!\RegFile|registers[29][3]~q ),
	.datae(!\RegFile|registers[21][3]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~32 .extended_lut = "off";
defparam \RegFile|read_data2[3]~32 .lut_mask = 64'h444477770C3F0C3F;
defparam \RegFile|read_data2[3]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y23_N58
dffeas \RegFile|registers[16][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][3] .is_wysiwyg = "true";
defparam \RegFile|registers[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N32
dffeas \RegFile|registers[20][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][3] .is_wysiwyg = "true";
defparam \RegFile|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N30
cyclonev_lcell_comb \RegFile|read_data2[3]~31 (
// Equation(s):
// \RegFile|read_data2[3]~31_combout  = ( \RegFile|registers[20][3]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][3]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][3]~q 
// )) ) ) ) # ( !\RegFile|registers[20][3]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][3]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][3]~q )) ) ) ) # ( 
// \RegFile|registers[20][3]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][3]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[20][3]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (!\InstructionMemory|rom~137_combout  & \RegFile|registers[16][3]~q ) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|registers[28][3]~q ),
	.datac(!\RegFile|registers[24][3]~q ),
	.datad(!\RegFile|registers[16][3]~q ),
	.datae(!\RegFile|registers[20][3]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~31 .extended_lut = "off";
defparam \RegFile|read_data2[3]~31 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \RegFile|read_data2[3]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N36
cyclonev_lcell_comb \RegFile|read_data2[3]~35 (
// Equation(s):
// \RegFile|read_data2[3]~35_combout  = ( \RegFile|read_data2[3]~32_combout  & ( \RegFile|read_data2[3]~31_combout  & ( (!\InstructionMemory|rom~130_combout ) # ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[3]~33_combout ))) # 
// (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[3]~34_combout ))) ) ) ) # ( !\RegFile|read_data2[3]~32_combout  & ( \RegFile|read_data2[3]~31_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout ) # 
// ((\RegFile|read_data2[3]~33_combout )))) # (\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[3]~34_combout ))) ) ) ) # ( \RegFile|read_data2[3]~32_combout  & ( !\RegFile|read_data2[3]~31_combout  & ( 
// (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[3]~33_combout )))) # (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout ) # ((\RegFile|read_data2[3]~34_combout )))) ) ) ) # ( 
// !\RegFile|read_data2[3]~32_combout  & ( !\RegFile|read_data2[3]~31_combout  & ( (\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[3]~33_combout ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|read_data2[3]~34_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[3]~34_combout ),
	.datad(!\RegFile|read_data2[3]~33_combout ),
	.datae(!\RegFile|read_data2[3]~32_combout ),
	.dataf(!\RegFile|read_data2[3]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~35 .extended_lut = "off";
defparam \RegFile|read_data2[3]~35 .lut_mask = 64'h0123456789ABCDEF;
defparam \RegFile|read_data2[3]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N33
cyclonev_lcell_comb \RegFile|read_data2[3]~39 (
// Equation(s):
// \RegFile|read_data2[3]~39_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[7][3]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[6][3]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[5][3]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[4][3]~q  ) ) )

	.dataa(!\RegFile|registers[5][3]~q ),
	.datab(!\RegFile|registers[6][3]~q ),
	.datac(!\RegFile|registers[4][3]~q ),
	.datad(!\RegFile|registers[7][3]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~39 .extended_lut = "off";
defparam \RegFile|read_data2[3]~39 .lut_mask = 64'h0F0F5555333300FF;
defparam \RegFile|read_data2[3]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N51
cyclonev_lcell_comb \RegFile|read_data2[3]~40 (
// Equation(s):
// \RegFile|read_data2[3]~40_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[3][3]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[2][3]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[1][3]~q  ) ) )

	.dataa(!\RegFile|registers[1][3]~q ),
	.datab(gnd),
	.datac(!\RegFile|registers[3][3]~q ),
	.datad(!\RegFile|registers[2][3]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~40 .extended_lut = "off";
defparam \RegFile|read_data2[3]~40 .lut_mask = 64'h0000555500FF0F0F;
defparam \RegFile|read_data2[3]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N0
cyclonev_lcell_comb \RegFile|registers[12][3]~feeder (
// Equation(s):
// \RegFile|registers[12][3]~feeder_combout  = ( \pc_to_reg_mux|out[3]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][3]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y22_N1
dffeas \RegFile|registers[12][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][3] .is_wysiwyg = "true";
defparam \RegFile|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N36
cyclonev_lcell_comb \RegFile|registers[15][3]~feeder (
// Equation(s):
// \RegFile|registers[15][3]~feeder_combout  = ( \pc_to_reg_mux|out[3]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[15][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[15][3]~feeder .extended_lut = "off";
defparam \RegFile|registers[15][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[15][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y19_N37
dffeas \RegFile|registers[15][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][3] .is_wysiwyg = "true";
defparam \RegFile|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N35
dffeas \RegFile|registers[13][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][3] .is_wysiwyg = "true";
defparam \RegFile|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y23_N20
dffeas \RegFile|registers[14][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][3] .is_wysiwyg = "true";
defparam \RegFile|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N18
cyclonev_lcell_comb \RegFile|read_data2[3]~38 (
// Equation(s):
// \RegFile|read_data2[3]~38_combout  = ( \RegFile|registers[14][3]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][3]~q ) ) ) ) # ( !\RegFile|registers[14][3]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[15][3]~q  & \InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[14][3]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][3]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][3]~q ))) ) ) ) # ( !\RegFile|registers[14][3]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][3]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][3]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][3]~q ),
	.datab(!\RegFile|registers[15][3]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[13][3]~q ),
	.datae(!\RegFile|registers[14][3]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~38 .extended_lut = "off";
defparam \RegFile|read_data2[3]~38 .lut_mask = 64'h505F505F0303F3F3;
defparam \RegFile|read_data2[3]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N54
cyclonev_lcell_comb \RegFile|read_data2[3]~413 (
// Equation(s):
// \RegFile|read_data2[3]~413_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & ((\RegFile|read_data2[3]~40_combout ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[3]~39_combout ))))) # (\RegFile|read_data2[3]~37_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( ((((\RegFile|read_data2[3]~38_combout  & \RegFile|read_data2[16]~10_combout )) # (\RegFile|read_data2[3]~37_combout ))) ) )

	.dataa(!\RegFile|read_data2[3]~39_combout ),
	.datab(!\RegFile|read_data2[3]~40_combout ),
	.datac(!\RegFile|read_data2[3]~38_combout ),
	.datad(!\RegFile|read_data2[16]~10_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[3]~37_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~413_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~413 .extended_lut = "on";
defparam \RegFile|read_data2[3]~413 .lut_mask = 64'h0035000FFFFFFFFF;
defparam \RegFile|read_data2[3]~413 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N42
cyclonev_lcell_comb \alu_b_mux|out[3]~4 (
// Equation(s):
// \alu_b_mux|out[3]~4_combout  = ( \RegFile|read_data2[3]~413_combout  & ( !\alu_b_mux|out[4]~0_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|data_out[3]~0_combout ) ) ) ) # ( !\RegFile|read_data2[3]~413_combout  & ( 
// !\alu_b_mux|out[4]~0_combout  & ( (!\Control|WideOr5~0_combout  & (\InstructionMemory|rom~150_combout  & (\RegFile|read_data2[3]~35_combout ))) # (\Control|WideOr5~0_combout  & (((\InstructionMemory|data_out[3]~0_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\Control|WideOr5~0_combout ),
	.datac(!\RegFile|read_data2[3]~35_combout ),
	.datad(!\InstructionMemory|data_out[3]~0_combout ),
	.datae(!\RegFile|read_data2[3]~413_combout ),
	.dataf(!\alu_b_mux|out[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[3]~4 .extended_lut = "off";
defparam \alu_b_mux|out[3]~4 .lut_mask = 64'h0437CCFF00000000;
defparam \alu_b_mux|out[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N36
cyclonev_lcell_comb \ALU|ShiftLeft0~4 (
// Equation(s):
// \ALU|ShiftLeft0~4_combout  = ( \alu_b_mux|out[3]~4_combout  & ( \alu_b_mux|out[2]~3_combout  & ( (!\alu_a_mux|out[1]~1_combout ) # ((!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[1]~2_combout ))) # (\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[0]~1_combout ))) ) ) ) # ( !\alu_b_mux|out[3]~4_combout  & ( \alu_b_mux|out[2]~3_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout  & \alu_b_mux|out[1]~2_combout )))) # (\alu_a_mux|out[0]~0_combout  & 
// (((!\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[0]~1_combout ))) ) ) ) # ( \alu_b_mux|out[3]~4_combout  & ( !\alu_b_mux|out[2]~3_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[1]~2_combout )))) # 
// (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[0]~1_combout  & (\alu_a_mux|out[1]~1_combout ))) ) ) ) # ( !\alu_b_mux|out[3]~4_combout  & ( !\alu_b_mux|out[2]~3_combout  & ( (\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[1]~2_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[0]~1_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\alu_b_mux|out[0]~1_combout ),
	.datac(!\alu_a_mux|out[1]~1_combout ),
	.datad(!\alu_b_mux|out[1]~2_combout ),
	.datae(!\alu_b_mux|out[3]~4_combout ),
	.dataf(!\alu_b_mux|out[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~4 .extended_lut = "off";
defparam \ALU|ShiftLeft0~4 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \ALU|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y26_N33
cyclonev_lcell_comb \alu_b_mux|out[9]~10 (
// Equation(s):
// \alu_b_mux|out[9]~10_combout  = ( !\Control|Decoder1~1_combout  & ( \Control|WideOr5~0_combout  & ( \InstructionMemory|rom~79_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~79_combout ),
	.datad(gnd),
	.datae(!\Control|Decoder1~1_combout ),
	.dataf(!\Control|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[9]~10 .extended_lut = "off";
defparam \alu_b_mux|out[9]~10 .lut_mask = 64'h000000000F0F0000;
defparam \alu_b_mux|out[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N45
cyclonev_lcell_comb \RegFile|registers[11][10]~feeder (
// Equation(s):
// \RegFile|registers[11][10]~feeder_combout  = ( \pc_to_reg_mux|out[10]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[10]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[11][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[11][10]~feeder .extended_lut = "off";
defparam \RegFile|registers[11][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[11][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y26_N46
dffeas \RegFile|registers[11][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[11][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][10] .is_wysiwyg = "true";
defparam \RegFile|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N0
cyclonev_lcell_comb \RegFile|registers[10][10]~feeder (
// Equation(s):
// \RegFile|registers[10][10]~feeder_combout  = ( \pc_to_reg_mux|out[10]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[10]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][10]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y26_N1
dffeas \RegFile|registers[10][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][10] .is_wysiwyg = "true";
defparam \RegFile|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N32
dffeas \RegFile|registers[8][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][10] .is_wysiwyg = "true";
defparam \RegFile|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N56
dffeas \RegFile|registers[9][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][10] .is_wysiwyg = "true";
defparam \RegFile|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y26_N54
cyclonev_lcell_comb \RegFile|read_data2[10]~107 (
// Equation(s):
// \RegFile|read_data2[10]~107_combout  = ( \RegFile|registers[9][10]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout ) # (\RegFile|registers[11][10]~q ) ) ) ) # ( !\RegFile|registers[9][10]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[11][10]~q  & \InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[9][10]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[8][10]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[10][10]~q )) ) ) ) # ( !\RegFile|registers[9][10]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[8][10]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[10][10]~q )) ) ) )

	.dataa(!\RegFile|registers[11][10]~q ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[10][10]~q ),
	.datad(!\RegFile|registers[8][10]~q ),
	.datae(!\RegFile|registers[9][10]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[10]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[10]~107 .extended_lut = "off";
defparam \RegFile|read_data2[10]~107 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \RegFile|read_data2[10]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y26_N30
cyclonev_lcell_comb \RegFile|read_data2[10]~108 (
// Equation(s):
// \RegFile|read_data2[10]~108_combout  = ( \RegFile|read_data2[10]~107_combout  & ( !\InstructionMemory|rom~150_combout  & ( (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|read_data2[10]~107_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[10]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[10]~108 .extended_lut = "off";
defparam \RegFile|read_data2[10]~108 .lut_mask = 64'h0000330000000000;
defparam \RegFile|read_data2[10]~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y22_N40
dffeas \RegFile|registers[12][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][10] .is_wysiwyg = "true";
defparam \RegFile|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N16
dffeas \RegFile|registers[15][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][10] .is_wysiwyg = "true";
defparam \RegFile|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N2
dffeas \RegFile|registers[14][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][10] .is_wysiwyg = "true";
defparam \RegFile|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N32
dffeas \RegFile|registers[13][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][10] .is_wysiwyg = "true";
defparam \RegFile|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y22_N30
cyclonev_lcell_comb \RegFile|read_data2[10]~109 (
// Equation(s):
// \RegFile|read_data2[10]~109_combout  = ( \RegFile|registers[13][10]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[14][10]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[15][10]~q )) ) ) ) # ( !\RegFile|registers[13][10]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[14][10]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[15][10]~q )) ) ) ) # ( \RegFile|registers[13][10]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[12][10]~q ) ) ) ) # ( !\RegFile|registers[13][10]~q  & ( 
// !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[12][10]~q  & !\InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[12][10]~q ),
	.datab(!\RegFile|registers[15][10]~q ),
	.datac(!\RegFile|registers[14][10]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[13][10]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[10]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[10]~109 .extended_lut = "off";
defparam \RegFile|read_data2[10]~109 .lut_mask = 64'h550055FF0F330F33;
defparam \RegFile|read_data2[10]~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y24_N38
dffeas \RegFile|registers[7][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][10] .is_wysiwyg = "true";
defparam \RegFile|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y23_N11
dffeas \RegFile|registers[6][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][10] .is_wysiwyg = "true";
defparam \RegFile|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N35
dffeas \RegFile|registers[4][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][10] .is_wysiwyg = "true";
defparam \RegFile|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N44
dffeas \RegFile|registers[5][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][10] .is_wysiwyg = "true";
defparam \RegFile|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y24_N42
cyclonev_lcell_comb \RegFile|read_data2[10]~110 (
// Equation(s):
// \RegFile|read_data2[10]~110_combout  = ( \RegFile|registers[5][10]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout ) # (\RegFile|registers[7][10]~q ) ) ) ) # ( !\RegFile|registers[5][10]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[7][10]~q  & \InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[5][10]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[4][10]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[6][10]~q )) ) ) ) # ( !\RegFile|registers[5][10]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[4][10]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[6][10]~q )) ) ) )

	.dataa(!\RegFile|registers[7][10]~q ),
	.datab(!\RegFile|registers[6][10]~q ),
	.datac(!\RegFile|registers[4][10]~q ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|registers[5][10]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[10]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[10]~110 .extended_lut = "off";
defparam \RegFile|read_data2[10]~110 .lut_mask = 64'h0F330F330055FF55;
defparam \RegFile|read_data2[10]~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y22_N20
dffeas \RegFile|registers[1][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][10] .is_wysiwyg = "true";
defparam \RegFile|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y22_N32
dffeas \RegFile|registers[2][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][10] .is_wysiwyg = "true";
defparam \RegFile|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y22_N41
dffeas \RegFile|registers[3][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][10] .is_wysiwyg = "true";
defparam \RegFile|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y22_N39
cyclonev_lcell_comb \RegFile|read_data2[10]~111 (
// Equation(s):
// \RegFile|read_data2[10]~111_combout  = ( \RegFile|registers[3][10]~q  & ( \InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout ) # (\RegFile|registers[1][10]~q ) ) ) ) # ( !\RegFile|registers[3][10]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[1][10]~q  & !\InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[3][10]~q  & ( !\InstructionMemory|rom~120_combout  & ( (\RegFile|registers[2][10]~q  & 
// \InstructionMemory|rom~130_combout ) ) ) ) # ( !\RegFile|registers[3][10]~q  & ( !\InstructionMemory|rom~120_combout  & ( (\RegFile|registers[2][10]~q  & \InstructionMemory|rom~130_combout ) ) ) )

	.dataa(!\RegFile|registers[1][10]~q ),
	.datab(!\RegFile|registers[2][10]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(gnd),
	.datae(!\RegFile|registers[3][10]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[10]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[10]~111 .extended_lut = "off";
defparam \RegFile|read_data2[10]~111 .lut_mask = 64'h0303030350505F5F;
defparam \RegFile|read_data2[10]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y22_N0
cyclonev_lcell_comb \RegFile|read_data2[10]~112 (
// Equation(s):
// \RegFile|read_data2[10]~112_combout  = ( \RegFile|read_data2[10]~110_combout  & ( \RegFile|read_data2[10]~111_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout ) # (\RegFile|read_data2[10]~109_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[10]~110_combout  & ( \RegFile|read_data2[10]~111_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout )) # (\InstructionMemory|rom~145_combout  & 
// ((\RegFile|read_data2[10]~109_combout ))))) ) ) ) # ( \RegFile|read_data2[10]~110_combout  & ( !\RegFile|read_data2[10]~111_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout )) 
// # (\InstructionMemory|rom~145_combout  & ((\RegFile|read_data2[10]~109_combout ))))) ) ) ) # ( !\RegFile|read_data2[10]~110_combout  & ( !\RegFile|read_data2[10]~111_combout  & ( (\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[16]~10_combout  
// & \RegFile|read_data2[10]~109_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\RegFile|read_data2[16]~10_combout ),
	.datad(!\RegFile|read_data2[10]~109_combout ),
	.datae(!\RegFile|read_data2[10]~110_combout ),
	.dataf(!\RegFile|read_data2[10]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[10]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[10]~112 .extended_lut = "off";
defparam \RegFile|read_data2[10]~112 .lut_mask = 64'h00030407080B0C0F;
defparam \RegFile|read_data2[10]~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y25_N5
dffeas \RegFile|registers[24][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][10] .is_wysiwyg = "true";
defparam \RegFile|registers[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N47
dffeas \RegFile|registers[28][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][10] .is_wysiwyg = "true";
defparam \RegFile|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N14
dffeas \RegFile|registers[16][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][10] .is_wysiwyg = "true";
defparam \RegFile|registers[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N56
dffeas \RegFile|registers[20][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][10] .is_wysiwyg = "true";
defparam \RegFile|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N54
cyclonev_lcell_comb \RegFile|read_data2[10]~102 (
// Equation(s):
// \RegFile|read_data2[10]~102_combout  = ( \RegFile|registers[20][10]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][10]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][10]~q ))) ) ) ) # ( !\RegFile|registers[20][10]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][10]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][10]~q ))) ) ) ) # ( \RegFile|registers[20][10]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][10]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[20][10]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[16][10]~q ) ) ) )

	.dataa(!\RegFile|registers[24][10]~q ),
	.datab(!\RegFile|registers[28][10]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[16][10]~q ),
	.datae(!\RegFile|registers[20][10]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[10]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[10]~102 .extended_lut = "off";
defparam \RegFile|read_data2[10]~102 .lut_mask = 64'h00F00FFF53535353;
defparam \RegFile|read_data2[10]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N48
cyclonev_lcell_comb \RegFile|registers[27][10]~feeder (
// Equation(s):
// \RegFile|registers[27][10]~feeder_combout  = ( \pc_to_reg_mux|out[10]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[10]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[27][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[27][10]~feeder .extended_lut = "off";
defparam \RegFile|registers[27][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[27][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N50
dffeas \RegFile|registers[27][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[27][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][10] .is_wysiwyg = "true";
defparam \RegFile|registers[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N44
dffeas \RegFile|registers[31][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][10] .is_wysiwyg = "true";
defparam \RegFile|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N27
cyclonev_lcell_comb \RegFile|registers[19][10]~feeder (
// Equation(s):
// \RegFile|registers[19][10]~feeder_combout  = ( \pc_to_reg_mux|out[10]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[10]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][10]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y26_N28
dffeas \RegFile|registers[19][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][10] .is_wysiwyg = "true";
defparam \RegFile|registers[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N20
dffeas \RegFile|registers[23][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][10] .is_wysiwyg = "true";
defparam \RegFile|registers[23][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y26_N18
cyclonev_lcell_comb \RegFile|read_data2[10]~105 (
// Equation(s):
// \RegFile|read_data2[10]~105_combout  = ( \RegFile|registers[23][10]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][10]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][10]~q ))) ) ) ) # ( !\RegFile|registers[23][10]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][10]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][10]~q ))) ) ) ) # ( \RegFile|registers[23][10]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][10]~q ) ) ) ) # ( !\RegFile|registers[23][10]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][10]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[27][10]~q ),
	.datab(!\RegFile|registers[31][10]~q ),
	.datac(!\RegFile|registers[19][10]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][10]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[10]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[10]~105 .extended_lut = "off";
defparam \RegFile|read_data2[10]~105 .lut_mask = 64'h0F000FFF55335533;
defparam \RegFile|read_data2[10]~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N58
dffeas \RegFile|registers[17][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][10] .is_wysiwyg = "true";
defparam \RegFile|registers[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N25
dffeas \RegFile|registers[21][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][10] .is_wysiwyg = "true";
defparam \RegFile|registers[21][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y26_N57
cyclonev_lcell_comb \RegFile|registers[29][10]~feeder (
// Equation(s):
// \RegFile|registers[29][10]~feeder_combout  = ( \pc_to_reg_mux|out[10]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[10]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][10]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y26_N59
dffeas \RegFile|registers[29][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][10] .is_wysiwyg = "true";
defparam \RegFile|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N12
cyclonev_lcell_comb \RegFile|read_data2[10]~103 (
// Equation(s):
// \RegFile|read_data2[10]~103_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[29][10]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[25][10]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[21][10]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[17][10]~q  ) ) )

	.dataa(!\RegFile|registers[25][10]~q ),
	.datab(!\RegFile|registers[17][10]~q ),
	.datac(!\RegFile|registers[21][10]~q ),
	.datad(!\RegFile|registers[29][10]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[10]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[10]~103 .extended_lut = "off";
defparam \RegFile|read_data2[10]~103 .lut_mask = 64'h33330F0F555500FF;
defparam \RegFile|read_data2[10]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y24_N26
dffeas \RegFile|registers[30][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][10] .is_wysiwyg = "true";
defparam \RegFile|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N59
dffeas \RegFile|registers[18][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][10] .is_wysiwyg = "true";
defparam \RegFile|registers[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y26_N29
dffeas \RegFile|registers[26][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][10] .is_wysiwyg = "true";
defparam \RegFile|registers[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N38
dffeas \RegFile|registers[22][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][10] .is_wysiwyg = "true";
defparam \RegFile|registers[22][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N36
cyclonev_lcell_comb \RegFile|read_data2[10]~104 (
// Equation(s):
// \RegFile|read_data2[10]~104_combout  = ( \RegFile|registers[22][10]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][10]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][10]~q )) ) ) ) # ( !\RegFile|registers[22][10]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][10]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][10]~q )) ) ) ) # ( \RegFile|registers[22][10]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][10]~q ) ) ) ) # ( !\RegFile|registers[22][10]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][10]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[30][10]~q ),
	.datab(!\RegFile|registers[18][10]~q ),
	.datac(!\RegFile|registers[26][10]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][10]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[10]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[10]~104 .extended_lut = "off";
defparam \RegFile|read_data2[10]~104 .lut_mask = 64'h330033FF0F550F55;
defparam \RegFile|read_data2[10]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N9
cyclonev_lcell_comb \RegFile|read_data2[10]~106 (
// Equation(s):
// \RegFile|read_data2[10]~106_combout  = ( \RegFile|read_data2[10]~103_combout  & ( \RegFile|read_data2[10]~104_combout  & ( (!\InstructionMemory|rom~130_combout  & (((\InstructionMemory|rom~120_combout )) # (\RegFile|read_data2[10]~102_combout ))) # 
// (\InstructionMemory|rom~130_combout  & (((!\InstructionMemory|rom~120_combout ) # (\RegFile|read_data2[10]~105_combout )))) ) ) ) # ( !\RegFile|read_data2[10]~103_combout  & ( \RegFile|read_data2[10]~104_combout  & ( (!\InstructionMemory|rom~130_combout  
// & (\RegFile|read_data2[10]~102_combout  & ((!\InstructionMemory|rom~120_combout )))) # (\InstructionMemory|rom~130_combout  & (((!\InstructionMemory|rom~120_combout ) # (\RegFile|read_data2[10]~105_combout )))) ) ) ) # ( 
// \RegFile|read_data2[10]~103_combout  & ( !\RegFile|read_data2[10]~104_combout  & ( (!\InstructionMemory|rom~130_combout  & (((\InstructionMemory|rom~120_combout )) # (\RegFile|read_data2[10]~102_combout ))) # (\InstructionMemory|rom~130_combout  & 
// (((\RegFile|read_data2[10]~105_combout  & \InstructionMemory|rom~120_combout )))) ) ) ) # ( !\RegFile|read_data2[10]~103_combout  & ( !\RegFile|read_data2[10]~104_combout  & ( (!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[10]~102_combout  & 
// ((!\InstructionMemory|rom~120_combout )))) # (\InstructionMemory|rom~130_combout  & (((\RegFile|read_data2[10]~105_combout  & \InstructionMemory|rom~120_combout )))) ) ) )

	.dataa(!\RegFile|read_data2[10]~102_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[10]~105_combout ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|read_data2[10]~103_combout ),
	.dataf(!\RegFile|read_data2[10]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[10]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[10]~106 .extended_lut = "off";
defparam \RegFile|read_data2[10]~106 .lut_mask = 64'h440344CF770377CF;
defparam \RegFile|read_data2[10]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N54
cyclonev_lcell_comb \alu_b_mux|out[10]~12 (
// Equation(s):
// \alu_b_mux|out[10]~12_combout  = ( \RegFile|read_data2[10]~112_combout  & ( \RegFile|read_data2[10]~106_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[9]~10_combout ) ) ) ) # ( !\RegFile|read_data2[10]~112_combout  & ( 
// \RegFile|read_data2[10]~106_combout  & ( ((!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[10]~108_combout ) # (\InstructionMemory|rom~150_combout )))) # (\alu_b_mux|out[9]~10_combout ) ) ) ) # ( \RegFile|read_data2[10]~112_combout  & ( 
// !\RegFile|read_data2[10]~106_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[9]~10_combout ) ) ) ) # ( !\RegFile|read_data2[10]~112_combout  & ( !\RegFile|read_data2[10]~106_combout  & ( ((!\Control|WideOr5~0_combout  & 
// \RegFile|read_data2[10]~108_combout )) # (\alu_b_mux|out[9]~10_combout ) ) ) )

	.dataa(!\Control|WideOr5~0_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\alu_b_mux|out[9]~10_combout ),
	.datad(!\RegFile|read_data2[10]~108_combout ),
	.datae(!\RegFile|read_data2[10]~112_combout ),
	.dataf(!\RegFile|read_data2[10]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[10]~12 .extended_lut = "off";
defparam \alu_b_mux|out[10]~12 .lut_mask = 64'h0FAFAFAF2FAFAFAF;
defparam \alu_b_mux|out[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N27
cyclonev_lcell_comb \pc_to_reg_mux|out[8]~32 (
// Equation(s):
// \pc_to_reg_mux|out[8]~32_combout  = ( \ALU|O_out[1]~29_combout  & ( (!\InstructionMemory|rom~189_combout  & (\Control|LoadType[1]~0_combout  & \Control|WideOr5~2_combout )) ) ) # ( !\ALU|O_out[1]~29_combout  & ( (\Control|LoadType[1]~0_combout  & 
// \Control|WideOr5~2_combout ) ) )

	.dataa(!\InstructionMemory|rom~189_combout ),
	.datab(!\Control|LoadType[1]~0_combout ),
	.datac(!\Control|WideOr5~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|O_out[1]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[8]~32 .extended_lut = "off";
defparam \pc_to_reg_mux|out[8]~32 .lut_mask = 64'h0303030302020202;
defparam \pc_to_reg_mux|out[8]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y22_N48
cyclonev_lcell_comb \pc_to_reg_mux|out[8]~34 (
// Equation(s):
// \pc_to_reg_mux|out[8]~34_combout  = ( \pc_to_reg_mux|out[15]~29_combout  & ( !\Control|Selector12~0_combout  ) ) # ( !\pc_to_reg_mux|out[15]~29_combout  & ( (!\Control|Selector12~0_combout  & !\pc_to_reg_mux|out[8]~32_combout ) ) )

	.dataa(!\Control|Selector12~0_combout ),
	.datab(gnd),
	.datac(!\pc_to_reg_mux|out[8]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[15]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[8]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[8]~34 .extended_lut = "off";
defparam \pc_to_reg_mux|out[8]~34 .lut_mask = 64'hA0A0A0A0AAAAAAAA;
defparam \pc_to_reg_mux|out[8]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N18
cyclonev_lcell_comb \PCAdder|Add0~25 (
// Equation(s):
// \PCAdder|Add0~25_sumout  = SUM(( !\PC|pc_out [8] ) + ( GND ) + ( \PCAdder|Add0~22  ))
// \PCAdder|Add0~26  = CARRY(( !\PC|pc_out [8] ) + ( GND ) + ( \PCAdder|Add0~22  ))

	.dataa(gnd),
	.datab(!\PC|pc_out [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~25_sumout ),
	.cout(\PCAdder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~25 .extended_lut = "off";
defparam \PCAdder|Add0~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \PCAdder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N21
cyclonev_lcell_comb \PCAdder|Add0~29 (
// Equation(s):
// \PCAdder|Add0~29_sumout  = SUM(( !\PC|pc_out [9] ) + ( GND ) + ( \PCAdder|Add0~26  ))
// \PCAdder|Add0~30  = CARRY(( !\PC|pc_out [9] ) + ( GND ) + ( \PCAdder|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~29_sumout ),
	.cout(\PCAdder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~29 .extended_lut = "off";
defparam \PCAdder|Add0~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \PCAdder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y26_N47
dffeas \RegFile|registers[26][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][9] .is_wysiwyg = "true";
defparam \RegFile|registers[26][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N12
cyclonev_lcell_comb \RegFile|registers[25][9]~feeder (
// Equation(s):
// \RegFile|registers[25][9]~feeder_combout  = ( \pc_to_reg_mux|out[9]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[9]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][9]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y26_N13
dffeas \RegFile|registers[25][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][9] .is_wysiwyg = "true";
defparam \RegFile|registers[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y25_N29
dffeas \RegFile|registers[24][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][9] .is_wysiwyg = "true";
defparam \RegFile|registers[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N55
dffeas \RegFile|registers[27][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][9] .is_wysiwyg = "true";
defparam \RegFile|registers[27][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y26_N54
cyclonev_lcell_comb \RegFile|read_data1[9]~48 (
// Equation(s):
// \RegFile|read_data1[9]~48_combout  = ( \RegFile|registers[27][9]~q  & ( \InstructionMemory|rom~169_combout  & ( (\InstructionMemory|rom~159_combout ) # (\RegFile|registers[26][9]~q ) ) ) ) # ( !\RegFile|registers[27][9]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[26][9]~q  & !\InstructionMemory|rom~159_combout ) ) ) ) # ( \RegFile|registers[27][9]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[24][9]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[25][9]~q )) ) ) ) # ( !\RegFile|registers[27][9]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[24][9]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[25][9]~q )) ) ) )

	.dataa(!\RegFile|registers[26][9]~q ),
	.datab(!\RegFile|registers[25][9]~q ),
	.datac(!\InstructionMemory|rom~159_combout ),
	.datad(!\RegFile|registers[24][9]~q ),
	.datae(!\RegFile|registers[27][9]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[9]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[9]~48 .extended_lut = "off";
defparam \RegFile|read_data1[9]~48 .lut_mask = 64'h03F303F350505F5F;
defparam \RegFile|read_data1[9]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y24_N53
dffeas \RegFile|registers[30][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][9] .is_wysiwyg = "true";
defparam \RegFile|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N19
dffeas \RegFile|registers[28][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][9] .is_wysiwyg = "true";
defparam \RegFile|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y26_N36
cyclonev_lcell_comb \RegFile|registers[29][9]~feeder (
// Equation(s):
// \RegFile|registers[29][9]~feeder_combout  = ( \pc_to_reg_mux|out[9]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[9]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][9]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y26_N38
dffeas \RegFile|registers[29][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][9] .is_wysiwyg = "true";
defparam \RegFile|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N13
dffeas \RegFile|registers[31][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][9] .is_wysiwyg = "true";
defparam \RegFile|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y26_N12
cyclonev_lcell_comb \RegFile|read_data1[9]~49 (
// Equation(s):
// \RegFile|read_data1[9]~49_combout  = ( \RegFile|registers[31][9]~q  & ( \InstructionMemory|rom~169_combout  & ( (\InstructionMemory|rom~159_combout ) # (\RegFile|registers[30][9]~q ) ) ) ) # ( !\RegFile|registers[31][9]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[30][9]~q  & !\InstructionMemory|rom~159_combout ) ) ) ) # ( \RegFile|registers[31][9]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[28][9]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[29][9]~q ))) ) ) ) # ( !\RegFile|registers[31][9]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[28][9]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[29][9]~q ))) ) ) )

	.dataa(!\RegFile|registers[30][9]~q ),
	.datab(!\RegFile|registers[28][9]~q ),
	.datac(!\InstructionMemory|rom~159_combout ),
	.datad(!\RegFile|registers[29][9]~q ),
	.datae(!\RegFile|registers[31][9]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[9]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[9]~49 .extended_lut = "off";
defparam \RegFile|read_data1[9]~49 .lut_mask = 64'h303F303F50505F5F;
defparam \RegFile|read_data1[9]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y23_N35
dffeas \RegFile|registers[6][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][9] .is_wysiwyg = "true";
defparam \RegFile|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N8
dffeas \RegFile|registers[7][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][9] .is_wysiwyg = "true";
defparam \RegFile|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N26
dffeas \RegFile|registers[5][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][9] .is_wysiwyg = "true";
defparam \RegFile|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N59
dffeas \RegFile|registers[4][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][9] .is_wysiwyg = "true";
defparam \RegFile|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N39
cyclonev_lcell_comb \RegFile|read_data1[9]~50 (
// Equation(s):
// \RegFile|read_data1[9]~50_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[7][9]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[5][9]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[6][9]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[4][9]~q  ) ) )

	.dataa(!\RegFile|registers[6][9]~q ),
	.datab(!\RegFile|registers[7][9]~q ),
	.datac(!\RegFile|registers[5][9]~q ),
	.datad(!\RegFile|registers[4][9]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[9]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[9]~50 .extended_lut = "off";
defparam \RegFile|read_data1[9]~50 .lut_mask = 64'h00FF55550F0F3333;
defparam \RegFile|read_data1[9]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y22_N35
dffeas \RegFile|registers[2][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][9] .is_wysiwyg = "true";
defparam \RegFile|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y22_N59
dffeas \RegFile|registers[3][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][9] .is_wysiwyg = "true";
defparam \RegFile|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y22_N30
cyclonev_lcell_comb \RegFile|read_data1[9]~51 (
// Equation(s):
// \RegFile|read_data1[9]~51_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[3][9]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[1][9]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[2][9]~q  ) ) )

	.dataa(gnd),
	.datab(!\RegFile|registers[1][9]~q ),
	.datac(!\RegFile|registers[2][9]~q ),
	.datad(!\RegFile|registers[3][9]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[9]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[9]~51 .extended_lut = "off";
defparam \RegFile|read_data1[9]~51 .lut_mask = 64'h00000F0F333300FF;
defparam \RegFile|read_data1[9]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y26_N6
cyclonev_lcell_comb \RegFile|read_data1[9]~52 (
// Equation(s):
// \RegFile|read_data1[9]~52_combout  = ( \InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[9]~51_combout  & ( (!\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[9]~48_combout )) # (\InstructionMemory|rom~174_combout  & 
// ((\RegFile|read_data1[9]~49_combout ))) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[9]~51_combout  & ( (!\InstructionMemory|rom~174_combout ) # (\RegFile|read_data1[9]~50_combout ) ) ) ) # ( \InstructionMemory|rom~179_combout  & 
// ( !\RegFile|read_data1[9]~51_combout  & ( (!\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[9]~48_combout )) # (\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[9]~49_combout ))) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( 
// !\RegFile|read_data1[9]~51_combout  & ( (\InstructionMemory|rom~174_combout  & \RegFile|read_data1[9]~50_combout ) ) ) )

	.dataa(!\RegFile|read_data1[9]~48_combout ),
	.datab(!\RegFile|read_data1[9]~49_combout ),
	.datac(!\InstructionMemory|rom~174_combout ),
	.datad(!\RegFile|read_data1[9]~50_combout ),
	.datae(!\InstructionMemory|rom~179_combout ),
	.dataf(!\RegFile|read_data1[9]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[9]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[9]~52 .extended_lut = "off";
defparam \RegFile|read_data1[9]~52 .lut_mask = 64'h000F5353F0FF5353;
defparam \RegFile|read_data1[9]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y26_N54
cyclonev_lcell_comb \alu_a_mux|out[9]~9 (
// Equation(s):
// \alu_a_mux|out[9]~9_combout  = ( \Control|Decoder1~0_combout  & ( (!\RegFile|Equal0~0_combout  & (!\Control|WideOr1~1_combout  & \RegFile|read_data1[9]~52_combout )) ) ) # ( !\Control|Decoder1~0_combout  & ( (!\RegFile|Equal0~0_combout  & 
// \RegFile|read_data1[9]~52_combout ) ) )

	.dataa(!\RegFile|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(!\RegFile|read_data1[9]~52_combout ),
	.datae(gnd),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[9]~9 .extended_lut = "off";
defparam \alu_a_mux|out[9]~9 .lut_mask = 64'h00AA00AA00A000A0;
defparam \alu_a_mux|out[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y22_N57
cyclonev_lcell_comb \ALU|O_out[9]~74 (
// Equation(s):
// \ALU|O_out[9]~74_combout  = ( !\ALU|O_out[7]~48_combout  & ( (!\alu_a_mux|out[9]~9_combout  & ((!\Control|Selector9~5_combout  & (!\alu_b_mux|out[9]~11_combout  $ (\Control|Selector10~3_combout ))) # (\Control|Selector9~5_combout  & 
// (\alu_b_mux|out[9]~11_combout  & !\Control|Selector10~3_combout )))) # (\alu_a_mux|out[9]~9_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[9]~11_combout ))))) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\alu_a_mux|out[9]~9_combout ),
	.datac(!\alu_b_mux|out[9]~11_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[9]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[9]~74 .extended_lut = "off";
defparam \ALU|O_out[9]~74 .lut_mask = 64'h9529952900000000;
defparam \ALU|O_out[9]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y23_N24
cyclonev_lcell_comb \ALU|O_out[7]~54 (
// Equation(s):
// \ALU|O_out[7]~54_combout  = ( \ALU|O_out[7]~48_combout  ) # ( !\ALU|O_out[7]~48_combout  & ( !\Control|Selector7~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|Selector7~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[7]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[7]~54 .extended_lut = "off";
defparam \ALU|O_out[7]~54 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \ALU|O_out[7]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y23_N45
cyclonev_lcell_comb \ALU|O_out[4]~55 (
// Equation(s):
// \ALU|O_out[4]~55_combout  = ( \ALU|O_out[7]~54_combout  & ( !\ALU|Equal5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|Equal5~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[7]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[4]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[4]~55 .extended_lut = "off";
defparam \ALU|O_out[4]~55 .lut_mask = 64'h00000000FF00FF00;
defparam \ALU|O_out[4]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y26_N36
cyclonev_lcell_comb \RegFile|registers[11][8]~feeder (
// Equation(s):
// \RegFile|registers[11][8]~feeder_combout  = ( \pc_to_reg_mux|out[8]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[8]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[11][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[11][8]~feeder .extended_lut = "off";
defparam \RegFile|registers[11][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[11][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y26_N38
dffeas \RegFile|registers[11][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][8] .is_wysiwyg = "true";
defparam \RegFile|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N19
dffeas \RegFile|registers[8][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][8] .is_wysiwyg = "true";
defparam \RegFile|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N15
cyclonev_lcell_comb \RegFile|registers[10][8]~feeder (
// Equation(s):
// \RegFile|registers[10][8]~feeder_combout  = ( \pc_to_reg_mux|out[8]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[8]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][8]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N16
dffeas \RegFile|registers[10][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][8] .is_wysiwyg = "true";
defparam \RegFile|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N14
dffeas \RegFile|registers[9][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][8] .is_wysiwyg = "true";
defparam \RegFile|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y26_N12
cyclonev_lcell_comb \RegFile|read_data2[8]~86 (
// Equation(s):
// \RegFile|read_data2[8]~86_combout  = ( \RegFile|registers[9][8]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout ) # (\RegFile|registers[11][8]~q ) ) ) ) # ( !\RegFile|registers[9][8]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[11][8]~q  & \InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[9][8]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[8][8]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[10][8]~q ))) ) ) ) # ( !\RegFile|registers[9][8]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[8][8]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[10][8]~q ))) ) ) )

	.dataa(!\RegFile|registers[11][8]~q ),
	.datab(!\RegFile|registers[8][8]~q ),
	.datac(!\RegFile|registers[10][8]~q ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|registers[9][8]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~86 .extended_lut = "off";
defparam \RegFile|read_data2[8]~86 .lut_mask = 64'h330F330F0055FF55;
defparam \RegFile|read_data2[8]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y26_N42
cyclonev_lcell_comb \RegFile|read_data2[8]~87 (
// Equation(s):
// \RegFile|read_data2[8]~87_combout  = ( \RegFile|read_data2[8]~86_combout  & ( !\InstructionMemory|rom~150_combout  & ( (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|read_data2[8]~86_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~87 .extended_lut = "off";
defparam \RegFile|read_data2[8]~87 .lut_mask = 64'h00000F0000000000;
defparam \RegFile|read_data2[8]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N12
cyclonev_lcell_comb \RegFile|registers[30][8]~feeder (
// Equation(s):
// \RegFile|registers[30][8]~feeder_combout  = ( \pc_to_reg_mux|out[8]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[8]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][8]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N13
dffeas \RegFile|registers[30][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][8] .is_wysiwyg = "true";
defparam \RegFile|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N41
dffeas \RegFile|registers[26][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][8] .is_wysiwyg = "true";
defparam \RegFile|registers[26][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N12
cyclonev_lcell_comb \RegFile|registers[18][8]~feeder (
// Equation(s):
// \RegFile|registers[18][8]~feeder_combout  = ( \pc_to_reg_mux|out[8]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[8]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][8]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N13
dffeas \RegFile|registers[18][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][8] .is_wysiwyg = "true";
defparam \RegFile|registers[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y26_N26
dffeas \RegFile|registers[22][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][8] .is_wysiwyg = "true";
defparam \RegFile|registers[22][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y26_N24
cyclonev_lcell_comb \RegFile|read_data2[8]~83 (
// Equation(s):
// \RegFile|read_data2[8]~83_combout  = ( \RegFile|registers[22][8]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][8]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][8]~q 
// )) ) ) ) # ( !\RegFile|registers[22][8]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][8]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][8]~q )) ) ) ) # ( 
// \RegFile|registers[22][8]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][8]~q ) ) ) ) # ( !\RegFile|registers[22][8]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[18][8]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[30][8]~q ),
	.datab(!\RegFile|registers[26][8]~q ),
	.datac(!\RegFile|registers[18][8]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][8]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~83 .extended_lut = "off";
defparam \RegFile|read_data2[8]~83 .lut_mask = 64'h0F000FFF33553355;
defparam \RegFile|read_data2[8]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y28_N12
cyclonev_lcell_comb \RegFile|registers[25][8]~feeder (
// Equation(s):
// \RegFile|registers[25][8]~feeder_combout  = ( \pc_to_reg_mux|out[8]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[8]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][8]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y28_N14
dffeas \RegFile|registers[25][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][8] .is_wysiwyg = "true";
defparam \RegFile|registers[25][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N42
cyclonev_lcell_comb \RegFile|registers[17][8]~feeder (
// Equation(s):
// \RegFile|registers[17][8]~feeder_combout  = ( \pc_to_reg_mux|out[8]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[8]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][8]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N43
dffeas \RegFile|registers[17][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][8] .is_wysiwyg = "true";
defparam \RegFile|registers[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y27_N23
dffeas \RegFile|registers[29][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][8] .is_wysiwyg = "true";
defparam \RegFile|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y26_N14
dffeas \RegFile|registers[21][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][8] .is_wysiwyg = "true";
defparam \RegFile|registers[21][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y26_N12
cyclonev_lcell_comb \RegFile|read_data2[8]~82 (
// Equation(s):
// \RegFile|read_data2[8]~82_combout  = ( \RegFile|registers[21][8]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][8]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[29][8]~q 
// ))) ) ) ) # ( !\RegFile|registers[21][8]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][8]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[29][8]~q ))) ) ) ) # ( 
// \RegFile|registers[21][8]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][8]~q ) ) ) ) # ( !\RegFile|registers[21][8]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[17][8]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[25][8]~q ),
	.datab(!\RegFile|registers[17][8]~q ),
	.datac(!\RegFile|registers[29][8]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[21][8]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~82 .extended_lut = "off";
defparam \RegFile|read_data2[8]~82 .lut_mask = 64'h330033FF550F550F;
defparam \RegFile|read_data2[8]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y28_N6
cyclonev_lcell_comb \RegFile|registers[19][8]~feeder (
// Equation(s):
// \RegFile|registers[19][8]~feeder_combout  = ( \pc_to_reg_mux|out[8]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[8]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][8]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y28_N7
dffeas \RegFile|registers[19][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][8] .is_wysiwyg = "true";
defparam \RegFile|registers[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N50
dffeas \RegFile|registers[27][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][8] .is_wysiwyg = "true";
defparam \RegFile|registers[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N8
dffeas \RegFile|registers[31][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][8] .is_wysiwyg = "true";
defparam \RegFile|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N35
dffeas \RegFile|registers[23][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][8] .is_wysiwyg = "true";
defparam \RegFile|registers[23][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y26_N33
cyclonev_lcell_comb \RegFile|read_data2[8]~84 (
// Equation(s):
// \RegFile|read_data2[8]~84_combout  = ( \RegFile|registers[23][8]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][8]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[31][8]~q 
// ))) ) ) ) # ( !\RegFile|registers[23][8]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][8]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[31][8]~q ))) ) ) ) # ( 
// \RegFile|registers[23][8]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][8]~q ) ) ) ) # ( !\RegFile|registers[23][8]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[19][8]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[19][8]~q ),
	.datab(!\RegFile|registers[27][8]~q ),
	.datac(!\RegFile|registers[31][8]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][8]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~84 .extended_lut = "off";
defparam \RegFile|read_data2[8]~84 .lut_mask = 64'h550055FF330F330F;
defparam \RegFile|read_data2[8]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y26_N47
dffeas \RegFile|registers[24][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][8] .is_wysiwyg = "true";
defparam \RegFile|registers[24][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N42
cyclonev_lcell_comb \RegFile|registers[16][8]~feeder (
// Equation(s):
// \RegFile|registers[16][8]~feeder_combout  = ( \pc_to_reg_mux|out[8]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[8]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[16][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[16][8]~feeder .extended_lut = "off";
defparam \RegFile|registers[16][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[16][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y26_N43
dffeas \RegFile|registers[16][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[16][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][8] .is_wysiwyg = "true";
defparam \RegFile|registers[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N53
dffeas \RegFile|registers[28][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][8] .is_wysiwyg = "true";
defparam \RegFile|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y26_N8
dffeas \RegFile|registers[20][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][8] .is_wysiwyg = "true";
defparam \RegFile|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y26_N6
cyclonev_lcell_comb \RegFile|read_data2[8]~81 (
// Equation(s):
// \RegFile|read_data2[8]~81_combout  = ( \RegFile|registers[20][8]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][8]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[28][8]~q 
// ))) ) ) ) # ( !\RegFile|registers[20][8]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][8]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[28][8]~q ))) ) ) ) # ( 
// \RegFile|registers[20][8]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][8]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[20][8]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (!\InstructionMemory|rom~137_combout  & \RegFile|registers[16][8]~q ) ) ) )

	.dataa(!\RegFile|registers[24][8]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[16][8]~q ),
	.datad(!\RegFile|registers[28][8]~q ),
	.datae(!\RegFile|registers[20][8]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~81 .extended_lut = "off";
defparam \RegFile|read_data2[8]~81 .lut_mask = 64'h0C0C3F3F44774477;
defparam \RegFile|read_data2[8]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y26_N48
cyclonev_lcell_comb \RegFile|read_data2[8]~85 (
// Equation(s):
// \RegFile|read_data2[8]~85_combout  = ( \RegFile|read_data2[8]~84_combout  & ( \RegFile|read_data2[8]~81_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout ) # ((\RegFile|read_data2[8]~83_combout )))) # 
// (\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[8]~82_combout )) # (\InstructionMemory|rom~130_combout ))) ) ) ) # ( !\RegFile|read_data2[8]~84_combout  & ( \RegFile|read_data2[8]~81_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((!\InstructionMemory|rom~130_combout ) # ((\RegFile|read_data2[8]~83_combout )))) # (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[8]~82_combout )))) ) ) ) # ( \RegFile|read_data2[8]~84_combout  & ( 
// !\RegFile|read_data2[8]~81_combout  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[8]~83_combout ))) # (\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[8]~82_combout )) # 
// (\InstructionMemory|rom~130_combout ))) ) ) ) # ( !\RegFile|read_data2[8]~84_combout  & ( !\RegFile|read_data2[8]~81_combout  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[8]~83_combout ))) # 
// (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[8]~82_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[8]~83_combout ),
	.datad(!\RegFile|read_data2[8]~82_combout ),
	.datae(!\RegFile|read_data2[8]~84_combout ),
	.dataf(!\RegFile|read_data2[8]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~85 .extended_lut = "off";
defparam \RegFile|read_data2[8]~85 .lut_mask = 64'h024613578ACE9BDF;
defparam \RegFile|read_data2[8]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y27_N52
dffeas \RegFile|registers[4][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][8] .is_wysiwyg = "true";
defparam \RegFile|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N14
dffeas \RegFile|registers[7][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][8] .is_wysiwyg = "true";
defparam \RegFile|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N2
dffeas \RegFile|registers[6][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][8] .is_wysiwyg = "true";
defparam \RegFile|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N44
dffeas \RegFile|registers[5][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][8] .is_wysiwyg = "true";
defparam \RegFile|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N42
cyclonev_lcell_comb \RegFile|read_data2[8]~89 (
// Equation(s):
// \RegFile|read_data2[8]~89_combout  = ( \RegFile|registers[5][8]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[6][8]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[7][8]~q )) 
// ) ) ) # ( !\RegFile|registers[5][8]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[6][8]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[7][8]~q )) ) ) ) # ( 
// \RegFile|registers[5][8]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[4][8]~q ) ) ) ) # ( !\RegFile|registers[5][8]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[4][8]~q  
// & !\InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[4][8]~q ),
	.datab(!\RegFile|registers[7][8]~q ),
	.datac(!\RegFile|registers[6][8]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[5][8]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~89 .extended_lut = "off";
defparam \RegFile|read_data2[8]~89 .lut_mask = 64'h550055FF0F330F33;
defparam \RegFile|read_data2[8]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y22_N44
dffeas \RegFile|registers[2][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][8] .is_wysiwyg = "true";
defparam \RegFile|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y22_N10
dffeas \RegFile|registers[3][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][8] .is_wysiwyg = "true";
defparam \RegFile|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y22_N9
cyclonev_lcell_comb \RegFile|read_data2[8]~90 (
// Equation(s):
// \RegFile|read_data2[8]~90_combout  = ( \RegFile|registers[3][8]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[2][8]~q ) ) ) ) # ( !\RegFile|registers[3][8]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[2][8]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[3][8]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[1][8]~q  & 
// \InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[3][8]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[1][8]~q  & \InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[1][8]~q ),
	.datab(gnd),
	.datac(!\RegFile|registers[2][8]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[3][8]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~90 .extended_lut = "off";
defparam \RegFile|read_data2[8]~90 .lut_mask = 64'h005500550F000FFF;
defparam \RegFile|read_data2[8]~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y24_N10
dffeas \RegFile|registers[12][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][8] .is_wysiwyg = "true";
defparam \RegFile|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N4
dffeas \RegFile|registers[14][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][8] .is_wysiwyg = "true";
defparam \RegFile|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N49
dffeas \RegFile|registers[15][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][8] .is_wysiwyg = "true";
defparam \RegFile|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y24_N11
dffeas \RegFile|registers[13][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][8] .is_wysiwyg = "true";
defparam \RegFile|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N9
cyclonev_lcell_comb \RegFile|read_data2[8]~88 (
// Equation(s):
// \RegFile|read_data2[8]~88_combout  = ( \RegFile|registers[13][8]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout ) # (\RegFile|registers[15][8]~q ) ) ) ) # ( !\RegFile|registers[13][8]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout  & \RegFile|registers[15][8]~q ) ) ) ) # ( \RegFile|registers[13][8]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[12][8]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[14][8]~q ))) ) ) ) # ( !\RegFile|registers[13][8]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[12][8]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[14][8]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][8]~q ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[14][8]~q ),
	.datad(!\RegFile|registers[15][8]~q ),
	.datae(!\RegFile|registers[13][8]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~88 .extended_lut = "off";
defparam \RegFile|read_data2[8]~88 .lut_mask = 64'h474747470033CCFF;
defparam \RegFile|read_data2[8]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N36
cyclonev_lcell_comb \RegFile|read_data2[8]~357 (
// Equation(s):
// \RegFile|read_data2[8]~357_combout  = ( \RegFile|read_data2[8]~90_combout  & ( \RegFile|read_data2[8]~88_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout ) # ((\RegFile|read_data2[8]~89_combout ) # 
// (\InstructionMemory|rom~145_combout )))) ) ) ) # ( !\RegFile|read_data2[8]~90_combout  & ( \RegFile|read_data2[8]~88_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((\InstructionMemory|rom~137_combout  & \RegFile|read_data2[8]~89_combout )) # 
// (\InstructionMemory|rom~145_combout ))) ) ) ) # ( \RegFile|read_data2[8]~90_combout  & ( !\RegFile|read_data2[8]~88_combout  & ( (\RegFile|read_data2[16]~10_combout  & (!\InstructionMemory|rom~145_combout  & ((!\InstructionMemory|rom~137_combout ) # 
// (\RegFile|read_data2[8]~89_combout )))) ) ) ) # ( !\RegFile|read_data2[8]~90_combout  & ( !\RegFile|read_data2[8]~88_combout  & ( (\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[16]~10_combout  & (!\InstructionMemory|rom~145_combout  & 
// \RegFile|read_data2[8]~89_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|read_data2[16]~10_combout ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\RegFile|read_data2[8]~89_combout ),
	.datae(!\RegFile|read_data2[8]~90_combout ),
	.dataf(!\RegFile|read_data2[8]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~357 .extended_lut = "off";
defparam \RegFile|read_data2[8]~357 .lut_mask = 64'h0010203003132333;
defparam \RegFile|read_data2[8]~357 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N48
cyclonev_lcell_comb \alu_b_mux|out[8]~57 (
// Equation(s):
// \alu_b_mux|out[8]~57_combout  = ( \RegFile|read_data2[8]~85_combout  & ( \RegFile|read_data2[8]~357_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~68_combout ) ) ) ) # ( !\RegFile|read_data2[8]~85_combout  & ( 
// \RegFile|read_data2[8]~357_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~68_combout ) ) ) ) # ( \RegFile|read_data2[8]~85_combout  & ( !\RegFile|read_data2[8]~357_combout  & ( (!\Control|WideOr5~0_combout  & 
// (((\InstructionMemory|rom~150_combout ) # (\RegFile|read_data2[8]~87_combout )))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~68_combout )) ) ) ) # ( !\RegFile|read_data2[8]~85_combout  & ( !\RegFile|read_data2[8]~357_combout  & ( 
// (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[8]~87_combout ))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~68_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~68_combout ),
	.datab(!\RegFile|read_data2[8]~87_combout ),
	.datac(!\Control|WideOr5~0_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(!\RegFile|read_data2[8]~85_combout ),
	.dataf(!\RegFile|read_data2[8]~357_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[8]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[8]~57 .extended_lut = "off";
defparam \alu_b_mux|out[8]~57 .lut_mask = 64'h353535F5F5F5F5F5;
defparam \alu_b_mux|out[8]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y24_N5
dffeas \RegFile|registers[11][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][7] .is_wysiwyg = "true";
defparam \RegFile|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y23_N37
dffeas \RegFile|registers[9][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][7] .is_wysiwyg = "true";
defparam \RegFile|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y21_N49
dffeas \RegFile|registers[10][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][7] .is_wysiwyg = "true";
defparam \RegFile|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N27
cyclonev_lcell_comb \RegFile|registers[8][7]~feeder (
// Equation(s):
// \RegFile|registers[8][7]~feeder_combout  = ( \pc_to_reg_mux|out[7]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][7]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N28
dffeas \RegFile|registers[8][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][7] .is_wysiwyg = "true";
defparam \RegFile|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N48
cyclonev_lcell_comb \RegFile|read_data2[7]~76 (
// Equation(s):
// \RegFile|read_data2[7]~76_combout  = ( \RegFile|registers[8][7]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[10][7]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[11][7]~q 
// )) ) ) ) # ( !\RegFile|registers[8][7]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[10][7]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[11][7]~q )) ) ) ) # ( 
// \RegFile|registers[8][7]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[9][7]~q ) ) ) ) # ( !\RegFile|registers[8][7]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[9][7]~q 
//  & \InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[11][7]~q ),
	.datab(!\RegFile|registers[9][7]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[10][7]~q ),
	.datae(!\RegFile|registers[8][7]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~76 .extended_lut = "off";
defparam \RegFile|read_data2[7]~76 .lut_mask = 64'h0303F3F305F505F5;
defparam \RegFile|read_data2[7]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N9
cyclonev_lcell_comb \RegFile|read_data2[7]~77 (
// Equation(s):
// \RegFile|read_data2[7]~77_combout  = ( \RegFile|read_data2[7]~76_combout  & ( (\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~150_combout  & !\InstructionMemory|rom~137_combout )) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[7]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~77 .extended_lut = "off";
defparam \RegFile|read_data2[7]~77 .lut_mask = 64'h0000000030003000;
defparam \RegFile|read_data2[7]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y21_N2
dffeas \RegFile|registers[16][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][7] .is_wysiwyg = "true";
defparam \RegFile|registers[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y24_N23
dffeas \RegFile|registers[24][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][7] .is_wysiwyg = "true";
defparam \RegFile|registers[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y21_N29
dffeas \RegFile|registers[28][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][7] .is_wysiwyg = "true";
defparam \RegFile|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y21_N8
dffeas \RegFile|registers[20][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][7] .is_wysiwyg = "true";
defparam \RegFile|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N6
cyclonev_lcell_comb \RegFile|read_data2[7]~71 (
// Equation(s):
// \RegFile|read_data2[7]~71_combout  = ( \RegFile|registers[20][7]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][7]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[28][7]~q 
// ))) ) ) ) # ( !\RegFile|registers[20][7]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][7]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[28][7]~q ))) ) ) ) # ( 
// \RegFile|registers[20][7]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][7]~q ) ) ) ) # ( !\RegFile|registers[20][7]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[16][7]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[16][7]~q ),
	.datab(!\RegFile|registers[24][7]~q ),
	.datac(!\RegFile|registers[28][7]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[20][7]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~71 .extended_lut = "off";
defparam \RegFile|read_data2[7]~71 .lut_mask = 64'h550055FF330F330F;
defparam \RegFile|read_data2[7]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y21_N3
cyclonev_lcell_comb \RegFile|registers[18][7]~feeder (
// Equation(s):
// \RegFile|registers[18][7]~feeder_combout  = ( \pc_to_reg_mux|out[7]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][7]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y21_N5
dffeas \RegFile|registers[18][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][7] .is_wysiwyg = "true";
defparam \RegFile|registers[18][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y21_N42
cyclonev_lcell_comb \RegFile|registers[30][7]~feeder (
// Equation(s):
// \RegFile|registers[30][7]~feeder_combout  = ( \pc_to_reg_mux|out[7]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][7]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y21_N44
dffeas \RegFile|registers[30][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][7] .is_wysiwyg = "true";
defparam \RegFile|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N1
dffeas \RegFile|registers[26][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][7] .is_wysiwyg = "true";
defparam \RegFile|registers[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y21_N38
dffeas \RegFile|registers[22][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][7] .is_wysiwyg = "true";
defparam \RegFile|registers[22][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y21_N36
cyclonev_lcell_comb \RegFile|read_data2[7]~73 (
// Equation(s):
// \RegFile|read_data2[7]~73_combout  = ( \RegFile|registers[22][7]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][7]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][7]~q 
// )) ) ) ) # ( !\RegFile|registers[22][7]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][7]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][7]~q )) ) ) ) # ( 
// \RegFile|registers[22][7]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][7]~q ) ) ) ) # ( !\RegFile|registers[22][7]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[18][7]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[18][7]~q ),
	.datab(!\RegFile|registers[30][7]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[26][7]~q ),
	.datae(!\RegFile|registers[22][7]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~73 .extended_lut = "off";
defparam \RegFile|read_data2[7]~73 .lut_mask = 64'h50505F5F03F303F3;
defparam \RegFile|read_data2[7]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y22_N55
dffeas \RegFile|registers[17][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][7] .is_wysiwyg = "true";
defparam \RegFile|registers[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y26_N17
dffeas \RegFile|registers[25][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][7] .is_wysiwyg = "true";
defparam \RegFile|registers[25][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y28_N39
cyclonev_lcell_comb \RegFile|registers[29][7]~feeder (
// Equation(s):
// \RegFile|registers[29][7]~feeder_combout  = ( \pc_to_reg_mux|out[7]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][7]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y28_N41
dffeas \RegFile|registers[29][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][7] .is_wysiwyg = "true";
defparam \RegFile|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y26_N26
dffeas \RegFile|registers[21][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][7] .is_wysiwyg = "true";
defparam \RegFile|registers[21][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y26_N24
cyclonev_lcell_comb \RegFile|read_data2[7]~72 (
// Equation(s):
// \RegFile|read_data2[7]~72_combout  = ( \RegFile|registers[21][7]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][7]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[29][7]~q 
// ))) ) ) ) # ( !\RegFile|registers[21][7]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][7]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[29][7]~q ))) ) ) ) # ( 
// \RegFile|registers[21][7]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][7]~q ) ) ) ) # ( !\RegFile|registers[21][7]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[17][7]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[17][7]~q ),
	.datab(!\RegFile|registers[25][7]~q ),
	.datac(!\RegFile|registers[29][7]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[21][7]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~72 .extended_lut = "off";
defparam \RegFile|read_data2[7]~72 .lut_mask = 64'h550055FF330F330F;
defparam \RegFile|read_data2[7]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y28_N6
cyclonev_lcell_comb \RegFile|registers[19][7]~feeder (
// Equation(s):
// \RegFile|registers[19][7]~feeder_combout  = ( \pc_to_reg_mux|out[7]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][7]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y28_N7
dffeas \RegFile|registers[19][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][7] .is_wysiwyg = "true";
defparam \RegFile|registers[19][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N12
cyclonev_lcell_comb \RegFile|registers[31][7]~feeder (
// Equation(s):
// \RegFile|registers[31][7]~feeder_combout  = ( \pc_to_reg_mux|out[7]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[31][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[31][7]~feeder .extended_lut = "off";
defparam \RegFile|registers[31][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[31][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y28_N14
dffeas \RegFile|registers[31][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[31][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][7] .is_wysiwyg = "true";
defparam \RegFile|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N6
cyclonev_lcell_comb \RegFile|registers[23][7]~feeder (
// Equation(s):
// \RegFile|registers[23][7]~feeder_combout  = ( \pc_to_reg_mux|out[7]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[23][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[23][7]~feeder .extended_lut = "off";
defparam \RegFile|registers[23][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[23][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N7
dffeas \RegFile|registers[23][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[23][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][7] .is_wysiwyg = "true";
defparam \RegFile|registers[23][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N48
cyclonev_lcell_comb \RegFile|read_data2[7]~74 (
// Equation(s):
// \RegFile|read_data2[7]~74_combout  = ( \RegFile|registers[23][7]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout ) # (\RegFile|registers[31][7]~q ) ) ) ) # ( !\RegFile|registers[23][7]~q  & ( 
// \InstructionMemory|rom~137_combout  & ( (\RegFile|registers[31][7]~q  & \InstructionMemory|rom~145_combout ) ) ) ) # ( \RegFile|registers[23][7]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[19][7]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[27][7]~q ))) ) ) ) # ( !\RegFile|registers[23][7]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[19][7]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[27][7]~q ))) ) ) )

	.dataa(!\RegFile|registers[19][7]~q ),
	.datab(!\RegFile|registers[31][7]~q ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\RegFile|registers[27][7]~q ),
	.datae(!\RegFile|registers[23][7]~q ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~74 .extended_lut = "off";
defparam \RegFile|read_data2[7]~74 .lut_mask = 64'h505F505F0303F3F3;
defparam \RegFile|read_data2[7]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N42
cyclonev_lcell_comb \RegFile|read_data2[7]~75 (
// Equation(s):
// \RegFile|read_data2[7]~75_combout  = ( \RegFile|read_data2[7]~72_combout  & ( \RegFile|read_data2[7]~74_combout  & ( ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[7]~71_combout )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[7]~73_combout )))) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|read_data2[7]~72_combout  & ( \RegFile|read_data2[7]~74_combout  & ( (!\InstructionMemory|rom~130_combout  & (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|read_data2[7]~71_combout ))) # (\InstructionMemory|rom~130_combout  & (((\RegFile|read_data2[7]~73_combout )) # (\InstructionMemory|rom~120_combout ))) ) ) ) # ( \RegFile|read_data2[7]~72_combout  & ( !\RegFile|read_data2[7]~74_combout  & ( 
// (!\InstructionMemory|rom~130_combout  & (((\RegFile|read_data2[7]~71_combout )) # (\InstructionMemory|rom~120_combout ))) # (\InstructionMemory|rom~130_combout  & (!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[7]~73_combout )))) ) ) ) # ( 
// !\RegFile|read_data2[7]~72_combout  & ( !\RegFile|read_data2[7]~74_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[7]~71_combout )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[7]~73_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~130_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[7]~71_combout ),
	.datad(!\RegFile|read_data2[7]~73_combout ),
	.datae(!\RegFile|read_data2[7]~72_combout ),
	.dataf(!\RegFile|read_data2[7]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~75 .extended_lut = "off";
defparam \RegFile|read_data2[7]~75 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \RegFile|read_data2[7]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y23_N56
dffeas \RegFile|registers[1][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][7] .is_wysiwyg = "true";
defparam \RegFile|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y22_N35
dffeas \RegFile|registers[2][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][7] .is_wysiwyg = "true";
defparam \RegFile|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y22_N5
dffeas \RegFile|registers[3][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][7] .is_wysiwyg = "true";
defparam \RegFile|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y22_N3
cyclonev_lcell_comb \RegFile|read_data2[7]~80 (
// Equation(s):
// \RegFile|read_data2[7]~80_combout  = ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[2][7]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[3][7]~q ))) ) ) # ( 
// !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout  & \RegFile|registers[1][7]~q ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\RegFile|registers[1][7]~q ),
	.datac(!\RegFile|registers[2][7]~q ),
	.datad(!\RegFile|registers[3][7]~q ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~80 .extended_lut = "off";
defparam \RegFile|read_data2[7]~80 .lut_mask = 64'h111111110A5F0A5F;
defparam \RegFile|read_data2[7]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y27_N50
dffeas \RegFile|registers[7][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][7] .is_wysiwyg = "true";
defparam \RegFile|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N2
dffeas \RegFile|registers[4][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][7] .is_wysiwyg = "true";
defparam \RegFile|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y27_N17
dffeas \RegFile|registers[6][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][7] .is_wysiwyg = "true";
defparam \RegFile|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N38
dffeas \RegFile|registers[5][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][7] .is_wysiwyg = "true";
defparam \RegFile|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N36
cyclonev_lcell_comb \RegFile|read_data2[7]~79 (
// Equation(s):
// \RegFile|read_data2[7]~79_combout  = ( \RegFile|registers[5][7]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[6][7]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[7][7]~q )) 
// ) ) ) # ( !\RegFile|registers[5][7]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[6][7]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[7][7]~q )) ) ) ) # ( 
// \RegFile|registers[5][7]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[4][7]~q ) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[5][7]~q  & ( !\InstructionMemory|rom~130_combout  & ( 
// (!\InstructionMemory|rom~120_combout  & \RegFile|registers[4][7]~q ) ) ) )

	.dataa(!\RegFile|registers[7][7]~q ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|registers[4][7]~q ),
	.datad(!\RegFile|registers[6][7]~q ),
	.datae(!\RegFile|registers[5][7]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~79 .extended_lut = "off";
defparam \RegFile|read_data2[7]~79 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \RegFile|read_data2[7]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N12
cyclonev_lcell_comb \RegFile|registers[12][7]~feeder (
// Equation(s):
// \RegFile|registers[12][7]~feeder_combout  = ( \pc_to_reg_mux|out[7]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][7]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y24_N13
dffeas \RegFile|registers[12][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][7] .is_wysiwyg = "true";
defparam \RegFile|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N33
cyclonev_lcell_comb \RegFile|registers[13][7]~feeder (
// Equation(s):
// \RegFile|registers[13][7]~feeder_combout  = ( \pc_to_reg_mux|out[7]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[13][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[13][7]~feeder .extended_lut = "off";
defparam \RegFile|registers[13][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[13][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y24_N34
dffeas \RegFile|registers[13][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][7] .is_wysiwyg = "true";
defparam \RegFile|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N37
dffeas \RegFile|registers[14][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][7] .is_wysiwyg = "true";
defparam \RegFile|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N10
dffeas \RegFile|registers[15][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[7]~31_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][7] .is_wysiwyg = "true";
defparam \RegFile|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N24
cyclonev_lcell_comb \RegFile|read_data2[7]~78 (
// Equation(s):
// \RegFile|read_data2[7]~78_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[15][7]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[14][7]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[13][7]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[12][7]~q  ) ) )

	.dataa(!\RegFile|registers[12][7]~q ),
	.datab(!\RegFile|registers[13][7]~q ),
	.datac(!\RegFile|registers[14][7]~q ),
	.datad(!\RegFile|registers[15][7]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~78 .extended_lut = "off";
defparam \RegFile|read_data2[7]~78 .lut_mask = 64'h555533330F0F00FF;
defparam \RegFile|read_data2[7]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N18
cyclonev_lcell_comb \RegFile|read_data2[7]~355 (
// Equation(s):
// \RegFile|read_data2[7]~355_combout  = ( \RegFile|read_data2[7]~79_combout  & ( \RegFile|read_data2[7]~78_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((\RegFile|read_data2[7]~80_combout ) # (\InstructionMemory|rom~145_combout )) # 
// (\InstructionMemory|rom~137_combout ))) ) ) ) # ( !\RegFile|read_data2[7]~79_combout  & ( \RegFile|read_data2[7]~78_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((!\InstructionMemory|rom~137_combout  & \RegFile|read_data2[7]~80_combout )) # 
// (\InstructionMemory|rom~145_combout ))) ) ) ) # ( \RegFile|read_data2[7]~79_combout  & ( !\RegFile|read_data2[7]~78_combout  & ( (!\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[16]~10_combout  & ((\RegFile|read_data2[7]~80_combout ) # 
// (\InstructionMemory|rom~137_combout )))) ) ) ) # ( !\RegFile|read_data2[7]~79_combout  & ( !\RegFile|read_data2[7]~78_combout  & ( (!\InstructionMemory|rom~137_combout  & (!\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[16]~10_combout  & 
// \RegFile|read_data2[7]~80_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\RegFile|read_data2[16]~10_combout ),
	.datad(!\RegFile|read_data2[7]~80_combout ),
	.datae(!\RegFile|read_data2[7]~79_combout ),
	.dataf(!\RegFile|read_data2[7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~355 .extended_lut = "off";
defparam \RegFile|read_data2[7]~355 .lut_mask = 64'h0008040C030B070F;
defparam \RegFile|read_data2[7]~355 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N36
cyclonev_lcell_comb \alu_b_mux|out[7]~56 (
// Equation(s):
// \alu_b_mux|out[7]~56_combout  = ( \RegFile|read_data2[7]~75_combout  & ( \RegFile|read_data2[7]~355_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~64_combout ) ) ) ) # ( !\RegFile|read_data2[7]~75_combout  & ( 
// \RegFile|read_data2[7]~355_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~64_combout ) ) ) ) # ( \RegFile|read_data2[7]~75_combout  & ( !\RegFile|read_data2[7]~355_combout  & ( (!\Control|WideOr5~0_combout  & 
// (((\RegFile|read_data2[7]~77_combout )) # (\InstructionMemory|rom~150_combout ))) # (\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~64_combout )))) ) ) ) # ( !\RegFile|read_data2[7]~75_combout  & ( !\RegFile|read_data2[7]~355_combout  & ( 
// (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[7]~77_combout ))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~64_combout )) ) ) )

	.dataa(!\Control|WideOr5~0_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\InstructionMemory|rom~64_combout ),
	.datad(!\RegFile|read_data2[7]~77_combout ),
	.datae(!\RegFile|read_data2[7]~75_combout ),
	.dataf(!\RegFile|read_data2[7]~355_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[7]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[7]~56 .extended_lut = "off";
defparam \alu_b_mux|out[7]~56 .lut_mask = 64'h05AF27AFAFAFAFAF;
defparam \alu_b_mux|out[7]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N0
cyclonev_lcell_comb \alu_a_mux|out[7]~7 (
// Equation(s):
// \alu_a_mux|out[7]~7_combout  = ( !\Control|WideOr1~1_combout  & ( \Control|Decoder1~0_combout  & ( (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[7]~42_combout ) ) ) ) # ( \Control|WideOr1~1_combout  & ( !\Control|Decoder1~0_combout  & ( 
// (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[7]~42_combout ) ) ) ) # ( !\Control|WideOr1~1_combout  & ( !\Control|Decoder1~0_combout  & ( (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[7]~42_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RegFile|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\RegFile|read_data1[7]~42_combout ),
	.datae(!\Control|WideOr1~1_combout ),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[7]~7 .extended_lut = "off";
defparam \alu_a_mux|out[7]~7 .lut_mask = 64'h00CC00CC00CC0000;
defparam \alu_a_mux|out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N23
dffeas \RegFile|registers[6][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][6] .is_wysiwyg = "true";
defparam \RegFile|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N56
dffeas \RegFile|registers[4][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][6] .is_wysiwyg = "true";
defparam \RegFile|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N44
dffeas \RegFile|registers[7][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][6] .is_wysiwyg = "true";
defparam \RegFile|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y23_N29
dffeas \RegFile|registers[5][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][6] .is_wysiwyg = "true";
defparam \RegFile|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y23_N36
cyclonev_lcell_comb \RegFile|read_data2[6]~69 (
// Equation(s):
// \RegFile|read_data2[6]~69_combout  = ( \RegFile|registers[5][6]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[6][6]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[7][6]~q ))) 
// ) ) ) # ( !\RegFile|registers[5][6]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[6][6]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[7][6]~q ))) ) ) ) # ( 
// \RegFile|registers[5][6]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[4][6]~q ) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[5][6]~q  & ( !\InstructionMemory|rom~130_combout  & ( 
// (!\InstructionMemory|rom~120_combout  & \RegFile|registers[4][6]~q ) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\RegFile|registers[6][6]~q ),
	.datac(!\RegFile|registers[4][6]~q ),
	.datad(!\RegFile|registers[7][6]~q ),
	.datae(!\RegFile|registers[5][6]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~69 .extended_lut = "off";
defparam \RegFile|read_data2[6]~69 .lut_mask = 64'h0A0A5F5F22772277;
defparam \RegFile|read_data2[6]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y23_N4
dffeas \RegFile|registers[14][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][6] .is_wysiwyg = "true";
defparam \RegFile|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y21_N39
cyclonev_lcell_comb \RegFile|registers[12][6]~feeder (
// Equation(s):
// \RegFile|registers[12][6]~feeder_combout  = ( \pc_to_reg_mux|out[6]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[6]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][6]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y21_N41
dffeas \RegFile|registers[12][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][6] .is_wysiwyg = "true";
defparam \RegFile|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y19_N4
dffeas \RegFile|registers[15][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][6] .is_wysiwyg = "true";
defparam \RegFile|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y21_N29
dffeas \RegFile|registers[13][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][6] .is_wysiwyg = "true";
defparam \RegFile|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y21_N27
cyclonev_lcell_comb \RegFile|read_data2[6]~68 (
// Equation(s):
// \RegFile|read_data2[6]~68_combout  = ( \RegFile|registers[13][6]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[14][6]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[15][6]~q 
// ))) ) ) ) # ( !\RegFile|registers[13][6]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[14][6]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[15][6]~q ))) ) ) ) # ( 
// \RegFile|registers[13][6]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[12][6]~q ) ) ) ) # ( !\RegFile|registers[13][6]~q  & ( !\InstructionMemory|rom~130_combout  & ( 
// (\RegFile|registers[12][6]~q  & !\InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[14][6]~q ),
	.datab(!\RegFile|registers[12][6]~q ),
	.datac(!\RegFile|registers[15][6]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[13][6]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~68 .extended_lut = "off";
defparam \RegFile|read_data2[6]~68 .lut_mask = 64'h330033FF550F550F;
defparam \RegFile|read_data2[6]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y22_N50
dffeas \RegFile|registers[1][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][6] .is_wysiwyg = "true";
defparam \RegFile|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y22_N47
dffeas \RegFile|registers[2][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][6] .is_wysiwyg = "true";
defparam \RegFile|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y22_N5
dffeas \RegFile|registers[3][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][6] .is_wysiwyg = "true";
defparam \RegFile|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y22_N3
cyclonev_lcell_comb \RegFile|read_data2[6]~70 (
// Equation(s):
// \RegFile|read_data2[6]~70_combout  = ( \RegFile|registers[3][6]~q  & ( \InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout ) # (\RegFile|registers[1][6]~q ) ) ) ) # ( !\RegFile|registers[3][6]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[1][6]~q  & !\InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[3][6]~q  & ( !\InstructionMemory|rom~120_combout  & ( (\RegFile|registers[2][6]~q  & 
// \InstructionMemory|rom~130_combout ) ) ) ) # ( !\RegFile|registers[3][6]~q  & ( !\InstructionMemory|rom~120_combout  & ( (\RegFile|registers[2][6]~q  & \InstructionMemory|rom~130_combout ) ) ) )

	.dataa(!\RegFile|registers[1][6]~q ),
	.datab(!\RegFile|registers[2][6]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(gnd),
	.datae(!\RegFile|registers[3][6]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~70 .extended_lut = "off";
defparam \RegFile|read_data2[6]~70 .lut_mask = 64'h0303030350505F5F;
defparam \RegFile|read_data2[6]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y23_N54
cyclonev_lcell_comb \RegFile|read_data2[6]~401 (
// Equation(s):
// \RegFile|read_data2[6]~401_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & ((\RegFile|read_data2[6]~70_combout ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[6]~69_combout ))))) # (\RegFile|read_data2[6]~67_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( (((\RegFile|read_data2[16]~10_combout  & (\RegFile|read_data2[6]~68_combout ))) # (\RegFile|read_data2[6]~67_combout )) ) )

	.dataa(!\RegFile|read_data2[6]~69_combout ),
	.datab(!\RegFile|read_data2[16]~10_combout ),
	.datac(!\RegFile|read_data2[6]~68_combout ),
	.datad(!\RegFile|read_data2[6]~67_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[6]~70_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~401_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~401 .extended_lut = "on";
defparam \RegFile|read_data2[6]~401 .lut_mask = 64'h01FF03FF31FF03FF;
defparam \RegFile|read_data2[6]~401 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N12
cyclonev_lcell_comb \RegFile|registers[30][6]~feeder (
// Equation(s):
// \RegFile|registers[30][6]~feeder_combout  = ( \pc_to_reg_mux|out[6]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[6]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][6]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y24_N13
dffeas \RegFile|registers[30][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][6] .is_wysiwyg = "true";
defparam \RegFile|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y27_N17
dffeas \RegFile|registers[18][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][6] .is_wysiwyg = "true";
defparam \RegFile|registers[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N43
dffeas \RegFile|registers[26][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][6] .is_wysiwyg = "true";
defparam \RegFile|registers[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y27_N35
dffeas \RegFile|registers[22][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][6] .is_wysiwyg = "true";
defparam \RegFile|registers[22][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y27_N33
cyclonev_lcell_comb \RegFile|read_data2[6]~63 (
// Equation(s):
// \RegFile|read_data2[6]~63_combout  = ( \RegFile|registers[22][6]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][6]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][6]~q 
// )) ) ) ) # ( !\RegFile|registers[22][6]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][6]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][6]~q )) ) ) ) # ( 
// \RegFile|registers[22][6]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][6]~q ) ) ) ) # ( !\RegFile|registers[22][6]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[18][6]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[30][6]~q ),
	.datab(!\RegFile|registers[18][6]~q ),
	.datac(!\RegFile|registers[26][6]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][6]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~63 .extended_lut = "off";
defparam \RegFile|read_data2[6]~63 .lut_mask = 64'h330033FF0F550F55;
defparam \RegFile|read_data2[6]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y28_N36
cyclonev_lcell_comb \RegFile|registers[19][6]~feeder (
// Equation(s):
// \RegFile|registers[19][6]~feeder_combout  = ( \pc_to_reg_mux|out[6]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[6]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][6]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y28_N37
dffeas \RegFile|registers[19][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][6] .is_wysiwyg = "true";
defparam \RegFile|registers[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N56
dffeas \RegFile|registers[31][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][6] .is_wysiwyg = "true";
defparam \RegFile|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y27_N50
dffeas \RegFile|registers[27][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][6] .is_wysiwyg = "true";
defparam \RegFile|registers[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N17
dffeas \RegFile|registers[23][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][6] .is_wysiwyg = "true";
defparam \RegFile|registers[23][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N15
cyclonev_lcell_comb \RegFile|read_data2[6]~64 (
// Equation(s):
// \RegFile|read_data2[6]~64_combout  = ( \RegFile|registers[23][6]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][6]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[31][6]~q 
// )) ) ) ) # ( !\RegFile|registers[23][6]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][6]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[31][6]~q )) ) ) ) # ( 
// \RegFile|registers[23][6]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][6]~q ) ) ) ) # ( !\RegFile|registers[23][6]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[19][6]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[19][6]~q ),
	.datab(!\RegFile|registers[31][6]~q ),
	.datac(!\RegFile|registers[27][6]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][6]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~64 .extended_lut = "off";
defparam \RegFile|read_data2[6]~64 .lut_mask = 64'h550055FF0F330F33;
defparam \RegFile|read_data2[6]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y25_N11
dffeas \RegFile|registers[29][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][6] .is_wysiwyg = "true";
defparam \RegFile|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y25_N29
dffeas \RegFile|registers[17][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][6] .is_wysiwyg = "true";
defparam \RegFile|registers[17][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y28_N3
cyclonev_lcell_comb \RegFile|registers[25][6]~feeder (
// Equation(s):
// \RegFile|registers[25][6]~feeder_combout  = ( \pc_to_reg_mux|out[6]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[6]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][6]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y28_N5
dffeas \RegFile|registers[25][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][6] .is_wysiwyg = "true";
defparam \RegFile|registers[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N20
dffeas \RegFile|registers[21][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][6] .is_wysiwyg = "true";
defparam \RegFile|registers[21][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N18
cyclonev_lcell_comb \RegFile|read_data2[6]~62 (
// Equation(s):
// \RegFile|read_data2[6]~62_combout  = ( \RegFile|registers[21][6]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][6]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[29][6]~q 
// )) ) ) ) # ( !\RegFile|registers[21][6]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][6]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[29][6]~q )) ) ) ) # ( 
// \RegFile|registers[21][6]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][6]~q ) ) ) ) # ( !\RegFile|registers[21][6]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[17][6]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[29][6]~q ),
	.datab(!\RegFile|registers[17][6]~q ),
	.datac(!\RegFile|registers[25][6]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[21][6]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~62 .extended_lut = "off";
defparam \RegFile|read_data2[6]~62 .lut_mask = 64'h330033FF0F550F55;
defparam \RegFile|read_data2[6]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y25_N22
dffeas \RegFile|registers[16][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][6] .is_wysiwyg = "true";
defparam \RegFile|registers[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y25_N35
dffeas \RegFile|registers[24][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][6] .is_wysiwyg = "true";
defparam \RegFile|registers[24][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N57
cyclonev_lcell_comb \RegFile|registers[28][6]~feeder (
// Equation(s):
// \RegFile|registers[28][6]~feeder_combout  = ( \pc_to_reg_mux|out[6]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[6]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[28][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[28][6]~feeder .extended_lut = "off";
defparam \RegFile|registers[28][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[28][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N59
dffeas \RegFile|registers[28][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[28][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][6] .is_wysiwyg = "true";
defparam \RegFile|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N38
dffeas \RegFile|registers[20][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][6] .is_wysiwyg = "true";
defparam \RegFile|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N36
cyclonev_lcell_comb \RegFile|read_data2[6]~61 (
// Equation(s):
// \RegFile|read_data2[6]~61_combout  = ( \RegFile|registers[20][6]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][6]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[28][6]~q 
// ))) ) ) ) # ( !\RegFile|registers[20][6]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][6]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[28][6]~q ))) ) ) ) # ( 
// \RegFile|registers[20][6]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][6]~q ) ) ) ) # ( !\RegFile|registers[20][6]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[16][6]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[16][6]~q ),
	.datab(!\RegFile|registers[24][6]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[28][6]~q ),
	.datae(!\RegFile|registers[20][6]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~61 .extended_lut = "off";
defparam \RegFile|read_data2[6]~61 .lut_mask = 64'h50505F5F303F303F;
defparam \RegFile|read_data2[6]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y27_N15
cyclonev_lcell_comb \RegFile|read_data2[6]~65 (
// Equation(s):
// \RegFile|read_data2[6]~65_combout  = ( \RegFile|read_data2[6]~62_combout  & ( \RegFile|read_data2[6]~61_combout  & ( (!\InstructionMemory|rom~130_combout ) # ((!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[6]~63_combout )) # 
// (\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[6]~64_combout )))) ) ) ) # ( !\RegFile|read_data2[6]~62_combout  & ( \RegFile|read_data2[6]~61_combout  & ( (!\InstructionMemory|rom~120_combout  & (((!\InstructionMemory|rom~130_combout )) # 
// (\RegFile|read_data2[6]~63_combout ))) # (\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[6]~64_combout  & \InstructionMemory|rom~130_combout )))) ) ) ) # ( \RegFile|read_data2[6]~62_combout  & ( !\RegFile|read_data2[6]~61_combout  & ( 
// (!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[6]~63_combout  & ((\InstructionMemory|rom~130_combout )))) # (\InstructionMemory|rom~120_combout  & (((!\InstructionMemory|rom~130_combout ) # (\RegFile|read_data2[6]~64_combout )))) ) ) ) # ( 
// !\RegFile|read_data2[6]~62_combout  & ( !\RegFile|read_data2[6]~61_combout  & ( (\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[6]~63_combout )) # (\InstructionMemory|rom~120_combout  & 
// ((\RegFile|read_data2[6]~64_combout ))))) ) ) )

	.dataa(!\RegFile|read_data2[6]~63_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[6]~64_combout ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|read_data2[6]~62_combout ),
	.dataf(!\RegFile|read_data2[6]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~65 .extended_lut = "off";
defparam \RegFile|read_data2[6]~65 .lut_mask = 64'h00473347CC47FF47;
defparam \RegFile|read_data2[6]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y23_N12
cyclonev_lcell_comb \alu_b_mux|out[6]~7 (
// Equation(s):
// \alu_b_mux|out[6]~7_combout  = ( \RegFile|read_data2[6]~401_combout  & ( \RegFile|read_data2[6]~65_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~57_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[6]~401_combout  & ( \RegFile|read_data2[6]~65_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout  & ((\InstructionMemory|rom~150_combout ))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~57_combout 
// )))) ) ) ) # ( \RegFile|read_data2[6]~401_combout  & ( !\RegFile|read_data2[6]~65_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~57_combout ))) ) ) ) # ( !\RegFile|read_data2[6]~401_combout  & ( 
// !\RegFile|read_data2[6]~65_combout  & ( (!\alu_b_mux|out[4]~0_combout  & (\InstructionMemory|rom~57_combout  & \Control|WideOr5~0_combout )) ) ) )

	.dataa(!\alu_b_mux|out[4]~0_combout ),
	.datab(!\InstructionMemory|rom~57_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\RegFile|read_data2[6]~401_combout ),
	.dataf(!\RegFile|read_data2[6]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[6]~7 .extended_lut = "off";
defparam \alu_b_mux|out[6]~7 .lut_mask = 64'h0022AA220A22AA22;
defparam \alu_b_mux|out[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N36
cyclonev_lcell_comb \alu_a_mux|out[6]~6 (
// Equation(s):
// \alu_a_mux|out[6]~6_combout  = ( !\Control|WideOr1~1_combout  & ( \Control|Decoder1~0_combout  & ( (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[6]~37_combout ) ) ) ) # ( \Control|WideOr1~1_combout  & ( !\Control|Decoder1~0_combout  & ( 
// (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[6]~37_combout ) ) ) ) # ( !\Control|WideOr1~1_combout  & ( !\Control|Decoder1~0_combout  & ( (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[6]~37_combout ) ) ) )

	.dataa(!\RegFile|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data1[6]~37_combout ),
	.datad(gnd),
	.datae(!\Control|WideOr1~1_combout ),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[6]~6 .extended_lut = "off";
defparam \alu_a_mux|out[6]~6 .lut_mask = 64'h0A0A0A0A0A0A0000;
defparam \alu_a_mux|out[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y23_N0
cyclonev_lcell_comb \ALU|O_out[6]~60 (
// Equation(s):
// \ALU|O_out[6]~60_combout  = ( \alu_a_mux|out[6]~6_combout  & ( !\ALU|O_out[7]~48_combout  & ( !\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[6]~7_combout ))) ) ) ) # ( !\alu_a_mux|out[6]~6_combout  & ( 
// !\ALU|O_out[7]~48_combout  & ( (!\Control|Selector9~5_combout  & (!\Control|Selector10~3_combout  $ (\alu_b_mux|out[6]~7_combout ))) # (\Control|Selector9~5_combout  & (!\Control|Selector10~3_combout  & \alu_b_mux|out[6]~7_combout )) ) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(gnd),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\alu_b_mux|out[6]~7_combout ),
	.datae(!\alu_a_mux|out[6]~6_combout ),
	.dataf(!\ALU|O_out[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[6]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[6]~60 .extended_lut = "off";
defparam \ALU|O_out[6]~60 .lut_mask = 64'hA05A5A5500000000;
defparam \ALU|O_out[6]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y24_N1
dffeas \RegFile|registers[3][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][5] .is_wysiwyg = "true";
defparam \RegFile|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y24_N55
dffeas \RegFile|registers[1][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][5] .is_wysiwyg = "true";
defparam \RegFile|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y22_N19
dffeas \RegFile|registers[2][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][5] .is_wysiwyg = "true";
defparam \RegFile|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N54
cyclonev_lcell_comb \RegFile|read_data1[5]~31 (
// Equation(s):
// \RegFile|read_data1[5]~31_combout  = ( \RegFile|registers[2][5]~q  & ( (!\InstructionMemory|rom~169_combout  & (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[1][5]~q )))) # (\InstructionMemory|rom~169_combout  & 
// ((!\InstructionMemory|rom~159_combout ) # ((\RegFile|registers[3][5]~q )))) ) ) # ( !\RegFile|registers[2][5]~q  & ( (\InstructionMemory|rom~159_combout  & ((!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[1][5]~q ))) # 
// (\InstructionMemory|rom~169_combout  & (\RegFile|registers[3][5]~q )))) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\InstructionMemory|rom~159_combout ),
	.datac(!\RegFile|registers[3][5]~q ),
	.datad(!\RegFile|registers[1][5]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[2][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[5]~31 .extended_lut = "off";
defparam \RegFile|read_data1[5]~31 .lut_mask = 64'h0123012345674567;
defparam \RegFile|read_data1[5]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N47
dffeas \RegFile|registers[25][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][5] .is_wysiwyg = "true";
defparam \RegFile|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N35
dffeas \RegFile|registers[26][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][5] .is_wysiwyg = "true";
defparam \RegFile|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N17
dffeas \RegFile|registers[24][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][5] .is_wysiwyg = "true";
defparam \RegFile|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N2
dffeas \RegFile|registers[27][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][5] .is_wysiwyg = "true";
defparam \RegFile|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N0
cyclonev_lcell_comb \RegFile|read_data1[5]~28 (
// Equation(s):
// \RegFile|read_data1[5]~28_combout  = ( \RegFile|registers[27][5]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[25][5]~q ) ) ) ) # ( !\RegFile|registers[27][5]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[25][5]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[27][5]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[24][5]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[26][5]~q )) ) ) ) # ( !\RegFile|registers[27][5]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[24][5]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[26][5]~q )) ) ) )

	.dataa(!\RegFile|registers[25][5]~q ),
	.datab(!\RegFile|registers[26][5]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[24][5]~q ),
	.datae(!\RegFile|registers[27][5]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[5]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[5]~28 .extended_lut = "off";
defparam \RegFile|read_data1[5]~28 .lut_mask = 64'h03F303F350505F5F;
defparam \RegFile|read_data1[5]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y27_N29
dffeas \RegFile|registers[29][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][5] .is_wysiwyg = "true";
defparam \RegFile|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N20
dffeas \RegFile|registers[30][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][5] .is_wysiwyg = "true";
defparam \RegFile|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N38
dffeas \RegFile|registers[31][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][5] .is_wysiwyg = "true";
defparam \RegFile|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y25_N14
dffeas \RegFile|registers[28][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][5] .is_wysiwyg = "true";
defparam \RegFile|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N3
cyclonev_lcell_comb \RegFile|read_data1[5]~29 (
// Equation(s):
// \RegFile|read_data1[5]~29_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[31][5]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[29][5]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[30][5]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[28][5]~q  ) ) )

	.dataa(!\RegFile|registers[29][5]~q ),
	.datab(!\RegFile|registers[30][5]~q ),
	.datac(!\RegFile|registers[31][5]~q ),
	.datad(!\RegFile|registers[28][5]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[5]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[5]~29 .extended_lut = "off";
defparam \RegFile|read_data1[5]~29 .lut_mask = 64'h00FF333355550F0F;
defparam \RegFile|read_data1[5]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y25_N36
cyclonev_lcell_comb \RegFile|registers[4][5]~feeder (
// Equation(s):
// \RegFile|registers[4][5]~feeder_combout  = ( \pc_to_reg_mux|out[5]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[5]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][5]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y25_N38
dffeas \RegFile|registers[4][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][5] .is_wysiwyg = "true";
defparam \RegFile|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N13
dffeas \RegFile|registers[5][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][5] .is_wysiwyg = "true";
defparam \RegFile|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N6
cyclonev_lcell_comb \RegFile|registers[6][5]~feeder (
// Equation(s):
// \RegFile|registers[6][5]~feeder_combout  = ( \pc_to_reg_mux|out[5]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[5]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[6][5]~feeder .extended_lut = "off";
defparam \RegFile|registers[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N8
dffeas \RegFile|registers[6][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][5] .is_wysiwyg = "true";
defparam \RegFile|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y25_N49
dffeas \RegFile|registers[7][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][5] .is_wysiwyg = "true";
defparam \RegFile|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y25_N48
cyclonev_lcell_comb \RegFile|read_data1[5]~30 (
// Equation(s):
// \RegFile|read_data1[5]~30_combout  = ( \RegFile|registers[7][5]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[5][5]~q ) ) ) ) # ( !\RegFile|registers[7][5]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[5][5]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[7][5]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[4][5]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[6][5]~q ))) ) ) ) # ( !\RegFile|registers[7][5]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[4][5]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[6][5]~q ))) ) ) )

	.dataa(!\RegFile|registers[4][5]~q ),
	.datab(!\RegFile|registers[5][5]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[6][5]~q ),
	.datae(!\RegFile|registers[7][5]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[5]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[5]~30 .extended_lut = "off";
defparam \RegFile|read_data1[5]~30 .lut_mask = 64'h505F505F30303F3F;
defparam \RegFile|read_data1[5]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N0
cyclonev_lcell_comb \RegFile|read_data1[5]~32 (
// Equation(s):
// \RegFile|read_data1[5]~32_combout  = ( \RegFile|read_data1[5]~29_combout  & ( \RegFile|read_data1[5]~30_combout  & ( ((!\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[5]~31_combout )) # (\InstructionMemory|rom~179_combout  & 
// ((\RegFile|read_data1[5]~28_combout )))) # (\InstructionMemory|rom~174_combout ) ) ) ) # ( !\RegFile|read_data1[5]~29_combout  & ( \RegFile|read_data1[5]~30_combout  & ( (!\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout  & 
// (\RegFile|read_data1[5]~31_combout )) # (\InstructionMemory|rom~179_combout  & ((\RegFile|read_data1[5]~28_combout ))))) # (\InstructionMemory|rom~174_combout  & (((!\InstructionMemory|rom~179_combout )))) ) ) ) # ( \RegFile|read_data1[5]~29_combout  & ( 
// !\RegFile|read_data1[5]~30_combout  & ( (!\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[5]~31_combout )) # (\InstructionMemory|rom~179_combout  & ((\RegFile|read_data1[5]~28_combout ))))) # 
// (\InstructionMemory|rom~174_combout  & (((\InstructionMemory|rom~179_combout )))) ) ) ) # ( !\RegFile|read_data1[5]~29_combout  & ( !\RegFile|read_data1[5]~30_combout  & ( (!\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout  & 
// (\RegFile|read_data1[5]~31_combout )) # (\InstructionMemory|rom~179_combout  & ((\RegFile|read_data1[5]~28_combout ))))) ) ) )

	.dataa(!\RegFile|read_data1[5]~31_combout ),
	.datab(!\InstructionMemory|rom~174_combout ),
	.datac(!\InstructionMemory|rom~179_combout ),
	.datad(!\RegFile|read_data1[5]~28_combout ),
	.datae(!\RegFile|read_data1[5]~29_combout ),
	.dataf(!\RegFile|read_data1[5]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[5]~32 .extended_lut = "off";
defparam \RegFile|read_data1[5]~32 .lut_mask = 64'h404C434F707C737F;
defparam \RegFile|read_data1[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N27
cyclonev_lcell_comb \alu_a_mux|out[5]~5 (
// Equation(s):
// \alu_a_mux|out[5]~5_combout  = ( \RegFile|read_data1[5]~32_combout  & ( (!\RegFile|Equal0~0_combout  & ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ))) ) )

	.dataa(!\RegFile|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[5]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[5]~5 .extended_lut = "off";
defparam \alu_a_mux|out[5]~5 .lut_mask = 64'h00000000AAA0AAA0;
defparam \alu_a_mux|out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N30
cyclonev_lcell_comb \ALU|_~1 (
// Equation(s):
// \ALU|_~1_sumout  = SUM(( !\alu_a_mux|out[0]~0_combout  $ (((!\alu_b_mux|out[0]~49_combout ) # (\alu_b_mux|out[4]~0_combout ))) ) + ( !VCC ) + ( !VCC ))
// \ALU|_~2  = CARRY(( !\alu_a_mux|out[0]~0_combout  $ (((!\alu_b_mux|out[0]~49_combout ) # (\alu_b_mux|out[4]~0_combout ))) ) + ( !VCC ) + ( !VCC ))
// \ALU|_~3  = SHARE((!\alu_b_mux|out[4]~0_combout  & ((!\alu_b_mux|out[0]~49_combout  & (!\Control|Selector9~5_combout )) # (\alu_b_mux|out[0]~49_combout  & ((\alu_a_mux|out[0]~0_combout ))))) # (\alu_b_mux|out[4]~0_combout  & (!\Control|Selector9~5_combout 
// )))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\alu_b_mux|out[4]~0_combout ),
	.datac(!\alu_b_mux|out[0]~49_combout ),
	.datad(!\alu_a_mux|out[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|_~1_sumout ),
	.cout(\ALU|_~2 ),
	.shareout(\ALU|_~3 ));
// synopsys translate_off
defparam \ALU|_~1 .extended_lut = "off";
defparam \ALU|_~1 .lut_mask = 64'h0000A2AE00000CF3;
defparam \ALU|_~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N33
cyclonev_lcell_comb \ALU|_~5 (
// Equation(s):
// \ALU|_~5_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[1]~1_combout  $ (((!\alu_b_mux|out[1]~52_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~3  ) + ( \ALU|_~2  ))
// \ALU|_~6  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[1]~1_combout  $ (((!\alu_b_mux|out[1]~52_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~3  ) + ( \ALU|_~2  ))
// \ALU|_~7  = SHARE((\alu_a_mux|out[1]~1_combout  & (!\Control|Selector9~5_combout  $ (((!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[1]~52_combout ))))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\alu_b_mux|out[4]~0_combout ),
	.datac(!\alu_b_mux|out[1]~52_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~2 ),
	.sharein(\ALU|_~3 ),
	.combout(),
	.sumout(\ALU|_~5_sumout ),
	.cout(\ALU|_~6 ),
	.shareout(\ALU|_~7 ));
// synopsys translate_off
defparam \ALU|_~5 .extended_lut = "off";
defparam \ALU|_~5 .lut_mask = 64'h000000A60000A659;
defparam \ALU|_~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N36
cyclonev_lcell_comb \ALU|_~9 (
// Equation(s):
// \ALU|_~9_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[2]~2_combout  $ (((!\alu_b_mux|out[2]~50_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~7  ) + ( \ALU|_~6  ))
// \ALU|_~10  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[2]~2_combout  $ (((!\alu_b_mux|out[2]~50_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~7  ) + ( \ALU|_~6  ))
// \ALU|_~11  = SHARE((\alu_a_mux|out[2]~2_combout  & (!\Control|Selector9~5_combout  $ (((!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[2]~50_combout ))))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\alu_b_mux|out[4]~0_combout ),
	.datac(!\alu_b_mux|out[2]~50_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~6 ),
	.sharein(\ALU|_~7 ),
	.combout(),
	.sumout(\ALU|_~9_sumout ),
	.cout(\ALU|_~10 ),
	.shareout(\ALU|_~11 ));
// synopsys translate_off
defparam \ALU|_~9 .extended_lut = "off";
defparam \ALU|_~9 .lut_mask = 64'h000000A60000A659;
defparam \ALU|_~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N39
cyclonev_lcell_comb \ALU|_~13 (
// Equation(s):
// \ALU|_~13_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[3]~3_combout  $ (((!\alu_b_mux|out[3]~48_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~11  ) + ( \ALU|_~10  ))
// \ALU|_~14  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[3]~3_combout  $ (((!\alu_b_mux|out[3]~48_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~11  ) + ( \ALU|_~10  ))
// \ALU|_~15  = SHARE((\alu_a_mux|out[3]~3_combout  & (!\Control|Selector9~5_combout  $ (((!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[3]~48_combout ))))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\alu_b_mux|out[4]~0_combout ),
	.datac(!\alu_b_mux|out[3]~48_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~10 ),
	.sharein(\ALU|_~11 ),
	.combout(),
	.sumout(\ALU|_~13_sumout ),
	.cout(\ALU|_~14 ),
	.shareout(\ALU|_~15 ));
// synopsys translate_off
defparam \ALU|_~13 .extended_lut = "off";
defparam \ALU|_~13 .lut_mask = 64'h000000A60000A659;
defparam \ALU|_~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N42
cyclonev_lcell_comb \ALU|_~17 (
// Equation(s):
// \ALU|_~17_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[4]~4_combout  $ (((!\alu_b_mux|out[4]~53_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~15  ) + ( \ALU|_~14  ))
// \ALU|_~18  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[4]~4_combout  $ (((!\alu_b_mux|out[4]~53_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~15  ) + ( \ALU|_~14  ))
// \ALU|_~19  = SHARE((\alu_a_mux|out[4]~4_combout  & (!\Control|Selector9~5_combout  $ (((!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[4]~53_combout ))))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\alu_b_mux|out[4]~0_combout ),
	.datac(!\alu_b_mux|out[4]~53_combout ),
	.datad(!\alu_a_mux|out[4]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~14 ),
	.sharein(\ALU|_~15 ),
	.combout(),
	.sumout(\ALU|_~17_sumout ),
	.cout(\ALU|_~18 ),
	.shareout(\ALU|_~19 ));
// synopsys translate_off
defparam \ALU|_~17 .extended_lut = "off";
defparam \ALU|_~17 .lut_mask = 64'h000000A60000A659;
defparam \ALU|_~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N45
cyclonev_lcell_comb \ALU|_~21 (
// Equation(s):
// \ALU|_~21_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[5]~5_combout  $ (((!\alu_b_mux|out[5]~54_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~19  ) + ( \ALU|_~18  ))
// \ALU|_~22  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[5]~5_combout  $ (((!\alu_b_mux|out[5]~54_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~19  ) + ( \ALU|_~18  ))
// \ALU|_~23  = SHARE((\alu_a_mux|out[5]~5_combout  & (!\Control|Selector9~5_combout  $ (((!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[5]~54_combout ))))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\alu_b_mux|out[4]~0_combout ),
	.datac(!\alu_b_mux|out[5]~54_combout ),
	.datad(!\alu_a_mux|out[5]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~18 ),
	.sharein(\ALU|_~19 ),
	.combout(),
	.sumout(\ALU|_~21_sumout ),
	.cout(\ALU|_~22 ),
	.shareout(\ALU|_~23 ));
// synopsys translate_off
defparam \ALU|_~21 .extended_lut = "off";
defparam \ALU|_~21 .lut_mask = 64'h000000A60000A659;
defparam \ALU|_~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X66_Y25_N17
dffeas \RegFile|registers[16][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][5] .is_wysiwyg = "true";
defparam \RegFile|registers[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N14
dffeas \RegFile|registers[20][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][5] .is_wysiwyg = "true";
defparam \RegFile|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N12
cyclonev_lcell_comb \RegFile|read_data2[5]~51 (
// Equation(s):
// \RegFile|read_data2[5]~51_combout  = ( \RegFile|registers[20][5]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][5]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][5]~q 
// )) ) ) ) # ( !\RegFile|registers[20][5]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][5]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][5]~q )) ) ) ) # ( 
// \RegFile|registers[20][5]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][5]~q ) ) ) ) # ( !\RegFile|registers[20][5]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[16][5]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[16][5]~q ),
	.datab(!\RegFile|registers[28][5]~q ),
	.datac(!\RegFile|registers[24][5]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[20][5]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~51 .extended_lut = "off";
defparam \RegFile|read_data2[5]~51 .lut_mask = 64'h550055FF0F330F33;
defparam \RegFile|read_data2[5]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y24_N32
dffeas \RegFile|registers[18][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][5] .is_wysiwyg = "true";
defparam \RegFile|registers[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N2
dffeas \RegFile|registers[22][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][5] .is_wysiwyg = "true";
defparam \RegFile|registers[22][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N0
cyclonev_lcell_comb \RegFile|read_data2[5]~53 (
// Equation(s):
// \RegFile|read_data2[5]~53_combout  = ( \RegFile|registers[22][5]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][5]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][5]~q 
// )) ) ) ) # ( !\RegFile|registers[22][5]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][5]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][5]~q )) ) ) ) # ( 
// \RegFile|registers[22][5]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][5]~q ) ) ) ) # ( !\RegFile|registers[22][5]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[18][5]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[30][5]~q ),
	.datab(!\RegFile|registers[18][5]~q ),
	.datac(!\RegFile|registers[26][5]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][5]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~53 .extended_lut = "off";
defparam \RegFile|read_data2[5]~53 .lut_mask = 64'h330033FF0F550F55;
defparam \RegFile|read_data2[5]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y24_N37
dffeas \RegFile|registers[19][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][5] .is_wysiwyg = "true";
defparam \RegFile|registers[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y27_N26
dffeas \RegFile|registers[23][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][5] .is_wysiwyg = "true";
defparam \RegFile|registers[23][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y27_N24
cyclonev_lcell_comb \RegFile|read_data2[5]~54 (
// Equation(s):
// \RegFile|read_data2[5]~54_combout  = ( \RegFile|registers[23][5]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][5]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[31][5]~q 
// ))) ) ) ) # ( !\RegFile|registers[23][5]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][5]~q )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|registers[31][5]~q ))) ) ) ) # ( 
// \RegFile|registers[23][5]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][5]~q ) ) ) ) # ( !\RegFile|registers[23][5]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[19][5]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[19][5]~q ),
	.datab(!\RegFile|registers[27][5]~q ),
	.datac(!\RegFile|registers[31][5]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][5]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~54 .extended_lut = "off";
defparam \RegFile|read_data2[5]~54 .lut_mask = 64'h550055FF330F330F;
defparam \RegFile|read_data2[5]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N35
dffeas \RegFile|registers[17][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][5] .is_wysiwyg = "true";
defparam \RegFile|registers[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N8
dffeas \RegFile|registers[21][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][5] .is_wysiwyg = "true";
defparam \RegFile|registers[21][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N6
cyclonev_lcell_comb \RegFile|read_data2[5]~52 (
// Equation(s):
// \RegFile|read_data2[5]~52_combout  = ( \RegFile|registers[21][5]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][5]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[29][5]~q 
// )) ) ) ) # ( !\RegFile|registers[21][5]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][5]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[29][5]~q )) ) ) ) # ( 
// \RegFile|registers[21][5]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][5]~q ) ) ) ) # ( !\RegFile|registers[21][5]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[17][5]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[17][5]~q ),
	.datab(!\RegFile|registers[29][5]~q ),
	.datac(!\RegFile|registers[25][5]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[21][5]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~52 .extended_lut = "off";
defparam \RegFile|read_data2[5]~52 .lut_mask = 64'h550055FF0F330F33;
defparam \RegFile|read_data2[5]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N21
cyclonev_lcell_comb \RegFile|read_data2[5]~55 (
// Equation(s):
// \RegFile|read_data2[5]~55_combout  = ( \RegFile|read_data2[5]~54_combout  & ( \RegFile|read_data2[5]~52_combout  & ( ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[5]~51_combout )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[5]~53_combout )))) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|read_data2[5]~54_combout  & ( \RegFile|read_data2[5]~52_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & 
// (\RegFile|read_data2[5]~51_combout )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[5]~53_combout ))))) # (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout )) ) ) ) # ( \RegFile|read_data2[5]~54_combout  & ( 
// !\RegFile|read_data2[5]~52_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[5]~51_combout )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[5]~53_combout ))))) # 
// (\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout )) ) ) ) # ( !\RegFile|read_data2[5]~54_combout  & ( !\RegFile|read_data2[5]~52_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & 
// (\RegFile|read_data2[5]~51_combout )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[5]~53_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[5]~51_combout ),
	.datad(!\RegFile|read_data2[5]~53_combout ),
	.datae(!\RegFile|read_data2[5]~54_combout ),
	.dataf(!\RegFile|read_data2[5]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~55 .extended_lut = "off";
defparam \RegFile|read_data2[5]~55 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \RegFile|read_data2[5]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N0
cyclonev_lcell_comb \RegFile|read_data2[5]~60 (
// Equation(s):
// \RegFile|read_data2[5]~60_combout  = ( \RegFile|registers[1][5]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][5]~q ))) # (\InstructionMemory|rom~120_combout  & 
// ((!\InstructionMemory|rom~130_combout ) # ((\RegFile|registers[3][5]~q )))) ) ) # ( !\RegFile|registers[1][5]~q  & ( (\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & (\RegFile|registers[2][5]~q )) # 
// (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[3][5]~q ))))) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[2][5]~q ),
	.datad(!\RegFile|registers[3][5]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~60 .extended_lut = "off";
defparam \RegFile|read_data2[5]~60 .lut_mask = 64'h0213021346574657;
defparam \RegFile|read_data2[5]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N6
cyclonev_lcell_comb \RegFile|registers[15][5]~feeder (
// Equation(s):
// \RegFile|registers[15][5]~feeder_combout  = ( \pc_to_reg_mux|out[5]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[5]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[15][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[15][5]~feeder .extended_lut = "off";
defparam \RegFile|registers[15][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[15][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y19_N7
dffeas \RegFile|registers[15][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][5] .is_wysiwyg = "true";
defparam \RegFile|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y21_N44
dffeas \RegFile|registers[12][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][5] .is_wysiwyg = "true";
defparam \RegFile|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N6
cyclonev_lcell_comb \RegFile|registers[14][5]~feeder (
// Equation(s):
// \RegFile|registers[14][5]~feeder_combout  = ( \pc_to_reg_mux|out[5]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[5]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[14][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[14][5]~feeder .extended_lut = "off";
defparam \RegFile|registers[14][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[14][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N7
dffeas \RegFile|registers[14][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][5] .is_wysiwyg = "true";
defparam \RegFile|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y21_N5
dffeas \RegFile|registers[13][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][5] .is_wysiwyg = "true";
defparam \RegFile|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y21_N3
cyclonev_lcell_comb \RegFile|read_data2[5]~58 (
// Equation(s):
// \RegFile|read_data2[5]~58_combout  = ( \RegFile|registers[13][5]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[14][5]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[15][5]~q 
// )) ) ) ) # ( !\RegFile|registers[13][5]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[14][5]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[15][5]~q )) ) ) ) # ( 
// \RegFile|registers[13][5]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[12][5]~q ) ) ) ) # ( !\RegFile|registers[13][5]~q  & ( !\InstructionMemory|rom~130_combout  & ( 
// (\RegFile|registers[12][5]~q  & !\InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[15][5]~q ),
	.datab(!\RegFile|registers[12][5]~q ),
	.datac(!\RegFile|registers[14][5]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[13][5]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~58 .extended_lut = "off";
defparam \RegFile|read_data2[5]~58 .lut_mask = 64'h330033FF0F550F55;
defparam \RegFile|read_data2[5]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N12
cyclonev_lcell_comb \RegFile|read_data2[5]~59 (
// Equation(s):
// \RegFile|read_data2[5]~59_combout  = ( \RegFile|registers[5][5]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout ) # (\RegFile|registers[7][5]~q ) ) ) ) # ( !\RegFile|registers[5][5]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[7][5]~q  & \InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[5][5]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[4][5]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[6][5]~q ))) ) ) ) # ( !\RegFile|registers[5][5]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[4][5]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[6][5]~q ))) ) ) )

	.dataa(!\RegFile|registers[4][5]~q ),
	.datab(!\RegFile|registers[6][5]~q ),
	.datac(!\RegFile|registers[7][5]~q ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|registers[5][5]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~59 .extended_lut = "off";
defparam \RegFile|read_data2[5]~59 .lut_mask = 64'h55335533000FFF0F;
defparam \RegFile|read_data2[5]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N30
cyclonev_lcell_comb \RegFile|read_data2[5]~405 (
// Equation(s):
// \RegFile|read_data2[5]~405_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[5]~60_combout )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[5]~59_combout )))))) # (\RegFile|read_data2[5]~57_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( ((((\RegFile|read_data2[16]~10_combout  & \RegFile|read_data2[5]~58_combout )) # (\RegFile|read_data2[5]~57_combout ))) ) )

	.dataa(!\RegFile|read_data2[5]~60_combout ),
	.datab(!\RegFile|read_data2[16]~10_combout ),
	.datac(!\RegFile|read_data2[5]~58_combout ),
	.datad(!\RegFile|read_data2[5]~59_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[5]~57_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~405_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~405 .extended_lut = "on";
defparam \RegFile|read_data2[5]~405 .lut_mask = 64'h10130303FFFFFFFF;
defparam \RegFile|read_data2[5]~405 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N18
cyclonev_lcell_comb \alu_b_mux|out[5]~6 (
// Equation(s):
// \alu_b_mux|out[5]~6_combout  = ( !\alu_b_mux|out[4]~0_combout  & ( \RegFile|read_data2[5]~405_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~46_combout ) ) ) ) # ( !\alu_b_mux|out[4]~0_combout  & ( 
// !\RegFile|read_data2[5]~405_combout  & ( (!\Control|WideOr5~0_combout  & (\InstructionMemory|rom~150_combout  & ((\RegFile|read_data2[5]~55_combout )))) # (\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~46_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\InstructionMemory|rom~46_combout ),
	.datac(!\RegFile|read_data2[5]~55_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\alu_b_mux|out[4]~0_combout ),
	.dataf(!\RegFile|read_data2[5]~405_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[5]~6 .extended_lut = "off";
defparam \alu_b_mux|out[5]~6 .lut_mask = 64'h05330000FF330000;
defparam \alu_b_mux|out[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y22_N30
cyclonev_lcell_comb \ALU|O_out[5]~56 (
// Equation(s):
// \ALU|O_out[5]~56_combout  = ( \alu_b_mux|out[5]~6_combout  & ( !\ALU|O_out[7]~48_combout  & ( !\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_a_mux|out[5]~5_combout ))) ) ) ) # ( !\alu_b_mux|out[5]~6_combout  & ( 
// !\ALU|O_out[7]~48_combout  & ( (!\Control|Selector9~5_combout  & (!\Control|Selector10~3_combout  $ (\alu_a_mux|out[5]~5_combout ))) # (\Control|Selector9~5_combout  & (!\Control|Selector10~3_combout  & \alu_a_mux|out[5]~5_combout )) ) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\alu_a_mux|out[5]~5_combout ),
	.datad(gnd),
	.datae(!\alu_b_mux|out[5]~6_combout ),
	.dataf(!\ALU|O_out[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[5]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[5]~56 .extended_lut = "off";
defparam \ALU|O_out[5]~56 .lut_mask = 64'h8686656500000000;
defparam \ALU|O_out[5]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y22_N36
cyclonev_lcell_comb \ALU|ShiftLeft0~10 (
// Equation(s):
// \ALU|ShiftLeft0~10_combout  = ( \alu_b_mux|out[5]~6_combout  & ( \alu_b_mux|out[2]~3_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[3]~4_combout )))) # (\alu_a_mux|out[0]~0_combout  & 
// (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[4]~5_combout ))) ) ) ) # ( !\alu_b_mux|out[5]~6_combout  & ( \alu_b_mux|out[2]~3_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[3]~4_combout  & \alu_a_mux|out[1]~1_combout )))) # 
// (\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[4]~5_combout ))) ) ) ) # ( \alu_b_mux|out[5]~6_combout  & ( !\alu_b_mux|out[2]~3_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout ) # 
// (\alu_b_mux|out[3]~4_combout )))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[4]~5_combout  & ((!\alu_a_mux|out[1]~1_combout )))) ) ) ) # ( !\alu_b_mux|out[5]~6_combout  & ( !\alu_b_mux|out[2]~3_combout  & ( (!\alu_a_mux|out[0]~0_combout  & 
// (((\alu_b_mux|out[3]~4_combout  & \alu_a_mux|out[1]~1_combout )))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[4]~5_combout  & ((!\alu_a_mux|out[1]~1_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\alu_b_mux|out[4]~5_combout ),
	.datac(!\alu_b_mux|out[3]~4_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_b_mux|out[5]~6_combout ),
	.dataf(!\alu_b_mux|out[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~10 .extended_lut = "off";
defparam \ALU|ShiftLeft0~10 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \ALU|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N21
cyclonev_lcell_comb \ALU|ShiftLeft0~1 (
// Equation(s):
// \ALU|ShiftLeft0~1_combout  = ( \RegFile|read_data1[1]~7_combout  & ( \Control|Decoder1~0_combout  & ( (!\alu_b_mux|out[4]~0_combout  & (\Control|WideOr1~1_combout  & !\InstructionMemory|rom~64_combout )) ) ) ) # ( !\RegFile|read_data1[1]~7_combout  & ( 
// \Control|Decoder1~0_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr1~1_combout  & (!\RegFile|read_data1[1]~11_combout )) # (\Control|WideOr1~1_combout  & ((!\InstructionMemory|rom~64_combout ))))) ) ) ) # ( 
// !\RegFile|read_data1[1]~7_combout  & ( !\Control|Decoder1~0_combout  & ( (!\RegFile|read_data1[1]~11_combout  & !\alu_b_mux|out[4]~0_combout ) ) ) )

	.dataa(!\RegFile|read_data1[1]~11_combout ),
	.datab(!\alu_b_mux|out[4]~0_combout ),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(!\InstructionMemory|rom~64_combout ),
	.datae(!\RegFile|read_data1[1]~7_combout ),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~1 .extended_lut = "off";
defparam \ALU|ShiftLeft0~1 .lut_mask = 64'h888800008C800C00;
defparam \ALU|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N12
cyclonev_lcell_comb \ALU|ShiftLeft0~9 (
// Equation(s):
// \ALU|ShiftLeft0~9_combout  = ( \alu_b_mux|out[0]~49_combout  & ( (\ALU|ShiftLeft0~1_combout  & ((\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[1]~52_combout ))) ) ) # ( !\alu_b_mux|out[0]~49_combout  & ( (\alu_b_mux|out[1]~52_combout  & 
// (\ALU|ShiftLeft0~1_combout  & !\alu_a_mux|out[0]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\alu_b_mux|out[1]~52_combout ),
	.datac(!\ALU|ShiftLeft0~1_combout ),
	.datad(!\alu_a_mux|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|out[0]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~9 .extended_lut = "off";
defparam \ALU|ShiftLeft0~9 .lut_mask = 64'h03000300030F030F;
defparam \ALU|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y22_N18
cyclonev_lcell_comb \ALU|ShiftLeft0~11 (
// Equation(s):
// \ALU|ShiftLeft0~11_combout  = ( !\alu_a_mux|out[3]~3_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~10_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftLeft0~9_combout ))) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[2]~2_combout ),
	.datac(!\ALU|ShiftLeft0~10_combout ),
	.datad(!\ALU|ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~11 .extended_lut = "off";
defparam \ALU|ShiftLeft0~11 .lut_mask = 64'h0C3F0C3F00000000;
defparam \ALU|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N15
cyclonev_lcell_comb \ALU|O_out[7]~50 (
// Equation(s):
// \ALU|O_out[7]~50_combout  = ( \ALU|Equal5~0_combout  & ( (!\Control|Selector10~3_combout  & \Control|Selector9~5_combout ) ) ) # ( !\ALU|Equal5~0_combout  & ( (\Control|Selector9~5_combout  & ((!\Control|Selector10~3_combout ) # 
// (\alu_a_mux|out[4]~4_combout ))) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(gnd),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\Control|Selector9~5_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[7]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[7]~50 .extended_lut = "off";
defparam \ALU|O_out[7]~50 .lut_mask = 64'h00F500F500F000F0;
defparam \ALU|O_out[7]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y20_N5
dffeas \RegFile|registers[25][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][30] .is_wysiwyg = "true";
defparam \RegFile|registers[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y23_N23
dffeas \RegFile|registers[24][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][30] .is_wysiwyg = "true";
defparam \RegFile|registers[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N35
dffeas \RegFile|registers[27][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][30] .is_wysiwyg = "true";
defparam \RegFile|registers[27][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N36
cyclonev_lcell_comb \RegFile|registers[26][30]~feeder (
// Equation(s):
// \RegFile|registers[26][30]~feeder_combout  = ( \pc_to_reg_mux|out[30]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[30]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][30]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y20_N37
dffeas \RegFile|registers[26][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][30] .is_wysiwyg = "true";
defparam \RegFile|registers[26][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N33
cyclonev_lcell_comb \RegFile|read_data1[30]~163 (
// Equation(s):
// \RegFile|read_data1[30]~163_combout  = ( \RegFile|registers[27][30]~q  & ( \RegFile|registers[26][30]~q  & ( ((!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[24][30]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[25][30]~q 
// ))) # (\InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[27][30]~q  & ( \RegFile|registers[26][30]~q  & ( (!\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[24][30]~q ))) # 
// (\InstructionMemory|rom~159_combout  & (\RegFile|registers[25][30]~q )))) # (\InstructionMemory|rom~169_combout  & (!\InstructionMemory|rom~159_combout )) ) ) ) # ( \RegFile|registers[27][30]~q  & ( !\RegFile|registers[26][30]~q  & ( 
// (!\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[24][30]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[25][30]~q )))) # (\InstructionMemory|rom~169_combout  & 
// (\InstructionMemory|rom~159_combout )) ) ) ) # ( !\RegFile|registers[27][30]~q  & ( !\RegFile|registers[26][30]~q  & ( (!\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[24][30]~q ))) # 
// (\InstructionMemory|rom~159_combout  & (\RegFile|registers[25][30]~q )))) ) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\InstructionMemory|rom~159_combout ),
	.datac(!\RegFile|registers[25][30]~q ),
	.datad(!\RegFile|registers[24][30]~q ),
	.datae(!\RegFile|registers[27][30]~q ),
	.dataf(!\RegFile|registers[26][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[30]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[30]~163 .extended_lut = "off";
defparam \RegFile|read_data1[30]~163 .lut_mask = 64'h028A139B46CE57DF;
defparam \RegFile|read_data1[30]~163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y21_N53
dffeas \RegFile|registers[28][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][30] .is_wysiwyg = "true";
defparam \RegFile|registers[28][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y22_N36
cyclonev_lcell_comb \RegFile|registers[29][30]~feeder (
// Equation(s):
// \RegFile|registers[29][30]~feeder_combout  = ( \pc_to_reg_mux|out[30]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[30]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][30]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y22_N38
dffeas \RegFile|registers[29][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][30] .is_wysiwyg = "true";
defparam \RegFile|registers[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y21_N28
dffeas \RegFile|registers[30][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][30] .is_wysiwyg = "true";
defparam \RegFile|registers[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N44
dffeas \RegFile|registers[31][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][30] .is_wysiwyg = "true";
defparam \RegFile|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N42
cyclonev_lcell_comb \RegFile|read_data1[30]~164 (
// Equation(s):
// \RegFile|read_data1[30]~164_combout  = ( \RegFile|registers[31][30]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[29][30]~q ) ) ) ) # ( !\RegFile|registers[31][30]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[29][30]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[31][30]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[28][30]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[30][30]~q ))) ) ) ) # ( !\RegFile|registers[31][30]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[28][30]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[30][30]~q ))) ) ) )

	.dataa(!\RegFile|registers[28][30]~q ),
	.datab(!\RegFile|registers[29][30]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[30][30]~q ),
	.datae(!\RegFile|registers[31][30]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[30]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[30]~164 .extended_lut = "off";
defparam \RegFile|read_data1[30]~164 .lut_mask = 64'h505F505F30303F3F;
defparam \RegFile|read_data1[30]~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N56
dffeas \RegFile|registers[6][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][30] .is_wysiwyg = "true";
defparam \RegFile|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N39
cyclonev_lcell_comb \RegFile|registers[4][30]~feeder (
// Equation(s):
// \RegFile|registers[4][30]~feeder_combout  = ( \pc_to_reg_mux|out[30]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[30]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][30]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N41
dffeas \RegFile|registers[4][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][30] .is_wysiwyg = "true";
defparam \RegFile|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N59
dffeas \RegFile|registers[7][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][30] .is_wysiwyg = "true";
defparam \RegFile|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N3
cyclonev_lcell_comb \RegFile|registers[5][30]~feeder (
// Equation(s):
// \RegFile|registers[5][30]~feeder_combout  = ( \pc_to_reg_mux|out[30]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[30]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[5][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[5][30]~feeder .extended_lut = "off";
defparam \RegFile|registers[5][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[5][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N5
dffeas \RegFile|registers[5][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[5][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][30] .is_wysiwyg = "true";
defparam \RegFile|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N36
cyclonev_lcell_comb \RegFile|read_data1[30]~165 (
// Equation(s):
// \RegFile|read_data1[30]~165_combout  = ( \RegFile|registers[5][30]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout ) # (\RegFile|registers[7][30]~q ) ) ) ) # ( !\RegFile|registers[5][30]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[7][30]~q  & \InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[5][30]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[4][30]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[6][30]~q )) ) ) ) # ( !\RegFile|registers[5][30]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[4][30]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[6][30]~q )) ) ) )

	.dataa(!\RegFile|registers[6][30]~q ),
	.datab(!\RegFile|registers[4][30]~q ),
	.datac(!\RegFile|registers[7][30]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\RegFile|registers[5][30]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[30]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[30]~165 .extended_lut = "off";
defparam \RegFile|read_data1[30]~165 .lut_mask = 64'h33553355000FFF0F;
defparam \RegFile|read_data1[30]~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N50
dffeas \RegFile|registers[2][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][30] .is_wysiwyg = "true";
defparam \RegFile|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N41
dffeas \RegFile|registers[1][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][30] .is_wysiwyg = "true";
defparam \RegFile|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N15
cyclonev_lcell_comb \RegFile|registers[3][30]~feeder (
// Equation(s):
// \RegFile|registers[3][30]~feeder_combout  = ( \pc_to_reg_mux|out[30]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[30]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[3][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[3][30]~feeder .extended_lut = "off";
defparam \RegFile|registers[3][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[3][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N17
dffeas \RegFile|registers[3][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][30] .is_wysiwyg = "true";
defparam \RegFile|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N51
cyclonev_lcell_comb \RegFile|read_data1[30]~166 (
// Equation(s):
// \RegFile|read_data1[30]~166_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[3][30]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[2][30]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[1][30]~q  ) ) )

	.dataa(!\RegFile|registers[2][30]~q ),
	.datab(gnd),
	.datac(!\RegFile|registers[1][30]~q ),
	.datad(!\RegFile|registers[3][30]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[30]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[30]~166 .extended_lut = "off";
defparam \RegFile|read_data1[30]~166 .lut_mask = 64'h00000F0F555500FF;
defparam \RegFile|read_data1[30]~166 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N57
cyclonev_lcell_comb \RegFile|read_data1[30]~167 (
// Equation(s):
// \RegFile|read_data1[30]~167_combout  = ( \RegFile|read_data1[30]~165_combout  & ( \RegFile|read_data1[30]~166_combout  & ( (!\InstructionMemory|rom~179_combout ) # ((\RegFile|read_data1[30]~164_combout  & \InstructionMemory|rom~174_combout )) ) ) ) # ( 
// !\RegFile|read_data1[30]~165_combout  & ( \RegFile|read_data1[30]~166_combout  & ( (!\InstructionMemory|rom~179_combout  & ((!\InstructionMemory|rom~174_combout ))) # (\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[30]~164_combout  & 
// \InstructionMemory|rom~174_combout )) ) ) ) # ( \RegFile|read_data1[30]~165_combout  & ( !\RegFile|read_data1[30]~166_combout  & ( (\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout ) # (\RegFile|read_data1[30]~164_combout ))) ) 
// ) ) # ( !\RegFile|read_data1[30]~165_combout  & ( !\RegFile|read_data1[30]~166_combout  & ( (\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[30]~164_combout  & \InstructionMemory|rom~174_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~179_combout ),
	.datab(!\RegFile|read_data1[30]~164_combout ),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~174_combout ),
	.datae(!\RegFile|read_data1[30]~165_combout ),
	.dataf(!\RegFile|read_data1[30]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[30]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[30]~167 .extended_lut = "off";
defparam \RegFile|read_data1[30]~167 .lut_mask = 64'h001100BBAA11AABB;
defparam \RegFile|read_data1[30]~167 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N27
cyclonev_lcell_comb \RegFile|read_data1[30]~168 (
// Equation(s):
// \RegFile|read_data1[30]~168_combout  = ( \RegFile|read_data1[30]~167_combout  & ( !\RegFile|Equal0~0_combout  ) ) # ( !\RegFile|read_data1[30]~167_combout  & ( !\RegFile|Equal0~0_combout  & ( (\RegFile|read_data1[30]~163_combout  & 
// \RegFile|read_data1[11]~53_combout ) ) ) )

	.dataa(!\RegFile|read_data1[30]~163_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegFile|read_data1[11]~53_combout ),
	.datae(!\RegFile|read_data1[30]~167_combout ),
	.dataf(!\RegFile|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[30]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[30]~168 .extended_lut = "off";
defparam \RegFile|read_data1[30]~168 .lut_mask = 64'h0055FFFF00000000;
defparam \RegFile|read_data1[30]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N21
cyclonev_lcell_comb \alu_a_mux|out[30]~30 (
// Equation(s):
// \alu_a_mux|out[30]~30_combout  = ( \RegFile|read_data1[30]~168_combout  & ( (!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[30]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[30]~30 .extended_lut = "off";
defparam \alu_a_mux|out[30]~30 .lut_mask = 64'h00000000FFF0FFF0;
defparam \alu_a_mux|out[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N9
cyclonev_lcell_comb \ALU|O_out[30]~207 (
// Equation(s):
// \ALU|O_out[30]~207_combout  = ( \alu_b_mux|out[30]~45_combout  & ( \alu_a_mux|out[30]~30_combout  & ( (\Control|Selector9~5_combout  & (\ALU|O_out[1]~26_combout  & \ALU|Equal2~0_combout )) ) ) ) # ( !\alu_b_mux|out[30]~45_combout  & ( 
// \alu_a_mux|out[30]~30_combout  & ( (\ALU|O_out[1]~26_combout  & (\ALU|Equal2~0_combout  & (!\Control|Selector9~5_combout  $ (!\Control|Selector10~3_combout )))) ) ) ) # ( \alu_b_mux|out[30]~45_combout  & ( !\alu_a_mux|out[30]~30_combout  & ( 
// (\ALU|O_out[1]~26_combout  & (\ALU|Equal2~0_combout  & (!\Control|Selector9~5_combout  $ (!\Control|Selector10~3_combout )))) ) ) ) # ( !\alu_b_mux|out[30]~45_combout  & ( !\alu_a_mux|out[30]~30_combout  & ( (!\Control|Selector9~5_combout  & 
// (\ALU|O_out[1]~26_combout  & (!\Control|Selector10~3_combout  & \ALU|Equal2~0_combout ))) ) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\ALU|O_out[1]~26_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\ALU|Equal2~0_combout ),
	.datae(!\alu_b_mux|out[30]~45_combout ),
	.dataf(!\alu_a_mux|out[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[30]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[30]~207 .extended_lut = "off";
defparam \ALU|O_out[30]~207 .lut_mask = 64'h0020001200120011;
defparam \ALU|O_out[30]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N39
cyclonev_lcell_comb \RegFile|read_data1[3]~178 (
// Equation(s):
// \RegFile|read_data1[3]~178_combout  = ( \RegFile|read_data1[3]~22_combout  & ( !\RegFile|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegFile|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[3]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[3]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[3]~178 .extended_lut = "off";
defparam \RegFile|read_data1[3]~178 .lut_mask = 64'h00000000FF00FF00;
defparam \RegFile|read_data1[3]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N42
cyclonev_lcell_comb \ALU|Equal0~1 (
// Equation(s):
// \ALU|Equal0~1_combout  = ( \RegFile|read_data1[2]~177_combout  & ( \RegFile|read_data1[3]~178_combout  & ( (!\InstructionMemory|rom~68_combout  & (\Control|WideOr1~1_combout  & (!\InstructionMemory|rom~79_combout  & \Control|Decoder1~0_combout ))) ) ) ) # 
// ( !\RegFile|read_data1[2]~177_combout  & ( \RegFile|read_data1[3]~178_combout  & ( (!\InstructionMemory|rom~68_combout  & (\Control|WideOr1~1_combout  & (!\InstructionMemory|rom~79_combout  & \Control|Decoder1~0_combout ))) ) ) ) # ( 
// \RegFile|read_data1[2]~177_combout  & ( !\RegFile|read_data1[3]~178_combout  & ( (!\Control|WideOr1~1_combout ) # ((!\Control|Decoder1~0_combout ) # ((!\InstructionMemory|rom~68_combout  & !\InstructionMemory|rom~79_combout ))) ) ) ) # ( 
// !\RegFile|read_data1[2]~177_combout  & ( !\RegFile|read_data1[3]~178_combout  & ( (!\InstructionMemory|rom~68_combout  & (\Control|WideOr1~1_combout  & (!\InstructionMemory|rom~79_combout  & \Control|Decoder1~0_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~68_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(!\InstructionMemory|rom~79_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(!\RegFile|read_data1[2]~177_combout ),
	.dataf(!\RegFile|read_data1[3]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~1 .extended_lut = "off";
defparam \ALU|Equal0~1 .lut_mask = 64'h0020FFEC00200020;
defparam \ALU|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N21
cyclonev_lcell_comb \RegFile|read_data1[0]~175 (
// Equation(s):
// \RegFile|read_data1[0]~175_combout  = ( !\RegFile|read_data1[0]~5_combout  & ( !\RegFile|read_data1[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegFile|read_data1[0]~1_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[0]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[0]~175 .extended_lut = "off";
defparam \RegFile|read_data1[0]~175 .lut_mask = 64'hFF00FF0000000000;
defparam \RegFile|read_data1[0]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N42
cyclonev_lcell_comb \ALU|Equal0~0 (
// Equation(s):
// \ALU|Equal0~0_combout  = ( \Control|Decoder1~0_combout  & ( \RegFile|read_data1[1]~176_combout  & ( (!\Control|WideOr1~1_combout  & (((\RegFile|read_data1[0]~175_combout )))) # (\Control|WideOr1~1_combout  & (!\InstructionMemory|rom~64_combout  & 
// ((!\InstructionMemory|rom~57_combout )))) ) ) ) # ( !\Control|Decoder1~0_combout  & ( \RegFile|read_data1[1]~176_combout  & ( \RegFile|read_data1[0]~175_combout  ) ) ) # ( \Control|Decoder1~0_combout  & ( !\RegFile|read_data1[1]~176_combout  & ( 
// (\Control|WideOr1~1_combout  & (!\InstructionMemory|rom~64_combout  & !\InstructionMemory|rom~57_combout )) ) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\InstructionMemory|rom~64_combout ),
	.datac(!\RegFile|read_data1[0]~175_combout ),
	.datad(!\InstructionMemory|rom~57_combout ),
	.datae(!\Control|Decoder1~0_combout ),
	.dataf(!\RegFile|read_data1[1]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~0 .extended_lut = "off";
defparam \ALU|Equal0~0 .lut_mask = 64'h000044000F0F4E0A;
defparam \ALU|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N45
cyclonev_lcell_comb \ALU|O_out[30]~192 (
// Equation(s):
// \ALU|O_out[30]~192_combout  = ( \ALU|O_out[7]~23_combout  & ( (!\alu_a_mux|out[4]~4_combout  & (\ALU|Equal0~1_combout  & (!\ALU|Equal5~0_combout  & \ALU|Equal0~0_combout ))) ) ) # ( !\ALU|O_out[7]~23_combout  & ( !\ALU|Equal5~0_combout  ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\ALU|Equal5~0_combout ),
	.datad(!\ALU|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[30]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[30]~192 .extended_lut = "off";
defparam \ALU|O_out[30]~192 .lut_mask = 64'hF0F0F0F000200020;
defparam \ALU|O_out[30]~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N30
cyclonev_lcell_comb \ALU|O_out[30]~193 (
// Equation(s):
// \ALU|O_out[30]~193_combout  = ( !\ALU|Equal5~0_combout  & ( \Control|Selector9~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU|Equal5~0_combout ),
	.dataf(!\Control|Selector9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[30]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[30]~193 .extended_lut = "off";
defparam \ALU|O_out[30]~193 .lut_mask = 64'h00000000FFFF0000;
defparam \ALU|O_out[30]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N27
cyclonev_lcell_comb \ALU|ShiftRight1~21 (
// Equation(s):
// \ALU|ShiftRight1~21_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[31]~47_combout  ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[30]~45_combout ))) # (\alu_a_mux|out[1]~1_combout  & 
// (\alu_b_mux|out[31]~47_combout )) ) )

	.dataa(!\alu_b_mux|out[31]~47_combout ),
	.datab(gnd),
	.datac(!\alu_a_mux|out[1]~1_combout ),
	.datad(!\alu_b_mux|out[30]~45_combout ),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~21 .extended_lut = "off";
defparam \ALU|ShiftRight1~21 .lut_mask = 64'h05F505F555555555;
defparam \ALU|ShiftRight1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y21_N24
cyclonev_lcell_comb \ALU|ShiftRight0~2 (
// Equation(s):
// \ALU|ShiftRight0~2_combout  = ( \alu_a_mux|out[0]~0_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[31]~47_combout  ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[30]~45_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_b_mux|out[30]~45_combout ),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~2 .extended_lut = "off";
defparam \ALU|ShiftRight0~2 .lut_mask = 64'h0F0F00FF00000000;
defparam \ALU|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N21
cyclonev_lcell_comb \ALU|O_out[30]~203 (
// Equation(s):
// \ALU|O_out[30]~203_combout  = ( \ALU|ShiftRight1~21_combout  & ( \ALU|ShiftRight0~2_combout  & ( (!\alu_a_mux|out[4]~4_combout  & (((!\Control|Selector10~3_combout  & \alu_b_mux|out[31]~47_combout )) # (\ALU|Equal0~1_combout ))) # 
// (\alu_a_mux|out[4]~4_combout  & (!\Control|Selector10~3_combout  & ((\alu_b_mux|out[31]~47_combout )))) ) ) ) # ( !\ALU|ShiftRight1~21_combout  & ( \ALU|ShiftRight0~2_combout  & ( (!\Control|Selector10~3_combout  & (\alu_b_mux|out[31]~47_combout  & 
// ((!\ALU|Equal0~1_combout ) # (\alu_a_mux|out[4]~4_combout )))) # (\Control|Selector10~3_combout  & (!\alu_a_mux|out[4]~4_combout  & (\ALU|Equal0~1_combout ))) ) ) ) # ( \ALU|ShiftRight1~21_combout  & ( !\ALU|ShiftRight0~2_combout  & ( 
// (!\Control|Selector10~3_combout  & (((!\alu_a_mux|out[4]~4_combout  & \ALU|Equal0~1_combout )) # (\alu_b_mux|out[31]~47_combout ))) ) ) ) # ( !\ALU|ShiftRight1~21_combout  & ( !\ALU|ShiftRight0~2_combout  & ( (!\Control|Selector10~3_combout  & 
// (\alu_b_mux|out[31]~47_combout  & ((!\ALU|Equal0~1_combout ) # (\alu_a_mux|out[4]~4_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\ALU|Equal0~1_combout ),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(!\ALU|ShiftRight1~21_combout ),
	.dataf(!\ALU|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[30]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[30]~203 .extended_lut = "off";
defparam \ALU|O_out[30]~203 .lut_mask = 64'h00C408CC02C60ACE;
defparam \ALU|O_out[30]~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N21
cyclonev_lcell_comb \ALU|O_out[30]~189 (
// Equation(s):
// \ALU|O_out[30]~189_combout  = ( \alu_a_mux|out[3]~3_combout  & ( !\alu_a_mux|out[4]~4_combout  ) ) # ( !\alu_a_mux|out[3]~3_combout  & ( (!\alu_a_mux|out[4]~4_combout  & !\alu_a_mux|out[2]~2_combout ) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(gnd),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[30]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[30]~189 .extended_lut = "off";
defparam \ALU|O_out[30]~189 .lut_mask = 64'hA0A0A0A0AAAAAAAA;
defparam \ALU|O_out[30]~189 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N48
cyclonev_lcell_comb \ALU|O_out[30]~190 (
// Equation(s):
// \ALU|O_out[30]~190_combout  = ( !\InstructionMemory|rom~79_combout  & ( \RegFile|read_data1[4]~187_combout  & ( (\InstructionMemory|rom~68_combout  & (\Control|WideOr1~1_combout  & \Control|Decoder1~0_combout )) ) ) ) # ( \InstructionMemory|rom~79_combout 
//  & ( !\RegFile|read_data1[4]~187_combout  & ( (!\RegFile|read_data1[2]~177_combout  & ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ))) ) ) ) # ( !\InstructionMemory|rom~79_combout  & ( !\RegFile|read_data1[4]~187_combout  & ( 
// (!\Control|WideOr1~1_combout  & (((!\RegFile|read_data1[2]~177_combout )))) # (\Control|WideOr1~1_combout  & ((!\Control|Decoder1~0_combout  & ((!\RegFile|read_data1[2]~177_combout ))) # (\Control|Decoder1~0_combout  & (\InstructionMemory|rom~68_combout 
// )))) ) ) )

	.dataa(!\InstructionMemory|rom~68_combout ),
	.datab(!\RegFile|read_data1[2]~177_combout ),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(!\InstructionMemory|rom~79_combout ),
	.dataf(!\RegFile|read_data1[4]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[30]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[30]~190 .extended_lut = "off";
defparam \ALU|O_out[30]~190 .lut_mask = 64'hCCC5CCC000050000;
defparam \ALU|O_out[30]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y24_N24
cyclonev_lcell_comb \RegFile|read_data2[7]~397 (
// Equation(s):
// \RegFile|read_data2[7]~397_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & ((\RegFile|read_data2[7]~80_combout ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[7]~79_combout ))))) # (\RegFile|read_data2[7]~77_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( ((((\RegFile|read_data2[16]~10_combout  & \RegFile|read_data2[7]~78_combout )) # (\RegFile|read_data2[7]~77_combout ))) ) )

	.dataa(!\RegFile|read_data2[16]~10_combout ),
	.datab(!\RegFile|read_data2[7]~79_combout ),
	.datac(!\RegFile|read_data2[7]~78_combout ),
	.datad(!\RegFile|read_data2[7]~80_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[7]~77_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~397_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~397 .extended_lut = "on";
defparam \RegFile|read_data2[7]~397 .lut_mask = 64'h01510505FFFFFFFF;
defparam \RegFile|read_data2[7]~397 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y24_N0
cyclonev_lcell_comb \alu_b_mux|out[7]~8 (
// Equation(s):
// \alu_b_mux|out[7]~8_combout  = ( \RegFile|read_data2[7]~75_combout  & ( \RegFile|read_data2[7]~397_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~64_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[7]~75_combout  & ( \RegFile|read_data2[7]~397_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~64_combout ))) ) ) ) # ( \RegFile|read_data2[7]~75_combout  & ( 
// !\RegFile|read_data2[7]~397_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout  & (\InstructionMemory|rom~150_combout )) # (\Control|WideOr5~0_combout  & ((\InstructionMemory|rom~64_combout ))))) ) ) ) # ( 
// !\RegFile|read_data2[7]~75_combout  & ( !\RegFile|read_data2[7]~397_combout  & ( (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~64_combout  & !\alu_b_mux|out[4]~0_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\Control|WideOr5~0_combout ),
	.datac(!\InstructionMemory|rom~64_combout ),
	.datad(!\alu_b_mux|out[4]~0_combout ),
	.datae(!\RegFile|read_data2[7]~75_combout ),
	.dataf(!\RegFile|read_data2[7]~397_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[7]~8 .extended_lut = "off";
defparam \alu_b_mux|out[7]~8 .lut_mask = 64'h03004700CF00CF00;
defparam \alu_b_mux|out[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y24_N48
cyclonev_lcell_comb \RegFile|read_data2[8]~393 (
// Equation(s):
// \RegFile|read_data2[8]~393_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & ((\RegFile|read_data2[8]~90_combout ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[8]~89_combout ))))) # (\RegFile|read_data2[8]~87_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( ((((\RegFile|read_data2[8]~88_combout  & \RegFile|read_data2[16]~10_combout )) # (\RegFile|read_data2[8]~87_combout ))) ) )

	.dataa(!\RegFile|read_data2[8]~89_combout ),
	.datab(!\RegFile|read_data2[8]~90_combout ),
	.datac(!\RegFile|read_data2[8]~88_combout ),
	.datad(!\RegFile|read_data2[16]~10_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[8]~87_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~393 .extended_lut = "on";
defparam \RegFile|read_data2[8]~393 .lut_mask = 64'h0035000FFFFFFFFF;
defparam \RegFile|read_data2[8]~393 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y24_N6
cyclonev_lcell_comb \alu_b_mux|out[8]~9 (
// Equation(s):
// \alu_b_mux|out[8]~9_combout  = ( !\alu_b_mux|out[4]~0_combout  & ( \RegFile|read_data2[8]~393_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~68_combout ) ) ) ) # ( !\alu_b_mux|out[4]~0_combout  & ( 
// !\RegFile|read_data2[8]~393_combout  & ( (!\Control|WideOr5~0_combout  & (\RegFile|read_data2[8]~85_combout  & ((\InstructionMemory|rom~150_combout )))) # (\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~68_combout )))) ) ) )

	.dataa(!\RegFile|read_data2[8]~85_combout ),
	.datab(!\InstructionMemory|rom~68_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\alu_b_mux|out[4]~0_combout ),
	.dataf(!\RegFile|read_data2[8]~393_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[8]~9 .extended_lut = "off";
defparam \alu_b_mux|out[8]~9 .lut_mask = 64'h05330000FF330000;
defparam \alu_b_mux|out[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N30
cyclonev_lcell_comb \ALU|ShiftLeft0~21 (
// Equation(s):
// \ALU|ShiftLeft0~21_combout  = ( \alu_b_mux|out[10]~12_combout  & ( \alu_b_mux|out[8]~9_combout  & ( (!\alu_a_mux|out[0]~0_combout ) # ((!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[9]~11_combout )) # (\alu_a_mux|out[1]~1_combout  & 
// ((\alu_b_mux|out[7]~8_combout )))) ) ) ) # ( !\alu_b_mux|out[10]~12_combout  & ( \alu_b_mux|out[8]~9_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout )))) # (\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout  & 
// (\alu_b_mux|out[9]~11_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[7]~8_combout ))))) ) ) ) # ( \alu_b_mux|out[10]~12_combout  & ( !\alu_b_mux|out[8]~9_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout )))) # 
// (\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[9]~11_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[7]~8_combout ))))) ) ) ) # ( !\alu_b_mux|out[10]~12_combout  & ( !\alu_b_mux|out[8]~9_combout  & ( 
// (\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[9]~11_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[7]~8_combout ))))) ) ) )

	.dataa(!\alu_b_mux|out[9]~11_combout ),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_a_mux|out[1]~1_combout ),
	.datad(!\alu_b_mux|out[7]~8_combout ),
	.datae(!\alu_b_mux|out[10]~12_combout ),
	.dataf(!\alu_b_mux|out[8]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~21 .extended_lut = "off";
defparam \ALU|ShiftLeft0~21 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \ALU|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N36
cyclonev_lcell_comb \ALU|ShiftLeft0~13 (
// Equation(s):
// \ALU|ShiftLeft0~13_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[5]~6_combout  & ( (!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[3]~4_combout ) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[5]~6_combout  & ( 
// (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[6]~7_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[4]~5_combout )) ) ) ) # ( \alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[5]~6_combout  & ( (\alu_b_mux|out[3]~4_combout  & 
// \alu_a_mux|out[1]~1_combout ) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[5]~6_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[6]~7_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[4]~5_combout )) ) ) )

	.dataa(!\alu_b_mux|out[3]~4_combout ),
	.datab(!\alu_a_mux|out[1]~1_combout ),
	.datac(!\alu_b_mux|out[4]~5_combout ),
	.datad(!\alu_b_mux|out[6]~7_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_b_mux|out[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~13 .extended_lut = "off";
defparam \ALU|ShiftLeft0~13 .lut_mask = 64'h03CF111103CFDDDD;
defparam \ALU|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N42
cyclonev_lcell_comb \ALU|ShiftLeft0~12 (
// Equation(s):
// \ALU|ShiftLeft0~12_combout  = ( !\alu_a_mux|out[1]~1_combout  & ( \alu_a_mux|out[0]~0_combout  & ( (\alu_b_mux|out[1]~52_combout  & !\alu_b_mux|out[4]~0_combout ) ) ) ) # ( \alu_a_mux|out[1]~1_combout  & ( !\alu_a_mux|out[0]~0_combout  & ( 
// (\alu_b_mux|out[0]~49_combout  & !\alu_b_mux|out[4]~0_combout ) ) ) ) # ( !\alu_a_mux|out[1]~1_combout  & ( !\alu_a_mux|out[0]~0_combout  & ( (!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[2]~50_combout ) ) ) )

	.dataa(!\alu_b_mux|out[0]~49_combout ),
	.datab(!\alu_b_mux|out[1]~52_combout ),
	.datac(!\alu_b_mux|out[4]~0_combout ),
	.datad(!\alu_b_mux|out[2]~50_combout ),
	.datae(!\alu_a_mux|out[1]~1_combout ),
	.dataf(!\alu_a_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~12 .extended_lut = "off";
defparam \ALU|ShiftLeft0~12 .lut_mask = 64'h00F0505030300000;
defparam \ALU|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N24
cyclonev_lcell_comb \InstructionMemory|rom~84 (
// Equation(s):
// \InstructionMemory|rom~84_combout  = ( \InstructionMemory|rom~80_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\PC|pc_out [11]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~84 .extended_lut = "off";
defparam \InstructionMemory|rom~84 .lut_mask = 64'h0000000000F000F0;
defparam \InstructionMemory|rom~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N24
cyclonev_lcell_comb \PCAdder|Add0~33 (
// Equation(s):
// \PCAdder|Add0~33_sumout  = SUM(( !\PC|pc_out [10] ) + ( GND ) + ( \PCAdder|Add0~30  ))
// \PCAdder|Add0~34  = CARRY(( !\PC|pc_out [10] ) + ( GND ) + ( \PCAdder|Add0~30  ))

	.dataa(gnd),
	.datab(!\PC|pc_out [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~33_sumout ),
	.cout(\PCAdder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~33 .extended_lut = "off";
defparam \PCAdder|Add0~33 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \PCAdder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N27
cyclonev_lcell_comb \PCAdder|Add0~37 (
// Equation(s):
// \PCAdder|Add0~37_sumout  = SUM(( !\PC|pc_out [11] ) + ( GND ) + ( \PCAdder|Add0~34  ))
// \PCAdder|Add0~38  = CARRY(( !\PC|pc_out [11] ) + ( GND ) + ( \PCAdder|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~37_sumout ),
	.cout(\PCAdder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~37 .extended_lut = "off";
defparam \PCAdder|Add0~37 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \PCAdder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N36
cyclonev_lcell_comb \RegFile|registers[26][11]~feeder (
// Equation(s):
// \RegFile|registers[26][11]~feeder_combout  = ( \pc_to_reg_mux|out[11]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[11]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][11]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N38
dffeas \RegFile|registers[26][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][11] .is_wysiwyg = "true";
defparam \RegFile|registers[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y25_N59
dffeas \RegFile|registers[24][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][11] .is_wysiwyg = "true";
defparam \RegFile|registers[24][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y28_N15
cyclonev_lcell_comb \RegFile|registers[27][11]~feeder (
// Equation(s):
// \RegFile|registers[27][11]~feeder_combout  = ( \pc_to_reg_mux|out[11]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[11]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[27][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[27][11]~feeder .extended_lut = "off";
defparam \RegFile|registers[27][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[27][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y28_N17
dffeas \RegFile|registers[27][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[27][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][11] .is_wysiwyg = "true";
defparam \RegFile|registers[27][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N12
cyclonev_lcell_comb \RegFile|registers[25][11]~feeder (
// Equation(s):
// \RegFile|registers[25][11]~feeder_combout  = ( \pc_to_reg_mux|out[11]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[11]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][11]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N14
dffeas \RegFile|registers[25][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][11] .is_wysiwyg = "true";
defparam \RegFile|registers[25][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y28_N57
cyclonev_lcell_comb \RegFile|read_data1[11]~60 (
// Equation(s):
// \RegFile|read_data1[11]~60_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[27][11]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[25][11]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[26][11]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[24][11]~q  ) ) )

	.dataa(!\RegFile|registers[26][11]~q ),
	.datab(!\RegFile|registers[24][11]~q ),
	.datac(!\RegFile|registers[27][11]~q ),
	.datad(!\RegFile|registers[25][11]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[11]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[11]~60 .extended_lut = "off";
defparam \RegFile|read_data1[11]~60 .lut_mask = 64'h3333555500FF0F0F;
defparam \RegFile|read_data1[11]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y24_N19
dffeas \RegFile|registers[4][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][11] .is_wysiwyg = "true";
defparam \RegFile|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N44
dffeas \RegFile|registers[7][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][11] .is_wysiwyg = "true";
defparam \RegFile|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N11
dffeas \RegFile|registers[5][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][11] .is_wysiwyg = "true";
defparam \RegFile|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N26
dffeas \RegFile|registers[6][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][11] .is_wysiwyg = "true";
defparam \RegFile|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N24
cyclonev_lcell_comb \RegFile|read_data1[11]~62 (
// Equation(s):
// \RegFile|read_data1[11]~62_combout  = ( \RegFile|registers[6][11]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][11]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][11]~q )) ) ) ) # ( !\RegFile|registers[6][11]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][11]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][11]~q )) ) ) ) # ( \RegFile|registers[6][11]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[4][11]~q ) ) ) ) # ( !\RegFile|registers[6][11]~q  & ( 
// !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[4][11]~q  & !\InstructionMemory|rom~169_combout ) ) ) )

	.dataa(!\RegFile|registers[4][11]~q ),
	.datab(!\RegFile|registers[7][11]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[5][11]~q ),
	.datae(!\RegFile|registers[6][11]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[11]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[11]~62 .extended_lut = "off";
defparam \RegFile|read_data1[11]~62 .lut_mask = 64'h50505F5F03F303F3;
defparam \RegFile|read_data1[11]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y27_N17
dffeas \RegFile|registers[29][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][11] .is_wysiwyg = "true";
defparam \RegFile|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N30
cyclonev_lcell_comb \RegFile|registers[31][11]~feeder (
// Equation(s):
// \RegFile|registers[31][11]~feeder_combout  = ( \pc_to_reg_mux|out[11]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[11]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[31][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[31][11]~feeder .extended_lut = "off";
defparam \RegFile|registers[31][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[31][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N32
dffeas \RegFile|registers[31][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[31][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][11] .is_wysiwyg = "true";
defparam \RegFile|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N56
dffeas \RegFile|registers[28][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][11] .is_wysiwyg = "true";
defparam \RegFile|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N43
dffeas \RegFile|registers[30][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][11] .is_wysiwyg = "true";
defparam \RegFile|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N54
cyclonev_lcell_comb \RegFile|read_data1[11]~61 (
// Equation(s):
// \RegFile|read_data1[11]~61_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[31][11]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[29][11]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[30][11]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[28][11]~q  ) ) )

	.dataa(!\RegFile|registers[29][11]~q ),
	.datab(!\RegFile|registers[31][11]~q ),
	.datac(!\RegFile|registers[28][11]~q ),
	.datad(!\RegFile|registers[30][11]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[11]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[11]~61 .extended_lut = "off";
defparam \RegFile|read_data1[11]~61 .lut_mask = 64'h0F0F00FF55553333;
defparam \RegFile|read_data1[11]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y24_N55
dffeas \RegFile|registers[1][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][11] .is_wysiwyg = "true";
defparam \RegFile|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y24_N5
dffeas \RegFile|registers[2][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][11] .is_wysiwyg = "true";
defparam \RegFile|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N36
cyclonev_lcell_comb \RegFile|registers[3][11]~feeder (
// Equation(s):
// \RegFile|registers[3][11]~feeder_combout  = ( \pc_to_reg_mux|out[11]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[11]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[3][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[3][11]~feeder .extended_lut = "off";
defparam \RegFile|registers[3][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[3][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y24_N38
dffeas \RegFile|registers[3][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][11] .is_wysiwyg = "true";
defparam \RegFile|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N3
cyclonev_lcell_comb \RegFile|read_data1[11]~63 (
// Equation(s):
// \RegFile|read_data1[11]~63_combout  = ( \RegFile|registers[3][11]~q  & ( (!\InstructionMemory|rom~159_combout  & (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[2][11]~q )))) # (\InstructionMemory|rom~159_combout  & 
// (((\RegFile|registers[1][11]~q )) # (\InstructionMemory|rom~169_combout ))) ) ) # ( !\RegFile|registers[3][11]~q  & ( (!\InstructionMemory|rom~159_combout  & (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[2][11]~q )))) # 
// (\InstructionMemory|rom~159_combout  & (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][11]~q ))) ) )

	.dataa(!\InstructionMemory|rom~159_combout ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[1][11]~q ),
	.datad(!\RegFile|registers[2][11]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[11]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[11]~63 .extended_lut = "off";
defparam \RegFile|read_data1[11]~63 .lut_mask = 64'h0426042615371537;
defparam \RegFile|read_data1[11]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N6
cyclonev_lcell_comb \RegFile|read_data1[11]~64 (
// Equation(s):
// \RegFile|read_data1[11]~64_combout  = ( \RegFile|read_data1[11]~63_combout  & ( \InstructionMemory|rom~179_combout  & ( (\InstructionMemory|rom~174_combout  & \RegFile|read_data1[11]~61_combout ) ) ) ) # ( !\RegFile|read_data1[11]~63_combout  & ( 
// \InstructionMemory|rom~179_combout  & ( (\InstructionMemory|rom~174_combout  & \RegFile|read_data1[11]~61_combout ) ) ) ) # ( \RegFile|read_data1[11]~63_combout  & ( !\InstructionMemory|rom~179_combout  & ( (!\InstructionMemory|rom~174_combout ) # 
// (\RegFile|read_data1[11]~62_combout ) ) ) ) # ( !\RegFile|read_data1[11]~63_combout  & ( !\InstructionMemory|rom~179_combout  & ( (\RegFile|read_data1[11]~62_combout  & \InstructionMemory|rom~174_combout ) ) ) )

	.dataa(!\RegFile|read_data1[11]~62_combout ),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~174_combout ),
	.datad(!\RegFile|read_data1[11]~61_combout ),
	.datae(!\RegFile|read_data1[11]~63_combout ),
	.dataf(!\InstructionMemory|rom~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[11]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[11]~64 .extended_lut = "off";
defparam \RegFile|read_data1[11]~64 .lut_mask = 64'h0505F5F5000F000F;
defparam \RegFile|read_data1[11]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N36
cyclonev_lcell_comb \RegFile|read_data1[11]~65 (
// Equation(s):
// \RegFile|read_data1[11]~65_combout  = ( !\RegFile|Equal0~0_combout  & ( \RegFile|read_data1[11]~64_combout  ) ) # ( !\RegFile|Equal0~0_combout  & ( !\RegFile|read_data1[11]~64_combout  & ( (\RegFile|read_data1[11]~53_combout  & 
// \RegFile|read_data1[11]~60_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RegFile|read_data1[11]~53_combout ),
	.datac(!\RegFile|read_data1[11]~60_combout ),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\RegFile|read_data1[11]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[11]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[11]~65 .extended_lut = "off";
defparam \RegFile|read_data1[11]~65 .lut_mask = 64'h03030000FFFF0000;
defparam \RegFile|read_data1[11]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N48
cyclonev_lcell_comb \ALU|_~25 (
// Equation(s):
// \ALU|_~25_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[6]~6_combout  $ (((!\alu_b_mux|out[6]~55_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~23  ) + ( \ALU|_~22  ))
// \ALU|_~26  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[6]~6_combout  $ (((!\alu_b_mux|out[6]~55_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~23  ) + ( \ALU|_~22  ))
// \ALU|_~27  = SHARE((\alu_a_mux|out[6]~6_combout  & (!\Control|Selector9~5_combout  $ (((!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[6]~55_combout ))))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\alu_b_mux|out[4]~0_combout ),
	.datac(!\alu_b_mux|out[6]~55_combout ),
	.datad(!\alu_a_mux|out[6]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~22 ),
	.sharein(\ALU|_~23 ),
	.combout(),
	.sumout(\ALU|_~25_sumout ),
	.cout(\ALU|_~26 ),
	.shareout(\ALU|_~27 ));
// synopsys translate_off
defparam \ALU|_~25 .extended_lut = "off";
defparam \ALU|_~25 .lut_mask = 64'h000000A60000A659;
defparam \ALU|_~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N51
cyclonev_lcell_comb \ALU|_~29 (
// Equation(s):
// \ALU|_~29_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[7]~7_combout  $ (((!\alu_b_mux|out[7]~56_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~27  ) + ( \ALU|_~26  ))
// \ALU|_~30  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[7]~7_combout  $ (((!\alu_b_mux|out[7]~56_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~27  ) + ( \ALU|_~26  ))
// \ALU|_~31  = SHARE((\alu_a_mux|out[7]~7_combout  & (!\Control|Selector9~5_combout  $ (((!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[7]~56_combout ))))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\alu_b_mux|out[4]~0_combout ),
	.datac(!\alu_b_mux|out[7]~56_combout ),
	.datad(!\alu_a_mux|out[7]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~26 ),
	.sharein(\ALU|_~27 ),
	.combout(),
	.sumout(\ALU|_~29_sumout ),
	.cout(\ALU|_~30 ),
	.shareout(\ALU|_~31 ));
// synopsys translate_off
defparam \ALU|_~29 .extended_lut = "off";
defparam \ALU|_~29 .lut_mask = 64'h000000A60000A659;
defparam \ALU|_~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N54
cyclonev_lcell_comb \ALU|_~33 (
// Equation(s):
// \ALU|_~33_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[8]~8_combout  $ (((!\alu_b_mux|out[8]~57_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~31  ) + ( \ALU|_~30  ))
// \ALU|_~34  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[8]~8_combout  $ (((!\alu_b_mux|out[8]~57_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~31  ) + ( \ALU|_~30  ))
// \ALU|_~35  = SHARE((\alu_a_mux|out[8]~8_combout  & (!\Control|Selector9~5_combout  $ (((!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[8]~57_combout ))))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\alu_b_mux|out[4]~0_combout ),
	.datac(!\alu_a_mux|out[8]~8_combout ),
	.datad(!\alu_b_mux|out[8]~57_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~30 ),
	.sharein(\ALU|_~31 ),
	.combout(),
	.sumout(\ALU|_~33_sumout ),
	.cout(\ALU|_~34 ),
	.shareout(\ALU|_~35 ));
// synopsys translate_off
defparam \ALU|_~33 .extended_lut = "off";
defparam \ALU|_~33 .lut_mask = 64'h00000A060000A569;
defparam \ALU|_~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N57
cyclonev_lcell_comb \ALU|_~37 (
// Equation(s):
// \ALU|_~37_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[9]~11_combout  $ (!\alu_a_mux|out[9]~9_combout )) ) + ( \ALU|_~35  ) + ( \ALU|_~34  ))
// \ALU|_~38  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[9]~11_combout  $ (!\alu_a_mux|out[9]~9_combout )) ) + ( \ALU|_~35  ) + ( \ALU|_~34  ))
// \ALU|_~39  = SHARE((\alu_a_mux|out[9]~9_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[9]~11_combout ))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(gnd),
	.datac(!\alu_b_mux|out[9]~11_combout ),
	.datad(!\alu_a_mux|out[9]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~34 ),
	.sharein(\ALU|_~35 ),
	.combout(),
	.sumout(\ALU|_~37_sumout ),
	.cout(\ALU|_~38 ),
	.shareout(\ALU|_~39 ));
// synopsys translate_off
defparam \ALU|_~37 .extended_lut = "off";
defparam \ALU|_~37 .lut_mask = 64'h000000A50000A55A;
defparam \ALU|_~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N30
cyclonev_lcell_comb \ALU|_~41 (
// Equation(s):
// \ALU|_~41_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[10]~12_combout  $ (((!\RegFile|read_data1[10]~59_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~39  ) + ( \ALU|_~38  ))
// \ALU|_~42  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[10]~12_combout  $ (((!\RegFile|read_data1[10]~59_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~39  ) + ( \ALU|_~38  ))
// \ALU|_~43  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[10]~59_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[10]~12_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_b_mux|out[10]~12_combout ),
	.datad(!\RegFile|read_data1[10]~59_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~38 ),
	.sharein(\ALU|_~39 ),
	.combout(),
	.sumout(\ALU|_~41_sumout ),
	.cout(\ALU|_~42 ),
	.shareout(\ALU|_~43 ));
// synopsys translate_off
defparam \ALU|_~41 .extended_lut = "off";
defparam \ALU|_~41 .lut_mask = 64'h000000820000C369;
defparam \ALU|_~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N33
cyclonev_lcell_comb \ALU|_~45 (
// Equation(s):
// \ALU|_~45_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[11]~61_combout  $ (((!\RegFile|read_data1[11]~65_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~43  ) + ( \ALU|_~42  ))
// \ALU|_~46  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[11]~61_combout  $ (((!\RegFile|read_data1[11]~65_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~43  ) + ( \ALU|_~42  ))
// \ALU|_~47  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[11]~65_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[11]~61_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\RegFile|read_data1[11]~65_combout ),
	.datad(!\alu_b_mux|out[11]~61_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~42 ),
	.sharein(\ALU|_~43 ),
	.combout(),
	.sumout(\ALU|_~45_sumout ),
	.cout(\ALU|_~46 ),
	.shareout(\ALU|_~47 ));
// synopsys translate_off
defparam \ALU|_~45 .extended_lut = "off";
defparam \ALU|_~45 .lut_mask = 64'h000008020000C639;
defparam \ALU|_~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N6
cyclonev_lcell_comb \alu_a_mux|out[11]~11 (
// Equation(s):
// \alu_a_mux|out[11]~11_combout  = ( \RegFile|read_data1[11]~65_combout  & ( !\Control|WideOr1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[11]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[11]~11 .extended_lut = "off";
defparam \alu_a_mux|out[11]~11 .lut_mask = 64'h00000000FF00FF00;
defparam \alu_a_mux|out[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N0
cyclonev_lcell_comb \ALU|O_out[11]~83 (
// Equation(s):
// \ALU|O_out[11]~83_combout  = ( \ALU|Equal3~0_combout  & ( (!\alu_a_mux|out[11]~11_combout  & ((!\Control|Selector9~5_combout  & (!\Control|Selector10~3_combout  $ (\alu_b_mux|out[11]~61_combout ))) # (\Control|Selector9~5_combout  & 
// (!\Control|Selector10~3_combout  & \alu_b_mux|out[11]~61_combout )))) # (\alu_a_mux|out[11]~11_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[11]~61_combout ))))) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\alu_a_mux|out[11]~11_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\alu_b_mux|out[11]~61_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[11]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[11]~83 .extended_lut = "off";
defparam \ALU|O_out[11]~83 .lut_mask = 64'h0000000092599259;
defparam \ALU|O_out[11]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N57
cyclonev_lcell_comb \branch_adder|Add0~77 (
// Equation(s):
// \branch_adder|Add0~77_sumout  = SUM(( \PCAdder|Add0~77_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~74  ))
// \branch_adder|Add0~78  = CARRY(( \PCAdder|Add0~77_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~74  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~296_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~77_sumout ),
	.cout(\branch_adder|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~77 .extended_lut = "off";
defparam \branch_adder|Add0~77 .lut_mask = 64'h0000FFBB00000F0F;
defparam \branch_adder|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N0
cyclonev_lcell_comb \branch_adder|Add0~81 (
// Equation(s):
// \branch_adder|Add0~81_sumout  = SUM(( \PCAdder|Add0~81_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~78  ))
// \branch_adder|Add0~82  = CARRY(( \PCAdder|Add0~81_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~78  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~296_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~81_sumout ),
	.cout(\branch_adder|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~81 .extended_lut = "off";
defparam \branch_adder|Add0~81 .lut_mask = 64'h0000FFBB00000F0F;
defparam \branch_adder|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N9
cyclonev_lcell_comb \RegFile|registers[24][22]~feeder (
// Equation(s):
// \RegFile|registers[24][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[24][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y19_N11
dffeas \RegFile|registers[24][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][22] .is_wysiwyg = "true";
defparam \RegFile|registers[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y21_N17
dffeas \RegFile|registers[26][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][22] .is_wysiwyg = "true";
defparam \RegFile|registers[26][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N54
cyclonev_lcell_comb \RegFile|registers[27][22]~feeder (
// Equation(s):
// \RegFile|registers[27][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[27][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[27][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[27][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[27][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N56
dffeas \RegFile|registers[27][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[27][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][22] .is_wysiwyg = "true";
defparam \RegFile|registers[27][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N39
cyclonev_lcell_comb \RegFile|registers[25][22]~feeder (
// Equation(s):
// \RegFile|registers[25][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y23_N41
dffeas \RegFile|registers[25][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][22] .is_wysiwyg = "true";
defparam \RegFile|registers[25][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N48
cyclonev_lcell_comb \RegFile|read_data1[22]~118 (
// Equation(s):
// \RegFile|read_data1[22]~118_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[27][22]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[26][22]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[25][22]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[24][22]~q  ) ) )

	.dataa(!\RegFile|registers[24][22]~q ),
	.datab(!\RegFile|registers[26][22]~q ),
	.datac(!\RegFile|registers[27][22]~q ),
	.datad(!\RegFile|registers[25][22]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[22]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[22]~118 .extended_lut = "off";
defparam \RegFile|read_data1[22]~118 .lut_mask = 64'h555500FF33330F0F;
defparam \RegFile|read_data1[22]~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y23_N25
dffeas \RegFile|registers[7][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][22] .is_wysiwyg = "true";
defparam \RegFile|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N15
cyclonev_lcell_comb \RegFile|registers[4][22]~feeder (
// Equation(s):
// \RegFile|registers[4][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N17
dffeas \RegFile|registers[4][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][22] .is_wysiwyg = "true";
defparam \RegFile|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N52
dffeas \RegFile|registers[6][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][22] .is_wysiwyg = "true";
defparam \RegFile|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N51
cyclonev_lcell_comb \RegFile|read_data1[22]~120 (
// Equation(s):
// \RegFile|read_data1[22]~120_combout  = ( \RegFile|registers[6][22]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][22]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][22]~q )) ) ) ) # ( !\RegFile|registers[6][22]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][22]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][22]~q )) ) ) ) # ( \RegFile|registers[6][22]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[4][22]~q ) ) ) ) # ( !\RegFile|registers[6][22]~q  & ( 
// !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[4][22]~q  & !\InstructionMemory|rom~169_combout ) ) ) )

	.dataa(!\RegFile|registers[7][22]~q ),
	.datab(!\RegFile|registers[4][22]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[5][22]~q ),
	.datae(!\RegFile|registers[6][22]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[22]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[22]~120 .extended_lut = "off";
defparam \RegFile|read_data1[22]~120 .lut_mask = 64'h30303F3F05F505F5;
defparam \RegFile|read_data1[22]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y19_N33
cyclonev_lcell_comb \RegFile|registers[2][22]~feeder (
// Equation(s):
// \RegFile|registers[2][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[2][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[2][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[2][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[2][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y19_N35
dffeas \RegFile|registers[2][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][22] .is_wysiwyg = "true";
defparam \RegFile|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y19_N12
cyclonev_lcell_comb \RegFile|registers[3][22]~feeder (
// Equation(s):
// \RegFile|registers[3][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[3][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[3][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[3][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[3][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y19_N14
dffeas \RegFile|registers[3][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][22] .is_wysiwyg = "true";
defparam \RegFile|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y23_N1
dffeas \RegFile|registers[1][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][22] .is_wysiwyg = "true";
defparam \RegFile|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y19_N18
cyclonev_lcell_comb \RegFile|read_data1[22]~121 (
// Equation(s):
// \RegFile|read_data1[22]~121_combout  = ( \RegFile|registers[1][22]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout ) # (\RegFile|registers[3][22]~q ) ) ) ) # ( !\RegFile|registers[1][22]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[3][22]~q  & \InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[1][22]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[2][22]~q  & 
// \InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[1][22]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[2][22]~q  & \InstructionMemory|rom~169_combout ) ) ) )

	.dataa(!\RegFile|registers[2][22]~q ),
	.datab(!\RegFile|registers[3][22]~q ),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\RegFile|registers[1][22]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[22]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[22]~121 .extended_lut = "off";
defparam \RegFile|read_data1[22]~121 .lut_mask = 64'h005500550033FF33;
defparam \RegFile|read_data1[22]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N30
cyclonev_lcell_comb \RegFile|registers[30][22]~feeder (
// Equation(s):
// \RegFile|registers[30][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N31
dffeas \RegFile|registers[30][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][22] .is_wysiwyg = "true";
defparam \RegFile|registers[30][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y22_N12
cyclonev_lcell_comb \RegFile|registers[29][22]~feeder (
// Equation(s):
// \RegFile|registers[29][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y22_N14
dffeas \RegFile|registers[29][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][22] .is_wysiwyg = "true";
defparam \RegFile|registers[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y23_N1
dffeas \RegFile|registers[28][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][22] .is_wysiwyg = "true";
defparam \RegFile|registers[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y22_N19
dffeas \RegFile|registers[31][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][22] .is_wysiwyg = "true";
defparam \RegFile|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y22_N18
cyclonev_lcell_comb \RegFile|read_data1[22]~119 (
// Equation(s):
// \RegFile|read_data1[22]~119_combout  = ( \RegFile|registers[31][22]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[29][22]~q ) ) ) ) # ( !\RegFile|registers[31][22]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[29][22]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[31][22]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[28][22]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[30][22]~q )) ) ) ) # ( !\RegFile|registers[31][22]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[28][22]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[30][22]~q )) ) ) )

	.dataa(!\RegFile|registers[30][22]~q ),
	.datab(!\RegFile|registers[29][22]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[28][22]~q ),
	.datae(!\RegFile|registers[31][22]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[22]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[22]~119 .extended_lut = "off";
defparam \RegFile|read_data1[22]~119 .lut_mask = 64'h05F505F530303F3F;
defparam \RegFile|read_data1[22]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N42
cyclonev_lcell_comb \RegFile|read_data1[22]~122 (
// Equation(s):
// \RegFile|read_data1[22]~122_combout  = ( \RegFile|read_data1[22]~119_combout  & ( \InstructionMemory|rom~179_combout  & ( \InstructionMemory|rom~174_combout  ) ) ) # ( \RegFile|read_data1[22]~119_combout  & ( !\InstructionMemory|rom~179_combout  & ( 
// (!\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[22]~121_combout ))) # (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[22]~120_combout )) ) ) ) # ( !\RegFile|read_data1[22]~119_combout  & ( !\InstructionMemory|rom~179_combout  & ( 
// (!\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[22]~121_combout ))) # (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[22]~120_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~174_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data1[22]~120_combout ),
	.datad(!\RegFile|read_data1[22]~121_combout ),
	.datae(!\RegFile|read_data1[22]~119_combout ),
	.dataf(!\InstructionMemory|rom~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[22]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[22]~122 .extended_lut = "off";
defparam \RegFile|read_data1[22]~122 .lut_mask = 64'h05AF05AF00005555;
defparam \RegFile|read_data1[22]~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y22_N3
cyclonev_lcell_comb \RegFile|read_data1[22]~123 (
// Equation(s):
// \RegFile|read_data1[22]~123_combout  = ( \RegFile|read_data1[22]~118_combout  & ( \RegFile|read_data1[22]~122_combout  & ( !\RegFile|Equal0~0_combout  ) ) ) # ( !\RegFile|read_data1[22]~118_combout  & ( \RegFile|read_data1[22]~122_combout  & ( 
// !\RegFile|Equal0~0_combout  ) ) ) # ( \RegFile|read_data1[22]~118_combout  & ( !\RegFile|read_data1[22]~122_combout  & ( (\RegFile|read_data1[11]~53_combout  & !\RegFile|Equal0~0_combout ) ) ) )

	.dataa(!\RegFile|read_data1[11]~53_combout ),
	.datab(gnd),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data1[22]~118_combout ),
	.dataf(!\RegFile|read_data1[22]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[22]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[22]~123 .extended_lut = "off";
defparam \RegFile|read_data1[22]~123 .lut_mask = 64'h00005050F0F0F0F0;
defparam \RegFile|read_data1[22]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N24
cyclonev_lcell_comb \pc_mux|Mux9~0 (
// Equation(s):
// \pc_mux|Mux9~0_combout  = ( \RegFile|read_data1[22]~123_combout  & ( \pc_src[1]~2_combout  & ( (\InstructionMemory|rom~150_combout ) # (\pc_src[0]~1_combout ) ) ) ) # ( !\RegFile|read_data1[22]~123_combout  & ( \pc_src[1]~2_combout  & ( 
// (!\pc_src[0]~1_combout  & \InstructionMemory|rom~150_combout ) ) ) ) # ( \RegFile|read_data1[22]~123_combout  & ( !\pc_src[1]~2_combout  & ( (!\pc_src[0]~1_combout  & (\PCAdder|Add0~81_sumout )) # (\pc_src[0]~1_combout  & ((\branch_adder|Add0~81_sumout 
// ))) ) ) ) # ( !\RegFile|read_data1[22]~123_combout  & ( !\pc_src[1]~2_combout  & ( (!\pc_src[0]~1_combout  & (\PCAdder|Add0~81_sumout )) # (\pc_src[0]~1_combout  & ((\branch_adder|Add0~81_sumout ))) ) ) )

	.dataa(!\PCAdder|Add0~81_sumout ),
	.datab(!\pc_src[0]~1_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(!\branch_adder|Add0~81_sumout ),
	.datae(!\RegFile|read_data1[22]~123_combout ),
	.dataf(!\pc_src[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux9~0 .extended_lut = "off";
defparam \pc_mux|Mux9~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \pc_mux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y21_N26
dffeas \PC|pc_out[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[22] .is_wysiwyg = "true";
defparam \PC|pc_out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N30
cyclonev_lcell_comb \PCAdder|Add0~41 (
// Equation(s):
// \PCAdder|Add0~41_sumout  = SUM(( !\PC|pc_out [12] ) + ( GND ) + ( \PCAdder|Add0~38  ))
// \PCAdder|Add0~42  = CARRY(( !\PC|pc_out [12] ) + ( GND ) + ( \PCAdder|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~41_sumout ),
	.cout(\PCAdder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~41 .extended_lut = "off";
defparam \PCAdder|Add0~41 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \PCAdder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y26_N57
cyclonev_lcell_comb \alu_a_mux|out[12]~12 (
// Equation(s):
// \alu_a_mux|out[12]~12_combout  = ( \RegFile|read_data1[12]~70_combout  & ( (!\RegFile|Equal0~0_combout  & ((!\Control|Decoder1~0_combout ) # (!\Control|WideOr1~1_combout ))) ) )

	.dataa(!\RegFile|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\Control|Decoder1~0_combout ),
	.datad(!\Control|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[12]~12 .extended_lut = "off";
defparam \alu_a_mux|out[12]~12 .lut_mask = 64'h00000000AAA0AAA0;
defparam \alu_a_mux|out[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y24_N2
dffeas \RegFile|registers[2][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][12] .is_wysiwyg = "true";
defparam \RegFile|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y24_N26
dffeas \RegFile|registers[1][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][12] .is_wysiwyg = "true";
defparam \RegFile|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y22_N37
dffeas \RegFile|registers[3][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][12] .is_wysiwyg = "true";
defparam \RegFile|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N24
cyclonev_lcell_comb \RegFile|read_data2[12]~133 (
// Equation(s):
// \RegFile|read_data2[12]~133_combout  = ( \RegFile|registers[3][12]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][12]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (((\RegFile|registers[1][12]~q )) # (\InstructionMemory|rom~130_combout ))) ) ) # ( !\RegFile|registers[3][12]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][12]~q ))) # 
// (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[1][12]~q )))) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[2][12]~q ),
	.datad(!\RegFile|registers[1][12]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~133 .extended_lut = "off";
defparam \RegFile|read_data2[12]~133 .lut_mask = 64'h0246024613571357;
defparam \RegFile|read_data2[12]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y22_N12
cyclonev_lcell_comb \RegFile|registers[13][12]~feeder (
// Equation(s):
// \RegFile|registers[13][12]~feeder_combout  = ( \pc_to_reg_mux|out[12]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[13][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[13][12]~feeder .extended_lut = "off";
defparam \RegFile|registers[13][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[13][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y22_N13
dffeas \RegFile|registers[13][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][12] .is_wysiwyg = "true";
defparam \RegFile|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N11
dffeas \RegFile|registers[15][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][12] .is_wysiwyg = "true";
defparam \RegFile|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y22_N44
dffeas \RegFile|registers[12][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][12] .is_wysiwyg = "true";
defparam \RegFile|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N2
dffeas \RegFile|registers[14][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][12] .is_wysiwyg = "true";
defparam \RegFile|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y22_N0
cyclonev_lcell_comb \RegFile|read_data2[12]~131 (
// Equation(s):
// \RegFile|read_data2[12]~131_combout  = ( \RegFile|registers[14][12]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][12]~q ) ) ) ) # ( !\RegFile|registers[14][12]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[15][12]~q  & \InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[14][12]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[12][12]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[13][12]~q )) ) ) ) # ( !\RegFile|registers[14][12]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[12][12]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[13][12]~q )) ) ) )

	.dataa(!\RegFile|registers[13][12]~q ),
	.datab(!\RegFile|registers[15][12]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[12][12]~q ),
	.datae(!\RegFile|registers[14][12]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~131 .extended_lut = "off";
defparam \RegFile|read_data2[12]~131 .lut_mask = 64'h05F505F50303F3F3;
defparam \RegFile|read_data2[12]~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y24_N2
dffeas \RegFile|registers[7][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][12] .is_wysiwyg = "true";
defparam \RegFile|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N14
dffeas \RegFile|registers[4][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][12] .is_wysiwyg = "true";
defparam \RegFile|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y24_N50
dffeas \RegFile|registers[5][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][12] .is_wysiwyg = "true";
defparam \RegFile|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y24_N48
cyclonev_lcell_comb \RegFile|read_data2[12]~132 (
// Equation(s):
// \RegFile|read_data2[12]~132_combout  = ( \RegFile|registers[5][12]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[6][12]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[7][12]~q )) ) ) ) # ( !\RegFile|registers[5][12]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[6][12]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[7][12]~q )) ) ) ) # ( \RegFile|registers[5][12]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[4][12]~q ) ) ) ) # ( !\RegFile|registers[5][12]~q  & ( 
// !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[4][12]~q  & !\InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[7][12]~q ),
	.datab(!\RegFile|registers[4][12]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[6][12]~q ),
	.datae(!\RegFile|registers[5][12]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~132 .extended_lut = "off";
defparam \RegFile|read_data2[12]~132 .lut_mask = 64'h30303F3F05F505F5;
defparam \RegFile|read_data2[12]~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y22_N43
dffeas \RegFile|registers[8][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][12] .is_wysiwyg = "true";
defparam \RegFile|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N11
dffeas \RegFile|registers[10][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][12] .is_wysiwyg = "true";
defparam \RegFile|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N26
dffeas \RegFile|registers[9][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][12] .is_wysiwyg = "true";
defparam \RegFile|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N32
dffeas \RegFile|registers[11][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][12] .is_wysiwyg = "true";
defparam \RegFile|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N30
cyclonev_lcell_comb \RegFile|read_data2[12]~129 (
// Equation(s):
// \RegFile|read_data2[12]~129_combout  = ( \RegFile|registers[11][12]~q  & ( \InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout ) # (\RegFile|registers[9][12]~q ) ) ) ) # ( !\RegFile|registers[11][12]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[9][12]~q  & !\InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[11][12]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[8][12]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[10][12]~q ))) ) ) ) # ( !\RegFile|registers[11][12]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[8][12]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[10][12]~q ))) ) ) )

	.dataa(!\RegFile|registers[8][12]~q ),
	.datab(!\RegFile|registers[10][12]~q ),
	.datac(!\RegFile|registers[9][12]~q ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|registers[11][12]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~129 .extended_lut = "off";
defparam \RegFile|read_data2[12]~129 .lut_mask = 64'h553355330F000FFF;
defparam \RegFile|read_data2[12]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N6
cyclonev_lcell_comb \RegFile|read_data2[12]~130 (
// Equation(s):
// \RegFile|read_data2[12]~130_combout  = ( !\InstructionMemory|rom~150_combout  & ( \RegFile|read_data2[12]~129_combout  & ( (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\InstructionMemory|rom~150_combout ),
	.dataf(!\RegFile|read_data2[12]~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~130 .extended_lut = "off";
defparam \RegFile|read_data2[12]~130 .lut_mask = 64'h000000000F000000;
defparam \RegFile|read_data2[12]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N12
cyclonev_lcell_comb \RegFile|read_data2[12]~389 (
// Equation(s):
// \RegFile|read_data2[12]~389_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[12]~133_combout )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[12]~132_combout )))))) # (\RegFile|read_data2[12]~130_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( ((((\RegFile|read_data2[16]~10_combout  & \RegFile|read_data2[12]~131_combout )) # (\RegFile|read_data2[12]~130_combout 
// ))) ) )

	.dataa(!\RegFile|read_data2[16]~10_combout ),
	.datab(!\RegFile|read_data2[12]~133_combout ),
	.datac(!\RegFile|read_data2[12]~131_combout ),
	.datad(!\RegFile|read_data2[12]~132_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[12]~130_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~389 .extended_lut = "on";
defparam \RegFile|read_data2[12]~389 .lut_mask = 64'h10150505FFFFFFFF;
defparam \RegFile|read_data2[12]~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y21_N16
dffeas \RegFile|registers[17][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][12] .is_wysiwyg = "true";
defparam \RegFile|registers[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y22_N31
dffeas \RegFile|registers[29][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][12] .is_wysiwyg = "true";
defparam \RegFile|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N15
cyclonev_lcell_comb \RegFile|registers[25][12]~feeder (
// Equation(s):
// \RegFile|registers[25][12]~feeder_combout  = ( \pc_to_reg_mux|out[12]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][12]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N17
dffeas \RegFile|registers[25][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][12] .is_wysiwyg = "true";
defparam \RegFile|registers[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y21_N2
dffeas \RegFile|registers[21][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][12] .is_wysiwyg = "true";
defparam \RegFile|registers[21][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N0
cyclonev_lcell_comb \RegFile|read_data2[12]~125 (
// Equation(s):
// \RegFile|read_data2[12]~125_combout  = ( \RegFile|registers[21][12]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout ) # (\RegFile|registers[29][12]~q ) ) ) ) # ( !\RegFile|registers[21][12]~q  & ( 
// \InstructionMemory|rom~137_combout  & ( (\InstructionMemory|rom~145_combout  & \RegFile|registers[29][12]~q ) ) ) ) # ( \RegFile|registers[21][12]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[17][12]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[25][12]~q ))) ) ) ) # ( !\RegFile|registers[21][12]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[17][12]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[25][12]~q ))) ) ) )

	.dataa(!\RegFile|registers[17][12]~q ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\RegFile|registers[29][12]~q ),
	.datad(!\RegFile|registers[25][12]~q ),
	.datae(!\RegFile|registers[21][12]~q ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~125 .extended_lut = "off";
defparam \RegFile|read_data2[12]~125 .lut_mask = 64'h447744770303CFCF;
defparam \RegFile|read_data2[12]~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y22_N17
dffeas \RegFile|registers[24][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][12] .is_wysiwyg = "true";
defparam \RegFile|registers[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y21_N1
dffeas \RegFile|registers[16][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][12] .is_wysiwyg = "true";
defparam \RegFile|registers[16][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N21
cyclonev_lcell_comb \RegFile|registers[28][12]~feeder (
// Equation(s):
// \RegFile|registers[28][12]~feeder_combout  = ( \pc_to_reg_mux|out[12]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[28][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[28][12]~feeder .extended_lut = "off";
defparam \RegFile|registers[28][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[28][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y24_N22
dffeas \RegFile|registers[28][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[28][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][12] .is_wysiwyg = "true";
defparam \RegFile|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y21_N44
dffeas \RegFile|registers[20][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][12] .is_wysiwyg = "true";
defparam \RegFile|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N42
cyclonev_lcell_comb \RegFile|read_data2[12]~124 (
// Equation(s):
// \RegFile|read_data2[12]~124_combout  = ( \RegFile|registers[20][12]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][12]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][12]~q ))) ) ) ) # ( !\RegFile|registers[20][12]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][12]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][12]~q ))) ) ) ) # ( \RegFile|registers[20][12]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][12]~q ) ) ) ) # ( !\RegFile|registers[20][12]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][12]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[24][12]~q ),
	.datab(!\RegFile|registers[16][12]~q ),
	.datac(!\RegFile|registers[28][12]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[20][12]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~124 .extended_lut = "off";
defparam \RegFile|read_data2[12]~124 .lut_mask = 64'h330033FF550F550F;
defparam \RegFile|read_data2[12]~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N47
dffeas \RegFile|registers[26][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][12] .is_wysiwyg = "true";
defparam \RegFile|registers[26][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N42
cyclonev_lcell_comb \RegFile|registers[30][12]~feeder (
// Equation(s):
// \RegFile|registers[30][12]~feeder_combout  = ( \pc_to_reg_mux|out[12]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][12]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N44
dffeas \RegFile|registers[30][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][12] .is_wysiwyg = "true";
defparam \RegFile|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N36
cyclonev_lcell_comb \RegFile|registers[18][12]~feeder (
// Equation(s):
// \RegFile|registers[18][12]~feeder_combout  = ( \pc_to_reg_mux|out[12]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][12]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N37
dffeas \RegFile|registers[18][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][12] .is_wysiwyg = "true";
defparam \RegFile|registers[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y21_N56
dffeas \RegFile|registers[22][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][12] .is_wysiwyg = "true";
defparam \RegFile|registers[22][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N54
cyclonev_lcell_comb \RegFile|read_data2[12]~126 (
// Equation(s):
// \RegFile|read_data2[12]~126_combout  = ( \RegFile|registers[22][12]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][12]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[30][12]~q ))) ) ) ) # ( !\RegFile|registers[22][12]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][12]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[30][12]~q ))) ) ) ) # ( \RegFile|registers[22][12]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][12]~q ) ) ) ) # ( !\RegFile|registers[22][12]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][12]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[26][12]~q ),
	.datab(!\RegFile|registers[30][12]~q ),
	.datac(!\RegFile|registers[18][12]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][12]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~126 .extended_lut = "off";
defparam \RegFile|read_data2[12]~126 .lut_mask = 64'h0F000FFF55335533;
defparam \RegFile|read_data2[12]~126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y20_N35
dffeas \RegFile|registers[19][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][12] .is_wysiwyg = "true";
defparam \RegFile|registers[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N8
dffeas \RegFile|registers[31][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][12] .is_wysiwyg = "true";
defparam \RegFile|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y20_N26
dffeas \RegFile|registers[27][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][12] .is_wysiwyg = "true";
defparam \RegFile|registers[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y20_N20
dffeas \RegFile|registers[23][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][12] .is_wysiwyg = "true";
defparam \RegFile|registers[23][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N18
cyclonev_lcell_comb \RegFile|read_data2[12]~127 (
// Equation(s):
// \RegFile|read_data2[12]~127_combout  = ( \RegFile|registers[23][12]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][12]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[31][12]~q )) ) ) ) # ( !\RegFile|registers[23][12]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][12]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[31][12]~q )) ) ) ) # ( \RegFile|registers[23][12]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][12]~q ) ) ) ) # ( !\RegFile|registers[23][12]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][12]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[19][12]~q ),
	.datab(!\RegFile|registers[31][12]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[27][12]~q ),
	.datae(!\RegFile|registers[23][12]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~127 .extended_lut = "off";
defparam \RegFile|read_data2[12]~127 .lut_mask = 64'h50505F5F03F303F3;
defparam \RegFile|read_data2[12]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N48
cyclonev_lcell_comb \RegFile|read_data2[12]~128 (
// Equation(s):
// \RegFile|read_data2[12]~128_combout  = ( \RegFile|read_data2[12]~126_combout  & ( \RegFile|read_data2[12]~127_combout  & ( ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[12]~124_combout ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|read_data2[12]~125_combout ))) # (\InstructionMemory|rom~130_combout ) ) ) ) # ( !\RegFile|read_data2[12]~126_combout  & ( \RegFile|read_data2[12]~127_combout  & ( (!\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[12]~124_combout )))) # (\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[12]~125_combout )) # (\InstructionMemory|rom~130_combout ))) ) ) ) # ( \RegFile|read_data2[12]~126_combout  & ( !\RegFile|read_data2[12]~127_combout 
//  & ( (!\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[12]~124_combout )) # (\InstructionMemory|rom~130_combout ))) # (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[12]~125_combout ))) ) ) 
// ) # ( !\RegFile|read_data2[12]~126_combout  & ( !\RegFile|read_data2[12]~127_combout  & ( (!\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[12]~124_combout ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|read_data2[12]~125_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[12]~125_combout ),
	.datad(!\RegFile|read_data2[12]~124_combout ),
	.datae(!\RegFile|read_data2[12]~126_combout ),
	.dataf(!\RegFile|read_data2[12]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~128 .extended_lut = "off";
defparam \RegFile|read_data2[12]~128 .lut_mask = 64'h048C26AE159D37BF;
defparam \RegFile|read_data2[12]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N54
cyclonev_lcell_comb \alu_b_mux|out[12]~13 (
// Equation(s):
// \alu_b_mux|out[12]~13_combout  = ( \RegFile|read_data2[12]~389_combout  & ( \RegFile|read_data2[12]~128_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~93_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[12]~389_combout  & ( \RegFile|read_data2[12]~128_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout  & (\InstructionMemory|rom~150_combout )) # (\Control|WideOr5~0_combout  & 
// ((\InstructionMemory|rom~93_combout ))))) ) ) ) # ( \RegFile|read_data2[12]~389_combout  & ( !\RegFile|read_data2[12]~128_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~93_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[12]~389_combout  & ( !\RegFile|read_data2[12]~128_combout  & ( (\InstructionMemory|rom~93_combout  & (!\alu_b_mux|out[4]~0_combout  & \Control|WideOr5~0_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\InstructionMemory|rom~93_combout ),
	.datac(!\alu_b_mux|out[4]~0_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\RegFile|read_data2[12]~389_combout ),
	.dataf(!\RegFile|read_data2[12]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[12]~13 .extended_lut = "off";
defparam \alu_b_mux|out[12]~13 .lut_mask = 64'h0030F0305030F030;
defparam \alu_b_mux|out[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N33
cyclonev_lcell_comb \ALU|O_out[12]~87 (
// Equation(s):
// \ALU|O_out[12]~87_combout  = ( \alu_b_mux|out[12]~13_combout  & ( \alu_a_mux|out[12]~12_combout  & ( (\Control|Selector9~5_combout  & !\ALU|O_out[7]~48_combout ) ) ) ) # ( !\alu_b_mux|out[12]~13_combout  & ( \alu_a_mux|out[12]~12_combout  & ( 
// (!\ALU|O_out[7]~48_combout  & (!\Control|Selector10~3_combout  $ (!\Control|Selector9~5_combout ))) ) ) ) # ( \alu_b_mux|out[12]~13_combout  & ( !\alu_a_mux|out[12]~12_combout  & ( (!\ALU|O_out[7]~48_combout  & (!\Control|Selector10~3_combout  $ 
// (!\Control|Selector9~5_combout ))) ) ) ) # ( !\alu_b_mux|out[12]~13_combout  & ( !\alu_a_mux|out[12]~12_combout  & ( (!\Control|Selector10~3_combout  & (!\Control|Selector9~5_combout  & !\ALU|O_out[7]~48_combout )) ) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\ALU|O_out[7]~48_combout ),
	.datad(gnd),
	.datae(!\alu_b_mux|out[12]~13_combout ),
	.dataf(!\alu_a_mux|out[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[12]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[12]~87 .extended_lut = "off";
defparam \ALU|O_out[12]~87 .lut_mask = 64'h8080606060603030;
defparam \ALU|O_out[12]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N18
cyclonev_lcell_comb \ALU|ShiftRight1~3 (
// Equation(s):
// \ALU|ShiftRight1~3_combout  = ( \alu_b_mux|out[30]~45_combout  & ( \alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[31]~47_combout ) ) ) ) # ( !\alu_b_mux|out[30]~45_combout  & ( \alu_a_mux|out[1]~1_combout  & ( 
// (\alu_a_mux|out[0]~0_combout  & \alu_b_mux|out[31]~47_combout ) ) ) ) # ( \alu_b_mux|out[30]~45_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[28]~41_combout )) # (\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[29]~43_combout ))) ) ) ) # ( !\alu_b_mux|out[30]~45_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[28]~41_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[29]~43_combout ))) ) 
// ) )

	.dataa(!\alu_b_mux|out[28]~41_combout ),
	.datab(!\alu_b_mux|out[29]~43_combout ),
	.datac(!\alu_a_mux|out[0]~0_combout ),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(!\alu_b_mux|out[30]~45_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~3 .extended_lut = "off";
defparam \ALU|ShiftRight1~3 .lut_mask = 64'h53535353000FF0FF;
defparam \ALU|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y21_N57
cyclonev_lcell_comb \ALU|O_out[12]~89 (
// Equation(s):
// \ALU|O_out[12]~89_combout  = ( \ALU|ShiftRight1~3_combout  & ( ((!\Control|Selector10~3_combout  & \alu_b_mux|out[31]~47_combout )) # (\ALU|Equal0~1_combout ) ) ) # ( !\ALU|ShiftRight1~3_combout  & ( (!\ALU|Equal0~1_combout  & 
// (!\Control|Selector10~3_combout  & \alu_b_mux|out[31]~47_combout )) ) )

	.dataa(!\ALU|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[12]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[12]~89 .extended_lut = "off";
defparam \ALU|O_out[12]~89 .lut_mask = 64'h00A000A055F555F5;
defparam \ALU|O_out[12]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y21_N35
dffeas \RegFile|registers[10][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][19] .is_wysiwyg = "true";
defparam \RegFile|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N14
dffeas \RegFile|registers[8][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][19] .is_wysiwyg = "true";
defparam \RegFile|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N42
cyclonev_lcell_comb \RegFile|registers[9][19]~feeder (
// Equation(s):
// \RegFile|registers[9][19]~feeder_combout  = ( \pc_to_reg_mux|out[19]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[19]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[9][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[9][19]~feeder .extended_lut = "off";
defparam \RegFile|registers[9][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[9][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N43
dffeas \RegFile|registers[9][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][19] .is_wysiwyg = "true";
defparam \RegFile|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N20
dffeas \RegFile|registers[11][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][19] .is_wysiwyg = "true";
defparam \RegFile|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N18
cyclonev_lcell_comb \RegFile|read_data2[19]~202 (
// Equation(s):
// \RegFile|read_data2[19]~202_combout  = ( \RegFile|registers[11][19]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[10][19]~q ) ) ) ) # ( !\RegFile|registers[11][19]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[10][19]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[11][19]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[8][19]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[9][19]~q ))) ) ) ) # ( !\RegFile|registers[11][19]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[8][19]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[9][19]~q ))) ) ) )

	.dataa(!\RegFile|registers[10][19]~q ),
	.datab(!\RegFile|registers[8][19]~q ),
	.datac(!\RegFile|registers[9][19]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[11][19]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[19]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[19]~202 .extended_lut = "off";
defparam \RegFile|read_data2[19]~202 .lut_mask = 64'h330F330F550055FF;
defparam \RegFile|read_data2[19]~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N45
cyclonev_lcell_comb \RegFile|read_data2[19]~203 (
// Equation(s):
// \RegFile|read_data2[19]~203_combout  = ( \RegFile|read_data2[19]~202_combout  & ( !\InstructionMemory|rom~150_combout  & ( (!\InstructionMemory|rom~137_combout  & \InstructionMemory|rom~145_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|read_data2[19]~202_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[19]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[19]~203 .extended_lut = "off";
defparam \RegFile|read_data2[19]~203 .lut_mask = 64'h000000F000000000;
defparam \RegFile|read_data2[19]~203 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N29
dffeas \RegFile|registers[2][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][19] .is_wysiwyg = "true";
defparam \RegFile|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N52
dffeas \RegFile|registers[1][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][19] .is_wysiwyg = "true";
defparam \RegFile|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N51
cyclonev_lcell_comb \RegFile|read_data2[19]~206 (
// Equation(s):
// \RegFile|read_data2[19]~206_combout  = ( \RegFile|registers[1][19]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[2][19]~q )) # (\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[3][19]~q ))) ) ) ) # ( !\RegFile|registers[1][19]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[2][19]~q )) # (\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[3][19]~q ))) ) ) ) # ( \RegFile|registers[1][19]~q  & ( !\InstructionMemory|rom~130_combout  & ( \InstructionMemory|rom~120_combout  ) ) )

	.dataa(!\RegFile|registers[2][19]~q ),
	.datab(gnd),
	.datac(!\RegFile|registers[3][19]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[1][19]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[19]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[19]~206 .extended_lut = "off";
defparam \RegFile|read_data2[19]~206 .lut_mask = 64'h000000FF550F550F;
defparam \RegFile|read_data2[19]~206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y22_N10
dffeas \RegFile|registers[13][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][19] .is_wysiwyg = "true";
defparam \RegFile|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N1
dffeas \RegFile|registers[15][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][19] .is_wysiwyg = "true";
defparam \RegFile|registers[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N53
dffeas \RegFile|registers[12][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][19] .is_wysiwyg = "true";
defparam \RegFile|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y22_N18
cyclonev_lcell_comb \RegFile|registers[14][19]~feeder (
// Equation(s):
// \RegFile|registers[14][19]~feeder_combout  = ( \pc_to_reg_mux|out[19]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[19]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[14][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[14][19]~feeder .extended_lut = "off";
defparam \RegFile|registers[14][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[14][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y22_N20
dffeas \RegFile|registers[14][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[14][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][19] .is_wysiwyg = "true";
defparam \RegFile|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N9
cyclonev_lcell_comb \RegFile|read_data2[19]~204 (
// Equation(s):
// \RegFile|read_data2[19]~204_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[15][19]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[14][19]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[13][19]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[12][19]~q  ) ) )

	.dataa(!\RegFile|registers[13][19]~q ),
	.datab(!\RegFile|registers[15][19]~q ),
	.datac(!\RegFile|registers[12][19]~q ),
	.datad(!\RegFile|registers[14][19]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[19]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[19]~204 .extended_lut = "off";
defparam \RegFile|read_data2[19]~204 .lut_mask = 64'h0F0F555500FF3333;
defparam \RegFile|read_data2[19]~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N50
dffeas \RegFile|registers[6][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][19] .is_wysiwyg = "true";
defparam \RegFile|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N14
dffeas \RegFile|registers[4][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][19] .is_wysiwyg = "true";
defparam \RegFile|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N24
cyclonev_lcell_comb \RegFile|registers[5][19]~feeder (
// Equation(s):
// \RegFile|registers[5][19]~feeder_combout  = ( \pc_to_reg_mux|out[19]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[19]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[5][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[5][19]~feeder .extended_lut = "off";
defparam \RegFile|registers[5][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N26
dffeas \RegFile|registers[5][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][19] .is_wysiwyg = "true";
defparam \RegFile|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N44
dffeas \RegFile|registers[7][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][19] .is_wysiwyg = "true";
defparam \RegFile|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N42
cyclonev_lcell_comb \RegFile|read_data2[19]~205 (
// Equation(s):
// \RegFile|read_data2[19]~205_combout  = ( \RegFile|registers[7][19]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[6][19]~q ) ) ) ) # ( !\RegFile|registers[7][19]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[6][19]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[7][19]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[4][19]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[5][19]~q ))) ) ) ) # ( !\RegFile|registers[7][19]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[4][19]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[5][19]~q ))) ) ) )

	.dataa(!\RegFile|registers[6][19]~q ),
	.datab(!\RegFile|registers[4][19]~q ),
	.datac(!\RegFile|registers[5][19]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[7][19]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[19]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[19]~205 .extended_lut = "off";
defparam \RegFile|read_data2[19]~205 .lut_mask = 64'h330F330F550055FF;
defparam \RegFile|read_data2[19]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N30
cyclonev_lcell_comb \RegFile|read_data2[19]~207 (
// Equation(s):
// \RegFile|read_data2[19]~207_combout  = ( \RegFile|read_data2[19]~205_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & (((\InstructionMemory|rom~137_combout )) # (\RegFile|read_data2[19]~206_combout ))) # 
// (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[19]~204_combout )))) ) ) ) # ( !\RegFile|read_data2[19]~205_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[19]~206_combout  & 
// (!\InstructionMemory|rom~137_combout ))) # (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[19]~204_combout )))) ) ) )

	.dataa(!\RegFile|read_data2[19]~206_combout ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\RegFile|read_data2[19]~204_combout ),
	.datae(!\RegFile|read_data2[19]~205_combout ),
	.dataf(!\RegFile|read_data2[16]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[19]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[19]~207 .extended_lut = "off";
defparam \RegFile|read_data2[19]~207 .lut_mask = 64'h00000000404F707F;
defparam \RegFile|read_data2[19]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N0
cyclonev_lcell_comb \alu_b_mux|out[19]~23 (
// Equation(s):
// \alu_b_mux|out[19]~23_combout  = ( \Control|MemSize~0_combout  & ( \Control|Decoder1~1_combout  & ( \InstructionMemory|data_out[3]~0_combout  ) ) ) # ( !\Control|MemSize~0_combout  & ( \Control|Decoder1~1_combout  & ( 
// \InstructionMemory|data_out[3]~0_combout  ) ) ) # ( \Control|MemSize~0_combout  & ( !\Control|Decoder1~1_combout  & ( (\InstructionMemory|rom~110_combout  & ((!\InstructionMemory|rom~200_combout ) # (\InstructionMemory|rom~209_combout ))) ) ) ) # ( 
// !\Control|MemSize~0_combout  & ( !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~110_combout  ) ) )

	.dataa(!\InstructionMemory|rom~209_combout ),
	.datab(!\InstructionMemory|rom~110_combout ),
	.datac(!\InstructionMemory|data_out[3]~0_combout ),
	.datad(!\InstructionMemory|rom~200_combout ),
	.datae(!\Control|MemSize~0_combout ),
	.dataf(!\Control|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[19]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[19]~23 .extended_lut = "off";
defparam \alu_b_mux|out[19]~23 .lut_mask = 64'h333333110F0F0F0F;
defparam \alu_b_mux|out[19]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N2
dffeas \RegFile|registers[24][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][19] .is_wysiwyg = "true";
defparam \RegFile|registers[24][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N12
cyclonev_lcell_comb \RegFile|registers[16][19]~feeder (
// Equation(s):
// \RegFile|registers[16][19]~feeder_combout  = ( \pc_to_reg_mux|out[19]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[19]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[16][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[16][19]~feeder .extended_lut = "off";
defparam \RegFile|registers[16][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[16][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N14
dffeas \RegFile|registers[16][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[16][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][19] .is_wysiwyg = "true";
defparam \RegFile|registers[16][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N15
cyclonev_lcell_comb \RegFile|registers[28][19]~feeder (
// Equation(s):
// \RegFile|registers[28][19]~feeder_combout  = ( \pc_to_reg_mux|out[19]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[19]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[28][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[28][19]~feeder .extended_lut = "off";
defparam \RegFile|registers[28][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[28][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N16
dffeas \RegFile|registers[28][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[28][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][19] .is_wysiwyg = "true";
defparam \RegFile|registers[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N38
dffeas \RegFile|registers[20][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][19] .is_wysiwyg = "true";
defparam \RegFile|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N36
cyclonev_lcell_comb \RegFile|read_data2[19]~197 (
// Equation(s):
// \RegFile|read_data2[19]~197_combout  = ( \RegFile|registers[20][19]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][19]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][19]~q ))) ) ) ) # ( !\RegFile|registers[20][19]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][19]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][19]~q ))) ) ) ) # ( \RegFile|registers[20][19]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][19]~q ) ) ) ) # ( !\RegFile|registers[20][19]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][19]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[24][19]~q ),
	.datab(!\RegFile|registers[16][19]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[28][19]~q ),
	.datae(!\RegFile|registers[20][19]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[19]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[19]~197 .extended_lut = "off";
defparam \RegFile|read_data2[19]~197 .lut_mask = 64'h30303F3F505F505F;
defparam \RegFile|read_data2[19]~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N4
dffeas \RegFile|registers[30][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][19] .is_wysiwyg = "true";
defparam \RegFile|registers[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N43
dffeas \RegFile|registers[18][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][19] .is_wysiwyg = "true";
defparam \RegFile|registers[18][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N54
cyclonev_lcell_comb \RegFile|registers[26][19]~feeder (
// Equation(s):
// \RegFile|registers[26][19]~feeder_combout  = ( \pc_to_reg_mux|out[19]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[19]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][19]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N56
dffeas \RegFile|registers[26][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][19] .is_wysiwyg = "true";
defparam \RegFile|registers[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N20
dffeas \RegFile|registers[22][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][19] .is_wysiwyg = "true";
defparam \RegFile|registers[22][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N18
cyclonev_lcell_comb \RegFile|read_data2[19]~199 (
// Equation(s):
// \RegFile|read_data2[19]~199_combout  = ( \RegFile|registers[22][19]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][19]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][19]~q )) ) ) ) # ( !\RegFile|registers[22][19]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][19]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][19]~q )) ) ) ) # ( \RegFile|registers[22][19]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][19]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[22][19]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[18][19]~q ) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|registers[30][19]~q ),
	.datac(!\RegFile|registers[18][19]~q ),
	.datad(!\RegFile|registers[26][19]~q ),
	.datae(!\RegFile|registers[22][19]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[19]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[19]~199 .extended_lut = "off";
defparam \RegFile|read_data2[19]~199 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \RegFile|read_data2[19]~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N33
cyclonev_lcell_comb \RegFile|registers[25][19]~feeder (
// Equation(s):
// \RegFile|registers[25][19]~feeder_combout  = ( \pc_to_reg_mux|out[19]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[19]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][19]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N34
dffeas \RegFile|registers[25][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][19] .is_wysiwyg = "true";
defparam \RegFile|registers[25][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N24
cyclonev_lcell_comb \RegFile|registers[29][19]~feeder (
// Equation(s):
// \RegFile|registers[29][19]~feeder_combout  = ( \pc_to_reg_mux|out[19]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[19]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][19]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N26
dffeas \RegFile|registers[29][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][19] .is_wysiwyg = "true";
defparam \RegFile|registers[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N53
dffeas \RegFile|registers[17][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][19] .is_wysiwyg = "true";
defparam \RegFile|registers[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N20
dffeas \RegFile|registers[21][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][19] .is_wysiwyg = "true";
defparam \RegFile|registers[21][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N18
cyclonev_lcell_comb \RegFile|read_data2[19]~198 (
// Equation(s):
// \RegFile|read_data2[19]~198_combout  = ( \RegFile|registers[21][19]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][19]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][19]~q ))) ) ) ) # ( !\RegFile|registers[21][19]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][19]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][19]~q ))) ) ) ) # ( \RegFile|registers[21][19]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][19]~q ) ) ) ) # ( !\RegFile|registers[21][19]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][19]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[25][19]~q ),
	.datab(!\RegFile|registers[29][19]~q ),
	.datac(!\RegFile|registers[17][19]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[21][19]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[19]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[19]~198 .extended_lut = "off";
defparam \RegFile|read_data2[19]~198 .lut_mask = 64'h0F000FFF55335533;
defparam \RegFile|read_data2[19]~198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y18_N26
dffeas \RegFile|registers[31][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][19] .is_wysiwyg = "true";
defparam \RegFile|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N59
dffeas \RegFile|registers[19][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][19] .is_wysiwyg = "true";
defparam \RegFile|registers[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N2
dffeas \RegFile|registers[27][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][19] .is_wysiwyg = "true";
defparam \RegFile|registers[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N2
dffeas \RegFile|registers[23][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][19] .is_wysiwyg = "true";
defparam \RegFile|registers[23][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N0
cyclonev_lcell_comb \RegFile|read_data2[19]~200 (
// Equation(s):
// \RegFile|read_data2[19]~200_combout  = ( \RegFile|registers[23][19]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][19]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[31][19]~q )) ) ) ) # ( !\RegFile|registers[23][19]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][19]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[31][19]~q )) ) ) ) # ( \RegFile|registers[23][19]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][19]~q ) ) ) ) # ( !\RegFile|registers[23][19]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][19]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[31][19]~q ),
	.datab(!\RegFile|registers[19][19]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[27][19]~q ),
	.datae(!\RegFile|registers[23][19]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[19]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[19]~200 .extended_lut = "off";
defparam \RegFile|read_data2[19]~200 .lut_mask = 64'h30303F3F05F505F5;
defparam \RegFile|read_data2[19]~200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N45
cyclonev_lcell_comb \RegFile|read_data2[19]~201 (
// Equation(s):
// \RegFile|read_data2[19]~201_combout  = ( \RegFile|read_data2[19]~198_combout  & ( \RegFile|read_data2[19]~200_combout  & ( ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[19]~197_combout )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[19]~199_combout )))) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|read_data2[19]~198_combout  & ( \RegFile|read_data2[19]~200_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  
// & (\RegFile|read_data2[19]~197_combout )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[19]~199_combout ))))) # (\InstructionMemory|rom~120_combout  & (((\InstructionMemory|rom~130_combout )))) ) ) ) # ( 
// \RegFile|read_data2[19]~198_combout  & ( !\RegFile|read_data2[19]~200_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[19]~197_combout )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[19]~199_combout ))))) # (\InstructionMemory|rom~120_combout  & (((!\InstructionMemory|rom~130_combout )))) ) ) ) # ( !\RegFile|read_data2[19]~198_combout  & ( !\RegFile|read_data2[19]~200_combout  & ( 
// (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[19]~197_combout )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[19]~199_combout ))))) ) ) )

	.dataa(!\RegFile|read_data2[19]~197_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[19]~199_combout ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|read_data2[19]~198_combout ),
	.dataf(!\RegFile|read_data2[19]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[19]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[19]~201 .extended_lut = "off";
defparam \RegFile|read_data2[19]~201 .lut_mask = 64'h440C770C443F773F;
defparam \RegFile|read_data2[19]~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N12
cyclonev_lcell_comb \alu_b_mux|out[19]~24 (
// Equation(s):
// \alu_b_mux|out[19]~24_combout  = ( \alu_b_mux|out[19]~23_combout  & ( \RegFile|read_data2[19]~201_combout  & ( (((\RegFile|read_data2[19]~207_combout ) # (\Control|WideOr5~0_combout )) # (\RegFile|read_data2[19]~203_combout )) # 
// (\InstructionMemory|rom~150_combout ) ) ) ) # ( !\alu_b_mux|out[19]~23_combout  & ( \RegFile|read_data2[19]~201_combout  & ( (!\Control|WideOr5~0_combout  & (((\RegFile|read_data2[19]~207_combout ) # (\RegFile|read_data2[19]~203_combout )) # 
// (\InstructionMemory|rom~150_combout ))) ) ) ) # ( \alu_b_mux|out[19]~23_combout  & ( !\RegFile|read_data2[19]~201_combout  & ( ((\RegFile|read_data2[19]~207_combout ) # (\Control|WideOr5~0_combout )) # (\RegFile|read_data2[19]~203_combout ) ) ) ) # ( 
// !\alu_b_mux|out[19]~23_combout  & ( !\RegFile|read_data2[19]~201_combout  & ( (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[19]~207_combout ) # (\RegFile|read_data2[19]~203_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\RegFile|read_data2[19]~203_combout ),
	.datac(!\Control|WideOr5~0_combout ),
	.datad(!\RegFile|read_data2[19]~207_combout ),
	.datae(!\alu_b_mux|out[19]~23_combout ),
	.dataf(!\RegFile|read_data2[19]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[19]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[19]~24 .extended_lut = "off";
defparam \alu_b_mux|out[19]~24 .lut_mask = 64'h30F03FFF70F07FFF;
defparam \alu_b_mux|out[19]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N18
cyclonev_lcell_comb \RegFile|registers[9][16]~feeder (
// Equation(s):
// \RegFile|registers[9][16]~feeder_combout  = ( \pc_to_reg_mux|out[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[9][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[9][16]~feeder .extended_lut = "off";
defparam \RegFile|registers[9][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[9][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N20
dffeas \RegFile|registers[9][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][16] .is_wysiwyg = "true";
defparam \RegFile|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N19
dffeas \RegFile|registers[11][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][16] .is_wysiwyg = "true";
defparam \RegFile|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N42
cyclonev_lcell_comb \RegFile|registers[8][16]~feeder (
// Equation(s):
// \RegFile|registers[8][16]~feeder_combout  = ( \pc_to_reg_mux|out[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][16]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y16_N43
dffeas \RegFile|registers[8][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][16] .is_wysiwyg = "true";
defparam \RegFile|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N38
dffeas \RegFile|registers[10][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][16] .is_wysiwyg = "true";
defparam \RegFile|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N36
cyclonev_lcell_comb \RegFile|read_data2[16]~173 (
// Equation(s):
// \RegFile|read_data2[16]~173_combout  = ( \RegFile|registers[10][16]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[11][16]~q ) ) ) ) # ( !\RegFile|registers[10][16]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[11][16]~q  & \InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[10][16]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][16]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][16]~q )) ) ) ) # ( !\RegFile|registers[10][16]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][16]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][16]~q )) ) ) )

	.dataa(!\RegFile|registers[9][16]~q ),
	.datab(!\RegFile|registers[11][16]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[8][16]~q ),
	.datae(!\RegFile|registers[10][16]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[16]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[16]~173 .extended_lut = "off";
defparam \RegFile|read_data2[16]~173 .lut_mask = 64'h05F505F50303F3F3;
defparam \RegFile|read_data2[16]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N3
cyclonev_lcell_comb \RegFile|read_data2[16]~174 (
// Equation(s):
// \RegFile|read_data2[16]~174_combout  = ( \RegFile|read_data2[16]~173_combout  & ( (\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout  & !\InstructionMemory|rom~150_combout )) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[16]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[16]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[16]~174 .extended_lut = "off";
defparam \RegFile|read_data2[16]~174 .lut_mask = 64'h0000000030003000;
defparam \RegFile|read_data2[16]~174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N49
dffeas \RegFile|registers[12][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][16] .is_wysiwyg = "true";
defparam \RegFile|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N52
dffeas \RegFile|registers[13][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][16] .is_wysiwyg = "true";
defparam \RegFile|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N46
dffeas \RegFile|registers[14][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][16] .is_wysiwyg = "true";
defparam \RegFile|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y19_N5
dffeas \RegFile|registers[15][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][16] .is_wysiwyg = "true";
defparam \RegFile|registers[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N3
cyclonev_lcell_comb \RegFile|read_data2[16]~164 (
// Equation(s):
// \RegFile|read_data2[16]~164_combout  = ( \RegFile|registers[15][16]~q  & ( \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[14][16]~q ) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[15][16]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & \RegFile|registers[14][16]~q ) ) ) ) # ( \RegFile|registers[15][16]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][16]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][16]~q ))) ) ) ) # ( !\RegFile|registers[15][16]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][16]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][16]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][16]~q ),
	.datab(!\RegFile|registers[13][16]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[14][16]~q ),
	.datae(!\RegFile|registers[15][16]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[16]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[16]~164 .extended_lut = "off";
defparam \RegFile|read_data2[16]~164 .lut_mask = 64'h5353535300F00FFF;
defparam \RegFile|read_data2[16]~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N2
dffeas \RegFile|registers[5][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][16] .is_wysiwyg = "true";
defparam \RegFile|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N25
dffeas \RegFile|registers[6][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][16] .is_wysiwyg = "true";
defparam \RegFile|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N9
cyclonev_lcell_comb \RegFile|registers[4][16]~feeder (
// Equation(s):
// \RegFile|registers[4][16]~feeder_combout  = ( \pc_to_reg_mux|out[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][16]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N11
dffeas \RegFile|registers[4][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][16] .is_wysiwyg = "true";
defparam \RegFile|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N44
dffeas \RegFile|registers[7][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][16] .is_wysiwyg = "true";
defparam \RegFile|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N42
cyclonev_lcell_comb \RegFile|read_data2[16]~165 (
// Equation(s):
// \RegFile|read_data2[16]~165_combout  = ( \RegFile|registers[7][16]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[6][16]~q ) ) ) ) # ( !\RegFile|registers[7][16]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[6][16]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[7][16]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[4][16]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[5][16]~q )) ) ) ) # ( !\RegFile|registers[7][16]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[4][16]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[5][16]~q )) ) ) )

	.dataa(!\RegFile|registers[5][16]~q ),
	.datab(!\RegFile|registers[6][16]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[4][16]~q ),
	.datae(!\RegFile|registers[7][16]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[16]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[16]~165 .extended_lut = "off";
defparam \RegFile|read_data2[16]~165 .lut_mask = 64'h05F505F530303F3F;
defparam \RegFile|read_data2[16]~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y18_N55
dffeas \RegFile|registers[2][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][16] .is_wysiwyg = "true";
defparam \RegFile|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y24_N50
dffeas \RegFile|registers[1][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][16] .is_wysiwyg = "true";
defparam \RegFile|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y24_N44
dffeas \RegFile|registers[3][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][16] .is_wysiwyg = "true";
defparam \RegFile|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N48
cyclonev_lcell_comb \RegFile|read_data2[16]~166 (
// Equation(s):
// \RegFile|read_data2[16]~166_combout  = ( \RegFile|registers[3][16]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][16]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (((\RegFile|registers[1][16]~q )) # (\InstructionMemory|rom~130_combout ))) ) ) # ( !\RegFile|registers[3][16]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][16]~q ))) # 
// (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[1][16]~q )))) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[2][16]~q ),
	.datad(!\RegFile|registers[1][16]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[16]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[16]~166 .extended_lut = "off";
defparam \RegFile|read_data2[16]~166 .lut_mask = 64'h0246024613571357;
defparam \RegFile|read_data2[16]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N54
cyclonev_lcell_comb \RegFile|read_data2[16]~167 (
// Equation(s):
// \RegFile|read_data2[16]~167_combout  = ( \RegFile|read_data2[16]~165_combout  & ( \RegFile|read_data2[16]~166_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout ) # (\RegFile|read_data2[16]~164_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[16]~165_combout  & ( \RegFile|read_data2[16]~166_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout )) # (\InstructionMemory|rom~145_combout  & 
// ((\RegFile|read_data2[16]~164_combout ))))) ) ) ) # ( \RegFile|read_data2[16]~165_combout  & ( !\RegFile|read_data2[16]~166_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout )) 
// # (\InstructionMemory|rom~145_combout  & ((\RegFile|read_data2[16]~164_combout ))))) ) ) ) # ( !\RegFile|read_data2[16]~165_combout  & ( !\RegFile|read_data2[16]~166_combout  & ( (\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[16]~164_combout  
// & \RegFile|read_data2[16]~10_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\RegFile|read_data2[16]~164_combout ),
	.datad(!\RegFile|read_data2[16]~10_combout ),
	.datae(!\RegFile|read_data2[16]~165_combout ),
	.dataf(!\RegFile|read_data2[16]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[16]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[16]~167 .extended_lut = "off";
defparam \RegFile|read_data2[16]~167 .lut_mask = 64'h00030047008B00CF;
defparam \RegFile|read_data2[16]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N33
cyclonev_lcell_comb \alu_b_mux|out[16]~17 (
// Equation(s):
// \alu_b_mux|out[16]~17_combout  = ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~4_combout  ) ) # ( !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~4_combout  & ( (\InstructionMemory|rom~110_combout  & (((!\Control|MemSize~0_combout ) # 
// (!\InstructionMemory|rom~200_combout )) # (\InstructionMemory|rom~209_combout ))) ) ) ) # ( !\Control|Decoder1~1_combout  & ( !\InstructionMemory|rom~4_combout  & ( (\InstructionMemory|rom~110_combout  & (((!\Control|MemSize~0_combout ) # 
// (!\InstructionMemory|rom~200_combout )) # (\InstructionMemory|rom~209_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~110_combout ),
	.datab(!\InstructionMemory|rom~209_combout ),
	.datac(!\Control|MemSize~0_combout ),
	.datad(!\InstructionMemory|rom~200_combout ),
	.datae(!\Control|Decoder1~1_combout ),
	.dataf(!\InstructionMemory|rom~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[16]~17 .extended_lut = "off";
defparam \alu_b_mux|out[16]~17 .lut_mask = 64'h555100005551FFFF;
defparam \alu_b_mux|out[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N53
dffeas \RegFile|registers[18][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][16] .is_wysiwyg = "true";
defparam \RegFile|registers[18][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N12
cyclonev_lcell_comb \RegFile|registers[26][16]~feeder (
// Equation(s):
// \RegFile|registers[26][16]~feeder_combout  = ( \pc_to_reg_mux|out[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][16]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N13
dffeas \RegFile|registers[26][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][16] .is_wysiwyg = "true";
defparam \RegFile|registers[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N56
dffeas \RegFile|registers[30][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][16] .is_wysiwyg = "true";
defparam \RegFile|registers[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N26
dffeas \RegFile|registers[22][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][16] .is_wysiwyg = "true";
defparam \RegFile|registers[22][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N24
cyclonev_lcell_comb \RegFile|read_data2[16]~170 (
// Equation(s):
// \RegFile|read_data2[16]~170_combout  = ( \RegFile|registers[22][16]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout ) # (\RegFile|registers[30][16]~q ) ) ) ) # ( !\RegFile|registers[22][16]~q  & ( 
// \InstructionMemory|rom~137_combout  & ( (\InstructionMemory|rom~145_combout  & \RegFile|registers[30][16]~q ) ) ) ) # ( \RegFile|registers[22][16]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[18][16]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[26][16]~q ))) ) ) ) # ( !\RegFile|registers[22][16]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[18][16]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[26][16]~q ))) ) ) )

	.dataa(!\RegFile|registers[18][16]~q ),
	.datab(!\RegFile|registers[26][16]~q ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\RegFile|registers[30][16]~q ),
	.datae(!\RegFile|registers[22][16]~q ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[16]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[16]~170 .extended_lut = "off";
defparam \RegFile|read_data2[16]~170 .lut_mask = 64'h53535353000FF0FF;
defparam \RegFile|read_data2[16]~170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N43
dffeas \RegFile|registers[20][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][16] .is_wysiwyg = "true";
defparam \RegFile|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N53
dffeas \RegFile|registers[16][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][16] .is_wysiwyg = "true";
defparam \RegFile|registers[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N35
dffeas \RegFile|registers[24][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][16] .is_wysiwyg = "true";
defparam \RegFile|registers[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N25
dffeas \RegFile|registers[28][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][16] .is_wysiwyg = "true";
defparam \RegFile|registers[28][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N18
cyclonev_lcell_comb \RegFile|read_data2[16]~168 (
// Equation(s):
// \RegFile|read_data2[16]~168_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[28][16]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[24][16]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[20][16]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[16][16]~q  ) ) )

	.dataa(!\RegFile|registers[20][16]~q ),
	.datab(!\RegFile|registers[16][16]~q ),
	.datac(!\RegFile|registers[24][16]~q ),
	.datad(!\RegFile|registers[28][16]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[16]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[16]~168 .extended_lut = "off";
defparam \RegFile|read_data2[16]~168 .lut_mask = 64'h333355550F0F00FF;
defparam \RegFile|read_data2[16]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N48
cyclonev_lcell_comb \RegFile|registers[17][16]~feeder (
// Equation(s):
// \RegFile|registers[17][16]~feeder_combout  = ( \pc_to_reg_mux|out[16]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[16]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][16]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N50
dffeas \RegFile|registers[17][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][16] .is_wysiwyg = "true";
defparam \RegFile|registers[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N23
dffeas \RegFile|registers[29][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][16] .is_wysiwyg = "true";
defparam \RegFile|registers[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N2
dffeas \RegFile|registers[21][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][16] .is_wysiwyg = "true";
defparam \RegFile|registers[21][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N0
cyclonev_lcell_comb \RegFile|read_data2[16]~169 (
// Equation(s):
// \RegFile|read_data2[16]~169_combout  = ( \RegFile|registers[21][16]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout ) # (\RegFile|registers[29][16]~q ) ) ) ) # ( !\RegFile|registers[21][16]~q  & ( 
// \InstructionMemory|rom~137_combout  & ( (\RegFile|registers[29][16]~q  & \InstructionMemory|rom~145_combout ) ) ) ) # ( \RegFile|registers[21][16]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[17][16]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[25][16]~q ))) ) ) ) # ( !\RegFile|registers[21][16]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[17][16]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[25][16]~q ))) ) ) )

	.dataa(!\RegFile|registers[17][16]~q ),
	.datab(!\RegFile|registers[25][16]~q ),
	.datac(!\RegFile|registers[29][16]~q ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|registers[21][16]~q ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[16]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[16]~169 .extended_lut = "off";
defparam \RegFile|read_data2[16]~169 .lut_mask = 64'h55335533000FFF0F;
defparam \RegFile|read_data2[16]~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y17_N50
dffeas \RegFile|registers[27][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][16] .is_wysiwyg = "true";
defparam \RegFile|registers[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N41
dffeas \RegFile|registers[19][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][16] .is_wysiwyg = "true";
defparam \RegFile|registers[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N13
dffeas \RegFile|registers[31][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][16] .is_wysiwyg = "true";
defparam \RegFile|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N8
dffeas \RegFile|registers[23][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][16] .is_wysiwyg = "true";
defparam \RegFile|registers[23][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N6
cyclonev_lcell_comb \RegFile|read_data2[16]~171 (
// Equation(s):
// \RegFile|read_data2[16]~171_combout  = ( \RegFile|registers[23][16]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][16]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][16]~q ))) ) ) ) # ( !\RegFile|registers[23][16]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][16]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][16]~q ))) ) ) ) # ( \RegFile|registers[23][16]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][16]~q ) ) ) ) # ( !\RegFile|registers[23][16]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][16]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[27][16]~q ),
	.datab(!\RegFile|registers[19][16]~q ),
	.datac(!\RegFile|registers[31][16]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][16]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[16]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[16]~171 .extended_lut = "off";
defparam \RegFile|read_data2[16]~171 .lut_mask = 64'h330033FF550F550F;
defparam \RegFile|read_data2[16]~171 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N48
cyclonev_lcell_comb \RegFile|read_data2[16]~172 (
// Equation(s):
// \RegFile|read_data2[16]~172_combout  = ( \RegFile|read_data2[16]~169_combout  & ( \RegFile|read_data2[16]~171_combout  & ( ((!\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[16]~168_combout ))) # (\InstructionMemory|rom~130_combout  & 
// (\RegFile|read_data2[16]~170_combout ))) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|read_data2[16]~169_combout  & ( \RegFile|read_data2[16]~171_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[16]~168_combout ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[16]~170_combout )))) # (\InstructionMemory|rom~120_combout  & (((\InstructionMemory|rom~130_combout )))) ) ) ) # ( \RegFile|read_data2[16]~169_combout  
// & ( !\RegFile|read_data2[16]~171_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[16]~168_combout ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[16]~170_combout )))) # 
// (\InstructionMemory|rom~120_combout  & (((!\InstructionMemory|rom~130_combout )))) ) ) ) # ( !\RegFile|read_data2[16]~169_combout  & ( !\RegFile|read_data2[16]~171_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  
// & ((\RegFile|read_data2[16]~168_combout ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[16]~170_combout )))) ) ) )

	.dataa(!\RegFile|read_data2[16]~170_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[16]~168_combout ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|read_data2[16]~169_combout ),
	.dataf(!\RegFile|read_data2[16]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[16]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[16]~172 .extended_lut = "off";
defparam \RegFile|read_data2[16]~172 .lut_mask = 64'h0C443F440C773F77;
defparam \RegFile|read_data2[16]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N6
cyclonev_lcell_comb \alu_b_mux|out[16]~18 (
// Equation(s):
// \alu_b_mux|out[16]~18_combout  = ( \alu_b_mux|out[16]~17_combout  & ( \RegFile|read_data2[16]~172_combout  & ( (((\Control|WideOr5~0_combout ) # (\RegFile|read_data2[16]~167_combout )) # (\InstructionMemory|rom~150_combout )) # 
// (\RegFile|read_data2[16]~174_combout ) ) ) ) # ( !\alu_b_mux|out[16]~17_combout  & ( \RegFile|read_data2[16]~172_combout  & ( (!\Control|WideOr5~0_combout  & (((\RegFile|read_data2[16]~167_combout ) # (\InstructionMemory|rom~150_combout )) # 
// (\RegFile|read_data2[16]~174_combout ))) ) ) ) # ( \alu_b_mux|out[16]~17_combout  & ( !\RegFile|read_data2[16]~172_combout  & ( ((\Control|WideOr5~0_combout ) # (\RegFile|read_data2[16]~167_combout )) # (\RegFile|read_data2[16]~174_combout ) ) ) ) # ( 
// !\alu_b_mux|out[16]~17_combout  & ( !\RegFile|read_data2[16]~172_combout  & ( (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[16]~167_combout ) # (\RegFile|read_data2[16]~174_combout ))) ) ) )

	.dataa(!\RegFile|read_data2[16]~174_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[16]~167_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\alu_b_mux|out[16]~17_combout ),
	.dataf(!\RegFile|read_data2[16]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[16]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[16]~18 .extended_lut = "off";
defparam \alu_b_mux|out[16]~18 .lut_mask = 64'h5F005FFF7F007FFF;
defparam \alu_b_mux|out[16]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y20_N0
cyclonev_lcell_comb \RegFile|registers[8][17]~feeder (
// Equation(s):
// \RegFile|registers[8][17]~feeder_combout  = ( \pc_to_reg_mux|out[17]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[17]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][17]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y20_N1
dffeas \RegFile|registers[8][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][17] .is_wysiwyg = "true";
defparam \RegFile|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N28
dffeas \RegFile|registers[10][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][17] .is_wysiwyg = "true";
defparam \RegFile|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N37
dffeas \RegFile|registers[11][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_to_reg_mux|out[17]~55_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][17] .is_wysiwyg = "true";
defparam \RegFile|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N8
dffeas \RegFile|registers[9][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][17] .is_wysiwyg = "true";
defparam \RegFile|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N6
cyclonev_lcell_comb \RegFile|read_data2[17]~184 (
// Equation(s):
// \RegFile|read_data2[17]~184_combout  = ( \RegFile|registers[9][17]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout ) # (\RegFile|registers[11][17]~q ) ) ) ) # ( !\RegFile|registers[9][17]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[11][17]~q  & \InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[9][17]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[8][17]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[10][17]~q ))) ) ) ) # ( !\RegFile|registers[9][17]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[8][17]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[10][17]~q ))) ) ) )

	.dataa(!\RegFile|registers[8][17]~q ),
	.datab(!\RegFile|registers[10][17]~q ),
	.datac(!\RegFile|registers[11][17]~q ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|registers[9][17]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[17]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[17]~184 .extended_lut = "off";
defparam \RegFile|read_data2[17]~184 .lut_mask = 64'h55335533000FFF0F;
defparam \RegFile|read_data2[17]~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N33
cyclonev_lcell_comb \RegFile|read_data2[17]~185 (
// Equation(s):
// \RegFile|read_data2[17]~185_combout  = ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~150_combout  & ( (\RegFile|read_data2[17]~184_combout  & \InstructionMemory|rom~145_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|read_data2[17]~184_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[17]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[17]~185 .extended_lut = "off";
defparam \RegFile|read_data2[17]~185 .lut_mask = 64'h000F000000000000;
defparam \RegFile|read_data2[17]~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N29
dffeas \RegFile|registers[12][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][17] .is_wysiwyg = "true";
defparam \RegFile|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N52
dffeas \RegFile|registers[13][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][17] .is_wysiwyg = "true";
defparam \RegFile|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N40
dffeas \RegFile|registers[14][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][17] .is_wysiwyg = "true";
defparam \RegFile|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N8
dffeas \RegFile|registers[15][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][17] .is_wysiwyg = "true";
defparam \RegFile|registers[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N6
cyclonev_lcell_comb \RegFile|read_data2[17]~175 (
// Equation(s):
// \RegFile|read_data2[17]~175_combout  = ( \RegFile|registers[15][17]~q  & ( \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[14][17]~q ) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[15][17]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & \RegFile|registers[14][17]~q ) ) ) ) # ( \RegFile|registers[15][17]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][17]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][17]~q ))) ) ) ) # ( !\RegFile|registers[15][17]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][17]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][17]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][17]~q ),
	.datab(!\RegFile|registers[13][17]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[14][17]~q ),
	.datae(!\RegFile|registers[15][17]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[17]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[17]~175 .extended_lut = "off";
defparam \RegFile|read_data2[17]~175 .lut_mask = 64'h5353535300F00FFF;
defparam \RegFile|read_data2[17]~175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N49
dffeas \RegFile|registers[6][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][17] .is_wysiwyg = "true";
defparam \RegFile|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N17
dffeas \RegFile|registers[5][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][17] .is_wysiwyg = "true";
defparam \RegFile|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N21
cyclonev_lcell_comb \RegFile|registers[4][17]~feeder (
// Equation(s):
// \RegFile|registers[4][17]~feeder_combout  = ( \pc_to_reg_mux|out[17]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[17]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][17]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y19_N22
dffeas \RegFile|registers[4][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][17] .is_wysiwyg = "true";
defparam \RegFile|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N43
dffeas \RegFile|registers[7][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][17] .is_wysiwyg = "true";
defparam \RegFile|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N42
cyclonev_lcell_comb \RegFile|read_data2[17]~176 (
// Equation(s):
// \RegFile|read_data2[17]~176_combout  = ( \RegFile|registers[7][17]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[6][17]~q ) ) ) ) # ( !\RegFile|registers[7][17]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[6][17]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[7][17]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[4][17]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[5][17]~q )) ) ) ) # ( !\RegFile|registers[7][17]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[4][17]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[5][17]~q )) ) ) )

	.dataa(!\RegFile|registers[6][17]~q ),
	.datab(!\RegFile|registers[5][17]~q ),
	.datac(!\RegFile|registers[4][17]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[7][17]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[17]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[17]~176 .extended_lut = "off";
defparam \RegFile|read_data2[17]~176 .lut_mask = 64'h0F330F33550055FF;
defparam \RegFile|read_data2[17]~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y22_N55
dffeas \RegFile|registers[2][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][17] .is_wysiwyg = "true";
defparam \RegFile|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y24_N19
dffeas \RegFile|registers[1][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][17] .is_wysiwyg = "true";
defparam \RegFile|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y22_N50
dffeas \RegFile|registers[3][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][17] .is_wysiwyg = "true";
defparam \RegFile|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N18
cyclonev_lcell_comb \RegFile|read_data2[17]~177 (
// Equation(s):
// \RegFile|read_data2[17]~177_combout  = ( \RegFile|registers[3][17]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][17]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (((\RegFile|registers[1][17]~q )) # (\InstructionMemory|rom~130_combout ))) ) ) # ( !\RegFile|registers[3][17]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][17]~q ))) # 
// (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[1][17]~q )))) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[2][17]~q ),
	.datad(!\RegFile|registers[1][17]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[17]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[17]~177 .extended_lut = "off";
defparam \RegFile|read_data2[17]~177 .lut_mask = 64'h0246024613571357;
defparam \RegFile|read_data2[17]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N51
cyclonev_lcell_comb \RegFile|read_data2[17]~178 (
// Equation(s):
// \RegFile|read_data2[17]~178_combout  = ( \RegFile|read_data2[17]~176_combout  & ( \RegFile|read_data2[17]~177_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout ) # (\RegFile|read_data2[17]~175_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[17]~176_combout  & ( \RegFile|read_data2[17]~177_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout )) # (\InstructionMemory|rom~145_combout  & 
// ((\RegFile|read_data2[17]~175_combout ))))) ) ) ) # ( \RegFile|read_data2[17]~176_combout  & ( !\RegFile|read_data2[17]~177_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout )) 
// # (\InstructionMemory|rom~145_combout  & ((\RegFile|read_data2[17]~175_combout ))))) ) ) ) # ( !\RegFile|read_data2[17]~176_combout  & ( !\RegFile|read_data2[17]~177_combout  & ( (\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[17]~175_combout  
// & \RegFile|read_data2[16]~10_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|read_data2[17]~175_combout ),
	.datad(!\RegFile|read_data2[16]~10_combout ),
	.datae(!\RegFile|read_data2[17]~176_combout ),
	.dataf(!\RegFile|read_data2[17]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[17]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[17]~178 .extended_lut = "off";
defparam \RegFile|read_data2[17]~178 .lut_mask = 64'h00050027008D00AF;
defparam \RegFile|read_data2[17]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N6
cyclonev_lcell_comb \RegFile|registers[19][17]~feeder (
// Equation(s):
// \RegFile|registers[19][17]~feeder_combout  = ( \pc_to_reg_mux|out[17]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[17]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][17]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y20_N7
dffeas \RegFile|registers[19][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][17] .is_wysiwyg = "true";
defparam \RegFile|registers[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y20_N31
dffeas \RegFile|registers[27][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][17] .is_wysiwyg = "true";
defparam \RegFile|registers[27][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y20_N59
dffeas \RegFile|registers[23][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][17] .is_wysiwyg = "true";
defparam \RegFile|registers[23][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N57
cyclonev_lcell_comb \RegFile|read_data2[17]~182 (
// Equation(s):
// \RegFile|read_data2[17]~182_combout  = ( \RegFile|registers[23][17]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][17]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][17]~q ))) ) ) ) # ( !\RegFile|registers[23][17]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][17]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][17]~q ))) ) ) ) # ( \RegFile|registers[23][17]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][17]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[23][17]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[19][17]~q ) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|registers[19][17]~q ),
	.datac(!\RegFile|registers[27][17]~q ),
	.datad(!\RegFile|registers[31][17]~q ),
	.datae(!\RegFile|registers[23][17]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[17]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[17]~182 .extended_lut = "off";
defparam \RegFile|read_data2[17]~182 .lut_mask = 64'h222277770A5F0A5F;
defparam \RegFile|read_data2[17]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N24
cyclonev_lcell_comb \RegFile|registers[24][17]~feeder (
// Equation(s):
// \RegFile|registers[24][17]~feeder_combout  = ( \pc_to_reg_mux|out[17]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[17]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][17]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[24][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y19_N26
dffeas \RegFile|registers[24][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][17] .is_wysiwyg = "true";
defparam \RegFile|registers[24][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N51
cyclonev_lcell_comb \RegFile|registers[16][17]~feeder (
// Equation(s):
// \RegFile|registers[16][17]~feeder_combout  = ( \pc_to_reg_mux|out[17]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[17]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[16][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[16][17]~feeder .extended_lut = "off";
defparam \RegFile|registers[16][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[16][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y20_N52
dffeas \RegFile|registers[16][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[16][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][17] .is_wysiwyg = "true";
defparam \RegFile|registers[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y21_N1
dffeas \RegFile|registers[28][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][17] .is_wysiwyg = "true";
defparam \RegFile|registers[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y20_N44
dffeas \RegFile|registers[20][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][17] .is_wysiwyg = "true";
defparam \RegFile|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N42
cyclonev_lcell_comb \RegFile|read_data2[17]~179 (
// Equation(s):
// \RegFile|read_data2[17]~179_combout  = ( \RegFile|registers[20][17]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][17]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][17]~q ))) ) ) ) # ( !\RegFile|registers[20][17]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][17]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][17]~q ))) ) ) ) # ( \RegFile|registers[20][17]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][17]~q ) ) ) ) # ( !\RegFile|registers[20][17]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][17]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[24][17]~q ),
	.datab(!\RegFile|registers[16][17]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[28][17]~q ),
	.datae(!\RegFile|registers[20][17]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[17]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[17]~179 .extended_lut = "off";
defparam \RegFile|read_data2[17]~179 .lut_mask = 64'h30303F3F505F505F;
defparam \RegFile|read_data2[17]~179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y20_N31
dffeas \RegFile|registers[17][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][17] .is_wysiwyg = "true";
defparam \RegFile|registers[17][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N48
cyclonev_lcell_comb \RegFile|registers[29][17]~feeder (
// Equation(s):
// \RegFile|registers[29][17]~feeder_combout  = ( \pc_to_reg_mux|out[17]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[17]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][17]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y22_N49
dffeas \RegFile|registers[29][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][17] .is_wysiwyg = "true";
defparam \RegFile|registers[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N52
dffeas \RegFile|registers[21][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][17] .is_wysiwyg = "true";
defparam \RegFile|registers[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N40
dffeas \RegFile|registers[25][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][17] .is_wysiwyg = "true";
defparam \RegFile|registers[25][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N0
cyclonev_lcell_comb \RegFile|read_data2[17]~180 (
// Equation(s):
// \RegFile|read_data2[17]~180_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[29][17]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[25][17]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[21][17]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[17][17]~q  ) ) )

	.dataa(!\RegFile|registers[17][17]~q ),
	.datab(!\RegFile|registers[29][17]~q ),
	.datac(!\RegFile|registers[21][17]~q ),
	.datad(!\RegFile|registers[25][17]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[17]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[17]~180 .extended_lut = "off";
defparam \RegFile|read_data2[17]~180 .lut_mask = 64'h55550F0F00FF3333;
defparam \RegFile|read_data2[17]~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y21_N27
cyclonev_lcell_comb \RegFile|registers[30][17]~feeder (
// Equation(s):
// \RegFile|registers[30][17]~feeder_combout  = ( \pc_to_reg_mux|out[17]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[17]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][17]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y21_N29
dffeas \RegFile|registers[30][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][17] .is_wysiwyg = "true";
defparam \RegFile|registers[30][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N36
cyclonev_lcell_comb \RegFile|registers[26][17]~feeder (
// Equation(s):
// \RegFile|registers[26][17]~feeder_combout  = ( \pc_to_reg_mux|out[17]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[17]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][17]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y19_N37
dffeas \RegFile|registers[26][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][17] .is_wysiwyg = "true";
defparam \RegFile|registers[26][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y21_N51
cyclonev_lcell_comb \RegFile|registers[18][17]~feeder (
// Equation(s):
// \RegFile|registers[18][17]~feeder_combout  = ( \pc_to_reg_mux|out[17]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[17]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][17]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y21_N53
dffeas \RegFile|registers[18][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][17] .is_wysiwyg = "true";
defparam \RegFile|registers[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y21_N8
dffeas \RegFile|registers[22][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][17] .is_wysiwyg = "true";
defparam \RegFile|registers[22][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y21_N6
cyclonev_lcell_comb \RegFile|read_data2[17]~181 (
// Equation(s):
// \RegFile|read_data2[17]~181_combout  = ( \RegFile|registers[22][17]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][17]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][17]~q )) ) ) ) # ( !\RegFile|registers[22][17]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][17]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][17]~q )) ) ) ) # ( \RegFile|registers[22][17]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][17]~q ) ) ) ) # ( !\RegFile|registers[22][17]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][17]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[30][17]~q ),
	.datab(!\RegFile|registers[26][17]~q ),
	.datac(!\RegFile|registers[18][17]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][17]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[17]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[17]~181 .extended_lut = "off";
defparam \RegFile|read_data2[17]~181 .lut_mask = 64'h0F000FFF33553355;
defparam \RegFile|read_data2[17]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N15
cyclonev_lcell_comb \RegFile|read_data2[17]~183 (
// Equation(s):
// \RegFile|read_data2[17]~183_combout  = ( \RegFile|read_data2[17]~180_combout  & ( \RegFile|read_data2[17]~181_combout  & ( (!\InstructionMemory|rom~120_combout  & (((\InstructionMemory|rom~130_combout ) # (\RegFile|read_data2[17]~179_combout )))) # 
// (\InstructionMemory|rom~120_combout  & (((!\InstructionMemory|rom~130_combout )) # (\RegFile|read_data2[17]~182_combout ))) ) ) ) # ( !\RegFile|read_data2[17]~180_combout  & ( \RegFile|read_data2[17]~181_combout  & ( (!\InstructionMemory|rom~120_combout  
// & (((\InstructionMemory|rom~130_combout ) # (\RegFile|read_data2[17]~179_combout )))) # (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[17]~182_combout  & ((\InstructionMemory|rom~130_combout )))) ) ) ) # ( \RegFile|read_data2[17]~180_combout  
// & ( !\RegFile|read_data2[17]~181_combout  & ( (!\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[17]~179_combout  & !\InstructionMemory|rom~130_combout )))) # (\InstructionMemory|rom~120_combout  & (((!\InstructionMemory|rom~130_combout )) # 
// (\RegFile|read_data2[17]~182_combout ))) ) ) ) # ( !\RegFile|read_data2[17]~180_combout  & ( !\RegFile|read_data2[17]~181_combout  & ( (!\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[17]~179_combout  & !\InstructionMemory|rom~130_combout 
// )))) # (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[17]~182_combout  & ((\InstructionMemory|rom~130_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\RegFile|read_data2[17]~182_combout ),
	.datac(!\RegFile|read_data2[17]~179_combout ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|read_data2[17]~180_combout ),
	.dataf(!\RegFile|read_data2[17]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[17]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[17]~183 .extended_lut = "off";
defparam \RegFile|read_data2[17]~183 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \RegFile|read_data2[17]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N48
cyclonev_lcell_comb \alu_b_mux|out[17]~19 (
// Equation(s):
// \alu_b_mux|out[17]~19_combout  = ( \Control|MemSize~0_combout  & ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~9_combout  ) ) ) # ( !\Control|MemSize~0_combout  & ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~9_combout  ) ) ) # ( 
// \Control|MemSize~0_combout  & ( !\Control|Decoder1~1_combout  & ( (\InstructionMemory|rom~110_combout  & ((!\InstructionMemory|rom~200_combout ) # (\InstructionMemory|rom~209_combout ))) ) ) ) # ( !\Control|MemSize~0_combout  & ( 
// !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~110_combout  ) ) )

	.dataa(!\InstructionMemory|rom~209_combout ),
	.datab(!\InstructionMemory|rom~110_combout ),
	.datac(!\InstructionMemory|rom~9_combout ),
	.datad(!\InstructionMemory|rom~200_combout ),
	.datae(!\Control|MemSize~0_combout ),
	.dataf(!\Control|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[17]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[17]~19 .extended_lut = "off";
defparam \alu_b_mux|out[17]~19 .lut_mask = 64'h333333110F0F0F0F;
defparam \alu_b_mux|out[17]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N42
cyclonev_lcell_comb \alu_b_mux|out[17]~20 (
// Equation(s):
// \alu_b_mux|out[17]~20_combout  = ( \Control|WideOr5~0_combout  & ( \alu_b_mux|out[17]~19_combout  ) ) # ( !\Control|WideOr5~0_combout  & ( \alu_b_mux|out[17]~19_combout  & ( (((\InstructionMemory|rom~150_combout  & \RegFile|read_data2[17]~183_combout )) # 
// (\RegFile|read_data2[17]~178_combout )) # (\RegFile|read_data2[17]~185_combout ) ) ) ) # ( !\Control|WideOr5~0_combout  & ( !\alu_b_mux|out[17]~19_combout  & ( (((\InstructionMemory|rom~150_combout  & \RegFile|read_data2[17]~183_combout )) # 
// (\RegFile|read_data2[17]~178_combout )) # (\RegFile|read_data2[17]~185_combout ) ) ) )

	.dataa(!\RegFile|read_data2[17]~185_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[17]~178_combout ),
	.datad(!\RegFile|read_data2[17]~183_combout ),
	.datae(!\Control|WideOr5~0_combout ),
	.dataf(!\alu_b_mux|out[17]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[17]~20 .extended_lut = "off";
defparam \alu_b_mux|out[17]~20 .lut_mask = 64'h5F7F00005F7FFFFF;
defparam \alu_b_mux|out[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y22_N42
cyclonev_lcell_comb \ALU|ShiftRight1~1 (
// Equation(s):
// \ALU|ShiftRight1~1_combout  = ( \alu_b_mux|out[16]~18_combout  & ( \alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[1]~1_combout ) # ((!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[18]~22_combout )) # (\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[19]~24_combout )))) ) ) ) # ( !\alu_b_mux|out[16]~18_combout  & ( \alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (((\alu_a_mux|out[0]~0_combout )))) # (\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[18]~22_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[19]~24_combout ))))) ) ) ) # ( \alu_b_mux|out[16]~18_combout  & ( !\alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (((!\alu_a_mux|out[0]~0_combout 
// )))) # (\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[18]~22_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[19]~24_combout ))))) ) ) ) # ( !\alu_b_mux|out[16]~18_combout  & ( !\alu_b_mux|out[17]~20_combout 
//  & ( (\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[18]~22_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[19]~24_combout ))))) ) ) )

	.dataa(!\alu_b_mux|out[18]~22_combout ),
	.datab(!\alu_a_mux|out[1]~1_combout ),
	.datac(!\alu_a_mux|out[0]~0_combout ),
	.datad(!\alu_b_mux|out[19]~24_combout ),
	.datae(!\alu_b_mux|out[16]~18_combout ),
	.dataf(!\alu_b_mux|out[17]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~1 .extended_lut = "off";
defparam \ALU|ShiftRight1~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \ALU|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N3
cyclonev_lcell_comb \branch_adder|Add0~85 (
// Equation(s):
// \branch_adder|Add0~85_sumout  = SUM(( \PCAdder|Add0~85_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~82  ))
// \branch_adder|Add0~86  = CARRY(( \PCAdder|Add0~85_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~82  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~296_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~85_sumout ),
	.cout(\branch_adder|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~85 .extended_lut = "off";
defparam \branch_adder|Add0~85 .lut_mask = 64'h0000FFBB00000F0F;
defparam \branch_adder|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N42
cyclonev_lcell_comb \pc_mux|Mux8~0 (
// Equation(s):
// \pc_mux|Mux8~0_combout  = ( \branch_adder|Add0~85_sumout  & ( \pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout ) # (\RegFile|read_data1[23]~129_combout ) ) ) ) # ( !\branch_adder|Add0~85_sumout  & ( \pc_src[0]~1_combout  & ( (\pc_src[1]~2_combout  & 
// \RegFile|read_data1[23]~129_combout ) ) ) ) # ( \branch_adder|Add0~85_sumout  & ( !\pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout  & (\PCAdder|Add0~85_sumout )) # (\pc_src[1]~2_combout  & ((\InstructionMemory|rom~159_combout ))) ) ) ) # ( 
// !\branch_adder|Add0~85_sumout  & ( !\pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout  & (\PCAdder|Add0~85_sumout )) # (\pc_src[1]~2_combout  & ((\InstructionMemory|rom~159_combout ))) ) ) )

	.dataa(!\PCAdder|Add0~85_sumout ),
	.datab(!\pc_src[1]~2_combout ),
	.datac(!\RegFile|read_data1[23]~129_combout ),
	.datad(!\InstructionMemory|rom~159_combout ),
	.datae(!\branch_adder|Add0~85_sumout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux8~0 .extended_lut = "off";
defparam \pc_mux|Mux8~0 .lut_mask = 64'h447744770303CFCF;
defparam \pc_mux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y21_N44
dffeas \PC|pc_out[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[23] .is_wysiwyg = "true";
defparam \PC|pc_out[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N0
cyclonev_lcell_comb \PCAdder|Add0~81 (
// Equation(s):
// \PCAdder|Add0~81_sumout  = SUM(( \PC|pc_out [22] ) + ( GND ) + ( \PCAdder|Add0~78  ))
// \PCAdder|Add0~82  = CARRY(( \PC|pc_out [22] ) + ( GND ) + ( \PCAdder|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~81_sumout ),
	.cout(\PCAdder|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~81 .extended_lut = "off";
defparam \PCAdder|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCAdder|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N3
cyclonev_lcell_comb \PCAdder|Add0~85 (
// Equation(s):
// \PCAdder|Add0~85_sumout  = SUM(( \PC|pc_out [23] ) + ( GND ) + ( \PCAdder|Add0~82  ))
// \PCAdder|Add0~86  = CARRY(( \PC|pc_out [23] ) + ( GND ) + ( \PCAdder|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~85_sumout ),
	.cout(\PCAdder|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~85 .extended_lut = "off";
defparam \PCAdder|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCAdder|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N6
cyclonev_lcell_comb \branch_adder|Add0~89 (
// Equation(s):
// \branch_adder|Add0~89_sumout  = SUM(( \PCAdder|Add0~89_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~86  ))
// \branch_adder|Add0~90  = CARRY(( \PCAdder|Add0~89_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~86  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~296_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~89_sumout ),
	.cout(\branch_adder|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~89 .extended_lut = "off";
defparam \branch_adder|Add0~89 .lut_mask = 64'h0000FFBB00000F0F;
defparam \branch_adder|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N16
dffeas \RegFile|registers[4][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][24] .is_wysiwyg = "true";
defparam \RegFile|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N30
cyclonev_lcell_comb \RegFile|registers[5][24]~feeder (
// Equation(s):
// \RegFile|registers[5][24]~feeder_combout  = ( \pc_to_reg_mux|out[24]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[24]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[5][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[5][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[5][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[5][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y19_N31
dffeas \RegFile|registers[5][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][24] .is_wysiwyg = "true";
defparam \RegFile|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N19
dffeas \RegFile|registers[7][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][24] .is_wysiwyg = "true";
defparam \RegFile|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N2
dffeas \RegFile|registers[6][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][24] .is_wysiwyg = "true";
defparam \RegFile|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N0
cyclonev_lcell_comb \RegFile|read_data1[24]~132 (
// Equation(s):
// \RegFile|read_data1[24]~132_combout  = ( \RegFile|registers[6][24]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[5][24]~q )) # (\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[7][24]~q ))) ) ) ) # ( !\RegFile|registers[6][24]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[5][24]~q )) # (\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[7][24]~q ))) ) ) ) # ( \RegFile|registers[6][24]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[4][24]~q ) # (\InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[6][24]~q  & ( 
// !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & \RegFile|registers[4][24]~q ) ) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\RegFile|registers[4][24]~q ),
	.datac(!\RegFile|registers[5][24]~q ),
	.datad(!\RegFile|registers[7][24]~q ),
	.datae(!\RegFile|registers[6][24]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[24]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[24]~132 .extended_lut = "off";
defparam \RegFile|read_data1[24]~132 .lut_mask = 64'h222277770A5F0A5F;
defparam \RegFile|read_data1[24]~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N29
dffeas \RegFile|registers[29][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][24] .is_wysiwyg = "true";
defparam \RegFile|registers[29][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N15
cyclonev_lcell_comb \RegFile|registers[30][24]~feeder (
// Equation(s):
// \RegFile|registers[30][24]~feeder_combout  = ( \pc_to_reg_mux|out[24]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[24]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N17
dffeas \RegFile|registers[30][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][24] .is_wysiwyg = "true";
defparam \RegFile|registers[30][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N36
cyclonev_lcell_comb \RegFile|registers[28][24]~feeder (
// Equation(s):
// \RegFile|registers[28][24]~feeder_combout  = ( \pc_to_reg_mux|out[24]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[24]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[28][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[28][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[28][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[28][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N37
dffeas \RegFile|registers[28][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[28][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][24] .is_wysiwyg = "true";
defparam \RegFile|registers[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N31
dffeas \RegFile|registers[31][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][24] .is_wysiwyg = "true";
defparam \RegFile|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N30
cyclonev_lcell_comb \RegFile|read_data1[24]~131 (
// Equation(s):
// \RegFile|read_data1[24]~131_combout  = ( \RegFile|registers[31][24]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[29][24]~q ) ) ) ) # ( !\RegFile|registers[31][24]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[29][24]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[31][24]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[28][24]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[30][24]~q )) ) ) ) # ( !\RegFile|registers[31][24]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[28][24]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[30][24]~q )) ) ) )

	.dataa(!\RegFile|registers[29][24]~q ),
	.datab(!\RegFile|registers[30][24]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[28][24]~q ),
	.datae(!\RegFile|registers[31][24]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[24]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[24]~131 .extended_lut = "off";
defparam \RegFile|read_data1[24]~131 .lut_mask = 64'h03F303F350505F5F;
defparam \RegFile|read_data1[24]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N27
cyclonev_lcell_comb \RegFile|registers[25][24]~feeder (
// Equation(s):
// \RegFile|registers[25][24]~feeder_combout  = ( \pc_to_reg_mux|out[24]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[24]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N28
dffeas \RegFile|registers[25][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][24] .is_wysiwyg = "true";
defparam \RegFile|registers[25][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N42
cyclonev_lcell_comb \RegFile|registers[26][24]~feeder (
// Equation(s):
// \RegFile|registers[26][24]~feeder_combout  = ( \pc_to_reg_mux|out[24]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[24]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N44
dffeas \RegFile|registers[26][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][24] .is_wysiwyg = "true";
defparam \RegFile|registers[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N38
dffeas \RegFile|registers[27][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][24] .is_wysiwyg = "true";
defparam \RegFile|registers[27][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N39
cyclonev_lcell_comb \RegFile|read_data1[24]~130 (
// Equation(s):
// \RegFile|read_data1[24]~130_combout  = ( \RegFile|registers[27][24]~q  & ( \RegFile|registers[24][24]~q  & ( (!\InstructionMemory|rom~169_combout  & (((!\InstructionMemory|rom~159_combout )) # (\RegFile|registers[25][24]~q ))) # 
// (\InstructionMemory|rom~169_combout  & (((\InstructionMemory|rom~159_combout ) # (\RegFile|registers[26][24]~q )))) ) ) ) # ( !\RegFile|registers[27][24]~q  & ( \RegFile|registers[24][24]~q  & ( (!\InstructionMemory|rom~169_combout  & 
// (((!\InstructionMemory|rom~159_combout )) # (\RegFile|registers[25][24]~q ))) # (\InstructionMemory|rom~169_combout  & (((\RegFile|registers[26][24]~q  & !\InstructionMemory|rom~159_combout )))) ) ) ) # ( \RegFile|registers[27][24]~q  & ( 
// !\RegFile|registers[24][24]~q  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[25][24]~q  & ((\InstructionMemory|rom~159_combout )))) # (\InstructionMemory|rom~169_combout  & (((\InstructionMemory|rom~159_combout ) # 
// (\RegFile|registers[26][24]~q )))) ) ) ) # ( !\RegFile|registers[27][24]~q  & ( !\RegFile|registers[24][24]~q  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[25][24]~q  & ((\InstructionMemory|rom~159_combout )))) # 
// (\InstructionMemory|rom~169_combout  & (((\RegFile|registers[26][24]~q  & !\InstructionMemory|rom~159_combout )))) ) ) )

	.dataa(!\RegFile|registers[25][24]~q ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[26][24]~q ),
	.datad(!\InstructionMemory|rom~159_combout ),
	.datae(!\RegFile|registers[27][24]~q ),
	.dataf(!\RegFile|registers[24][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[24]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[24]~130 .extended_lut = "off";
defparam \RegFile|read_data1[24]~130 .lut_mask = 64'h03440377CF44CF77;
defparam \RegFile|read_data1[24]~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y24_N23
dffeas \RegFile|registers[1][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][24] .is_wysiwyg = "true";
defparam \RegFile|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y22_N59
dffeas \RegFile|registers[2][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][24] .is_wysiwyg = "true";
defparam \RegFile|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N6
cyclonev_lcell_comb \RegFile|registers[3][24]~feeder (
// Equation(s):
// \RegFile|registers[3][24]~feeder_combout  = ( \pc_to_reg_mux|out[24]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[24]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[3][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[3][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[3][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[3][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N8
dffeas \RegFile|registers[3][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][24] .is_wysiwyg = "true";
defparam \RegFile|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y22_N57
cyclonev_lcell_comb \RegFile|read_data1[24]~133 (
// Equation(s):
// \RegFile|read_data1[24]~133_combout  = ( \RegFile|registers[3][24]~q  & ( (!\InstructionMemory|rom~159_combout  & (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[2][24]~q )))) # (\InstructionMemory|rom~159_combout  & 
// (((\RegFile|registers[1][24]~q )) # (\InstructionMemory|rom~169_combout ))) ) ) # ( !\RegFile|registers[3][24]~q  & ( (!\InstructionMemory|rom~159_combout  & (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[2][24]~q )))) # 
// (\InstructionMemory|rom~159_combout  & (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][24]~q ))) ) )

	.dataa(!\InstructionMemory|rom~159_combout ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[1][24]~q ),
	.datad(!\RegFile|registers[2][24]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[24]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[24]~133 .extended_lut = "off";
defparam \RegFile|read_data1[24]~133 .lut_mask = 64'h0426042615371537;
defparam \RegFile|read_data1[24]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N6
cyclonev_lcell_comb \RegFile|read_data1[24]~134 (
// Equation(s):
// \RegFile|read_data1[24]~134_combout  = ( \RegFile|read_data1[24]~130_combout  & ( \RegFile|read_data1[24]~133_combout  & ( (!\InstructionMemory|rom~174_combout ) # ((!\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[24]~132_combout )) # 
// (\InstructionMemory|rom~179_combout  & ((\RegFile|read_data1[24]~131_combout )))) ) ) ) # ( !\RegFile|read_data1[24]~130_combout  & ( \RegFile|read_data1[24]~133_combout  & ( (!\InstructionMemory|rom~174_combout  & (((!\InstructionMemory|rom~179_combout 
// )))) # (\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[24]~132_combout )) # (\InstructionMemory|rom~179_combout  & ((\RegFile|read_data1[24]~131_combout ))))) ) ) ) # ( 
// \RegFile|read_data1[24]~130_combout  & ( !\RegFile|read_data1[24]~133_combout  & ( (!\InstructionMemory|rom~174_combout  & (((\InstructionMemory|rom~179_combout )))) # (\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout  & 
// (\RegFile|read_data1[24]~132_combout )) # (\InstructionMemory|rom~179_combout  & ((\RegFile|read_data1[24]~131_combout ))))) ) ) ) # ( !\RegFile|read_data1[24]~130_combout  & ( !\RegFile|read_data1[24]~133_combout  & ( (\InstructionMemory|rom~174_combout  
// & ((!\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[24]~132_combout )) # (\InstructionMemory|rom~179_combout  & ((\RegFile|read_data1[24]~131_combout ))))) ) ) )

	.dataa(!\RegFile|read_data1[24]~132_combout ),
	.datab(!\RegFile|read_data1[24]~131_combout ),
	.datac(!\InstructionMemory|rom~174_combout ),
	.datad(!\InstructionMemory|rom~179_combout ),
	.datae(!\RegFile|read_data1[24]~130_combout ),
	.dataf(!\RegFile|read_data1[24]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[24]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[24]~134 .extended_lut = "off";
defparam \RegFile|read_data1[24]~134 .lut_mask = 64'h050305F3F503F5F3;
defparam \RegFile|read_data1[24]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N48
cyclonev_lcell_comb \RegFile|read_data1[24]~181 (
// Equation(s):
// \RegFile|read_data1[24]~181_combout  = ( !\RegFile|Equal0~0_combout  & ( \RegFile|read_data1[24]~134_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\RegFile|read_data1[24]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[24]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[24]~181 .extended_lut = "off";
defparam \RegFile|read_data1[24]~181 .lut_mask = 64'h00000000FFFF0000;
defparam \RegFile|read_data1[24]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N48
cyclonev_lcell_comb \pc_mux|Mux7~0 (
// Equation(s):
// \pc_mux|Mux7~0_combout  = ( \RegFile|read_data1[24]~181_combout  & ( \pc_src[0]~1_combout  & ( (\pc_src[1]~2_combout ) # (\branch_adder|Add0~89_sumout ) ) ) ) # ( !\RegFile|read_data1[24]~181_combout  & ( \pc_src[0]~1_combout  & ( 
// (\branch_adder|Add0~89_sumout  & !\pc_src[1]~2_combout ) ) ) ) # ( \RegFile|read_data1[24]~181_combout  & ( !\pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout  & ((\PCAdder|Add0~89_sumout ))) # (\pc_src[1]~2_combout  & (\InstructionMemory|rom~169_combout 
// )) ) ) ) # ( !\RegFile|read_data1[24]~181_combout  & ( !\pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout  & ((\PCAdder|Add0~89_sumout ))) # (\pc_src[1]~2_combout  & (\InstructionMemory|rom~169_combout )) ) ) )

	.dataa(!\branch_adder|Add0~89_sumout ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\pc_src[1]~2_combout ),
	.datad(!\PCAdder|Add0~89_sumout ),
	.datae(!\RegFile|read_data1[24]~181_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux7~0 .extended_lut = "off";
defparam \pc_mux|Mux7~0 .lut_mask = 64'h03F303F350505F5F;
defparam \pc_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y21_N50
dffeas \PC|pc_out[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[24] .is_wysiwyg = "true";
defparam \PC|pc_out[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N6
cyclonev_lcell_comb \PCAdder|Add0~89 (
// Equation(s):
// \PCAdder|Add0~89_sumout  = SUM(( \PC|pc_out [24] ) + ( GND ) + ( \PCAdder|Add0~86  ))
// \PCAdder|Add0~90  = CARRY(( \PC|pc_out [24] ) + ( GND ) + ( \PCAdder|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~89_sumout ),
	.cout(\PCAdder|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~89 .extended_lut = "off";
defparam \PCAdder|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCAdder|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N51
cyclonev_lcell_comb \ALU|O_out[24]~168 (
// Equation(s):
// \ALU|O_out[24]~168_combout  = ( \RegFile|read_data1[24]~181_combout  & ( (!\ALU|Equal2~1_combout  & (\ALU|Equal5~0_combout  & ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout )))) ) )

	.dataa(!\ALU|Equal2~1_combout ),
	.datab(!\ALU|Equal5~0_combout ),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[24]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[24]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[24]~168 .extended_lut = "off";
defparam \ALU|O_out[24]~168 .lut_mask = 64'h0000000022202220;
defparam \ALU|O_out[24]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N0
cyclonev_lcell_comb \alu_a_mux|out[24]~24 (
// Equation(s):
// \alu_a_mux|out[24]~24_combout  = ( !\RegFile|Equal0~0_combout  & ( \Control|Decoder1~0_combout  & ( (\RegFile|read_data1[24]~134_combout  & !\Control|WideOr1~1_combout ) ) ) ) # ( !\RegFile|Equal0~0_combout  & ( !\Control|Decoder1~0_combout  & ( 
// \RegFile|read_data1[24]~134_combout  ) ) )

	.dataa(gnd),
	.datab(!\RegFile|read_data1[24]~134_combout ),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[24]~24 .extended_lut = "off";
defparam \alu_a_mux|out[24]~24 .lut_mask = 64'h3333000030300000;
defparam \alu_a_mux|out[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N3
cyclonev_lcell_comb \ALU|O_out[24]~167 (
// Equation(s):
// \ALU|O_out[24]~167_combout  = ( \alu_b_mux|out[24]~34_combout  & ( (!\ALU|O_out[7]~48_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_a_mux|out[24]~24_combout ))))) ) ) # ( !\alu_b_mux|out[24]~34_combout  & ( 
// (!\ALU|O_out[7]~48_combout  & ((!\Control|Selector9~5_combout  & (!\Control|Selector10~3_combout  $ (\alu_a_mux|out[24]~24_combout ))) # (\Control|Selector9~5_combout  & (!\Control|Selector10~3_combout  & \alu_a_mux|out[24]~24_combout )))) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\ALU|O_out[7]~48_combout ),
	.datad(!\alu_a_mux|out[24]~24_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|out[24]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[24]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[24]~167 .extended_lut = "off";
defparam \ALU|O_out[24]~167 .lut_mask = 64'h8060806060506050;
defparam \ALU|O_out[24]~167 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y21_N56
dffeas \RegFile|registers[9][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][23] .is_wysiwyg = "true";
defparam \RegFile|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N12
cyclonev_lcell_comb \RegFile|registers[8][23]~feeder (
// Equation(s):
// \RegFile|registers[8][23]~feeder_combout  = \pc_to_reg_mux|out[23]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_to_reg_mux|out[23]~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][23]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RegFile|registers[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y21_N13
dffeas \RegFile|registers[8][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][23] .is_wysiwyg = "true";
defparam \RegFile|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y21_N28
dffeas \RegFile|registers[10][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][23] .is_wysiwyg = "true";
defparam \RegFile|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N38
dffeas \RegFile|registers[11][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][23] .is_wysiwyg = "true";
defparam \RegFile|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N36
cyclonev_lcell_comb \RegFile|read_data2[23]~246 (
// Equation(s):
// \RegFile|read_data2[23]~246_combout  = ( \RegFile|registers[11][23]~q  & ( \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[10][23]~q ) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[11][23]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & \RegFile|registers[10][23]~q ) ) ) ) # ( \RegFile|registers[11][23]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][23]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][23]~q )) ) ) ) # ( !\RegFile|registers[11][23]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][23]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][23]~q )) ) ) )

	.dataa(!\RegFile|registers[9][23]~q ),
	.datab(!\RegFile|registers[8][23]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[10][23]~q ),
	.datae(!\RegFile|registers[11][23]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[23]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[23]~246 .extended_lut = "off";
defparam \RegFile|read_data2[23]~246 .lut_mask = 64'h3535353500F00FFF;
defparam \RegFile|read_data2[23]~246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N54
cyclonev_lcell_comb \RegFile|read_data2[23]~247 (
// Equation(s):
// \RegFile|read_data2[23]~247_combout  = ( \RegFile|read_data2[23]~246_combout  & ( (!\InstructionMemory|rom~137_combout  & (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~150_combout )) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[23]~246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[23]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[23]~247 .extended_lut = "off";
defparam \RegFile|read_data2[23]~247 .lut_mask = 64'h0000000022002200;
defparam \RegFile|read_data2[23]~247 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y18_N35
dffeas \RegFile|registers[3][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][23] .is_wysiwyg = "true";
defparam \RegFile|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y24_N41
dffeas \RegFile|registers[1][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][23] .is_wysiwyg = "true";
defparam \RegFile|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N20
dffeas \RegFile|registers[2][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][23] .is_wysiwyg = "true";
defparam \RegFile|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N36
cyclonev_lcell_comb \RegFile|read_data2[23]~250 (
// Equation(s):
// \RegFile|read_data2[23]~250_combout  = ( \RegFile|registers[2][23]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[1][23]~q ))) # (\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[3][23]~q )) ) ) ) # ( !\RegFile|registers[2][23]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[1][23]~q ))) # (\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[3][23]~q )) ) ) ) # ( \RegFile|registers[2][23]~q  & ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  ) ) )

	.dataa(!\RegFile|registers[3][23]~q ),
	.datab(!\RegFile|registers[1][23]~q ),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|registers[2][23]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[23]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[23]~250 .extended_lut = "off";
defparam \RegFile|read_data2[23]~250 .lut_mask = 64'h000000FF33553355;
defparam \RegFile|read_data2[23]~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N24
cyclonev_lcell_comb \RegFile|registers[12][23]~feeder (
// Equation(s):
// \RegFile|registers[12][23]~feeder_combout  = ( \pc_to_reg_mux|out[23]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[23]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][23]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N26
dffeas \RegFile|registers[12][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][23] .is_wysiwyg = "true";
defparam \RegFile|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N14
dffeas \RegFile|registers[13][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][23] .is_wysiwyg = "true";
defparam \RegFile|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N13
dffeas \RegFile|registers[15][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][23] .is_wysiwyg = "true";
defparam \RegFile|registers[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N20
dffeas \RegFile|registers[14][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][23] .is_wysiwyg = "true";
defparam \RegFile|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y21_N18
cyclonev_lcell_comb \RegFile|read_data2[23]~248 (
// Equation(s):
// \RegFile|read_data2[23]~248_combout  = ( \RegFile|registers[14][23]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][23]~q ) ) ) ) # ( !\RegFile|registers[14][23]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout  & \RegFile|registers[15][23]~q ) ) ) ) # ( \RegFile|registers[14][23]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][23]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][23]~q ))) ) ) ) # ( !\RegFile|registers[14][23]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][23]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][23]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][23]~q ),
	.datab(!\RegFile|registers[13][23]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[15][23]~q ),
	.datae(!\RegFile|registers[14][23]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[23]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[23]~248 .extended_lut = "off";
defparam \RegFile|read_data2[23]~248 .lut_mask = 64'h53535353000FF0FF;
defparam \RegFile|read_data2[23]~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N56
dffeas \RegFile|registers[4][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][23] .is_wysiwyg = "true";
defparam \RegFile|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N48
cyclonev_lcell_comb \RegFile|registers[5][23]~feeder (
// Equation(s):
// \RegFile|registers[5][23]~feeder_combout  = ( \pc_to_reg_mux|out[23]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[23]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[5][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[5][23]~feeder .extended_lut = "off";
defparam \RegFile|registers[5][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[5][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y19_N50
dffeas \RegFile|registers[5][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][23] .is_wysiwyg = "true";
defparam \RegFile|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N8
dffeas \RegFile|registers[7][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][23] .is_wysiwyg = "true";
defparam \RegFile|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N38
dffeas \RegFile|registers[6][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][23] .is_wysiwyg = "true";
defparam \RegFile|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N9
cyclonev_lcell_comb \RegFile|read_data2[23]~249 (
// Equation(s):
// \RegFile|read_data2[23]~249_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[7][23]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[6][23]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[5][23]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[4][23]~q  ) ) )

	.dataa(!\RegFile|registers[4][23]~q ),
	.datab(!\RegFile|registers[5][23]~q ),
	.datac(!\RegFile|registers[7][23]~q ),
	.datad(!\RegFile|registers[6][23]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[23]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[23]~249 .extended_lut = "off";
defparam \RegFile|read_data2[23]~249 .lut_mask = 64'h5555333300FF0F0F;
defparam \RegFile|read_data2[23]~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N18
cyclonev_lcell_comb \RegFile|read_data2[23]~251 (
// Equation(s):
// \RegFile|read_data2[23]~251_combout  = ( \RegFile|read_data2[23]~248_combout  & ( \RegFile|read_data2[23]~249_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((\InstructionMemory|rom~145_combout ) # (\RegFile|read_data2[23]~250_combout )) # 
// (\InstructionMemory|rom~137_combout ))) ) ) ) # ( !\RegFile|read_data2[23]~248_combout  & ( \RegFile|read_data2[23]~249_combout  & ( (\RegFile|read_data2[16]~10_combout  & (!\InstructionMemory|rom~145_combout  & ((\RegFile|read_data2[23]~250_combout ) # 
// (\InstructionMemory|rom~137_combout )))) ) ) ) # ( \RegFile|read_data2[23]~248_combout  & ( !\RegFile|read_data2[23]~249_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((!\InstructionMemory|rom~137_combout  & \RegFile|read_data2[23]~250_combout )) # 
// (\InstructionMemory|rom~145_combout ))) ) ) ) # ( !\RegFile|read_data2[23]~248_combout  & ( !\RegFile|read_data2[23]~249_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[16]~10_combout  & (\RegFile|read_data2[23]~250_combout  & 
// !\InstructionMemory|rom~145_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|read_data2[16]~10_combout ),
	.datac(!\RegFile|read_data2[23]~250_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|read_data2[23]~248_combout ),
	.dataf(!\RegFile|read_data2[23]~249_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[23]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[23]~251 .extended_lut = "off";
defparam \RegFile|read_data2[23]~251 .lut_mask = 64'h0200023313001333;
defparam \RegFile|read_data2[23]~251 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N42
cyclonev_lcell_comb \RegFile|registers[31][23]~feeder (
// Equation(s):
// \RegFile|registers[31][23]~feeder_combout  = ( \pc_to_reg_mux|out[23]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[23]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[31][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[31][23]~feeder .extended_lut = "off";
defparam \RegFile|registers[31][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[31][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y20_N44
dffeas \RegFile|registers[31][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[31][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][23] .is_wysiwyg = "true";
defparam \RegFile|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y23_N59
dffeas \RegFile|registers[19][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][23] .is_wysiwyg = "true";
defparam \RegFile|registers[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y23_N8
dffeas \RegFile|registers[23][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][23] .is_wysiwyg = "true";
defparam \RegFile|registers[23][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y23_N51
cyclonev_lcell_comb \RegFile|read_data2[23]~244 (
// Equation(s):
// \RegFile|read_data2[23]~244_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[31][23]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[27][23]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[23][23]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[19][23]~q  ) ) )

	.dataa(!\RegFile|registers[31][23]~q ),
	.datab(!\RegFile|registers[27][23]~q ),
	.datac(!\RegFile|registers[19][23]~q ),
	.datad(!\RegFile|registers[23][23]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[23]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[23]~244 .extended_lut = "off";
defparam \RegFile|read_data2[23]~244 .lut_mask = 64'h0F0F00FF33335555;
defparam \RegFile|read_data2[23]~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y26_N48
cyclonev_lcell_comb \RegFile|registers[17][23]~feeder (
// Equation(s):
// \RegFile|registers[17][23]~feeder_combout  = ( \pc_to_reg_mux|out[23]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[23]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][23]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y26_N50
dffeas \RegFile|registers[17][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][23] .is_wysiwyg = "true";
defparam \RegFile|registers[17][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N27
cyclonev_lcell_comb \RegFile|registers[25][23]~feeder (
// Equation(s):
// \RegFile|registers[25][23]~feeder_combout  = ( \pc_to_reg_mux|out[23]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[23]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][23]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N29
dffeas \RegFile|registers[25][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][23] .is_wysiwyg = "true";
defparam \RegFile|registers[25][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y26_N30
cyclonev_lcell_comb \RegFile|registers[29][23]~feeder (
// Equation(s):
// \RegFile|registers[29][23]~feeder_combout  = ( \pc_to_reg_mux|out[23]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[23]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][23]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y26_N32
dffeas \RegFile|registers[29][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][23] .is_wysiwyg = "true";
defparam \RegFile|registers[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y23_N56
dffeas \RegFile|registers[21][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][23] .is_wysiwyg = "true";
defparam \RegFile|registers[21][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y23_N42
cyclonev_lcell_comb \RegFile|read_data2[23]~242 (
// Equation(s):
// \RegFile|read_data2[23]~242_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[29][23]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[25][23]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[21][23]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[17][23]~q  ) ) )

	.dataa(!\RegFile|registers[17][23]~q ),
	.datab(!\RegFile|registers[25][23]~q ),
	.datac(!\RegFile|registers[29][23]~q ),
	.datad(!\RegFile|registers[21][23]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[23]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[23]~242 .extended_lut = "off";
defparam \RegFile|read_data2[23]~242 .lut_mask = 64'h555500FF33330F0F;
defparam \RegFile|read_data2[23]~242 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N12
cyclonev_lcell_comb \RegFile|registers[26][23]~feeder (
// Equation(s):
// \RegFile|registers[26][23]~feeder_combout  = ( \pc_to_reg_mux|out[23]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[23]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][23]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y20_N14
dffeas \RegFile|registers[26][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][23] .is_wysiwyg = "true";
defparam \RegFile|registers[26][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N24
cyclonev_lcell_comb \RegFile|registers[18][23]~feeder (
// Equation(s):
// \RegFile|registers[18][23]~feeder_combout  = ( \pc_to_reg_mux|out[23]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[23]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][23]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N25
dffeas \RegFile|registers[18][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][23] .is_wysiwyg = "true";
defparam \RegFile|registers[18][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N36
cyclonev_lcell_comb \RegFile|registers[30][23]~feeder (
// Equation(s):
// \RegFile|registers[30][23]~feeder_combout  = ( \pc_to_reg_mux|out[23]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[23]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][23]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y21_N38
dffeas \RegFile|registers[30][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][23] .is_wysiwyg = "true";
defparam \RegFile|registers[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y23_N2
dffeas \RegFile|registers[22][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][23] .is_wysiwyg = "true";
defparam \RegFile|registers[22][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y23_N0
cyclonev_lcell_comb \RegFile|read_data2[23]~243 (
// Equation(s):
// \RegFile|read_data2[23]~243_combout  = ( \RegFile|registers[22][23]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][23]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[30][23]~q ))) ) ) ) # ( !\RegFile|registers[22][23]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][23]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[30][23]~q ))) ) ) ) # ( \RegFile|registers[22][23]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][23]~q ) ) ) ) # ( !\RegFile|registers[22][23]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][23]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[26][23]~q ),
	.datab(!\RegFile|registers[18][23]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[30][23]~q ),
	.datae(!\RegFile|registers[22][23]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[23]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[23]~243 .extended_lut = "off";
defparam \RegFile|read_data2[23]~243 .lut_mask = 64'h30303F3F505F505F;
defparam \RegFile|read_data2[23]~243 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y24_N7
dffeas \RegFile|registers[16][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][23] .is_wysiwyg = "true";
defparam \RegFile|registers[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y21_N23
dffeas \RegFile|registers[28][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][23] .is_wysiwyg = "true";
defparam \RegFile|registers[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N37
dffeas \RegFile|registers[20][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[23]~61_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][23] .is_wysiwyg = "true";
defparam \RegFile|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N45
cyclonev_lcell_comb \RegFile|registers[24][23]~feeder (
// Equation(s):
// \RegFile|registers[24][23]~feeder_combout  = ( \pc_to_reg_mux|out[23]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[23]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][23]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[24][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N47
dffeas \RegFile|registers[24][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][23] .is_wysiwyg = "true";
defparam \RegFile|registers[24][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N18
cyclonev_lcell_comb \RegFile|read_data2[23]~241 (
// Equation(s):
// \RegFile|read_data2[23]~241_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[28][23]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[24][23]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[20][23]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[16][23]~q  ) ) )

	.dataa(!\RegFile|registers[16][23]~q ),
	.datab(!\RegFile|registers[28][23]~q ),
	.datac(!\RegFile|registers[20][23]~q ),
	.datad(!\RegFile|registers[24][23]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[23]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[23]~241 .extended_lut = "off";
defparam \RegFile|read_data2[23]~241 .lut_mask = 64'h55550F0F00FF3333;
defparam \RegFile|read_data2[23]~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y23_N6
cyclonev_lcell_comb \RegFile|read_data2[23]~245 (
// Equation(s):
// \RegFile|read_data2[23]~245_combout  = ( \RegFile|read_data2[23]~243_combout  & ( \RegFile|read_data2[23]~241_combout  & ( (!\InstructionMemory|rom~120_combout ) # ((!\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[23]~242_combout ))) # 
// (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[23]~244_combout ))) ) ) ) # ( !\RegFile|read_data2[23]~243_combout  & ( \RegFile|read_data2[23]~241_combout  & ( (!\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout )) # 
// (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[23]~242_combout ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[23]~244_combout )))) ) ) ) # ( \RegFile|read_data2[23]~243_combout  & ( 
// !\RegFile|read_data2[23]~241_combout  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout )) # (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[23]~242_combout ))) # 
// (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[23]~244_combout )))) ) ) ) # ( !\RegFile|read_data2[23]~243_combout  & ( !\RegFile|read_data2[23]~241_combout  & ( (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[23]~242_combout ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[23]~244_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[23]~244_combout ),
	.datad(!\RegFile|read_data2[23]~242_combout ),
	.datae(!\RegFile|read_data2[23]~243_combout ),
	.dataf(!\RegFile|read_data2[23]~241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[23]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[23]~245 .extended_lut = "off";
defparam \RegFile|read_data2[23]~245 .lut_mask = 64'h0145236789CDABEF;
defparam \RegFile|read_data2[23]~245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N30
cyclonev_lcell_comb \alu_b_mux|out[23]~31 (
// Equation(s):
// \alu_b_mux|out[23]~31_combout  = ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~64_combout  ) ) # ( !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~64_combout  & ( (\InstructionMemory|rom~110_combout  & 
// (((!\InstructionMemory|rom~200_combout ) # (!\Control|MemSize~0_combout )) # (\InstructionMemory|rom~209_combout ))) ) ) ) # ( !\Control|Decoder1~1_combout  & ( !\InstructionMemory|rom~64_combout  & ( (\InstructionMemory|rom~110_combout  & 
// (((!\InstructionMemory|rom~200_combout ) # (!\Control|MemSize~0_combout )) # (\InstructionMemory|rom~209_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~110_combout ),
	.datab(!\InstructionMemory|rom~209_combout ),
	.datac(!\InstructionMemory|rom~200_combout ),
	.datad(!\Control|MemSize~0_combout ),
	.datae(!\Control|Decoder1~1_combout ),
	.dataf(!\InstructionMemory|rom~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[23]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[23]~31 .extended_lut = "off";
defparam \alu_b_mux|out[23]~31 .lut_mask = 64'h555100005551FFFF;
defparam \alu_b_mux|out[23]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N48
cyclonev_lcell_comb \alu_b_mux|out[23]~32 (
// Equation(s):
// \alu_b_mux|out[23]~32_combout  = ( \RegFile|read_data2[23]~245_combout  & ( \alu_b_mux|out[23]~31_combout  & ( (((\Control|WideOr5~0_combout ) # (\RegFile|read_data2[23]~251_combout )) # (\InstructionMemory|rom~150_combout )) # 
// (\RegFile|read_data2[23]~247_combout ) ) ) ) # ( !\RegFile|read_data2[23]~245_combout  & ( \alu_b_mux|out[23]~31_combout  & ( ((\Control|WideOr5~0_combout ) # (\RegFile|read_data2[23]~251_combout )) # (\RegFile|read_data2[23]~247_combout ) ) ) ) # ( 
// \RegFile|read_data2[23]~245_combout  & ( !\alu_b_mux|out[23]~31_combout  & ( (!\Control|WideOr5~0_combout  & (((\RegFile|read_data2[23]~251_combout ) # (\InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[23]~247_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[23]~245_combout  & ( !\alu_b_mux|out[23]~31_combout  & ( (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[23]~251_combout ) # (\RegFile|read_data2[23]~247_combout ))) ) ) )

	.dataa(!\RegFile|read_data2[23]~247_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[23]~251_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\RegFile|read_data2[23]~245_combout ),
	.dataf(!\alu_b_mux|out[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[23]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[23]~32 .extended_lut = "off";
defparam \alu_b_mux|out[23]~32 .lut_mask = 64'h5F007F005FFF7FFF;
defparam \alu_b_mux|out[23]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N26
dffeas \RegFile|registers[26][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][21] .is_wysiwyg = "true";
defparam \RegFile|registers[26][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N51
cyclonev_lcell_comb \RegFile|registers[25][21]~feeder (
// Equation(s):
// \RegFile|registers[25][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N53
dffeas \RegFile|registers[25][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][21] .is_wysiwyg = "true";
defparam \RegFile|registers[25][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N51
cyclonev_lcell_comb \RegFile|registers[24][21]~feeder (
// Equation(s):
// \RegFile|registers[24][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[24][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N53
dffeas \RegFile|registers[24][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][21] .is_wysiwyg = "true";
defparam \RegFile|registers[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N55
dffeas \RegFile|registers[27][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][21] .is_wysiwyg = "true";
defparam \RegFile|registers[27][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y25_N54
cyclonev_lcell_comb \RegFile|read_data1[21]~112 (
// Equation(s):
// \RegFile|read_data1[21]~112_combout  = ( \RegFile|registers[27][21]~q  & ( \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[25][21]~q ) # (\InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[27][21]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & \RegFile|registers[25][21]~q ) ) ) ) # ( \RegFile|registers[27][21]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[24][21]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[26][21]~q )) ) ) ) # ( !\RegFile|registers[27][21]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[24][21]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[26][21]~q )) ) ) )

	.dataa(!\RegFile|registers[26][21]~q ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[25][21]~q ),
	.datad(!\RegFile|registers[24][21]~q ),
	.datae(!\RegFile|registers[27][21]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[21]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[21]~112 .extended_lut = "off";
defparam \RegFile|read_data1[21]~112 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \RegFile|read_data1[21]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N18
cyclonev_lcell_comb \RegFile|registers[28][21]~feeder (
// Equation(s):
// \RegFile|registers[28][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[28][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[28][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[28][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[28][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y24_N20
dffeas \RegFile|registers[28][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[28][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][21] .is_wysiwyg = "true";
defparam \RegFile|registers[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y22_N59
dffeas \RegFile|registers[29][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][21] .is_wysiwyg = "true";
defparam \RegFile|registers[29][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N39
cyclonev_lcell_comb \RegFile|registers[30][21]~feeder (
// Equation(s):
// \RegFile|registers[30][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N40
dffeas \RegFile|registers[30][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][21] .is_wysiwyg = "true";
defparam \RegFile|registers[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y22_N41
dffeas \RegFile|registers[31][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][21] .is_wysiwyg = "true";
defparam \RegFile|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N54
cyclonev_lcell_comb \RegFile|read_data1[21]~113 (
// Equation(s):
// \RegFile|read_data1[21]~113_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[31][21]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[30][21]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[29][21]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[28][21]~q  ) ) )

	.dataa(!\RegFile|registers[28][21]~q ),
	.datab(!\RegFile|registers[29][21]~q ),
	.datac(!\RegFile|registers[30][21]~q ),
	.datad(!\RegFile|registers[31][21]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[21]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[21]~113 .extended_lut = "off";
defparam \RegFile|read_data1[21]~113 .lut_mask = 64'h555533330F0F00FF;
defparam \RegFile|read_data1[21]~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y20_N56
dffeas \RegFile|registers[1][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][21] .is_wysiwyg = "true";
defparam \RegFile|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N15
cyclonev_lcell_comb \RegFile|registers[3][21]~feeder (
// Equation(s):
// \RegFile|registers[3][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[3][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[3][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[3][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[3][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N17
dffeas \RegFile|registers[3][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][21] .is_wysiwyg = "true";
defparam \RegFile|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N10
dffeas \RegFile|registers[2][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][21] .is_wysiwyg = "true";
defparam \RegFile|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N9
cyclonev_lcell_comb \RegFile|read_data1[21]~115 (
// Equation(s):
// \RegFile|read_data1[21]~115_combout  = ( \RegFile|registers[2][21]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][21]~q )) # (\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[3][21]~q ))) ) ) ) # ( !\RegFile|registers[2][21]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][21]~q )) # (\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[3][21]~q ))) ) ) ) # ( \RegFile|registers[2][21]~q  & ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  ) ) )

	.dataa(!\RegFile|registers[1][21]~q ),
	.datab(gnd),
	.datac(!\RegFile|registers[3][21]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\RegFile|registers[2][21]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[21]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[21]~115 .extended_lut = "off";
defparam \RegFile|read_data1[21]~115 .lut_mask = 64'h000000FF550F550F;
defparam \RegFile|read_data1[21]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N24
cyclonev_lcell_comb \RegFile|registers[6][21]~feeder (
// Equation(s):
// \RegFile|registers[6][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[6][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[6][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[6][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[6][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y20_N26
dffeas \RegFile|registers[6][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[6][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][21] .is_wysiwyg = "true";
defparam \RegFile|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N33
cyclonev_lcell_comb \RegFile|registers[4][21]~feeder (
// Equation(s):
// \RegFile|registers[4][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y20_N34
dffeas \RegFile|registers[4][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][21] .is_wysiwyg = "true";
defparam \RegFile|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N25
dffeas \RegFile|registers[7][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][21] .is_wysiwyg = "true";
defparam \RegFile|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N13
dffeas \RegFile|registers[5][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][21] .is_wysiwyg = "true";
defparam \RegFile|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N54
cyclonev_lcell_comb \RegFile|read_data1[21]~114 (
// Equation(s):
// \RegFile|read_data1[21]~114_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[7][21]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[6][21]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[5][21]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[4][21]~q  ) ) )

	.dataa(!\RegFile|registers[6][21]~q ),
	.datab(!\RegFile|registers[4][21]~q ),
	.datac(!\RegFile|registers[7][21]~q ),
	.datad(!\RegFile|registers[5][21]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[21]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[21]~114 .extended_lut = "off";
defparam \RegFile|read_data1[21]~114 .lut_mask = 64'h333300FF55550F0F;
defparam \RegFile|read_data1[21]~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y21_N33
cyclonev_lcell_comb \RegFile|read_data1[21]~116 (
// Equation(s):
// \RegFile|read_data1[21]~116_combout  = ( \RegFile|read_data1[21]~115_combout  & ( \RegFile|read_data1[21]~114_combout  & ( (!\InstructionMemory|rom~179_combout ) # ((\InstructionMemory|rom~174_combout  & \RegFile|read_data1[21]~113_combout )) ) ) ) # ( 
// !\RegFile|read_data1[21]~115_combout  & ( \RegFile|read_data1[21]~114_combout  & ( (\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout ) # (\RegFile|read_data1[21]~113_combout ))) ) ) ) # ( \RegFile|read_data1[21]~115_combout  & ( 
// !\RegFile|read_data1[21]~114_combout  & ( (!\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout ))) # (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[21]~113_combout  & \InstructionMemory|rom~179_combout )) ) ) ) # ( 
// !\RegFile|read_data1[21]~115_combout  & ( !\RegFile|read_data1[21]~114_combout  & ( (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[21]~113_combout  & \InstructionMemory|rom~179_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~174_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data1[21]~113_combout ),
	.datad(!\InstructionMemory|rom~179_combout ),
	.datae(!\RegFile|read_data1[21]~115_combout ),
	.dataf(!\RegFile|read_data1[21]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[21]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[21]~116 .extended_lut = "off";
defparam \RegFile|read_data1[21]~116 .lut_mask = 64'h0005AA055505FF05;
defparam \RegFile|read_data1[21]~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y25_N0
cyclonev_lcell_comb \RegFile|read_data1[21]~117 (
// Equation(s):
// \RegFile|read_data1[21]~117_combout  = ( \RegFile|read_data1[21]~112_combout  & ( \RegFile|read_data1[21]~116_combout  & ( !\RegFile|Equal0~0_combout  ) ) ) # ( !\RegFile|read_data1[21]~112_combout  & ( \RegFile|read_data1[21]~116_combout  & ( 
// !\RegFile|Equal0~0_combout  ) ) ) # ( \RegFile|read_data1[21]~112_combout  & ( !\RegFile|read_data1[21]~116_combout  & ( (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[11]~53_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RegFile|Equal0~0_combout ),
	.datac(!\RegFile|read_data1[11]~53_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data1[21]~112_combout ),
	.dataf(!\RegFile|read_data1[21]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[21]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[21]~117 .extended_lut = "off";
defparam \RegFile|read_data1[21]~117 .lut_mask = 64'h00000C0CCCCCCCCC;
defparam \RegFile|read_data1[21]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y22_N0
cyclonev_lcell_comb \RegFile|read_data1[17]~184 (
// Equation(s):
// \RegFile|read_data1[17]~184_combout  = ( \RegFile|read_data1[17]~95_combout  & ( !\RegFile|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[17]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[17]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[17]~184 .extended_lut = "off";
defparam \RegFile|read_data1[17]~184 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RegFile|read_data1[17]~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N48
cyclonev_lcell_comb \RegFile|registers[16][15]~feeder (
// Equation(s):
// \RegFile|registers[16][15]~feeder_combout  = ( \pc_to_reg_mux|out[15]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[15]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[16][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[16][15]~feeder .extended_lut = "off";
defparam \RegFile|registers[16][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[16][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N50
dffeas \RegFile|registers[16][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[16][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][15] .is_wysiwyg = "true";
defparam \RegFile|registers[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N32
dffeas \RegFile|registers[24][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][15] .is_wysiwyg = "true";
defparam \RegFile|registers[24][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N15
cyclonev_lcell_comb \RegFile|registers[28][15]~feeder (
// Equation(s):
// \RegFile|registers[28][15]~feeder_combout  = ( \pc_to_reg_mux|out[15]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[15]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[28][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[28][15]~feeder .extended_lut = "off";
defparam \RegFile|registers[28][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[28][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N17
dffeas \RegFile|registers[28][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[28][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][15] .is_wysiwyg = "true";
defparam \RegFile|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N20
dffeas \RegFile|registers[20][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][15] .is_wysiwyg = "true";
defparam \RegFile|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N18
cyclonev_lcell_comb \RegFile|read_data2[15]~154 (
// Equation(s):
// \RegFile|read_data2[15]~154_combout  = ( \RegFile|registers[20][15]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][15]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][15]~q ))) ) ) ) # ( !\RegFile|registers[20][15]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][15]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][15]~q ))) ) ) ) # ( \RegFile|registers[20][15]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][15]~q ) ) ) ) # ( !\RegFile|registers[20][15]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][15]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[16][15]~q ),
	.datab(!\RegFile|registers[24][15]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[28][15]~q ),
	.datae(!\RegFile|registers[20][15]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~154 .extended_lut = "off";
defparam \RegFile|read_data2[15]~154 .lut_mask = 64'h50505F5F303F303F;
defparam \RegFile|read_data2[15]~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N41
dffeas \RegFile|registers[18][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][15] .is_wysiwyg = "true";
defparam \RegFile|registers[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N16
dffeas \RegFile|registers[30][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][15] .is_wysiwyg = "true";
defparam \RegFile|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N7
dffeas \RegFile|registers[22][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][15] .is_wysiwyg = "true";
defparam \RegFile|registers[22][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N48
cyclonev_lcell_comb \RegFile|registers[26][15]~feeder (
// Equation(s):
// \RegFile|registers[26][15]~feeder_combout  = ( \pc_to_reg_mux|out[15]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[15]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][15]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N50
dffeas \RegFile|registers[26][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][15] .is_wysiwyg = "true";
defparam \RegFile|registers[26][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N54
cyclonev_lcell_comb \RegFile|read_data2[15]~156 (
// Equation(s):
// \RegFile|read_data2[15]~156_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[30][15]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[26][15]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[22][15]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[18][15]~q  ) ) )

	.dataa(!\RegFile|registers[18][15]~q ),
	.datab(!\RegFile|registers[30][15]~q ),
	.datac(!\RegFile|registers[22][15]~q ),
	.datad(!\RegFile|registers[26][15]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~156 .extended_lut = "off";
defparam \RegFile|read_data2[15]~156 .lut_mask = 64'h55550F0F00FF3333;
defparam \RegFile|read_data2[15]~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N29
dffeas \RegFile|registers[25][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][15] .is_wysiwyg = "true";
defparam \RegFile|registers[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N11
dffeas \RegFile|registers[17][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][15] .is_wysiwyg = "true";
defparam \RegFile|registers[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N56
dffeas \RegFile|registers[21][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][15] .is_wysiwyg = "true";
defparam \RegFile|registers[21][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N54
cyclonev_lcell_comb \RegFile|read_data2[15]~155 (
// Equation(s):
// \RegFile|read_data2[15]~155_combout  = ( \RegFile|registers[21][15]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout ) # (\RegFile|registers[29][15]~q ) ) ) ) # ( !\RegFile|registers[21][15]~q  & ( 
// \InstructionMemory|rom~137_combout  & ( (\RegFile|registers[29][15]~q  & \InstructionMemory|rom~145_combout ) ) ) ) # ( \RegFile|registers[21][15]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// ((\RegFile|registers[17][15]~q ))) # (\InstructionMemory|rom~145_combout  & (\RegFile|registers[25][15]~q )) ) ) ) # ( !\RegFile|registers[21][15]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// ((\RegFile|registers[17][15]~q ))) # (\InstructionMemory|rom~145_combout  & (\RegFile|registers[25][15]~q )) ) ) )

	.dataa(!\RegFile|registers[25][15]~q ),
	.datab(!\RegFile|registers[17][15]~q ),
	.datac(!\RegFile|registers[29][15]~q ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|registers[21][15]~q ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~155 .extended_lut = "off";
defparam \RegFile|read_data2[15]~155 .lut_mask = 64'h33553355000FFF0F;
defparam \RegFile|read_data2[15]~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N7
dffeas \RegFile|registers[27][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][15] .is_wysiwyg = "true";
defparam \RegFile|registers[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N14
dffeas \RegFile|registers[31][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][15] .is_wysiwyg = "true";
defparam \RegFile|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N23
dffeas \RegFile|registers[19][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][15] .is_wysiwyg = "true";
defparam \RegFile|registers[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N44
dffeas \RegFile|registers[23][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][15] .is_wysiwyg = "true";
defparam \RegFile|registers[23][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N42
cyclonev_lcell_comb \RegFile|read_data2[15]~157 (
// Equation(s):
// \RegFile|read_data2[15]~157_combout  = ( \RegFile|registers[23][15]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][15]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][15]~q ))) ) ) ) # ( !\RegFile|registers[23][15]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][15]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][15]~q ))) ) ) ) # ( \RegFile|registers[23][15]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][15]~q ) ) ) ) # ( !\RegFile|registers[23][15]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][15]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[27][15]~q ),
	.datab(!\RegFile|registers[31][15]~q ),
	.datac(!\RegFile|registers[19][15]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][15]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~157 .extended_lut = "off";
defparam \RegFile|read_data2[15]~157 .lut_mask = 64'h0F000FFF55335533;
defparam \RegFile|read_data2[15]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N21
cyclonev_lcell_comb \RegFile|read_data2[15]~158 (
// Equation(s):
// \RegFile|read_data2[15]~158_combout  = ( \RegFile|read_data2[15]~155_combout  & ( \RegFile|read_data2[15]~157_combout  & ( ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[15]~154_combout )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[15]~156_combout )))) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|read_data2[15]~155_combout  & ( \RegFile|read_data2[15]~157_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  
// & (\RegFile|read_data2[15]~154_combout )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[15]~156_combout ))))) # (\InstructionMemory|rom~120_combout  & (((\InstructionMemory|rom~130_combout )))) ) ) ) # ( 
// \RegFile|read_data2[15]~155_combout  & ( !\RegFile|read_data2[15]~157_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[15]~154_combout )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[15]~156_combout ))))) # (\InstructionMemory|rom~120_combout  & (((!\InstructionMemory|rom~130_combout )))) ) ) ) # ( !\RegFile|read_data2[15]~155_combout  & ( !\RegFile|read_data2[15]~157_combout  & ( 
// (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[15]~154_combout )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[15]~156_combout ))))) ) ) )

	.dataa(!\RegFile|read_data2[15]~154_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\RegFile|read_data2[15]~156_combout ),
	.datae(!\RegFile|read_data2[15]~155_combout ),
	.dataf(!\RegFile|read_data2[15]~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~158 .extended_lut = "off";
defparam \RegFile|read_data2[15]~158 .lut_mask = 64'h404C707C434F737F;
defparam \RegFile|read_data2[15]~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y18_N50
dffeas \RegFile|registers[9][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][15] .is_wysiwyg = "true";
defparam \RegFile|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N5
dffeas \RegFile|registers[8][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][15] .is_wysiwyg = "true";
defparam \RegFile|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N27
cyclonev_lcell_comb \RegFile|registers[10][15]~feeder (
// Equation(s):
// \RegFile|registers[10][15]~feeder_combout  = ( \pc_to_reg_mux|out[15]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[15]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][15]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N28
dffeas \RegFile|registers[10][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][15] .is_wysiwyg = "true";
defparam \RegFile|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N32
dffeas \RegFile|registers[11][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][15] .is_wysiwyg = "true";
defparam \RegFile|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N30
cyclonev_lcell_comb \RegFile|read_data2[15]~159 (
// Equation(s):
// \RegFile|read_data2[15]~159_combout  = ( \RegFile|registers[11][15]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[10][15]~q ) ) ) ) # ( !\RegFile|registers[11][15]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[10][15]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[11][15]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][15]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][15]~q )) ) ) ) # ( !\RegFile|registers[11][15]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][15]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][15]~q )) ) ) )

	.dataa(!\RegFile|registers[9][15]~q ),
	.datab(!\RegFile|registers[8][15]~q ),
	.datac(!\RegFile|registers[10][15]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[11][15]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~159 .extended_lut = "off";
defparam \RegFile|read_data2[15]~159 .lut_mask = 64'h335533550F000FFF;
defparam \RegFile|read_data2[15]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N42
cyclonev_lcell_comb \RegFile|read_data2[15]~160 (
// Equation(s):
// \RegFile|read_data2[15]~160_combout  = ( \InstructionMemory|rom~145_combout  & ( \RegFile|read_data2[15]~159_combout  & ( (!\InstructionMemory|rom~137_combout  & !\InstructionMemory|rom~150_combout ) ) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[15]~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~160 .extended_lut = "off";
defparam \RegFile|read_data2[15]~160 .lut_mask = 64'h000000000000CC00;
defparam \RegFile|read_data2[15]~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N23
dffeas \RegFile|registers[1][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][15] .is_wysiwyg = "true";
defparam \RegFile|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N29
dffeas \RegFile|registers[2][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][15] .is_wysiwyg = "true";
defparam \RegFile|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N52
dffeas \RegFile|registers[3][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][15] .is_wysiwyg = "true";
defparam \RegFile|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N51
cyclonev_lcell_comb \RegFile|read_data2[15]~163 (
// Equation(s):
// \RegFile|read_data2[15]~163_combout  = ( \RegFile|registers[3][15]~q  & ( \InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout ) # (\RegFile|registers[1][15]~q ) ) ) ) # ( !\RegFile|registers[3][15]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[1][15]~q  & !\InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[3][15]~q  & ( !\InstructionMemory|rom~120_combout  & ( (\RegFile|registers[2][15]~q  & 
// \InstructionMemory|rom~130_combout ) ) ) ) # ( !\RegFile|registers[3][15]~q  & ( !\InstructionMemory|rom~120_combout  & ( (\RegFile|registers[2][15]~q  & \InstructionMemory|rom~130_combout ) ) ) )

	.dataa(!\RegFile|registers[1][15]~q ),
	.datab(!\RegFile|registers[2][15]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(gnd),
	.datae(!\RegFile|registers[3][15]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~163 .extended_lut = "off";
defparam \RegFile|read_data2[15]~163 .lut_mask = 64'h0303030350505F5F;
defparam \RegFile|read_data2[15]~163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y18_N35
dffeas \RegFile|registers[12][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][15] .is_wysiwyg = "true";
defparam \RegFile|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N8
dffeas \RegFile|registers[15][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_to_reg_mux|out[15]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][15] .is_wysiwyg = "true";
defparam \RegFile|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N50
dffeas \RegFile|registers[13][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][15] .is_wysiwyg = "true";
defparam \RegFile|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N14
dffeas \RegFile|registers[14][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][15] .is_wysiwyg = "true";
defparam \RegFile|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N12
cyclonev_lcell_comb \RegFile|read_data2[15]~161 (
// Equation(s):
// \RegFile|read_data2[15]~161_combout  = ( \RegFile|registers[14][15]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][15]~q ) ) ) ) # ( !\RegFile|registers[14][15]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[15][15]~q  & \InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[14][15]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][15]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][15]~q ))) ) ) ) # ( !\RegFile|registers[14][15]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][15]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][15]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][15]~q ),
	.datab(!\RegFile|registers[15][15]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[13][15]~q ),
	.datae(!\RegFile|registers[14][15]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~161 .extended_lut = "off";
defparam \RegFile|read_data2[15]~161 .lut_mask = 64'h505F505F0303F3F3;
defparam \RegFile|read_data2[15]~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N29
dffeas \RegFile|registers[6][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][15] .is_wysiwyg = "true";
defparam \RegFile|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N49
dffeas \RegFile|registers[7][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][15] .is_wysiwyg = "true";
defparam \RegFile|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N12
cyclonev_lcell_comb \RegFile|registers[4][15]~feeder (
// Equation(s):
// \RegFile|registers[4][15]~feeder_combout  = ( \pc_to_reg_mux|out[15]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[15]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][15]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N14
dffeas \RegFile|registers[4][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][15] .is_wysiwyg = "true";
defparam \RegFile|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N17
dffeas \RegFile|registers[5][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[15]~52_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][15] .is_wysiwyg = "true";
defparam \RegFile|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N15
cyclonev_lcell_comb \RegFile|read_data2[15]~162 (
// Equation(s):
// \RegFile|read_data2[15]~162_combout  = ( \RegFile|registers[5][15]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[6][15]~q )) # (\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[7][15]~q ))) ) ) ) # ( !\RegFile|registers[5][15]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[6][15]~q )) # (\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[7][15]~q ))) ) ) ) # ( \RegFile|registers[5][15]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[4][15]~q ) ) ) ) # ( !\RegFile|registers[5][15]~q  & ( 
// !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[4][15]~q  & !\InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[6][15]~q ),
	.datab(!\RegFile|registers[7][15]~q ),
	.datac(!\RegFile|registers[4][15]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[5][15]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~162 .extended_lut = "off";
defparam \RegFile|read_data2[15]~162 .lut_mask = 64'h0F000FFF55335533;
defparam \RegFile|read_data2[15]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N36
cyclonev_lcell_comb \RegFile|read_data2[15]~343 (
// Equation(s):
// \RegFile|read_data2[15]~343_combout  = ( \RegFile|read_data2[15]~161_combout  & ( \RegFile|read_data2[15]~162_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((\InstructionMemory|rom~137_combout ) # (\InstructionMemory|rom~145_combout )) # 
// (\RegFile|read_data2[15]~163_combout ))) ) ) ) # ( !\RegFile|read_data2[15]~161_combout  & ( \RegFile|read_data2[15]~162_combout  & ( (!\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[16]~10_combout  & ((\InstructionMemory|rom~137_combout ) # 
// (\RegFile|read_data2[15]~163_combout )))) ) ) ) # ( \RegFile|read_data2[15]~161_combout  & ( !\RegFile|read_data2[15]~162_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((\RegFile|read_data2[15]~163_combout  & !\InstructionMemory|rom~137_combout )) 
// # (\InstructionMemory|rom~145_combout ))) ) ) ) # ( !\RegFile|read_data2[15]~161_combout  & ( !\RegFile|read_data2[15]~162_combout  & ( (\RegFile|read_data2[15]~163_combout  & (!\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[16]~10_combout  & 
// !\InstructionMemory|rom~137_combout ))) ) ) )

	.dataa(!\RegFile|read_data2[15]~163_combout ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\RegFile|read_data2[16]~10_combout ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|read_data2[15]~161_combout ),
	.dataf(!\RegFile|read_data2[15]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~343 .extended_lut = "off";
defparam \RegFile|read_data2[15]~343 .lut_mask = 64'h04000703040C070F;
defparam \RegFile|read_data2[15]~343 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N15
cyclonev_lcell_comb \alu_b_mux|out[15]~51 (
// Equation(s):
// \alu_b_mux|out[15]~51_combout  = ( \RegFile|read_data2[15]~343_combout  & ( \InstructionMemory|rom~110_combout  ) ) # ( !\RegFile|read_data2[15]~343_combout  & ( \InstructionMemory|rom~110_combout  & ( (((\RegFile|read_data2[15]~158_combout  & 
// \InstructionMemory|rom~150_combout )) # (\Control|WideOr5~0_combout )) # (\RegFile|read_data2[15]~160_combout ) ) ) ) # ( \RegFile|read_data2[15]~343_combout  & ( !\InstructionMemory|rom~110_combout  & ( !\Control|WideOr5~0_combout  ) ) ) # ( 
// !\RegFile|read_data2[15]~343_combout  & ( !\InstructionMemory|rom~110_combout  & ( (!\Control|WideOr5~0_combout  & (((\RegFile|read_data2[15]~158_combout  & \InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[15]~160_combout ))) ) ) )

	.dataa(!\RegFile|read_data2[15]~158_combout ),
	.datab(!\RegFile|read_data2[15]~160_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\RegFile|read_data2[15]~343_combout ),
	.dataf(!\InstructionMemory|rom~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[15]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[15]~51 .extended_lut = "off";
defparam \alu_b_mux|out[15]~51 .lut_mask = 64'h3700FF0037FFFFFF;
defparam \alu_b_mux|out[15]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N39
cyclonev_lcell_comb \alu_a_mux|out[15]~15 (
// Equation(s):
// \alu_a_mux|out[15]~15_combout  = ( !\Control|Decoder1~0_combout  & ( \Control|WideOr1~1_combout  & ( (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[15]~85_combout ) ) ) ) # ( \Control|Decoder1~0_combout  & ( !\Control|WideOr1~1_combout  & ( 
// (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[15]~85_combout ) ) ) ) # ( !\Control|Decoder1~0_combout  & ( !\Control|WideOr1~1_combout  & ( (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[15]~85_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RegFile|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\RegFile|read_data1[15]~85_combout ),
	.datae(!\Control|Decoder1~0_combout ),
	.dataf(!\Control|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[15]~15 .extended_lut = "off";
defparam \alu_a_mux|out[15]~15 .lut_mask = 64'h00CC00CC00CC0000;
defparam \alu_a_mux|out[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y27_N12
cyclonev_lcell_comb \alu_a_mux|out[14]~14 (
// Equation(s):
// \alu_a_mux|out[14]~14_combout  = ( \Control|Decoder1~0_combout  & ( (!\Control|WideOr1~1_combout  & (\RegFile|read_data1[14]~80_combout  & !\RegFile|Equal0~0_combout )) ) ) # ( !\Control|Decoder1~0_combout  & ( (\RegFile|read_data1[14]~80_combout  & 
// !\RegFile|Equal0~0_combout ) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data1[14]~80_combout ),
	.datad(!\RegFile|Equal0~0_combout ),
	.datae(!\Control|Decoder1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[14]~14 .extended_lut = "off";
defparam \alu_a_mux|out[14]~14 .lut_mask = 64'h0F000A000F000A00;
defparam \alu_a_mux|out[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y24_N29
dffeas \RegFile|registers[16][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][14] .is_wysiwyg = "true";
defparam \RegFile|registers[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N43
dffeas \RegFile|registers[28][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][14] .is_wysiwyg = "true";
defparam \RegFile|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y25_N3
cyclonev_lcell_comb \RegFile|registers[24][14]~feeder (
// Equation(s):
// \RegFile|registers[24][14]~feeder_combout  = ( \pc_to_reg_mux|out[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][14]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[24][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y25_N5
dffeas \RegFile|registers[24][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][14] .is_wysiwyg = "true";
defparam \RegFile|registers[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N2
dffeas \RegFile|registers[20][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][14] .is_wysiwyg = "true";
defparam \RegFile|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N0
cyclonev_lcell_comb \RegFile|read_data2[14]~144 (
// Equation(s):
// \RegFile|read_data2[14]~144_combout  = ( \RegFile|registers[20][14]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][14]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[28][14]~q )) ) ) ) # ( !\RegFile|registers[20][14]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][14]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[28][14]~q )) ) ) ) # ( \RegFile|registers[20][14]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][14]~q ) ) ) ) # ( !\RegFile|registers[20][14]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][14]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[16][14]~q ),
	.datab(!\RegFile|registers[28][14]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[24][14]~q ),
	.datae(!\RegFile|registers[20][14]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~144 .extended_lut = "off";
defparam \RegFile|read_data2[14]~144 .lut_mask = 64'h50505F5F03F303F3;
defparam \RegFile|read_data2[14]~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y26_N32
dffeas \RegFile|registers[27][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][14] .is_wysiwyg = "true";
defparam \RegFile|registers[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N49
dffeas \RegFile|registers[23][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][14] .is_wysiwyg = "true";
defparam \RegFile|registers[23][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N15
cyclonev_lcell_comb \RegFile|registers[19][14]~feeder (
// Equation(s):
// \RegFile|registers[19][14]~feeder_combout  = ( \pc_to_reg_mux|out[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][14]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N16
dffeas \RegFile|registers[19][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][14] .is_wysiwyg = "true";
defparam \RegFile|registers[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N26
dffeas \RegFile|registers[31][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][14] .is_wysiwyg = "true";
defparam \RegFile|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N42
cyclonev_lcell_comb \RegFile|read_data2[14]~147 (
// Equation(s):
// \RegFile|read_data2[14]~147_combout  = ( \RegFile|registers[31][14]~q  & ( \InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[27][14]~q ) ) ) ) # ( !\RegFile|registers[31][14]~q  & ( 
// \InstructionMemory|rom~145_combout  & ( (\RegFile|registers[27][14]~q  & !\InstructionMemory|rom~137_combout ) ) ) ) # ( \RegFile|registers[31][14]~q  & ( !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[19][14]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[23][14]~q )) ) ) ) # ( !\RegFile|registers[31][14]~q  & ( !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[19][14]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[23][14]~q )) ) ) )

	.dataa(!\RegFile|registers[27][14]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[23][14]~q ),
	.datad(!\RegFile|registers[19][14]~q ),
	.datae(!\RegFile|registers[31][14]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~147 .extended_lut = "off";
defparam \RegFile|read_data2[14]~147 .lut_mask = 64'h03CF03CF44447777;
defparam \RegFile|read_data2[14]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N36
cyclonev_lcell_comb \RegFile|registers[30][14]~feeder (
// Equation(s):
// \RegFile|registers[30][14]~feeder_combout  = ( \pc_to_reg_mux|out[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][14]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N38
dffeas \RegFile|registers[30][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][14] .is_wysiwyg = "true";
defparam \RegFile|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N57
cyclonev_lcell_comb \RegFile|registers[18][14]~feeder (
// Equation(s):
// \RegFile|registers[18][14]~feeder_combout  = ( \pc_to_reg_mux|out[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][14]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N58
dffeas \RegFile|registers[18][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][14] .is_wysiwyg = "true";
defparam \RegFile|registers[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y26_N23
dffeas \RegFile|registers[26][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][14] .is_wysiwyg = "true";
defparam \RegFile|registers[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y26_N38
dffeas \RegFile|registers[22][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][14] .is_wysiwyg = "true";
defparam \RegFile|registers[22][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y26_N36
cyclonev_lcell_comb \RegFile|read_data2[14]~146 (
// Equation(s):
// \RegFile|read_data2[14]~146_combout  = ( \RegFile|registers[22][14]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][14]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][14]~q )) ) ) ) # ( !\RegFile|registers[22][14]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][14]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][14]~q )) ) ) ) # ( \RegFile|registers[22][14]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][14]~q ) ) ) ) # ( !\RegFile|registers[22][14]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][14]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[30][14]~q ),
	.datab(!\RegFile|registers[18][14]~q ),
	.datac(!\RegFile|registers[26][14]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][14]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~146 .extended_lut = "off";
defparam \RegFile|read_data2[14]~146 .lut_mask = 64'h330033FF0F550F55;
defparam \RegFile|read_data2[14]~146 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N8
dffeas \RegFile|registers[17][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][14] .is_wysiwyg = "true";
defparam \RegFile|registers[17][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N23
dffeas \RegFile|registers[29][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][14] .is_wysiwyg = "true";
defparam \RegFile|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N32
dffeas \RegFile|registers[21][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][14] .is_wysiwyg = "true";
defparam \RegFile|registers[21][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N30
cyclonev_lcell_comb \RegFile|read_data2[14]~145 (
// Equation(s):
// \RegFile|read_data2[14]~145_combout  = ( \RegFile|registers[21][14]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][14]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][14]~q ))) ) ) ) # ( !\RegFile|registers[21][14]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][14]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][14]~q ))) ) ) ) # ( \RegFile|registers[21][14]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][14]~q ) ) ) ) # ( !\RegFile|registers[21][14]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][14]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[25][14]~q ),
	.datab(!\RegFile|registers[17][14]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[29][14]~q ),
	.datae(!\RegFile|registers[21][14]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~145 .extended_lut = "off";
defparam \RegFile|read_data2[14]~145 .lut_mask = 64'h30303F3F505F505F;
defparam \RegFile|read_data2[14]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N27
cyclonev_lcell_comb \RegFile|read_data2[14]~148 (
// Equation(s):
// \RegFile|read_data2[14]~148_combout  = ( \InstructionMemory|rom~130_combout  & ( \RegFile|read_data2[14]~145_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[14]~146_combout ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|read_data2[14]~147_combout )) ) ) ) # ( !\InstructionMemory|rom~130_combout  & ( \RegFile|read_data2[14]~145_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|read_data2[14]~144_combout ) ) ) ) # ( \InstructionMemory|rom~130_combout 
//  & ( !\RegFile|read_data2[14]~145_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[14]~146_combout ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[14]~147_combout )) ) ) ) # ( !\InstructionMemory|rom~130_combout 
//  & ( !\RegFile|read_data2[14]~145_combout  & ( (\RegFile|read_data2[14]~144_combout  & !\InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|read_data2[14]~144_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[14]~147_combout ),
	.datad(!\RegFile|read_data2[14]~146_combout ),
	.datae(!\InstructionMemory|rom~130_combout ),
	.dataf(!\RegFile|read_data2[14]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~148 .extended_lut = "off";
defparam \RegFile|read_data2[14]~148 .lut_mask = 64'h444403CF777703CF;
defparam \RegFile|read_data2[14]~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y26_N34
dffeas \RegFile|registers[8][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][14] .is_wysiwyg = "true";
defparam \RegFile|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N6
cyclonev_lcell_comb \RegFile|registers[9][14]~feeder (
// Equation(s):
// \RegFile|registers[9][14]~feeder_combout  = ( \pc_to_reg_mux|out[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[9][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[9][14]~feeder .extended_lut = "off";
defparam \RegFile|registers[9][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[9][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N7
dffeas \RegFile|registers[9][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][14] .is_wysiwyg = "true";
defparam \RegFile|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N6
cyclonev_lcell_comb \RegFile|registers[10][14]~feeder (
// Equation(s):
// \RegFile|registers[10][14]~feeder_combout  = ( \pc_to_reg_mux|out[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][14]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y24_N7
dffeas \RegFile|registers[10][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][14] .is_wysiwyg = "true";
defparam \RegFile|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y24_N2
dffeas \RegFile|registers[11][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][14] .is_wysiwyg = "true";
defparam \RegFile|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y24_N0
cyclonev_lcell_comb \RegFile|read_data2[14]~149 (
// Equation(s):
// \RegFile|read_data2[14]~149_combout  = ( \RegFile|registers[11][14]~q  & ( \InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout ) # (\RegFile|registers[9][14]~q ) ) ) ) # ( !\RegFile|registers[11][14]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[9][14]~q  & !\InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[11][14]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[8][14]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[10][14]~q ))) ) ) ) # ( !\RegFile|registers[11][14]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[8][14]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[10][14]~q ))) ) ) )

	.dataa(!\RegFile|registers[8][14]~q ),
	.datab(!\RegFile|registers[9][14]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\RegFile|registers[10][14]~q ),
	.datae(!\RegFile|registers[11][14]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~149 .extended_lut = "off";
defparam \RegFile|read_data2[14]~149 .lut_mask = 64'h505F505F30303F3F;
defparam \RegFile|read_data2[14]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N48
cyclonev_lcell_comb \RegFile|read_data2[14]~150 (
// Equation(s):
// \RegFile|read_data2[14]~150_combout  = ( \RegFile|read_data2[14]~149_combout  & ( (!\InstructionMemory|rom~150_combout  & (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~137_combout )) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[14]~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~150 .extended_lut = "off";
defparam \RegFile|read_data2[14]~150 .lut_mask = 64'h000000000A000A00;
defparam \RegFile|read_data2[14]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y23_N27
cyclonev_lcell_comb \InstructionMemory|rom~107 (
// Equation(s):
// \InstructionMemory|rom~107_combout  = ( \InstructionMemory|rom~106_combout  & ( (\PC|pc_out [11] & (!\reset~input_o  & ((\InstructionMemory|rom~103_combout ) # (\PC|pc_out [9])))) ) ) # ( !\InstructionMemory|rom~106_combout  & ( (\PC|pc_out [11] & 
// (!\reset~input_o  & \InstructionMemory|rom~103_combout )) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [11]),
	.datac(!\reset~input_o ),
	.datad(!\InstructionMemory|rom~103_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~107 .extended_lut = "off";
defparam \InstructionMemory|rom~107 .lut_mask = 64'h0030003010301030;
defparam \InstructionMemory|rom~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y27_N28
dffeas \RegFile|registers[4][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][14] .is_wysiwyg = "true";
defparam \RegFile|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N8
dffeas \RegFile|registers[5][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][14] .is_wysiwyg = "true";
defparam \RegFile|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N20
dffeas \RegFile|registers[6][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][14] .is_wysiwyg = "true";
defparam \RegFile|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N50
dffeas \RegFile|registers[7][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][14] .is_wysiwyg = "true";
defparam \RegFile|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y27_N48
cyclonev_lcell_comb \RegFile|read_data2[14]~152 (
// Equation(s):
// \RegFile|read_data2[14]~152_combout  = ( \RegFile|registers[7][14]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[6][14]~q ) ) ) ) # ( !\RegFile|registers[7][14]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[6][14]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[7][14]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[4][14]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[5][14]~q ))) ) ) ) # ( !\RegFile|registers[7][14]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[4][14]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[5][14]~q ))) ) ) )

	.dataa(!\RegFile|registers[4][14]~q ),
	.datab(!\RegFile|registers[5][14]~q ),
	.datac(!\RegFile|registers[6][14]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[7][14]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~152 .extended_lut = "off";
defparam \RegFile|read_data2[14]~152 .lut_mask = 64'h553355330F000FFF;
defparam \RegFile|read_data2[14]~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y24_N17
dffeas \RegFile|registers[2][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][14] .is_wysiwyg = "true";
defparam \RegFile|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y24_N29
dffeas \RegFile|registers[1][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][14] .is_wysiwyg = "true";
defparam \RegFile|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N51
cyclonev_lcell_comb \RegFile|registers[3][14]~feeder (
// Equation(s):
// \RegFile|registers[3][14]~feeder_combout  = ( \pc_to_reg_mux|out[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[3][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[3][14]~feeder .extended_lut = "off";
defparam \RegFile|registers[3][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[3][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y24_N53
dffeas \RegFile|registers[3][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][14] .is_wysiwyg = "true";
defparam \RegFile|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N27
cyclonev_lcell_comb \RegFile|read_data2[14]~153 (
// Equation(s):
// \RegFile|read_data2[14]~153_combout  = ( \RegFile|registers[3][14]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][14]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (((\RegFile|registers[1][14]~q )) # (\InstructionMemory|rom~130_combout ))) ) ) # ( !\RegFile|registers[3][14]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][14]~q ))) # 
// (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[1][14]~q )))) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[2][14]~q ),
	.datad(!\RegFile|registers[1][14]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~153 .extended_lut = "off";
defparam \RegFile|read_data2[14]~153 .lut_mask = 64'h0246024613571357;
defparam \RegFile|read_data2[14]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y22_N38
dffeas \RegFile|registers[15][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][14] .is_wysiwyg = "true";
defparam \RegFile|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N27
cyclonev_lcell_comb \RegFile|registers[12][14]~feeder (
// Equation(s):
// \RegFile|registers[12][14]~feeder_combout  = ( \pc_to_reg_mux|out[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][14]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N28
dffeas \RegFile|registers[12][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][14] .is_wysiwyg = "true";
defparam \RegFile|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y24_N24
cyclonev_lcell_comb \RegFile|registers[13][14]~feeder (
// Equation(s):
// \RegFile|registers[13][14]~feeder_combout  = ( \pc_to_reg_mux|out[14]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[14]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[13][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[13][14]~feeder .extended_lut = "off";
defparam \RegFile|registers[13][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[13][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y24_N25
dffeas \RegFile|registers[13][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][14] .is_wysiwyg = "true";
defparam \RegFile|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N56
dffeas \RegFile|registers[14][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][14] .is_wysiwyg = "true";
defparam \RegFile|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y24_N54
cyclonev_lcell_comb \RegFile|read_data2[14]~151 (
// Equation(s):
// \RegFile|read_data2[14]~151_combout  = ( \RegFile|registers[14][14]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[13][14]~q ))) # (\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[15][14]~q )) ) ) ) # ( !\RegFile|registers[14][14]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[13][14]~q ))) # (\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[15][14]~q )) ) ) ) # ( \RegFile|registers[14][14]~q  & ( !\InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout ) # (\RegFile|registers[12][14]~q ) ) ) ) # ( !\RegFile|registers[14][14]~q  & ( 
// !\InstructionMemory|rom~120_combout  & ( (\RegFile|registers[12][14]~q  & !\InstructionMemory|rom~130_combout ) ) ) )

	.dataa(!\RegFile|registers[15][14]~q ),
	.datab(!\RegFile|registers[12][14]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\RegFile|registers[13][14]~q ),
	.datae(!\RegFile|registers[14][14]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~151 .extended_lut = "off";
defparam \RegFile|read_data2[14]~151 .lut_mask = 64'h30303F3F05F505F5;
defparam \RegFile|read_data2[14]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N42
cyclonev_lcell_comb \RegFile|read_data2[14]~360 (
// Equation(s):
// \RegFile|read_data2[14]~360_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( (\RegFile|read_data2[16]~10_combout  & \RegFile|read_data2[14]~151_combout ) ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( 
// \InstructionMemory|rom~145_combout  & ( (\RegFile|read_data2[16]~10_combout  & \RegFile|read_data2[14]~151_combout ) ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|read_data2[14]~152_combout  & 
// \RegFile|read_data2[16]~10_combout ) ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|read_data2[14]~153_combout  & \RegFile|read_data2[16]~10_combout ) ) ) )

	.dataa(!\RegFile|read_data2[14]~152_combout ),
	.datab(!\RegFile|read_data2[14]~153_combout ),
	.datac(!\RegFile|read_data2[16]~10_combout ),
	.datad(!\RegFile|read_data2[14]~151_combout ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~360 .extended_lut = "off";
defparam \RegFile|read_data2[14]~360 .lut_mask = 64'h03030505000F000F;
defparam \RegFile|read_data2[14]~360 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N18
cyclonev_lcell_comb \alu_b_mux|out[14]~60 (
// Equation(s):
// \alu_b_mux|out[14]~60_combout  = ( \RegFile|read_data2[14]~360_combout  & ( \Control|WideOr5~0_combout  & ( \InstructionMemory|rom~107_combout  ) ) ) # ( !\RegFile|read_data2[14]~360_combout  & ( \Control|WideOr5~0_combout  & ( 
// \InstructionMemory|rom~107_combout  ) ) ) # ( \RegFile|read_data2[14]~360_combout  & ( !\Control|WideOr5~0_combout  ) ) # ( !\RegFile|read_data2[14]~360_combout  & ( !\Control|WideOr5~0_combout  & ( ((\RegFile|read_data2[14]~148_combout  & 
// \InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[14]~150_combout ) ) ) )

	.dataa(!\RegFile|read_data2[14]~148_combout ),
	.datab(!\RegFile|read_data2[14]~150_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(!\InstructionMemory|rom~107_combout ),
	.datae(!\RegFile|read_data2[14]~360_combout ),
	.dataf(!\Control|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[14]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[14]~60 .extended_lut = "off";
defparam \alu_b_mux|out[14]~60 .lut_mask = 64'h3737FFFF00FF00FF;
defparam \alu_b_mux|out[14]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y23_N51
cyclonev_lcell_comb \Control|Decoder1~3 (
// Equation(s):
// \Control|Decoder1~3_combout  = ( !\InstructionMemory|rom~189_combout  & ( !\InstructionMemory|rom~211_combout  & ( (!\InstructionMemory|rom~200_combout  & (\InstructionMemory|rom~209_combout  & (\InstructionMemory|rom~210_combout  & !\reset~input_o ))) ) 
// ) )

	.dataa(!\InstructionMemory|rom~200_combout ),
	.datab(!\InstructionMemory|rom~209_combout ),
	.datac(!\InstructionMemory|rom~210_combout ),
	.datad(!\reset~input_o ),
	.datae(!\InstructionMemory|rom~189_combout ),
	.dataf(!\InstructionMemory|rom~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Decoder1~3 .extended_lut = "off";
defparam \Control|Decoder1~3 .lut_mask = 64'h0200000000000000;
defparam \Control|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N54
cyclonev_lcell_comb \RegFile|read_data2[8]~361 (
// Equation(s):
// \RegFile|read_data2[8]~361_combout  = ( \RegFile|read_data2[8]~85_combout  & ( (!\RegFile|read_data2[8]~87_combout  & (!\InstructionMemory|rom~150_combout  & !\RegFile|read_data2[8]~357_combout )) ) ) # ( !\RegFile|read_data2[8]~85_combout  & ( 
// (!\RegFile|read_data2[8]~87_combout  & !\RegFile|read_data2[8]~357_combout ) ) )

	.dataa(!\RegFile|read_data2[8]~87_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[8]~357_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[8]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[8]~361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[8]~361 .extended_lut = "off";
defparam \RegFile|read_data2[8]~361 .lut_mask = 64'hA0A0A0A080808080;
defparam \RegFile|read_data2[8]~361 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N9
cyclonev_lcell_comb \DataMem|stack_seg|write_data[8]~1 (
// Equation(s):
// \DataMem|stack_seg|write_data[8]~1_combout  = ( \RegFile|read_data2[8]~361_combout  & ( \RegFile|read_data2[0]~345_combout  & ( \Control|Decoder1~3_combout  ) ) ) # ( !\RegFile|read_data2[8]~361_combout  & ( \RegFile|read_data2[0]~345_combout  ) ) # ( 
// !\RegFile|read_data2[8]~361_combout  & ( !\RegFile|read_data2[0]~345_combout  & ( !\Control|Decoder1~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Decoder1~3_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[8]~361_combout ),
	.dataf(!\RegFile|read_data2[0]~345_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[8]~1 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[8]~1 .lut_mask = 64'hF0F00000FFFF0F0F;
defparam \DataMem|stack_seg|write_data[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N33
cyclonev_lcell_comb \ALU|O_out[7]~64 (
// Equation(s):
// \ALU|O_out[7]~64_combout  = ( \alu_b_mux|out[7]~8_combout  & ( !\ALU|O_out[7]~48_combout  & ( !\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_a_mux|out[7]~7_combout ))) ) ) ) # ( !\alu_b_mux|out[7]~8_combout  & ( 
// !\ALU|O_out[7]~48_combout  & ( (!\Control|Selector10~3_combout  & (!\alu_a_mux|out[7]~7_combout  $ (\Control|Selector9~5_combout ))) # (\Control|Selector10~3_combout  & (\alu_a_mux|out[7]~7_combout  & !\Control|Selector9~5_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\alu_a_mux|out[7]~7_combout ),
	.datad(!\Control|Selector9~5_combout ),
	.datae(!\alu_b_mux|out[7]~8_combout ),
	.dataf(!\ALU|O_out[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[7]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[7]~64 .extended_lut = "off";
defparam \ALU|O_out[7]~64 .lut_mask = 64'hC30C30CF00000000;
defparam \ALU|O_out[7]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N0
cyclonev_lcell_comb \ALU|ShiftLeft0~15 (
// Equation(s):
// \ALU|ShiftLeft0~15_combout  = ( \alu_b_mux|out[4]~5_combout  & ( \alu_b_mux|out[6]~7_combout  & ( ((!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[7]~8_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[5]~6_combout ))) # 
// (\alu_a_mux|out[0]~0_combout ) ) ) ) # ( !\alu_b_mux|out[4]~5_combout  & ( \alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[7]~8_combout ))) # (\alu_a_mux|out[1]~1_combout  & 
// (\alu_b_mux|out[5]~6_combout )))) # (\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout )))) ) ) ) # ( \alu_b_mux|out[4]~5_combout  & ( !\alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout  & 
// ((\alu_b_mux|out[7]~8_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[5]~6_combout )))) # (\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout )))) ) ) ) # ( !\alu_b_mux|out[4]~5_combout  & ( !\alu_b_mux|out[6]~7_combout  & ( 
// (!\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[7]~8_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[5]~6_combout )))) ) ) )

	.dataa(!\alu_b_mux|out[5]~6_combout ),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_a_mux|out[1]~1_combout ),
	.datad(!\alu_b_mux|out[7]~8_combout ),
	.datae(!\alu_b_mux|out[4]~5_combout ),
	.dataf(!\alu_b_mux|out[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~15 .extended_lut = "off";
defparam \ALU|ShiftLeft0~15 .lut_mask = 64'h04C407C734F437F7;
defparam \ALU|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N0
cyclonev_lcell_comb \ALU|ShiftLeft0~16 (
// Equation(s):
// \ALU|ShiftLeft0~16_combout  = ( \ALU|ShiftLeft0~15_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftLeft0~4_combout ))) ) ) # ( !\ALU|ShiftLeft0~15_combout  & ( (\alu_a_mux|out[2]~2_combout  & 
// (!\alu_a_mux|out[3]~3_combout  & \ALU|ShiftLeft0~4_combout )) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(gnd),
	.datac(!\alu_a_mux|out[3]~3_combout ),
	.datad(!\ALU|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~16 .extended_lut = "off";
defparam \ALU|ShiftLeft0~16 .lut_mask = 64'h00500050A0F0A0F0;
defparam \ALU|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N6
cyclonev_lcell_comb \RegFile|read_data2[15]~377 (
// Equation(s):
// \RegFile|read_data2[15]~377_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[15]~163_combout )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[15]~162_combout )))))) # (\RegFile|read_data2[15]~160_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( ((((\RegFile|read_data2[16]~10_combout  & \RegFile|read_data2[15]~161_combout )) # (\RegFile|read_data2[15]~160_combout 
// ))) ) )

	.dataa(!\RegFile|read_data2[15]~163_combout ),
	.datab(!\RegFile|read_data2[16]~10_combout ),
	.datac(!\RegFile|read_data2[15]~161_combout ),
	.datad(!\RegFile|read_data2[15]~162_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[15]~160_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~377_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~377 .extended_lut = "on";
defparam \RegFile|read_data2[15]~377 .lut_mask = 64'h10130303FFFFFFFF;
defparam \RegFile|read_data2[15]~377 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N54
cyclonev_lcell_comb \alu_b_mux|out[15]~16 (
// Equation(s):
// \alu_b_mux|out[15]~16_combout  = ( \Control|WideOr5~0_combout  & ( \RegFile|read_data2[15]~377_combout  & ( (\InstructionMemory|rom~110_combout  & !\alu_b_mux|out[4]~0_combout ) ) ) ) # ( !\Control|WideOr5~0_combout  & ( 
// \RegFile|read_data2[15]~377_combout  & ( !\alu_b_mux|out[4]~0_combout  ) ) ) # ( \Control|WideOr5~0_combout  & ( !\RegFile|read_data2[15]~377_combout  & ( (\InstructionMemory|rom~110_combout  & !\alu_b_mux|out[4]~0_combout ) ) ) ) # ( 
// !\Control|WideOr5~0_combout  & ( !\RegFile|read_data2[15]~377_combout  & ( (\RegFile|read_data2[15]~158_combout  & (!\alu_b_mux|out[4]~0_combout  & \InstructionMemory|rom~150_combout )) ) ) )

	.dataa(!\RegFile|read_data2[15]~158_combout ),
	.datab(!\InstructionMemory|rom~110_combout ),
	.datac(!\alu_b_mux|out[4]~0_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(!\Control|WideOr5~0_combout ),
	.dataf(!\RegFile|read_data2[15]~377_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[15]~16 .extended_lut = "off";
defparam \alu_b_mux|out[15]~16 .lut_mask = 64'h00503030F0F03030;
defparam \alu_b_mux|out[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N42
cyclonev_lcell_comb \ALU|ShiftRight1~28 (
// Equation(s):
// \ALU|ShiftRight1~28_combout  = ( \alu_b_mux|out[18]~22_combout  & ( \alu_a_mux|out[1]~1_combout  & ( (\alu_b_mux|out[17]~20_combout ) # (\alu_a_mux|out[0]~0_combout ) ) ) ) # ( !\alu_b_mux|out[18]~22_combout  & ( \alu_a_mux|out[1]~1_combout  & ( 
// (!\alu_a_mux|out[0]~0_combout  & \alu_b_mux|out[17]~20_combout ) ) ) ) # ( \alu_b_mux|out[18]~22_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[15]~16_combout ))) # (\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[16]~18_combout )) ) ) ) # ( !\alu_b_mux|out[18]~22_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[15]~16_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[16]~18_combout )) ) ) 
// )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\alu_b_mux|out[16]~18_combout ),
	.datac(!\alu_b_mux|out[15]~16_combout ),
	.datad(!\alu_b_mux|out[17]~20_combout ),
	.datae(!\alu_b_mux|out[18]~22_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~28 .extended_lut = "off";
defparam \ALU|ShiftRight1~28 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \ALU|ShiftRight1~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N14
dffeas \RegFile|registers[6][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][13] .is_wysiwyg = "true";
defparam \RegFile|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y20_N48
cyclonev_lcell_comb \RegFile|registers[4][13]~feeder (
// Equation(s):
// \RegFile|registers[4][13]~feeder_combout  = ( \pc_to_reg_mux|out[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][13]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y20_N49
dffeas \RegFile|registers[4][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][13] .is_wysiwyg = "true";
defparam \RegFile|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N49
dffeas \RegFile|registers[7][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][13] .is_wysiwyg = "true";
defparam \RegFile|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N54
cyclonev_lcell_comb \RegFile|read_data2[13]~142 (
// Equation(s):
// \RegFile|read_data2[13]~142_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[7][13]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[6][13]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[5][13]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[4][13]~q  ) ) )

	.dataa(!\RegFile|registers[6][13]~q ),
	.datab(!\RegFile|registers[5][13]~q ),
	.datac(!\RegFile|registers[4][13]~q ),
	.datad(!\RegFile|registers[7][13]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~142 .extended_lut = "off";
defparam \RegFile|read_data2[13]~142 .lut_mask = 64'h0F0F3333555500FF;
defparam \RegFile|read_data2[13]~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y20_N2
dffeas \RegFile|registers[10][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][13] .is_wysiwyg = "true";
defparam \RegFile|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N12
cyclonev_lcell_comb \RegFile|registers[9][13]~feeder (
// Equation(s):
// \RegFile|registers[9][13]~feeder_combout  = ( \pc_to_reg_mux|out[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[9][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[9][13]~feeder .extended_lut = "off";
defparam \RegFile|registers[9][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[9][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N13
dffeas \RegFile|registers[9][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][13] .is_wysiwyg = "true";
defparam \RegFile|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y20_N42
cyclonev_lcell_comb \RegFile|registers[8][13]~feeder (
// Equation(s):
// \RegFile|registers[8][13]~feeder_combout  = ( \pc_to_reg_mux|out[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][13]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y20_N43
dffeas \RegFile|registers[8][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][13] .is_wysiwyg = "true";
defparam \RegFile|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N50
dffeas \RegFile|registers[11][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][13] .is_wysiwyg = "true";
defparam \RegFile|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N48
cyclonev_lcell_comb \RegFile|read_data2[13]~139 (
// Equation(s):
// \RegFile|read_data2[13]~139_combout  = ( \RegFile|registers[11][13]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[10][13]~q ) ) ) ) # ( !\RegFile|registers[11][13]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[10][13]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[11][13]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][13]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][13]~q )) ) ) ) # ( !\RegFile|registers[11][13]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][13]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][13]~q )) ) ) )

	.dataa(!\RegFile|registers[10][13]~q ),
	.datab(!\RegFile|registers[9][13]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[8][13]~q ),
	.datae(!\RegFile|registers[11][13]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~139 .extended_lut = "off";
defparam \RegFile|read_data2[13]~139 .lut_mask = 64'h03F303F350505F5F;
defparam \RegFile|read_data2[13]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N45
cyclonev_lcell_comb \RegFile|read_data2[13]~140 (
// Equation(s):
// \RegFile|read_data2[13]~140_combout  = ( \RegFile|read_data2[13]~139_combout  & ( (!\InstructionMemory|rom~150_combout  & (!\InstructionMemory|rom~137_combout  & \InstructionMemory|rom~145_combout )) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[13]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~140 .extended_lut = "off";
defparam \RegFile|read_data2[13]~140 .lut_mask = 64'h0000000008080808;
defparam \RegFile|read_data2[13]~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y21_N34
dffeas \RegFile|registers[12][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][13] .is_wysiwyg = "true";
defparam \RegFile|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y21_N32
dffeas \RegFile|registers[13][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][13] .is_wysiwyg = "true";
defparam \RegFile|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N31
dffeas \RegFile|registers[15][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][13] .is_wysiwyg = "true";
defparam \RegFile|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y21_N50
dffeas \RegFile|registers[14][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][13] .is_wysiwyg = "true";
defparam \RegFile|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y21_N48
cyclonev_lcell_comb \RegFile|read_data2[13]~141 (
// Equation(s):
// \RegFile|read_data2[13]~141_combout  = ( \RegFile|registers[14][13]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][13]~q ) ) ) ) # ( !\RegFile|registers[14][13]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout  & \RegFile|registers[15][13]~q ) ) ) ) # ( \RegFile|registers[14][13]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][13]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][13]~q ))) ) ) ) # ( !\RegFile|registers[14][13]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][13]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][13]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][13]~q ),
	.datab(!\RegFile|registers[13][13]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[15][13]~q ),
	.datae(!\RegFile|registers[14][13]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~141 .extended_lut = "off";
defparam \RegFile|read_data2[13]~141 .lut_mask = 64'h53535353000FF0FF;
defparam \RegFile|read_data2[13]~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y22_N23
dffeas \RegFile|registers[1][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][13] .is_wysiwyg = "true";
defparam \RegFile|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y22_N11
dffeas \RegFile|registers[2][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][13] .is_wysiwyg = "true";
defparam \RegFile|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y22_N53
dffeas \RegFile|registers[3][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][13] .is_wysiwyg = "true";
defparam \RegFile|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y22_N51
cyclonev_lcell_comb \RegFile|read_data2[13]~143 (
// Equation(s):
// \RegFile|read_data2[13]~143_combout  = ( \RegFile|registers[3][13]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[2][13]~q ) ) ) ) # ( !\RegFile|registers[3][13]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[2][13]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[3][13]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[1][13]~q  & 
// \InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[3][13]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[1][13]~q  & \InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[1][13]~q ),
	.datab(!\RegFile|registers[2][13]~q ),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[3][13]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~143 .extended_lut = "off";
defparam \RegFile|read_data2[13]~143 .lut_mask = 64'h00550055330033FF;
defparam \RegFile|read_data2[13]~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N36
cyclonev_lcell_comb \RegFile|read_data2[13]~385 (
// Equation(s):
// \RegFile|read_data2[13]~385_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & ((\RegFile|read_data2[13]~143_combout ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[13]~142_combout ))))) # (\RegFile|read_data2[13]~140_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( (((\RegFile|read_data2[13]~141_combout  & (\RegFile|read_data2[16]~10_combout ))) # (\RegFile|read_data2[13]~140_combout )) 
// ) )

	.dataa(!\RegFile|read_data2[13]~142_combout ),
	.datab(!\RegFile|read_data2[13]~140_combout ),
	.datac(!\RegFile|read_data2[13]~141_combout ),
	.datad(!\RegFile|read_data2[16]~10_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[13]~143_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~385 .extended_lut = "on";
defparam \RegFile|read_data2[13]~385 .lut_mask = 64'h3337333F33F7333F;
defparam \RegFile|read_data2[13]~385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y25_N11
dffeas \RegFile|registers[25][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][13] .is_wysiwyg = "true";
defparam \RegFile|registers[25][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N18
cyclonev_lcell_comb \RegFile|registers[17][13]~feeder (
// Equation(s):
// \RegFile|registers[17][13]~feeder_combout  = ( \pc_to_reg_mux|out[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][13]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N19
dffeas \RegFile|registers[17][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][13] .is_wysiwyg = "true";
defparam \RegFile|registers[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N26
dffeas \RegFile|registers[29][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][13] .is_wysiwyg = "true";
defparam \RegFile|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y23_N20
dffeas \RegFile|registers[21][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][13] .is_wysiwyg = "true";
defparam \RegFile|registers[21][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y23_N18
cyclonev_lcell_comb \RegFile|read_data2[13]~135 (
// Equation(s):
// \RegFile|read_data2[13]~135_combout  = ( \RegFile|registers[21][13]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][13]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][13]~q ))) ) ) ) # ( !\RegFile|registers[21][13]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][13]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][13]~q ))) ) ) ) # ( \RegFile|registers[21][13]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][13]~q ) ) ) ) # ( !\RegFile|registers[21][13]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][13]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[25][13]~q ),
	.datab(!\RegFile|registers[17][13]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[29][13]~q ),
	.datae(!\RegFile|registers[21][13]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~135 .extended_lut = "off";
defparam \RegFile|read_data2[13]~135 .lut_mask = 64'h30303F3F505F505F;
defparam \RegFile|read_data2[13]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N33
cyclonev_lcell_comb \RegFile|registers[27][13]~feeder (
// Equation(s):
// \RegFile|registers[27][13]~feeder_combout  = ( \pc_to_reg_mux|out[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[27][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[27][13]~feeder .extended_lut = "off";
defparam \RegFile|registers[27][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[27][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N35
dffeas \RegFile|registers[27][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[27][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][13] .is_wysiwyg = "true";
defparam \RegFile|registers[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y23_N55
dffeas \RegFile|registers[19][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][13] .is_wysiwyg = "true";
defparam \RegFile|registers[19][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N3
cyclonev_lcell_comb \RegFile|registers[31][13]~feeder (
// Equation(s):
// \RegFile|registers[31][13]~feeder_combout  = ( \pc_to_reg_mux|out[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[31][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[31][13]~feeder .extended_lut = "off";
defparam \RegFile|registers[31][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[31][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y22_N5
dffeas \RegFile|registers[31][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[31][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][13] .is_wysiwyg = "true";
defparam \RegFile|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y23_N32
dffeas \RegFile|registers[23][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][13] .is_wysiwyg = "true";
defparam \RegFile|registers[23][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y23_N30
cyclonev_lcell_comb \RegFile|read_data2[13]~137 (
// Equation(s):
// \RegFile|read_data2[13]~137_combout  = ( \RegFile|registers[23][13]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][13]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][13]~q ))) ) ) ) # ( !\RegFile|registers[23][13]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][13]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][13]~q ))) ) ) ) # ( \RegFile|registers[23][13]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][13]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[23][13]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[19][13]~q ) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|registers[27][13]~q ),
	.datac(!\RegFile|registers[19][13]~q ),
	.datad(!\RegFile|registers[31][13]~q ),
	.datae(!\RegFile|registers[23][13]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~137 .extended_lut = "off";
defparam \RegFile|read_data2[13]~137 .lut_mask = 64'h0A0A5F5F22772277;
defparam \RegFile|read_data2[13]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N33
cyclonev_lcell_comb \RegFile|registers[18][13]~feeder (
// Equation(s):
// \RegFile|registers[18][13]~feeder_combout  = ( \pc_to_reg_mux|out[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][13]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N34
dffeas \RegFile|registers[18][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][13] .is_wysiwyg = "true";
defparam \RegFile|registers[18][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N36
cyclonev_lcell_comb \RegFile|registers[30][13]~feeder (
// Equation(s):
// \RegFile|registers[30][13]~feeder_combout  = ( \pc_to_reg_mux|out[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][13]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N37
dffeas \RegFile|registers[30][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][13] .is_wysiwyg = "true";
defparam \RegFile|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N15
cyclonev_lcell_comb \RegFile|registers[26][13]~feeder (
// Equation(s):
// \RegFile|registers[26][13]~feeder_combout  = ( \pc_to_reg_mux|out[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][13]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N17
dffeas \RegFile|registers[26][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][13] .is_wysiwyg = "true";
defparam \RegFile|registers[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y23_N38
dffeas \RegFile|registers[22][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][13] .is_wysiwyg = "true";
defparam \RegFile|registers[22][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y23_N36
cyclonev_lcell_comb \RegFile|read_data2[13]~136 (
// Equation(s):
// \RegFile|read_data2[13]~136_combout  = ( \RegFile|registers[22][13]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][13]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][13]~q )) ) ) ) # ( !\RegFile|registers[22][13]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][13]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][13]~q )) ) ) ) # ( \RegFile|registers[22][13]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][13]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[22][13]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[18][13]~q ) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|registers[18][13]~q ),
	.datac(!\RegFile|registers[30][13]~q ),
	.datad(!\RegFile|registers[26][13]~q ),
	.datae(!\RegFile|registers[22][13]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~136 .extended_lut = "off";
defparam \RegFile|read_data2[13]~136 .lut_mask = 64'h2222777705AF05AF;
defparam \RegFile|read_data2[13]~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y24_N23
dffeas \RegFile|registers[28][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][13] .is_wysiwyg = "true";
defparam \RegFile|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y25_N17
dffeas \RegFile|registers[24][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][13] .is_wysiwyg = "true";
defparam \RegFile|registers[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N25
dffeas \RegFile|registers[16][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][13] .is_wysiwyg = "true";
defparam \RegFile|registers[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N32
dffeas \RegFile|registers[20][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][13] .is_wysiwyg = "true";
defparam \RegFile|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N30
cyclonev_lcell_comb \RegFile|read_data2[13]~134 (
// Equation(s):
// \RegFile|read_data2[13]~134_combout  = ( \RegFile|registers[20][13]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][13]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[28][13]~q )) ) ) ) # ( !\RegFile|registers[20][13]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][13]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[28][13]~q )) ) ) ) # ( \RegFile|registers[20][13]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][13]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[20][13]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[16][13]~q ) ) ) )

	.dataa(!\RegFile|registers[28][13]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[24][13]~q ),
	.datad(!\RegFile|registers[16][13]~q ),
	.datae(!\RegFile|registers[20][13]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~134 .extended_lut = "off";
defparam \RegFile|read_data2[13]~134 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \RegFile|read_data2[13]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y23_N12
cyclonev_lcell_comb \RegFile|read_data2[13]~138 (
// Equation(s):
// \RegFile|read_data2[13]~138_combout  = ( \RegFile|read_data2[13]~136_combout  & ( \RegFile|read_data2[13]~134_combout  & ( (!\InstructionMemory|rom~120_combout ) # ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[13]~135_combout )) # 
// (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[13]~137_combout )))) ) ) ) # ( !\RegFile|read_data2[13]~136_combout  & ( \RegFile|read_data2[13]~134_combout  & ( (!\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout )) 
// # (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[13]~135_combout )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[13]~137_combout ))))) ) ) ) # ( \RegFile|read_data2[13]~136_combout  & 
// ( !\RegFile|read_data2[13]~134_combout  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout )) # (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[13]~135_combout )) # 
// (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[13]~137_combout ))))) ) ) ) # ( !\RegFile|read_data2[13]~136_combout  & ( !\RegFile|read_data2[13]~134_combout  & ( (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  
// & (\RegFile|read_data2[13]~135_combout )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[13]~137_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[13]~135_combout ),
	.datad(!\RegFile|read_data2[13]~137_combout ),
	.datae(!\RegFile|read_data2[13]~136_combout ),
	.dataf(!\RegFile|read_data2[13]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~138 .extended_lut = "off";
defparam \RegFile|read_data2[13]~138 .lut_mask = 64'h041526378C9DAEBF;
defparam \RegFile|read_data2[13]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N48
cyclonev_lcell_comb \alu_b_mux|out[13]~14 (
// Equation(s):
// \alu_b_mux|out[13]~14_combout  = ( \RegFile|read_data2[13]~385_combout  & ( \RegFile|read_data2[13]~138_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~104_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[13]~385_combout  & ( \RegFile|read_data2[13]~138_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout  & (\InstructionMemory|rom~150_combout )) # (\Control|WideOr5~0_combout  & 
// ((\InstructionMemory|rom~104_combout ))))) ) ) ) # ( \RegFile|read_data2[13]~385_combout  & ( !\RegFile|read_data2[13]~138_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~104_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[13]~385_combout  & ( !\RegFile|read_data2[13]~138_combout  & ( (!\alu_b_mux|out[4]~0_combout  & (\InstructionMemory|rom~104_combout  & \Control|WideOr5~0_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\alu_b_mux|out[4]~0_combout ),
	.datac(!\InstructionMemory|rom~104_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\RegFile|read_data2[13]~385_combout ),
	.dataf(!\RegFile|read_data2[13]~138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[13]~14 .extended_lut = "off";
defparam \alu_b_mux|out[13]~14 .lut_mask = 64'h000CCC0C440CCC0C;
defparam \alu_b_mux|out[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N0
cyclonev_lcell_comb \RegFile|read_data2[14]~381 (
// Equation(s):
// \RegFile|read_data2[14]~381_combout  = ( !\InstructionMemory|rom~145_combout  & ( ((\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[14]~153_combout )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[14]~152_combout )))))) # (\RegFile|read_data2[14]~150_combout ) ) ) # ( \InstructionMemory|rom~145_combout  & ( (((\RegFile|read_data2[16]~10_combout  & (\RegFile|read_data2[14]~151_combout ))) # (\RegFile|read_data2[14]~150_combout 
// )) ) )

	.dataa(!\RegFile|read_data2[16]~10_combout ),
	.datab(!\RegFile|read_data2[14]~153_combout ),
	.datac(!\RegFile|read_data2[14]~151_combout ),
	.datad(!\RegFile|read_data2[14]~150_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[14]~152_combout ),
	.datag(!\InstructionMemory|rom~137_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~381_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~381 .extended_lut = "on";
defparam \RegFile|read_data2[14]~381 .lut_mask = 64'h10FF05FF15FF05FF;
defparam \RegFile|read_data2[14]~381 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N57
cyclonev_lcell_comb \alu_b_mux|out[14]~15 (
// Equation(s):
// \alu_b_mux|out[14]~15_combout  = ( \RegFile|read_data2[14]~381_combout  & ( \RegFile|read_data2[14]~148_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~107_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[14]~381_combout  & ( \RegFile|read_data2[14]~148_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout  & ((\InstructionMemory|rom~150_combout ))) # (\Control|WideOr5~0_combout  & 
// (\InstructionMemory|rom~107_combout )))) ) ) ) # ( \RegFile|read_data2[14]~381_combout  & ( !\RegFile|read_data2[14]~148_combout  & ( (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~107_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[14]~381_combout  & ( !\RegFile|read_data2[14]~148_combout  & ( (\InstructionMemory|rom~107_combout  & (!\alu_b_mux|out[4]~0_combout  & \Control|WideOr5~0_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~107_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\alu_b_mux|out[4]~0_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\RegFile|read_data2[14]~381_combout ),
	.dataf(!\RegFile|read_data2[14]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[14]~15 .extended_lut = "off";
defparam \alu_b_mux|out[14]~15 .lut_mask = 64'h0050F0503050F050;
defparam \alu_b_mux|out[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N0
cyclonev_lcell_comb \ALU|ShiftRight1~29 (
// Equation(s):
// \ALU|ShiftRight1~29_combout  = ( \alu_b_mux|out[14]~15_combout  & ( \alu_a_mux|out[1]~1_combout  & ( (\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[13]~14_combout ) ) ) ) # ( !\alu_b_mux|out[14]~15_combout  & ( \alu_a_mux|out[1]~1_combout  & ( 
// (\alu_b_mux|out[13]~14_combout  & !\alu_a_mux|out[0]~0_combout ) ) ) ) # ( \alu_b_mux|out[14]~15_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[11]~61_combout ))) # (\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[12]~13_combout )) ) ) ) # ( !\alu_b_mux|out[14]~15_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[11]~61_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[12]~13_combout )) ) ) 
// )

	.dataa(!\alu_b_mux|out[12]~13_combout ),
	.datab(!\alu_b_mux|out[11]~61_combout ),
	.datac(!\alu_b_mux|out[13]~14_combout ),
	.datad(!\alu_a_mux|out[0]~0_combout ),
	.datae(!\alu_b_mux|out[14]~15_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~29 .extended_lut = "off";
defparam \ALU|ShiftRight1~29 .lut_mask = 64'h335533550F000FFF;
defparam \ALU|ShiftRight1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N6
cyclonev_lcell_comb \ALU|ShiftRight1~30 (
// Equation(s):
// \ALU|ShiftRight1~30_combout  = ( \alu_b_mux|out[8]~9_combout  & ( \alu_b_mux|out[10]~12_combout  & ( ((!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[7]~8_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[9]~11_combout ))) # 
// (\alu_a_mux|out[0]~0_combout ) ) ) ) # ( !\alu_b_mux|out[8]~9_combout  & ( \alu_b_mux|out[10]~12_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[7]~8_combout )))) # (\alu_a_mux|out[1]~1_combout  & 
// (((\alu_b_mux|out[9]~11_combout )) # (\alu_a_mux|out[0]~0_combout ))) ) ) ) # ( \alu_b_mux|out[8]~9_combout  & ( !\alu_b_mux|out[10]~12_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (((\alu_b_mux|out[7]~8_combout )) # (\alu_a_mux|out[0]~0_combout ))) # 
// (\alu_a_mux|out[1]~1_combout  & (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[9]~11_combout ))) ) ) ) # ( !\alu_b_mux|out[8]~9_combout  & ( !\alu_b_mux|out[10]~12_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout  & 
// ((\alu_b_mux|out[7]~8_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[9]~11_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[1]~1_combout ),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_b_mux|out[9]~11_combout ),
	.datad(!\alu_b_mux|out[7]~8_combout ),
	.datae(!\alu_b_mux|out[8]~9_combout ),
	.dataf(!\alu_b_mux|out[10]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~30 .extended_lut = "off";
defparam \ALU|ShiftRight1~30 .lut_mask = 64'h048C26AE159D37BF;
defparam \ALU|ShiftRight1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N36
cyclonev_lcell_comb \ALU|O_out[7]~65 (
// Equation(s):
// \ALU|O_out[7]~65_combout  = ( \ALU|ShiftRight1~26_combout  & ( \ALU|ShiftRight1~30_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight1~29_combout )))) # (\alu_a_mux|out[3]~3_combout  & 
// (((\alu_a_mux|out[2]~2_combout )) # (\ALU|ShiftRight1~28_combout ))) ) ) ) # ( !\ALU|ShiftRight1~26_combout  & ( \ALU|ShiftRight1~30_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight1~29_combout )))) # 
// (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~28_combout  & (!\alu_a_mux|out[2]~2_combout ))) ) ) ) # ( \ALU|ShiftRight1~26_combout  & ( !\ALU|ShiftRight1~30_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((\alu_a_mux|out[2]~2_combout  & 
// \ALU|ShiftRight1~29_combout )))) # (\alu_a_mux|out[3]~3_combout  & (((\alu_a_mux|out[2]~2_combout )) # (\ALU|ShiftRight1~28_combout ))) ) ) ) # ( !\ALU|ShiftRight1~26_combout  & ( !\ALU|ShiftRight1~30_combout  & ( (!\alu_a_mux|out[3]~3_combout  & 
// (((\alu_a_mux|out[2]~2_combout  & \ALU|ShiftRight1~29_combout )))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~28_combout  & (!\alu_a_mux|out[2]~2_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[3]~3_combout ),
	.datab(!\ALU|ShiftRight1~28_combout ),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\ALU|ShiftRight1~29_combout ),
	.datae(!\ALU|ShiftRight1~26_combout ),
	.dataf(!\ALU|ShiftRight1~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[7]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[7]~65 .extended_lut = "off";
defparam \ALU|O_out[7]~65 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \ALU|O_out[7]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N3
cyclonev_lcell_comb \ALU|ShiftLeft0~22 (
// Equation(s):
// \ALU|ShiftLeft0~22_combout  = ( \ALU|ShiftLeft0~12_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~21_combout )) # (\alu_a_mux|out[3]~3_combout ))) # (\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & 
// ((\ALU|ShiftLeft0~13_combout )))) ) ) # ( !\ALU|ShiftLeft0~12_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~21_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftLeft0~13_combout ))))) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~21_combout ),
	.datad(!\ALU|ShiftLeft0~13_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~22 .extended_lut = "off";
defparam \ALU|ShiftLeft0~22 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \ALU|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N30
cyclonev_lcell_comb \ALU|O_out[25]~170 (
// Equation(s):
// \ALU|O_out[25]~170_combout  = ( \Control|WideOr1~1_combout  & ( \Control|Decoder1~0_combout  & ( !\InstructionMemory|rom~79_combout  $ (\Control|Selector10~3_combout ) ) ) ) # ( !\Control|WideOr1~1_combout  & ( \Control|Decoder1~0_combout  & ( 
// !\Control|Selector10~3_combout  $ (((\RegFile|read_data1[3]~178_combout ) # (\RegFile|read_data1[4]~187_combout ))) ) ) ) # ( \Control|WideOr1~1_combout  & ( !\Control|Decoder1~0_combout  & ( !\Control|Selector10~3_combout  $ 
// (((\RegFile|read_data1[3]~178_combout ) # (\RegFile|read_data1[4]~187_combout ))) ) ) ) # ( !\Control|WideOr1~1_combout  & ( !\Control|Decoder1~0_combout  & ( !\Control|Selector10~3_combout  $ (((\RegFile|read_data1[3]~178_combout ) # 
// (\RegFile|read_data1[4]~187_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~79_combout ),
	.datab(!\RegFile|read_data1[4]~187_combout ),
	.datac(!\RegFile|read_data1[3]~178_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(!\Control|WideOr1~1_combout ),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[25]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[25]~170 .extended_lut = "off";
defparam \ALU|O_out[25]~170 .lut_mask = 64'hC03FC03FC03FAA55;
defparam \ALU|O_out[25]~170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y19_N50
dffeas \RegFile|registers[26][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][27] .is_wysiwyg = "true";
defparam \RegFile|registers[26][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N48
cyclonev_lcell_comb \RegFile|registers[24][27]~feeder (
// Equation(s):
// \RegFile|registers[24][27]~feeder_combout  = ( \pc_to_reg_mux|out[27]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[27]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][27]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[24][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y19_N50
dffeas \RegFile|registers[24][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][27] .is_wysiwyg = "true";
defparam \RegFile|registers[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N20
dffeas \RegFile|registers[27][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][27] .is_wysiwyg = "true";
defparam \RegFile|registers[27][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N36
cyclonev_lcell_comb \RegFile|registers[25][27]~feeder (
// Equation(s):
// \RegFile|registers[25][27]~feeder_combout  = ( \pc_to_reg_mux|out[27]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[27]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[25][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[25][27]~feeder .extended_lut = "off";
defparam \RegFile|registers[25][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[25][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y19_N37
dffeas \RegFile|registers[25][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[25][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][27] .is_wysiwyg = "true";
defparam \RegFile|registers[25][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N12
cyclonev_lcell_comb \RegFile|read_data1[27]~145 (
// Equation(s):
// \RegFile|read_data1[27]~145_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[27][27]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[25][27]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[26][27]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[24][27]~q  ) ) )

	.dataa(!\RegFile|registers[26][27]~q ),
	.datab(!\RegFile|registers[24][27]~q ),
	.datac(!\RegFile|registers[27][27]~q ),
	.datad(!\RegFile|registers[25][27]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[27]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[27]~145 .extended_lut = "off";
defparam \RegFile|read_data1[27]~145 .lut_mask = 64'h3333555500FF0F0F;
defparam \RegFile|read_data1[27]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y22_N54
cyclonev_lcell_comb \RegFile|registers[3][27]~feeder (
// Equation(s):
// \RegFile|registers[3][27]~feeder_combout  = ( \pc_to_reg_mux|out[27]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[27]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[3][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[3][27]~feeder .extended_lut = "off";
defparam \RegFile|registers[3][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[3][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y22_N56
dffeas \RegFile|registers[3][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][27] .is_wysiwyg = "true";
defparam \RegFile|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y22_N41
dffeas \RegFile|registers[2][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][27] .is_wysiwyg = "true";
defparam \RegFile|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y22_N25
dffeas \RegFile|registers[1][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][27] .is_wysiwyg = "true";
defparam \RegFile|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y22_N39
cyclonev_lcell_comb \RegFile|read_data1[27]~148 (
// Equation(s):
// \RegFile|read_data1[27]~148_combout  = ( \RegFile|registers[1][27]~q  & ( (!\InstructionMemory|rom~169_combout  & (\InstructionMemory|rom~159_combout )) # (\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[2][27]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[3][27]~q )))) ) ) # ( !\RegFile|registers[1][27]~q  & ( (\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[2][27]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[3][27]~q )))) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\InstructionMemory|rom~159_combout ),
	.datac(!\RegFile|registers[3][27]~q ),
	.datad(!\RegFile|registers[2][27]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[1][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[27]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[27]~148 .extended_lut = "off";
defparam \RegFile|read_data1[27]~148 .lut_mask = 64'h0145014523672367;
defparam \RegFile|read_data1[27]~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y22_N34
dffeas \RegFile|registers[29][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][27] .is_wysiwyg = "true";
defparam \RegFile|registers[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y21_N32
dffeas \RegFile|registers[28][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][27] .is_wysiwyg = "true";
defparam \RegFile|registers[28][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N0
cyclonev_lcell_comb \RegFile|registers[30][27]~feeder (
// Equation(s):
// \RegFile|registers[30][27]~feeder_combout  = ( \pc_to_reg_mux|out[27]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[27]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][27]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N1
dffeas \RegFile|registers[30][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][27] .is_wysiwyg = "true";
defparam \RegFile|registers[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y22_N49
dffeas \RegFile|registers[31][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][27] .is_wysiwyg = "true";
defparam \RegFile|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y22_N48
cyclonev_lcell_comb \RegFile|read_data1[27]~146 (
// Equation(s):
// \RegFile|read_data1[27]~146_combout  = ( \RegFile|registers[31][27]~q  & ( \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[30][27]~q ) # (\InstructionMemory|rom~159_combout ) ) ) ) # ( !\RegFile|registers[31][27]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & \RegFile|registers[30][27]~q ) ) ) ) # ( \RegFile|registers[31][27]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[28][27]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[29][27]~q )) ) ) ) # ( !\RegFile|registers[31][27]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[28][27]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[29][27]~q )) ) ) )

	.dataa(!\RegFile|registers[29][27]~q ),
	.datab(!\InstructionMemory|rom~159_combout ),
	.datac(!\RegFile|registers[28][27]~q ),
	.datad(!\RegFile|registers[30][27]~q ),
	.datae(!\RegFile|registers[31][27]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[27]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[27]~146 .extended_lut = "off";
defparam \RegFile|read_data1[27]~146 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \RegFile|read_data1[27]~146 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N5
dffeas \RegFile|registers[5][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][27] .is_wysiwyg = "true";
defparam \RegFile|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y20_N9
cyclonev_lcell_comb \RegFile|registers[4][27]~feeder (
// Equation(s):
// \RegFile|registers[4][27]~feeder_combout  = ( \pc_to_reg_mux|out[27]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[27]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][27]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y20_N10
dffeas \RegFile|registers[4][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][27] .is_wysiwyg = "true";
defparam \RegFile|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N41
dffeas \RegFile|registers[6][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][27] .is_wysiwyg = "true";
defparam \RegFile|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N35
dffeas \RegFile|registers[7][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][27] .is_wysiwyg = "true";
defparam \RegFile|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N33
cyclonev_lcell_comb \RegFile|read_data1[27]~147 (
// Equation(s):
// \RegFile|read_data1[27]~147_combout  = ( \RegFile|registers[7][27]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[5][27]~q ) ) ) ) # ( !\RegFile|registers[7][27]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[5][27]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[7][27]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[4][27]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[6][27]~q ))) ) ) ) # ( !\RegFile|registers[7][27]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[4][27]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[6][27]~q ))) ) ) )

	.dataa(!\RegFile|registers[5][27]~q ),
	.datab(!\RegFile|registers[4][27]~q ),
	.datac(!\RegFile|registers[6][27]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\RegFile|registers[7][27]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[27]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[27]~147 .extended_lut = "off";
defparam \RegFile|read_data1[27]~147 .lut_mask = 64'h330F330F550055FF;
defparam \RegFile|read_data1[27]~147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y22_N30
cyclonev_lcell_comb \RegFile|read_data1[27]~149 (
// Equation(s):
// \RegFile|read_data1[27]~149_combout  = ( \InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[27]~147_combout  & ( (\RegFile|read_data1[27]~146_combout  & \InstructionMemory|rom~174_combout ) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[27]~147_combout  & ( (\InstructionMemory|rom~174_combout ) # (\RegFile|read_data1[27]~148_combout ) ) ) ) # ( \InstructionMemory|rom~179_combout  & ( !\RegFile|read_data1[27]~147_combout  & ( (\RegFile|read_data1[27]~146_combout  & 
// \InstructionMemory|rom~174_combout ) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( !\RegFile|read_data1[27]~147_combout  & ( (\RegFile|read_data1[27]~148_combout  & !\InstructionMemory|rom~174_combout ) ) ) )

	.dataa(!\RegFile|read_data1[27]~148_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data1[27]~146_combout ),
	.datad(!\InstructionMemory|rom~174_combout ),
	.datae(!\InstructionMemory|rom~179_combout ),
	.dataf(!\RegFile|read_data1[27]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[27]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[27]~149 .extended_lut = "off";
defparam \RegFile|read_data1[27]~149 .lut_mask = 64'h5500000F55FF000F;
defparam \RegFile|read_data1[27]~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y22_N6
cyclonev_lcell_comb \RegFile|read_data1[27]~150 (
// Equation(s):
// \RegFile|read_data1[27]~150_combout  = ( \RegFile|read_data1[11]~53_combout  & ( \RegFile|read_data1[27]~149_combout  & ( !\RegFile|Equal0~0_combout  ) ) ) # ( !\RegFile|read_data1[11]~53_combout  & ( \RegFile|read_data1[27]~149_combout  & ( 
// !\RegFile|Equal0~0_combout  ) ) ) # ( \RegFile|read_data1[11]~53_combout  & ( !\RegFile|read_data1[27]~149_combout  & ( (\RegFile|read_data1[27]~145_combout  & !\RegFile|Equal0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RegFile|read_data1[27]~145_combout ),
	.datac(gnd),
	.datad(!\RegFile|Equal0~0_combout ),
	.datae(!\RegFile|read_data1[11]~53_combout ),
	.dataf(!\RegFile|read_data1[27]~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[27]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[27]~150 .extended_lut = "off";
defparam \RegFile|read_data1[27]~150 .lut_mask = 64'h00003300FF00FF00;
defparam \RegFile|read_data1[27]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N27
cyclonev_lcell_comb \alu_a_mux|out[27]~27 (
// Equation(s):
// \alu_a_mux|out[27]~27_combout  = ( \Control|WideOr1~1_combout  & ( \RegFile|read_data1[27]~150_combout  & ( !\Control|Decoder1~0_combout  ) ) ) # ( !\Control|WideOr1~1_combout  & ( \RegFile|read_data1[27]~150_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Decoder1~0_combout ),
	.datad(gnd),
	.datae(!\Control|WideOr1~1_combout ),
	.dataf(!\RegFile|read_data1[27]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[27]~27 .extended_lut = "off";
defparam \alu_a_mux|out[27]~27 .lut_mask = 64'h00000000FFFFF0F0;
defparam \alu_a_mux|out[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N36
cyclonev_lcell_comb \ALU|O_out[27]~182 (
// Equation(s):
// \ALU|O_out[27]~182_combout  = ( \alu_a_mux|out[27]~27_combout  & ( \ALU|O_out[16]~84_combout  & ( \ALU|O_out[16]~110_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|O_out[16]~110_combout ),
	.datad(gnd),
	.datae(!\alu_a_mux|out[27]~27_combout ),
	.dataf(!\ALU|O_out[16]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[27]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[27]~182 .extended_lut = "off";
defparam \ALU|O_out[27]~182 .lut_mask = 64'h0000000000000F0F;
defparam \ALU|O_out[27]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N39
cyclonev_lcell_comb \ALU|O_out[27]~183 (
// Equation(s):
// \ALU|O_out[27]~183_combout  = ( \alu_a_mux|out[27]~27_combout  & ( (\ALU|Equal3~0_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[27]~39_combout ))))) ) ) # ( !\alu_a_mux|out[27]~27_combout  & ( 
// (\ALU|Equal3~0_combout  & ((!\Control|Selector10~3_combout  & (!\alu_b_mux|out[27]~39_combout  $ (\Control|Selector9~5_combout ))) # (\Control|Selector10~3_combout  & (\alu_b_mux|out[27]~39_combout  & !\Control|Selector9~5_combout )))) ) )

	.dataa(!\ALU|Equal3~0_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\alu_b_mux|out[27]~39_combout ),
	.datad(!\Control|Selector9~5_combout ),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[27]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[27]~183 .extended_lut = "off";
defparam \ALU|O_out[27]~183 .lut_mask = 64'h4104410410451045;
defparam \ALU|O_out[27]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N42
cyclonev_lcell_comb \ALU|ShiftRight0~11 (
// Equation(s):
// \ALU|ShiftRight0~11_combout  = ( \RegFile|Equal0~0_combout  & ( \Control|Decoder1~0_combout  & ( (\InstructionMemory|rom~79_combout  & \Control|WideOr1~1_combout ) ) ) ) # ( !\RegFile|Equal0~0_combout  & ( \Control|Decoder1~0_combout  & ( 
// (!\Control|WideOr1~1_combout  & (((\RegFile|read_data1[3]~22_combout ) # (\RegFile|read_data1[4]~27_combout )))) # (\Control|WideOr1~1_combout  & (\InstructionMemory|rom~79_combout )) ) ) ) # ( !\RegFile|Equal0~0_combout  & ( !\Control|Decoder1~0_combout  
// & ( (\RegFile|read_data1[3]~22_combout ) # (\RegFile|read_data1[4]~27_combout ) ) ) )

	.dataa(!\InstructionMemory|rom~79_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(!\RegFile|read_data1[4]~27_combout ),
	.datad(!\RegFile|read_data1[3]~22_combout ),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~11 .extended_lut = "off";
defparam \ALU|ShiftRight0~11 .lut_mask = 64'h0FFF00001DDD1111;
defparam \ALU|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N36
cyclonev_lcell_comb \ALU|ShiftRight1~24 (
// Equation(s):
// \ALU|ShiftRight1~24_combout  = ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[27]~39_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[29]~43_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[30]~45_combout ))) ) ) ) # ( 
// !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[27]~39_combout  & ( (!\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[28]~41_combout ) ) ) ) # ( \alu_a_mux|out[1]~1_combout  & ( !\alu_b_mux|out[27]~39_combout  & ( (!\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[29]~43_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[30]~45_combout ))) ) ) ) # ( !\alu_a_mux|out[1]~1_combout  & ( !\alu_b_mux|out[27]~39_combout  & ( (\alu_a_mux|out[0]~0_combout  & \alu_b_mux|out[28]~41_combout ) ) ) )

	.dataa(!\alu_b_mux|out[29]~43_combout ),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_b_mux|out[30]~45_combout ),
	.datad(!\alu_b_mux|out[28]~41_combout ),
	.datae(!\alu_a_mux|out[1]~1_combout ),
	.dataf(!\alu_b_mux|out[27]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~24 .extended_lut = "off";
defparam \ALU|ShiftRight1~24 .lut_mask = 64'h00334747CCFF4747;
defparam \ALU|ShiftRight1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N6
cyclonev_lcell_comb \ALU|ShiftRight0~3 (
// Equation(s):
// \ALU|ShiftRight0~3_combout  = ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[31]~47_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_b_mux|out[31]~47_combout ),
	.datad(gnd),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~3 .extended_lut = "off";
defparam \ALU|ShiftRight0~3 .lut_mask = 64'h0F0F000000000000;
defparam \ALU|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y21_N48
cyclonev_lcell_comb \ALU|ShiftRight0~17 (
// Equation(s):
// \ALU|ShiftRight0~17_combout  = ( \alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftRight0~3_combout  & ( !\ALU|ShiftRight0~11_combout  ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftRight0~3_combout  & ( (!\ALU|ShiftRight0~11_combout  & 
// \ALU|ShiftRight1~24_combout ) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftRight0~3_combout  & ( (!\ALU|ShiftRight0~11_combout  & \ALU|ShiftRight1~24_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ShiftRight0~11_combout ),
	.datac(!\ALU|ShiftRight1~24_combout ),
	.datad(gnd),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\ALU|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~17 .extended_lut = "off";
defparam \ALU|ShiftRight0~17 .lut_mask = 64'h0C0C00000C0CCCCC;
defparam \ALU|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N15
cyclonev_lcell_comb \ALU|ShiftRight1~39 (
// Equation(s):
// \ALU|ShiftRight1~39_combout  = ( \ALU|ShiftRight1~24_combout  & ( ((\ALU|Equal0~1_combout  & !\alu_a_mux|out[4]~4_combout )) # (\alu_b_mux|out[31]~47_combout ) ) ) # ( !\ALU|ShiftRight1~24_combout  & ( (\alu_b_mux|out[31]~47_combout  & 
// ((!\ALU|Equal0~1_combout ) # (\alu_a_mux|out[4]~4_combout ))) ) )

	.dataa(!\alu_b_mux|out[31]~47_combout ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(gnd),
	.datad(!\alu_a_mux|out[4]~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~39 .extended_lut = "off";
defparam \ALU|ShiftRight1~39 .lut_mask = 64'h4455445577557755;
defparam \ALU|ShiftRight1~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N51
cyclonev_lcell_comb \ALU|ShiftLeft0~42 (
// Equation(s):
// \ALU|ShiftLeft0~42_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[20]~26_combout  & ( (\alu_b_mux|out[22]~30_combout ) # (\alu_a_mux|out[1]~1_combout ) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[20]~26_combout  & ( 
// (!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[23]~32_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[21]~28_combout ))) ) ) ) # ( \alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[20]~26_combout  & ( (!\alu_a_mux|out[1]~1_combout  & 
// \alu_b_mux|out[22]~30_combout ) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[20]~26_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[23]~32_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[21]~28_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[1]~1_combout ),
	.datab(!\alu_b_mux|out[23]~32_combout ),
	.datac(!\alu_b_mux|out[21]~28_combout ),
	.datad(!\alu_b_mux|out[22]~30_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_b_mux|out[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~42 .extended_lut = "off";
defparam \ALU|ShiftLeft0~42 .lut_mask = 64'h272700AA272755FF;
defparam \ALU|ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y21_N33
cyclonev_lcell_comb \ALU|ShiftRight0~0 (
// Equation(s):
// \ALU|ShiftRight0~0_combout  = ( \alu_a_mux|out[1]~1_combout  & ( (\alu_b_mux|out[31]~47_combout  & !\alu_a_mux|out[0]~0_combout ) ) ) # ( !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[29]~43_combout ))) # 
// (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[30]~45_combout )) ) )

	.dataa(!\alu_b_mux|out[30]~45_combout ),
	.datab(!\alu_b_mux|out[31]~47_combout ),
	.datac(!\alu_b_mux|out[29]~43_combout ),
	.datad(!\alu_a_mux|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~0 .extended_lut = "off";
defparam \ALU|ShiftRight0~0 .lut_mask = 64'h0F550F5533003300;
defparam \ALU|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N30
cyclonev_lcell_comb \ALU|ShiftRight1~14 (
// Equation(s):
// \ALU|ShiftRight1~14_combout  = ( \alu_b_mux|out[25]~36_combout  & ( \alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[27]~39_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[28]~41_combout ))) ) ) ) # ( 
// !\alu_b_mux|out[25]~36_combout  & ( \alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[27]~39_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[28]~41_combout ))) ) ) ) # ( \alu_b_mux|out[25]~36_combout  & ( 
// !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[26]~37_combout ) ) ) ) # ( !\alu_b_mux|out[25]~36_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (\alu_b_mux|out[26]~37_combout  & \alu_a_mux|out[0]~0_combout ) ) ) )

	.dataa(!\alu_b_mux|out[26]~37_combout ),
	.datab(!\alu_b_mux|out[27]~39_combout ),
	.datac(!\alu_a_mux|out[0]~0_combout ),
	.datad(!\alu_b_mux|out[28]~41_combout ),
	.datae(!\alu_b_mux|out[25]~36_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~14 .extended_lut = "off";
defparam \ALU|ShiftRight1~14 .lut_mask = 64'h0505F5F5303F303F;
defparam \ALU|ShiftRight1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y21_N30
cyclonev_lcell_comb \ALU|ShiftRight0~1 (
// Equation(s):
// \ALU|ShiftRight0~1_combout  = ( \ALU|ShiftRight1~14_combout  & ( (!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight0~0_combout ) ) ) # ( !\ALU|ShiftRight1~14_combout  & ( (\ALU|ShiftRight0~0_combout  & \alu_a_mux|out[2]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ShiftRight0~0_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~1 .extended_lut = "off";
defparam \ALU|ShiftRight0~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y21_N57
cyclonev_lcell_comb \ALU|ShiftRight0~9 (
// Equation(s):
// \ALU|ShiftRight0~9_combout  = ( \ALU|ShiftRight1~14_combout  & ( (!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight1~13_combout ) ) ) # ( !\ALU|ShiftRight1~14_combout  & ( (\alu_a_mux|out[2]~2_combout  & \ALU|ShiftRight1~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\ALU|ShiftRight1~13_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~9 .extended_lut = "off";
defparam \ALU|ShiftRight0~9 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ALU|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N36
cyclonev_lcell_comb \ALU|O_out[25]~171 (
// Equation(s):
// \ALU|O_out[25]~171_combout  = ( \ALU|ShiftRight0~9_combout  & ( (!\ALU|O_out[25]~170_combout  & ((!\ALU|ShiftRight0~11_combout  & ((\ALU|ShiftRight0~1_combout ))) # (\ALU|ShiftRight0~11_combout  & (\alu_b_mux|out[31]~47_combout )))) # 
// (\ALU|O_out[25]~170_combout  & (((!\ALU|ShiftRight0~11_combout )))) ) ) # ( !\ALU|ShiftRight0~9_combout  & ( (!\ALU|O_out[25]~170_combout  & ((!\ALU|ShiftRight0~11_combout  & ((\ALU|ShiftRight0~1_combout ))) # (\ALU|ShiftRight0~11_combout  & 
// (\alu_b_mux|out[31]~47_combout )))) ) )

	.dataa(!\alu_b_mux|out[31]~47_combout ),
	.datab(!\ALU|O_out[25]~170_combout ),
	.datac(!\ALU|ShiftRight0~11_combout ),
	.datad(!\ALU|ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[25]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[25]~171 .extended_lut = "off";
defparam \ALU|O_out[25]~171 .lut_mask = 64'h04C404C434F434F4;
defparam \ALU|O_out[25]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y22_N6
cyclonev_lcell_comb \ALU|ShiftLeft0~19 (
// Equation(s):
// \ALU|ShiftLeft0~19_combout  = ( \alu_b_mux|out[8]~9_combout  & ( \alu_b_mux|out[7]~8_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[9]~11_combout ))) # (\alu_a_mux|out[0]~0_combout  & 
// (((!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[6]~7_combout )))) ) ) ) # ( !\alu_b_mux|out[8]~9_combout  & ( \alu_b_mux|out[7]~8_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[9]~11_combout ))) # 
// (\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[6]~7_combout  & \alu_a_mux|out[1]~1_combout )))) ) ) ) # ( \alu_b_mux|out[8]~9_combout  & ( !\alu_b_mux|out[7]~8_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[9]~11_combout  & 
// ((!\alu_a_mux|out[1]~1_combout )))) # (\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[6]~7_combout )))) ) ) ) # ( !\alu_b_mux|out[8]~9_combout  & ( !\alu_b_mux|out[7]~8_combout  & ( (!\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[9]~11_combout  & ((!\alu_a_mux|out[1]~1_combout )))) # (\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[6]~7_combout  & \alu_a_mux|out[1]~1_combout )))) ) ) )

	.dataa(!\alu_b_mux|out[9]~11_combout ),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_b_mux|out[6]~7_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_b_mux|out[8]~9_combout ),
	.dataf(!\alu_b_mux|out[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~19 .extended_lut = "off";
defparam \ALU|ShiftLeft0~19 .lut_mask = 64'h4403770344CF77CF;
defparam \ALU|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y22_N21
cyclonev_lcell_comb \ALU|ShiftLeft0~20 (
// Equation(s):
// \ALU|ShiftLeft0~20_combout  = ( \ALU|ShiftLeft0~19_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~9_combout )))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~10_combout  & 
// (!\alu_a_mux|out[3]~3_combout ))) ) ) # ( !\ALU|ShiftLeft0~19_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\alu_a_mux|out[3]~3_combout  & \ALU|ShiftLeft0~9_combout )))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~10_combout  & 
// (!\alu_a_mux|out[3]~3_combout ))) ) )

	.dataa(!\ALU|ShiftLeft0~10_combout ),
	.datab(!\alu_a_mux|out[2]~2_combout ),
	.datac(!\alu_a_mux|out[3]~3_combout ),
	.datad(!\ALU|ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~20 .extended_lut = "off";
defparam \ALU|ShiftLeft0~20 .lut_mask = 64'h101C101CD0DCD0DC;
defparam \ALU|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N48
cyclonev_lcell_comb \ALU|ShiftLeft0~36 (
// Equation(s):
// \ALU|ShiftLeft0~36_combout  = ( \alu_b_mux|out[17]~20_combout  & ( \alu_b_mux|out[14]~15_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[15]~16_combout ))) # (\alu_a_mux|out[0]~0_combout  & 
// (((\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[16]~18_combout )))) ) ) ) # ( !\alu_b_mux|out[17]~20_combout  & ( \alu_b_mux|out[14]~15_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[15]~16_combout  & ((\alu_a_mux|out[1]~1_combout )))) # 
// (\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[16]~18_combout )))) ) ) ) # ( \alu_b_mux|out[17]~20_combout  & ( !\alu_b_mux|out[14]~15_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout )) # 
// (\alu_b_mux|out[15]~16_combout ))) # (\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[16]~18_combout  & !\alu_a_mux|out[1]~1_combout )))) ) ) ) # ( !\alu_b_mux|out[17]~20_combout  & ( !\alu_b_mux|out[14]~15_combout  & ( (!\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[15]~16_combout  & ((\alu_a_mux|out[1]~1_combout )))) # (\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[16]~18_combout  & !\alu_a_mux|out[1]~1_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\alu_b_mux|out[15]~16_combout ),
	.datac(!\alu_b_mux|out[16]~18_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_b_mux|out[17]~20_combout ),
	.dataf(!\alu_b_mux|out[14]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~36 .extended_lut = "off";
defparam \ALU|ShiftLeft0~36 .lut_mask = 64'h0522AF220577AF77;
defparam \ALU|ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N12
cyclonev_lcell_comb \ALU|ShiftLeft0~40 (
// Equation(s):
// \ALU|ShiftLeft0~40_combout  = ( \alu_b_mux|out[18]~22_combout  & ( \alu_b_mux|out[20]~26_combout  & ( ((!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[21]~28_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[19]~24_combout )))) # 
// (\alu_a_mux|out[0]~0_combout ) ) ) ) # ( !\alu_b_mux|out[18]~22_combout  & ( \alu_b_mux|out[20]~26_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (((\alu_a_mux|out[0]~0_combout )) # (\alu_b_mux|out[21]~28_combout ))) # (\alu_a_mux|out[1]~1_combout  & 
// (((!\alu_a_mux|out[0]~0_combout  & \alu_b_mux|out[19]~24_combout )))) ) ) ) # ( \alu_b_mux|out[18]~22_combout  & ( !\alu_b_mux|out[20]~26_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[21]~28_combout  & (!\alu_a_mux|out[0]~0_combout ))) # 
// (\alu_a_mux|out[1]~1_combout  & (((\alu_b_mux|out[19]~24_combout ) # (\alu_a_mux|out[0]~0_combout )))) ) ) ) # ( !\alu_b_mux|out[18]~22_combout  & ( !\alu_b_mux|out[20]~26_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout  & 
// (\alu_b_mux|out[21]~28_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[19]~24_combout ))))) ) ) )

	.dataa(!\alu_a_mux|out[1]~1_combout ),
	.datab(!\alu_b_mux|out[21]~28_combout ),
	.datac(!\alu_a_mux|out[0]~0_combout ),
	.datad(!\alu_b_mux|out[19]~24_combout ),
	.datae(!\alu_b_mux|out[18]~22_combout ),
	.dataf(!\alu_b_mux|out[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~40 .extended_lut = "off";
defparam \ALU|ShiftLeft0~40 .lut_mask = 64'h207025752A7A2F7F;
defparam \ALU|ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N36
cyclonev_lcell_comb \ALU|ShiftLeft0~44 (
// Equation(s):
// \ALU|ShiftLeft0~44_combout  = ( \alu_b_mux|out[22]~30_combout  & ( \alu_b_mux|out[23]~32_combout  & ( ((!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[25]~36_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[24]~34_combout ))) # 
// (\alu_a_mux|out[1]~1_combout ) ) ) ) # ( !\alu_b_mux|out[22]~30_combout  & ( \alu_b_mux|out[23]~32_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[25]~36_combout )))) # (\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[24]~34_combout  & ((!\alu_a_mux|out[1]~1_combout )))) ) ) ) # ( \alu_b_mux|out[22]~30_combout  & ( !\alu_b_mux|out[23]~32_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[25]~36_combout  & !\alu_a_mux|out[1]~1_combout )))) # 
// (\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[24]~34_combout ))) ) ) ) # ( !\alu_b_mux|out[22]~30_combout  & ( !\alu_b_mux|out[23]~32_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[25]~36_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[24]~34_combout )))) ) ) )

	.dataa(!\alu_b_mux|out[24]~34_combout ),
	.datab(!\alu_b_mux|out[25]~36_combout ),
	.datac(!\alu_a_mux|out[0]~0_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_b_mux|out[22]~30_combout ),
	.dataf(!\alu_b_mux|out[23]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~44 .extended_lut = "off";
defparam \ALU|ShiftLeft0~44 .lut_mask = 64'h3500350F35F035FF;
defparam \ALU|ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N12
cyclonev_lcell_comb \ALU|ShiftLeft0~27 (
// Equation(s):
// \ALU|ShiftLeft0~27_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[13]~14_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[12]~13_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[10]~12_combout )) ) ) ) # ( 
// !\alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[13]~14_combout  & ( (!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[11]~61_combout ) ) ) ) # ( \alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[13]~14_combout  & ( (!\alu_a_mux|out[1]~1_combout  & 
// ((\alu_b_mux|out[12]~13_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[10]~12_combout )) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[13]~14_combout  & ( (\alu_b_mux|out[11]~61_combout  & \alu_a_mux|out[1]~1_combout ) ) ) )

	.dataa(!\alu_b_mux|out[10]~12_combout ),
	.datab(!\alu_b_mux|out[12]~13_combout ),
	.datac(!\alu_b_mux|out[11]~61_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_b_mux|out[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~27 .extended_lut = "off";
defparam \ALU|ShiftLeft0~27 .lut_mask = 64'h000F3355FF0F3355;
defparam \ALU|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N36
cyclonev_lcell_comb \ALU|O_out[25]~172 (
// Equation(s):
// \ALU|O_out[25]~172_combout  = ( \ALU|ShiftLeft0~44_combout  & ( \ALU|ShiftLeft0~27_combout  & ( (!\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout ) # ((\ALU|ShiftLeft0~36_combout )))) # (\alu_a_mux|out[2]~2_combout  & 
// (((\ALU|ShiftLeft0~40_combout )) # (\alu_a_mux|out[3]~3_combout ))) ) ) ) # ( !\ALU|ShiftLeft0~44_combout  & ( \ALU|ShiftLeft0~27_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~36_combout ))) # 
// (\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~40_combout )) # (\alu_a_mux|out[3]~3_combout ))) ) ) ) # ( \ALU|ShiftLeft0~44_combout  & ( !\ALU|ShiftLeft0~27_combout  & ( (!\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout ) # 
// ((\ALU|ShiftLeft0~36_combout )))) # (\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~40_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~44_combout  & ( !\ALU|ShiftLeft0~27_combout  & ( (!\alu_a_mux|out[2]~2_combout  & 
// (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~36_combout ))) # (\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~40_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~36_combout ),
	.datad(!\ALU|ShiftLeft0~40_combout ),
	.datae(!\ALU|ShiftLeft0~44_combout ),
	.dataf(!\ALU|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[25]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[25]~172 .extended_lut = "off";
defparam \ALU|O_out[25]~172 .lut_mask = 64'h02468ACE13579BDF;
defparam \ALU|O_out[25]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N6
cyclonev_lcell_comb \ALU|O_out[25]~173 (
// Equation(s):
// \ALU|O_out[25]~173_combout  = ( \alu_b_mux|out[25]~36_combout  & ( \ALU|O_out[25]~172_combout  & ( (!\ALU|O_out[7]~23_combout  & (((\ALU|O_out[21]~119_combout )) # (\ALU|O_out[25]~171_combout ))) # (\ALU|O_out[7]~23_combout  & 
// (((!\ALU|O_out[21]~119_combout ) # (\ALU|ShiftLeft0~20_combout )))) ) ) ) # ( !\alu_b_mux|out[25]~36_combout  & ( \ALU|O_out[25]~172_combout  & ( (!\ALU|O_out[7]~23_combout  & (\ALU|O_out[25]~171_combout  & (!\ALU|O_out[21]~119_combout ))) # 
// (\ALU|O_out[7]~23_combout  & (((!\ALU|O_out[21]~119_combout ) # (\ALU|ShiftLeft0~20_combout )))) ) ) ) # ( \alu_b_mux|out[25]~36_combout  & ( !\ALU|O_out[25]~172_combout  & ( (!\ALU|O_out[7]~23_combout  & (((\ALU|O_out[21]~119_combout )) # 
// (\ALU|O_out[25]~171_combout ))) # (\ALU|O_out[7]~23_combout  & (((\ALU|O_out[21]~119_combout  & \ALU|ShiftLeft0~20_combout )))) ) ) ) # ( !\alu_b_mux|out[25]~36_combout  & ( !\ALU|O_out[25]~172_combout  & ( (!\ALU|O_out[7]~23_combout  & 
// (\ALU|O_out[25]~171_combout  & (!\ALU|O_out[21]~119_combout ))) # (\ALU|O_out[7]~23_combout  & (((\ALU|O_out[21]~119_combout  & \ALU|ShiftLeft0~20_combout )))) ) ) )

	.dataa(!\ALU|O_out[25]~171_combout ),
	.datab(!\ALU|O_out[7]~23_combout ),
	.datac(!\ALU|O_out[21]~119_combout ),
	.datad(!\ALU|ShiftLeft0~20_combout ),
	.datae(!\alu_b_mux|out[25]~36_combout ),
	.dataf(!\ALU|O_out[25]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[25]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[25]~173 .extended_lut = "off";
defparam \ALU|O_out[25]~173 .lut_mask = 64'h40434C4F70737C7F;
defparam \ALU|O_out[25]~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y18_N8
dffeas \RegFile|registers[31][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][25] .is_wysiwyg = "true";
defparam \RegFile|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N12
cyclonev_lcell_comb \RegFile|registers[30][25]~feeder (
// Equation(s):
// \RegFile|registers[30][25]~feeder_combout  = ( \pc_to_reg_mux|out[25]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[25]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][25]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N14
dffeas \RegFile|registers[30][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][25] .is_wysiwyg = "true";
defparam \RegFile|registers[30][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N12
cyclonev_lcell_comb \RegFile|registers[28][25]~feeder (
// Equation(s):
// \RegFile|registers[28][25]~feeder_combout  = ( \pc_to_reg_mux|out[25]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[25]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[28][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[28][25]~feeder .extended_lut = "off";
defparam \RegFile|registers[28][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[28][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N13
dffeas \RegFile|registers[28][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[28][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][25] .is_wysiwyg = "true";
defparam \RegFile|registers[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N50
dffeas \RegFile|registers[29][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][25] .is_wysiwyg = "true";
defparam \RegFile|registers[29][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N9
cyclonev_lcell_comb \RegFile|read_data1[25]~136 (
// Equation(s):
// \RegFile|read_data1[25]~136_combout  = ( \RegFile|registers[28][25]~q  & ( \RegFile|registers[29][25]~q  & ( (!\InstructionMemory|rom~169_combout ) # ((!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[30][25]~q ))) # 
// (\InstructionMemory|rom~159_combout  & (\RegFile|registers[31][25]~q ))) ) ) ) # ( !\RegFile|registers[28][25]~q  & ( \RegFile|registers[29][25]~q  & ( (!\InstructionMemory|rom~169_combout  & (((\InstructionMemory|rom~159_combout )))) # 
// (\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[30][25]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[31][25]~q )))) ) ) ) # ( \RegFile|registers[28][25]~q  & ( 
// !\RegFile|registers[29][25]~q  & ( (!\InstructionMemory|rom~169_combout  & (((!\InstructionMemory|rom~159_combout )))) # (\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[30][25]~q ))) # 
// (\InstructionMemory|rom~159_combout  & (\RegFile|registers[31][25]~q )))) ) ) ) # ( !\RegFile|registers[28][25]~q  & ( !\RegFile|registers[29][25]~q  & ( (\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[30][25]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[31][25]~q )))) ) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\RegFile|registers[31][25]~q ),
	.datac(!\InstructionMemory|rom~159_combout ),
	.datad(!\RegFile|registers[30][25]~q ),
	.datae(!\RegFile|registers[28][25]~q ),
	.dataf(!\RegFile|registers[29][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[25]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[25]~136 .extended_lut = "off";
defparam \RegFile|read_data1[25]~136 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \RegFile|read_data1[25]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N45
cyclonev_lcell_comb \RegFile|registers[3][25]~feeder (
// Equation(s):
// \RegFile|registers[3][25]~feeder_combout  = \pc_to_reg_mux|out[25]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_to_reg_mux|out[25]~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[3][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[3][25]~feeder .extended_lut = "off";
defparam \RegFile|registers[3][25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RegFile|registers[3][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y24_N47
dffeas \RegFile|registers[3][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][25] .is_wysiwyg = "true";
defparam \RegFile|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N26
dffeas \RegFile|registers[2][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][25] .is_wysiwyg = "true";
defparam \RegFile|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N13
dffeas \RegFile|registers[1][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][25] .is_wysiwyg = "true";
defparam \RegFile|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N12
cyclonev_lcell_comb \RegFile|read_data1[25]~138 (
// Equation(s):
// \RegFile|read_data1[25]~138_combout  = ( \RegFile|registers[1][25]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout ) # (\RegFile|registers[3][25]~q ) ) ) ) # ( !\RegFile|registers[1][25]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout  & \RegFile|registers[3][25]~q ) ) ) ) # ( \RegFile|registers[1][25]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout  & 
// \RegFile|registers[2][25]~q ) ) ) ) # ( !\RegFile|registers[1][25]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout  & \RegFile|registers[2][25]~q ) ) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\RegFile|registers[3][25]~q ),
	.datac(!\RegFile|registers[2][25]~q ),
	.datad(gnd),
	.datae(!\RegFile|registers[1][25]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[25]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[25]~138 .extended_lut = "off";
defparam \RegFile|read_data1[25]~138 .lut_mask = 64'h050505051111BBBB;
defparam \RegFile|read_data1[25]~138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N31
dffeas \RegFile|registers[5][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][25] .is_wysiwyg = "true";
defparam \RegFile|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N39
cyclonev_lcell_comb \RegFile|registers[4][25]~feeder (
// Equation(s):
// \RegFile|registers[4][25]~feeder_combout  = ( \pc_to_reg_mux|out[25]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[25]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][25]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y18_N41
dffeas \RegFile|registers[4][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][25] .is_wysiwyg = "true";
defparam \RegFile|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N54
cyclonev_lcell_comb \RegFile|registers[6][25]~feeder (
// Equation(s):
// \RegFile|registers[6][25]~feeder_combout  = ( \pc_to_reg_mux|out[25]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[25]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[6][25]~feeder .extended_lut = "off";
defparam \RegFile|registers[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N56
dffeas \RegFile|registers[6][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][25] .is_wysiwyg = "true";
defparam \RegFile|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N26
dffeas \RegFile|registers[7][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][25] .is_wysiwyg = "true";
defparam \RegFile|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N24
cyclonev_lcell_comb \RegFile|read_data1[25]~137 (
// Equation(s):
// \RegFile|read_data1[25]~137_combout  = ( \RegFile|registers[7][25]~q  & ( \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[6][25]~q ) # (\InstructionMemory|rom~159_combout ) ) ) ) # ( !\RegFile|registers[7][25]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & \RegFile|registers[6][25]~q ) ) ) ) # ( \RegFile|registers[7][25]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[4][25]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[5][25]~q )) ) ) ) # ( !\RegFile|registers[7][25]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[4][25]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[5][25]~q )) ) ) )

	.dataa(!\RegFile|registers[5][25]~q ),
	.datab(!\RegFile|registers[4][25]~q ),
	.datac(!\InstructionMemory|rom~159_combout ),
	.datad(!\RegFile|registers[6][25]~q ),
	.datae(!\RegFile|registers[7][25]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[25]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[25]~137 .extended_lut = "off";
defparam \RegFile|read_data1[25]~137 .lut_mask = 64'h3535353500F00FFF;
defparam \RegFile|read_data1[25]~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N26
dffeas \RegFile|registers[27][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][25] .is_wysiwyg = "true";
defparam \RegFile|registers[27][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N30
cyclonev_lcell_comb \RegFile|registers[24][25]~feeder (
// Equation(s):
// \RegFile|registers[24][25]~feeder_combout  = ( \pc_to_reg_mux|out[25]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[25]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][25]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[24][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N31
dffeas \RegFile|registers[24][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][25] .is_wysiwyg = "true";
defparam \RegFile|registers[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N26
dffeas \RegFile|registers[25][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][25] .is_wysiwyg = "true";
defparam \RegFile|registers[25][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N33
cyclonev_lcell_comb \RegFile|registers[26][25]~feeder (
// Equation(s):
// \RegFile|registers[26][25]~feeder_combout  = ( \pc_to_reg_mux|out[25]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[25]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][25]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N35
dffeas \RegFile|registers[26][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][25] .is_wysiwyg = "true";
defparam \RegFile|registers[26][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N27
cyclonev_lcell_comb \RegFile|read_data1[25]~135 (
// Equation(s):
// \RegFile|read_data1[25]~135_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[27][25]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[25][25]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[26][25]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[24][25]~q  ) ) )

	.dataa(!\RegFile|registers[27][25]~q ),
	.datab(!\RegFile|registers[24][25]~q ),
	.datac(!\RegFile|registers[25][25]~q ),
	.datad(!\RegFile|registers[26][25]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[25]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[25]~135 .extended_lut = "off";
defparam \RegFile|read_data1[25]~135 .lut_mask = 64'h333300FF0F0F5555;
defparam \RegFile|read_data1[25]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N48
cyclonev_lcell_comb \RegFile|read_data1[25]~139 (
// Equation(s):
// \RegFile|read_data1[25]~139_combout  = ( \RegFile|read_data1[25]~135_combout  & ( \InstructionMemory|rom~179_combout  & ( (!\InstructionMemory|rom~174_combout ) # (\RegFile|read_data1[25]~136_combout ) ) ) ) # ( !\RegFile|read_data1[25]~135_combout  & ( 
// \InstructionMemory|rom~179_combout  & ( (\RegFile|read_data1[25]~136_combout  & \InstructionMemory|rom~174_combout ) ) ) ) # ( \RegFile|read_data1[25]~135_combout  & ( !\InstructionMemory|rom~179_combout  & ( (!\InstructionMemory|rom~174_combout  & 
// (\RegFile|read_data1[25]~138_combout )) # (\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[25]~137_combout ))) ) ) ) # ( !\RegFile|read_data1[25]~135_combout  & ( !\InstructionMemory|rom~179_combout  & ( (!\InstructionMemory|rom~174_combout  & 
// (\RegFile|read_data1[25]~138_combout )) # (\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[25]~137_combout ))) ) ) )

	.dataa(!\RegFile|read_data1[25]~136_combout ),
	.datab(!\RegFile|read_data1[25]~138_combout ),
	.datac(!\InstructionMemory|rom~174_combout ),
	.datad(!\RegFile|read_data1[25]~137_combout ),
	.datae(!\RegFile|read_data1[25]~135_combout ),
	.dataf(!\InstructionMemory|rom~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[25]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[25]~139 .extended_lut = "off";
defparam \RegFile|read_data1[25]~139 .lut_mask = 64'h303F303F0505F5F5;
defparam \RegFile|read_data1[25]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N54
cyclonev_lcell_comb \alu_a_mux|out[25]~25 (
// Equation(s):
// \alu_a_mux|out[25]~25_combout  = ( !\RegFile|Equal0~0_combout  & ( (\RegFile|read_data1[25]~139_combout  & ((!\Control|Decoder1~0_combout ) # (!\Control|WideOr1~1_combout ))) ) )

	.dataa(!\Control|Decoder1~0_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(!\RegFile|read_data1[25]~139_combout ),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[25]~25 .extended_lut = "off";
defparam \alu_a_mux|out[25]~25 .lut_mask = 64'h0E0E00000E0E0000;
defparam \alu_a_mux|out[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N21
cyclonev_lcell_comb \ALU|O_out[25]~174 (
// Equation(s):
// \ALU|O_out[25]~174_combout  = ( \Control|Selector10~3_combout  & ( (!\ALU|O_out[7]~48_combout  & ((!\alu_b_mux|out[25]~36_combout  & (\alu_a_mux|out[25]~25_combout  & !\Control|Selector9~5_combout )) # (\alu_b_mux|out[25]~36_combout  & 
// (!\alu_a_mux|out[25]~25_combout  $ (\Control|Selector9~5_combout ))))) ) ) # ( !\Control|Selector10~3_combout  & ( (!\ALU|O_out[7]~48_combout  & (!\Control|Selector9~5_combout  $ (((\alu_a_mux|out[25]~25_combout ) # (\alu_b_mux|out[25]~36_combout ))))) ) 
// )

	.dataa(!\alu_b_mux|out[25]~36_combout ),
	.datab(!\alu_a_mux|out[25]~25_combout ),
	.datac(!\ALU|O_out[7]~48_combout ),
	.datad(!\Control|Selector9~5_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[25]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[25]~174 .extended_lut = "off";
defparam \ALU|O_out[25]~174 .lut_mask = 64'h8070807060106010;
defparam \ALU|O_out[25]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N33
cyclonev_lcell_comb \RegFile|read_data1[25]~180 (
// Equation(s):
// \RegFile|read_data1[25]~180_combout  = ( !\RegFile|Equal0~0_combout  & ( \RegFile|read_data1[25]~139_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\RegFile|read_data1[25]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[25]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[25]~180 .extended_lut = "off";
defparam \RegFile|read_data1[25]~180 .lut_mask = 64'h00000000FFFF0000;
defparam \RegFile|read_data1[25]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N0
cyclonev_lcell_comb \ALU|_~81 (
// Equation(s):
// \ALU|_~81_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[20]~26_combout  $ (((!\RegFile|read_data1[20]~111_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~79  ) + ( \ALU|_~78  ))
// \ALU|_~82  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[20]~26_combout  $ (((!\RegFile|read_data1[20]~111_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~79  ) + ( \ALU|_~78  ))
// \ALU|_~83  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[20]~111_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[20]~26_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\RegFile|read_data1[20]~111_combout ),
	.datad(!\alu_b_mux|out[20]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~78 ),
	.sharein(\ALU|_~79 ),
	.combout(),
	.sumout(\ALU|_~81_sumout ),
	.cout(\ALU|_~82 ),
	.shareout(\ALU|_~83 ));
// synopsys translate_off
defparam \ALU|_~81 .extended_lut = "off";
defparam \ALU|_~81 .lut_mask = 64'h000008020000C639;
defparam \ALU|_~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N3
cyclonev_lcell_comb \ALU|_~85 (
// Equation(s):
// \ALU|_~85_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[21]~28_combout  $ (((!\RegFile|read_data1[21]~117_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~83  ) + ( \ALU|_~82  ))
// \ALU|_~86  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[21]~28_combout  $ (((!\RegFile|read_data1[21]~117_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~83  ) + ( \ALU|_~82  ))
// \ALU|_~87  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[21]~117_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[21]~28_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\RegFile|read_data1[21]~117_combout ),
	.datad(!\alu_b_mux|out[21]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~82 ),
	.sharein(\ALU|_~83 ),
	.combout(),
	.sumout(\ALU|_~85_sumout ),
	.cout(\ALU|_~86 ),
	.shareout(\ALU|_~87 ));
// synopsys translate_off
defparam \ALU|_~85 .extended_lut = "off";
defparam \ALU|_~85 .lut_mask = 64'h000008020000C639;
defparam \ALU|_~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N6
cyclonev_lcell_comb \ALU|_~89 (
// Equation(s):
// \ALU|_~89_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[22]~30_combout  $ (((!\RegFile|read_data1[22]~123_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~87  ) + ( \ALU|_~86  ))
// \ALU|_~90  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[22]~30_combout  $ (((!\RegFile|read_data1[22]~123_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~87  ) + ( \ALU|_~86  ))
// \ALU|_~91  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[22]~123_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[22]~30_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_b_mux|out[22]~30_combout ),
	.datad(!\RegFile|read_data1[22]~123_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~86 ),
	.sharein(\ALU|_~87 ),
	.combout(),
	.sumout(\ALU|_~89_sumout ),
	.cout(\ALU|_~90 ),
	.shareout(\ALU|_~91 ));
// synopsys translate_off
defparam \ALU|_~89 .extended_lut = "off";
defparam \ALU|_~89 .lut_mask = 64'h000000820000C369;
defparam \ALU|_~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N9
cyclonev_lcell_comb \ALU|_~93 (
// Equation(s):
// \ALU|_~93_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[23]~32_combout  $ (((!\RegFile|read_data1[23]~129_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~91  ) + ( \ALU|_~90  ))
// \ALU|_~94  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[23]~32_combout  $ (((!\RegFile|read_data1[23]~129_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~91  ) + ( \ALU|_~90  ))
// \ALU|_~95  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[23]~129_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[23]~32_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\RegFile|read_data1[23]~129_combout ),
	.datad(!\alu_b_mux|out[23]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~90 ),
	.sharein(\ALU|_~91 ),
	.combout(),
	.sumout(\ALU|_~93_sumout ),
	.cout(\ALU|_~94 ),
	.shareout(\ALU|_~95 ));
// synopsys translate_off
defparam \ALU|_~93 .extended_lut = "off";
defparam \ALU|_~93 .lut_mask = 64'h000008020000C639;
defparam \ALU|_~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N12
cyclonev_lcell_comb \ALU|_~97 (
// Equation(s):
// \ALU|_~97_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[24]~34_combout  $ (((!\RegFile|read_data1[24]~181_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~95  ) + ( \ALU|_~94  ))
// \ALU|_~98  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[24]~34_combout  $ (((!\RegFile|read_data1[24]~181_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~95  ) + ( \ALU|_~94  ))
// \ALU|_~99  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[24]~181_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[24]~34_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_b_mux|out[24]~34_combout ),
	.datad(!\RegFile|read_data1[24]~181_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~94 ),
	.sharein(\ALU|_~95 ),
	.combout(),
	.sumout(\ALU|_~97_sumout ),
	.cout(\ALU|_~98 ),
	.shareout(\ALU|_~99 ));
// synopsys translate_off
defparam \ALU|_~97 .extended_lut = "off";
defparam \ALU|_~97 .lut_mask = 64'h000000820000C369;
defparam \ALU|_~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N15
cyclonev_lcell_comb \ALU|_~101 (
// Equation(s):
// \ALU|_~101_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[25]~36_combout  $ (((!\RegFile|read_data1[25]~180_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~99  ) + ( \ALU|_~98  ))
// \ALU|_~102  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[25]~36_combout  $ (((!\RegFile|read_data1[25]~180_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~99  ) + ( \ALU|_~98  ))
// \ALU|_~103  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[25]~180_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[25]~36_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_b_mux|out[25]~36_combout ),
	.datad(!\RegFile|read_data1[25]~180_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~98 ),
	.sharein(\ALU|_~99 ),
	.combout(),
	.sumout(\ALU|_~101_sumout ),
	.cout(\ALU|_~102 ),
	.shareout(\ALU|_~103 ));
// synopsys translate_off
defparam \ALU|_~101 .extended_lut = "off";
defparam \ALU|_~101 .lut_mask = 64'h000000820000C369;
defparam \ALU|_~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N18
cyclonev_lcell_comb \ALU|O_out[25]~175 (
// Equation(s):
// \ALU|O_out[25]~175_combout  = ( \ALU|_~101_sumout  & ( ((\alu_a_mux|out[25]~25_combout  & \ALU|O_out[16]~110_combout )) # (\ALU|Equal2~1_combout ) ) ) # ( !\ALU|_~101_sumout  & ( (\alu_a_mux|out[25]~25_combout  & \ALU|O_out[16]~110_combout ) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[25]~25_combout ),
	.datac(!\ALU|O_out[16]~110_combout ),
	.datad(!\ALU|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|_~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[25]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[25]~175 .extended_lut = "off";
defparam \ALU|O_out[25]~175 .lut_mask = 64'h0303030303FF03FF;
defparam \ALU|O_out[25]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N15
cyclonev_lcell_comb \ALU|O_out[25]~176 (
// Equation(s):
// \ALU|O_out[25]~176_combout  = ( \ALU|O_out[25]~175_combout  ) # ( !\ALU|O_out[25]~175_combout  & ( (\ALU|O_out[17]~122_combout  & (((\ALU|O_out[7]~48_combout  & \ALU|O_out[25]~173_combout )) # (\ALU|O_out[25]~174_combout ))) ) )

	.dataa(!\ALU|O_out[17]~122_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\ALU|O_out[25]~173_combout ),
	.datad(!\ALU|O_out[25]~174_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[25]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[25]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[25]~176 .extended_lut = "off";
defparam \ALU|O_out[25]~176 .lut_mask = 64'h01550155FFFFFFFF;
defparam \ALU|O_out[25]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N9
cyclonev_lcell_comb \branch_adder|Add0~93 (
// Equation(s):
// \branch_adder|Add0~93_sumout  = SUM(( \PCAdder|Add0~93_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~90  ))
// \branch_adder|Add0~94  = CARRY(( \PCAdder|Add0~93_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~90  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~296_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~93_sumout ),
	.cout(\branch_adder|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~93 .extended_lut = "off";
defparam \branch_adder|Add0~93 .lut_mask = 64'h0000FFBB00000F0F;
defparam \branch_adder|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N30
cyclonev_lcell_comb \pc_mux|Mux6~0 (
// Equation(s):
// \pc_mux|Mux6~0_combout  = ( \RegFile|read_data1[25]~180_combout  & ( \pc_src[0]~1_combout  & ( (\pc_src[1]~2_combout ) # (\branch_adder|Add0~93_sumout ) ) ) ) # ( !\RegFile|read_data1[25]~180_combout  & ( \pc_src[0]~1_combout  & ( 
// (\branch_adder|Add0~93_sumout  & !\pc_src[1]~2_combout ) ) ) ) # ( \RegFile|read_data1[25]~180_combout  & ( !\pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout  & (\PCAdder|Add0~93_sumout )) # (\pc_src[1]~2_combout  & ((\InstructionMemory|rom~174_combout 
// ))) ) ) ) # ( !\RegFile|read_data1[25]~180_combout  & ( !\pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout  & (\PCAdder|Add0~93_sumout )) # (\pc_src[1]~2_combout  & ((\InstructionMemory|rom~174_combout ))) ) ) )

	.dataa(!\branch_adder|Add0~93_sumout ),
	.datab(!\PCAdder|Add0~93_sumout ),
	.datac(!\InstructionMemory|rom~174_combout ),
	.datad(!\pc_src[1]~2_combout ),
	.datae(!\RegFile|read_data1[25]~180_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux6~0 .extended_lut = "off";
defparam \pc_mux|Mux6~0 .lut_mask = 64'h330F330F550055FF;
defparam \pc_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y21_N32
dffeas \PC|pc_out[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[25] .is_wysiwyg = "true";
defparam \PC|pc_out[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N9
cyclonev_lcell_comb \PCAdder|Add0~93 (
// Equation(s):
// \PCAdder|Add0~93_sumout  = SUM(( \PC|pc_out [25] ) + ( GND ) + ( \PCAdder|Add0~90  ))
// \PCAdder|Add0~94  = CARRY(( \PC|pc_out [25] ) + ( GND ) + ( \PCAdder|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~93_sumout ),
	.cout(\PCAdder|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~93 .extended_lut = "off";
defparam \PCAdder|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCAdder|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y23_N18
cyclonev_lcell_comb \Control|WideOr5~1 (
// Equation(s):
// \Control|WideOr5~1_combout  = ( \InstructionMemory|rom~211_combout  & ( !\reset~input_o  & ( (\InstructionMemory|rom~209_combout  & (!\InstructionMemory|rom~200_combout  & (\InstructionMemory|rom~210_combout  & \InstructionMemory|rom~189_combout ))) ) ) ) 
// # ( !\InstructionMemory|rom~211_combout  & ( !\reset~input_o  & ( (\InstructionMemory|rom~209_combout  & (!\InstructionMemory|rom~200_combout  & \InstructionMemory|rom~210_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~209_combout ),
	.datab(!\InstructionMemory|rom~200_combout ),
	.datac(!\InstructionMemory|rom~210_combout ),
	.datad(!\InstructionMemory|rom~189_combout ),
	.datae(!\InstructionMemory|rom~211_combout ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr5~1 .extended_lut = "off";
defparam \Control|WideOr5~1 .lut_mask = 64'h0404000400000000;
defparam \Control|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N18
cyclonev_lcell_comb \DataMem|data_seg|mem1~0 (
// Equation(s):
// \DataMem|data_seg|mem1~0_combout  = ( \Control|WideOr5~1_combout  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Control|WideOr5~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|data_seg|mem1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|data_seg|mem1~0 .extended_lut = "off";
defparam \DataMem|data_seg|mem1~0 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \DataMem|data_seg|mem1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N54
cyclonev_lcell_comb \ALU|O_out[17]~121 (
// Equation(s):
// \ALU|O_out[17]~121_combout  = ( \Control|Selector10~3_combout  & ( (!\ALU|O_out[7]~48_combout  & ((!\alu_a_mux|out[17]~17_combout  & (!\Control|Selector9~5_combout  & \alu_b_mux|out[17]~20_combout )) # (\alu_a_mux|out[17]~17_combout  & 
// (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[17]~20_combout ))))) ) ) # ( !\Control|Selector10~3_combout  & ( (!\ALU|O_out[7]~48_combout  & (!\Control|Selector9~5_combout  $ (((\alu_b_mux|out[17]~20_combout ) # (\alu_a_mux|out[17]~17_combout ))))) ) 
// )

	.dataa(!\alu_a_mux|out[17]~17_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\alu_b_mux|out[17]~20_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[17]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[17]~121 .extended_lut = "off";
defparam \ALU|O_out[17]~121 .lut_mask = 64'h840C840C40844084;
defparam \ALU|O_out[17]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N54
cyclonev_lcell_comb \RegFile|read_data2[13]~359 (
// Equation(s):
// \RegFile|read_data2[13]~359_combout  = ( \RegFile|read_data2[13]~142_combout  & ( \RegFile|read_data2[13]~141_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((\InstructionMemory|rom~145_combout ) # (\InstructionMemory|rom~137_combout )) # 
// (\RegFile|read_data2[13]~143_combout ))) ) ) ) # ( !\RegFile|read_data2[13]~142_combout  & ( \RegFile|read_data2[13]~141_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((\RegFile|read_data2[13]~143_combout  & !\InstructionMemory|rom~137_combout )) # 
// (\InstructionMemory|rom~145_combout ))) ) ) ) # ( \RegFile|read_data2[13]~142_combout  & ( !\RegFile|read_data2[13]~141_combout  & ( (\RegFile|read_data2[16]~10_combout  & (!\InstructionMemory|rom~145_combout  & ((\InstructionMemory|rom~137_combout ) # 
// (\RegFile|read_data2[13]~143_combout )))) ) ) ) # ( !\RegFile|read_data2[13]~142_combout  & ( !\RegFile|read_data2[13]~141_combout  & ( (\RegFile|read_data2[13]~143_combout  & (\RegFile|read_data2[16]~10_combout  & (!\InstructionMemory|rom~137_combout  & 
// !\InstructionMemory|rom~145_combout ))) ) ) )

	.dataa(!\RegFile|read_data2[13]~143_combout ),
	.datab(!\RegFile|read_data2[16]~10_combout ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|read_data2[13]~142_combout ),
	.dataf(!\RegFile|read_data2[13]~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~359 .extended_lut = "off";
defparam \RegFile|read_data2[13]~359 .lut_mask = 64'h1000130010331333;
defparam \RegFile|read_data2[13]~359 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N0
cyclonev_lcell_comb \alu_b_mux|out[13]~59 (
// Equation(s):
// \alu_b_mux|out[13]~59_combout  = ( \RegFile|read_data2[13]~138_combout  & ( \RegFile|read_data2[13]~359_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~104_combout ) ) ) ) # ( !\RegFile|read_data2[13]~138_combout  & ( 
// \RegFile|read_data2[13]~359_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~104_combout ) ) ) ) # ( \RegFile|read_data2[13]~138_combout  & ( !\RegFile|read_data2[13]~359_combout  & ( (!\Control|WideOr5~0_combout  & 
// (((\RegFile|read_data2[13]~140_combout )) # (\InstructionMemory|rom~150_combout ))) # (\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~104_combout )))) ) ) ) # ( !\RegFile|read_data2[13]~138_combout  & ( !\RegFile|read_data2[13]~359_combout  & ( 
// (!\Control|WideOr5~0_combout  & (\RegFile|read_data2[13]~140_combout )) # (\Control|WideOr5~0_combout  & ((\InstructionMemory|rom~104_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\Control|WideOr5~0_combout ),
	.datac(!\RegFile|read_data2[13]~140_combout ),
	.datad(!\InstructionMemory|rom~104_combout ),
	.datae(!\RegFile|read_data2[13]~138_combout ),
	.dataf(!\RegFile|read_data2[13]~359_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[13]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[13]~59 .extended_lut = "off";
defparam \alu_b_mux|out[13]~59 .lut_mask = 64'h0C3F4C7FCCFFCCFF;
defparam \alu_b_mux|out[13]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N36
cyclonev_lcell_comb \RegFile|read_data2[12]~358 (
// Equation(s):
// \RegFile|read_data2[12]~358_combout  = ( \InstructionMemory|rom~145_combout  & ( \RegFile|read_data2[12]~133_combout  & ( (\RegFile|read_data2[16]~10_combout  & \RegFile|read_data2[12]~131_combout ) ) ) ) # ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|read_data2[12]~133_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout ) # (\RegFile|read_data2[12]~132_combout ))) ) ) ) # ( \InstructionMemory|rom~145_combout  & ( !\RegFile|read_data2[12]~133_combout  & ( 
// (\RegFile|read_data2[16]~10_combout  & \RegFile|read_data2[12]~131_combout ) ) ) ) # ( !\InstructionMemory|rom~145_combout  & ( !\RegFile|read_data2[12]~133_combout  & ( (\RegFile|read_data2[16]~10_combout  & (\InstructionMemory|rom~137_combout  & 
// \RegFile|read_data2[12]~132_combout )) ) ) )

	.dataa(!\RegFile|read_data2[16]~10_combout ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|read_data2[12]~131_combout ),
	.datad(!\RegFile|read_data2[12]~132_combout ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\RegFile|read_data2[12]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~358 .extended_lut = "off";
defparam \RegFile|read_data2[12]~358 .lut_mask = 64'h0011050544550505;
defparam \RegFile|read_data2[12]~358 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N27
cyclonev_lcell_comb \alu_b_mux|out[12]~58 (
// Equation(s):
// \alu_b_mux|out[12]~58_combout  = ( \Control|WideOr5~0_combout  & ( \InstructionMemory|rom~93_combout  ) ) # ( !\Control|WideOr5~0_combout  & ( \InstructionMemory|rom~93_combout  & ( (((\InstructionMemory|rom~150_combout  & 
// \RegFile|read_data2[12]~128_combout )) # (\RegFile|read_data2[12]~130_combout )) # (\RegFile|read_data2[12]~358_combout ) ) ) ) # ( !\Control|WideOr5~0_combout  & ( !\InstructionMemory|rom~93_combout  & ( (((\InstructionMemory|rom~150_combout  & 
// \RegFile|read_data2[12]~128_combout )) # (\RegFile|read_data2[12]~130_combout )) # (\RegFile|read_data2[12]~358_combout ) ) ) )

	.dataa(!\RegFile|read_data2[12]~358_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[12]~130_combout ),
	.datad(!\RegFile|read_data2[12]~128_combout ),
	.datae(!\Control|WideOr5~0_combout ),
	.dataf(!\InstructionMemory|rom~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[12]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[12]~58 .extended_lut = "off";
defparam \alu_b_mux|out[12]~58 .lut_mask = 64'h5F7F00005F7FFFFF;
defparam \alu_b_mux|out[12]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N36
cyclonev_lcell_comb \ALU|_~49 (
// Equation(s):
// \ALU|_~49_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[12]~12_combout  $ (((!\alu_b_mux|out[12]~58_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~47  ) + ( \ALU|_~46  ))
// \ALU|_~50  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[12]~12_combout  $ (((!\alu_b_mux|out[12]~58_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~47  ) + ( \ALU|_~46  ))
// \ALU|_~51  = SHARE((\alu_a_mux|out[12]~12_combout  & (!\Control|Selector9~5_combout  $ (((!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[12]~58_combout ))))))

	.dataa(!\alu_b_mux|out[4]~0_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_b_mux|out[12]~58_combout ),
	.datad(!\alu_a_mux|out[12]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~46 ),
	.sharein(\ALU|_~47 ),
	.combout(),
	.sumout(\ALU|_~49_sumout ),
	.cout(\ALU|_~50 ),
	.shareout(\ALU|_~51 ));
// synopsys translate_off
defparam \ALU|_~49 .extended_lut = "off";
defparam \ALU|_~49 .lut_mask = 64'h000000C60000C639;
defparam \ALU|_~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N39
cyclonev_lcell_comb \ALU|_~53 (
// Equation(s):
// \ALU|_~53_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[13]~13_combout  $ (((!\alu_b_mux|out[13]~59_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~51  ) + ( \ALU|_~50  ))
// \ALU|_~54  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[13]~13_combout  $ (((!\alu_b_mux|out[13]~59_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~51  ) + ( \ALU|_~50  ))
// \ALU|_~55  = SHARE((\alu_a_mux|out[13]~13_combout  & (!\Control|Selector9~5_combout  $ (((!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[13]~59_combout ))))))

	.dataa(!\alu_b_mux|out[4]~0_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_a_mux|out[13]~13_combout ),
	.datad(!\alu_b_mux|out[13]~59_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~50 ),
	.sharein(\ALU|_~51 ),
	.combout(),
	.sumout(\ALU|_~53_sumout ),
	.cout(\ALU|_~54 ),
	.shareout(\ALU|_~55 ));
// synopsys translate_off
defparam \ALU|_~53 .extended_lut = "off";
defparam \ALU|_~53 .lut_mask = 64'h00000C060000C369;
defparam \ALU|_~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N42
cyclonev_lcell_comb \ALU|_~57 (
// Equation(s):
// \ALU|_~57_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[14]~14_combout  $ (((!\alu_b_mux|out[14]~60_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~55  ) + ( \ALU|_~54  ))
// \ALU|_~58  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[14]~14_combout  $ (((!\alu_b_mux|out[14]~60_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~55  ) + ( \ALU|_~54  ))
// \ALU|_~59  = SHARE((\alu_a_mux|out[14]~14_combout  & (!\Control|Selector9~5_combout  $ (((!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[14]~60_combout ))))))

	.dataa(!\alu_b_mux|out[4]~0_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_a_mux|out[14]~14_combout ),
	.datad(!\alu_b_mux|out[14]~60_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~54 ),
	.sharein(\ALU|_~55 ),
	.combout(),
	.sumout(\ALU|_~57_sumout ),
	.cout(\ALU|_~58 ),
	.shareout(\ALU|_~59 ));
// synopsys translate_off
defparam \ALU|_~57 .extended_lut = "off";
defparam \ALU|_~57 .lut_mask = 64'h00000C060000C369;
defparam \ALU|_~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N45
cyclonev_lcell_comb \ALU|_~61 (
// Equation(s):
// \ALU|_~61_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[15]~15_combout  $ (((!\alu_b_mux|out[15]~51_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~59  ) + ( \ALU|_~58  ))
// \ALU|_~62  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_a_mux|out[15]~15_combout  $ (((!\alu_b_mux|out[15]~51_combout ) # (\alu_b_mux|out[4]~0_combout )))) ) + ( \ALU|_~59  ) + ( \ALU|_~58  ))
// \ALU|_~63  = SHARE((\alu_a_mux|out[15]~15_combout  & (!\Control|Selector9~5_combout  $ (((!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[15]~51_combout ))))))

	.dataa(!\alu_b_mux|out[4]~0_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_b_mux|out[15]~51_combout ),
	.datad(!\alu_a_mux|out[15]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~58 ),
	.sharein(\ALU|_~59 ),
	.combout(),
	.sumout(\ALU|_~61_sumout ),
	.cout(\ALU|_~62 ),
	.shareout(\ALU|_~63 ));
// synopsys translate_off
defparam \ALU|_~61 .extended_lut = "off";
defparam \ALU|_~61 .lut_mask = 64'h000000C60000C639;
defparam \ALU|_~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N48
cyclonev_lcell_comb \ALU|_~65 (
// Equation(s):
// \ALU|_~65_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[16]~18_combout  $ (((!\RegFile|read_data1[16]~185_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~63  ) + ( \ALU|_~62  ))
// \ALU|_~66  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[16]~18_combout  $ (((!\RegFile|read_data1[16]~185_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~63  ) + ( \ALU|_~62  ))
// \ALU|_~67  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[16]~185_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[16]~18_combout )))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\Control|WideOr1~2_combout ),
	.datac(!\RegFile|read_data1[16]~185_combout ),
	.datad(!\alu_b_mux|out[16]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~62 ),
	.sharein(\ALU|_~63 ),
	.combout(),
	.sumout(\ALU|_~65_sumout ),
	.cout(\ALU|_~66 ),
	.shareout(\ALU|_~67 ));
// synopsys translate_off
defparam \ALU|_~65 .extended_lut = "off";
defparam \ALU|_~65 .lut_mask = 64'h000008040000A659;
defparam \ALU|_~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N51
cyclonev_lcell_comb \ALU|_~69 (
// Equation(s):
// \ALU|_~69_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[17]~20_combout  $ (((!\RegFile|read_data1[17]~184_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~67  ) + ( \ALU|_~66  ))
// \ALU|_~70  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[17]~20_combout  $ (((!\RegFile|read_data1[17]~184_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~67  ) + ( \ALU|_~66  ))
// \ALU|_~71  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[17]~184_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[17]~20_combout )))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\Control|WideOr1~2_combout ),
	.datac(!\alu_b_mux|out[17]~20_combout ),
	.datad(!\RegFile|read_data1[17]~184_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~66 ),
	.sharein(\ALU|_~67 ),
	.combout(),
	.sumout(\ALU|_~69_sumout ),
	.cout(\ALU|_~70 ),
	.shareout(\ALU|_~71 ));
// synopsys translate_off
defparam \ALU|_~69 .extended_lut = "off";
defparam \ALU|_~69 .lut_mask = 64'h000000840000A569;
defparam \ALU|_~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N57
cyclonev_lcell_comb \ALU|O_out[17]~123 (
// Equation(s):
// \ALU|O_out[17]~123_combout  = ( \ALU|_~69_sumout  & ( ((\alu_a_mux|out[17]~17_combout  & \ALU|O_out[16]~110_combout )) # (\ALU|Equal2~1_combout ) ) ) # ( !\ALU|_~69_sumout  & ( (\alu_a_mux|out[17]~17_combout  & \ALU|O_out[16]~110_combout ) ) )

	.dataa(!\alu_a_mux|out[17]~17_combout ),
	.datab(gnd),
	.datac(!\ALU|O_out[16]~110_combout ),
	.datad(!\ALU|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|_~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[17]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[17]~123 .extended_lut = "off";
defparam \ALU|O_out[17]~123 .lut_mask = 64'h0505050505FF05FF;
defparam \ALU|O_out[17]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N18
cyclonev_lcell_comb \ALU|O_out[17]~118 (
// Equation(s):
// \ALU|O_out[17]~118_combout  = ( \ALU|ShiftLeft0~10_combout  & ( \ALU|ShiftLeft0~19_combout  & ( ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~36_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftLeft0~27_combout )))) # 
// (\alu_a_mux|out[3]~3_combout ) ) ) ) # ( !\ALU|ShiftLeft0~10_combout  & ( \ALU|ShiftLeft0~19_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~36_combout )) # (\alu_a_mux|out[3]~3_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~27_combout )))) ) ) ) # ( \ALU|ShiftLeft0~10_combout  & ( !\ALU|ShiftLeft0~19_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~36_combout ))) # 
// (\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~27_combout )) # (\alu_a_mux|out[3]~3_combout ))) ) ) ) # ( !\ALU|ShiftLeft0~10_combout  & ( !\ALU|ShiftLeft0~19_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftLeft0~36_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftLeft0~27_combout ))))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~36_combout ),
	.datad(!\ALU|ShiftLeft0~27_combout ),
	.datae(!\ALU|ShiftLeft0~10_combout ),
	.dataf(!\ALU|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[17]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[17]~118 .extended_lut = "off";
defparam \ALU|O_out[17]~118 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \ALU|O_out[17]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y22_N6
cyclonev_lcell_comb \ALU|ShiftLeft0~2 (
// Equation(s):
// \ALU|ShiftLeft0~2_combout  = ( !\alu_a_mux|out[3]~3_combout  & ( \alu_b_mux|out[0]~49_combout  & ( (\ALU|ShiftLeft0~1_combout  & (!\alu_a_mux|out[2]~2_combout  & ((\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[1]~52_combout )))) ) ) ) # ( 
// !\alu_a_mux|out[3]~3_combout  & ( !\alu_b_mux|out[0]~49_combout  & ( (\ALU|ShiftLeft0~1_combout  & (\alu_b_mux|out[1]~52_combout  & (!\alu_a_mux|out[0]~0_combout  & !\alu_a_mux|out[2]~2_combout ))) ) ) )

	.dataa(!\ALU|ShiftLeft0~1_combout ),
	.datab(!\alu_b_mux|out[1]~52_combout ),
	.datac(!\alu_a_mux|out[0]~0_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(!\alu_a_mux|out[3]~3_combout ),
	.dataf(!\alu_b_mux|out[0]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~2 .extended_lut = "off";
defparam \ALU|ShiftLeft0~2 .lut_mask = 64'h1000000015000000;
defparam \ALU|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N51
cyclonev_lcell_comb \ALU|O_out[17]~115 (
// Equation(s):
// \ALU|O_out[17]~115_combout  = ( \ALU|ShiftRight0~0_combout  & ( \ALU|ShiftRight1~14_combout  & ( (!\alu_a_mux|out[4]~4_combout  & (\alu_a_mux|out[3]~3_combout  & \Control|Selector10~3_combout )) ) ) ) # ( !\ALU|ShiftRight0~0_combout  & ( 
// \ALU|ShiftRight1~14_combout  & ( (!\alu_a_mux|out[4]~4_combout  & (\alu_a_mux|out[3]~3_combout  & (!\alu_a_mux|out[2]~2_combout  & \Control|Selector10~3_combout ))) ) ) ) # ( \ALU|ShiftRight0~0_combout  & ( !\ALU|ShiftRight1~14_combout  & ( 
// (!\alu_a_mux|out[4]~4_combout  & (\alu_a_mux|out[3]~3_combout  & (\alu_a_mux|out[2]~2_combout  & \Control|Selector10~3_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(!\ALU|ShiftRight0~0_combout ),
	.dataf(!\ALU|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[17]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[17]~115 .extended_lut = "off";
defparam \ALU|O_out[17]~115 .lut_mask = 64'h0000000200200022;
defparam \ALU|O_out[17]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y21_N0
cyclonev_lcell_comb \ALU|ShiftRight1~11 (
// Equation(s):
// \ALU|ShiftRight1~11_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[24]~34_combout  ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[23]~32_combout  ) ) ) # ( 
// \alu_a_mux|out[0]~0_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[22]~30_combout  ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[21]~28_combout  ) ) )

	.dataa(!\alu_b_mux|out[23]~32_combout ),
	.datab(!\alu_b_mux|out[24]~34_combout ),
	.datac(!\alu_b_mux|out[22]~30_combout ),
	.datad(!\alu_b_mux|out[21]~28_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~11 .extended_lut = "off";
defparam \ALU|ShiftRight1~11 .lut_mask = 64'h00FF0F0F55553333;
defparam \ALU|ShiftRight1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y22_N24
cyclonev_lcell_comb \ALU|ShiftRight1~12 (
// Equation(s):
// \ALU|ShiftRight1~12_combout  = ( \alu_b_mux|out[19]~24_combout  & ( \alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[0]~0_combout ) # ((!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[18]~22_combout )) # (\alu_a_mux|out[1]~1_combout  & 
// ((\alu_b_mux|out[20]~26_combout )))) ) ) ) # ( !\alu_b_mux|out[19]~24_combout  & ( \alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout ) # ((\alu_b_mux|out[18]~22_combout )))) # (\alu_a_mux|out[1]~1_combout  
// & (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[20]~26_combout )))) ) ) ) # ( \alu_b_mux|out[19]~24_combout  & ( !\alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[18]~22_combout ))) # 
// (\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout ) # ((\alu_b_mux|out[20]~26_combout )))) ) ) ) # ( !\alu_b_mux|out[19]~24_combout  & ( !\alu_b_mux|out[17]~20_combout  & ( (\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout  & 
// (\alu_b_mux|out[18]~22_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[20]~26_combout ))))) ) ) )

	.dataa(!\alu_a_mux|out[1]~1_combout ),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_b_mux|out[18]~22_combout ),
	.datad(!\alu_b_mux|out[20]~26_combout ),
	.datae(!\alu_b_mux|out[19]~24_combout ),
	.dataf(!\alu_b_mux|out[17]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~12 .extended_lut = "off";
defparam \ALU|ShiftRight1~12 .lut_mask = 64'h021346578A9BCEDF;
defparam \ALU|ShiftRight1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y22_N45
cyclonev_lcell_comb \ALU|O_out[17]~114 (
// Equation(s):
// \ALU|O_out[17]~114_combout  = ( \ALU|ShiftRight1~12_combout  & ( (!\ALU|ShiftRight0~11_combout  & ((!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight1~11_combout ))) ) ) # ( !\ALU|ShiftRight1~12_combout  & ( (\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftRight1~11_combout  & !\ALU|ShiftRight0~11_combout )) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(gnd),
	.datac(!\ALU|ShiftRight1~11_combout ),
	.datad(!\ALU|ShiftRight0~11_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[17]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[17]~114 .extended_lut = "off";
defparam \ALU|O_out[17]~114 .lut_mask = 64'h05000500AF00AF00;
defparam \ALU|O_out[17]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N6
cyclonev_lcell_comb \ALU|O_out[17]~116 (
// Equation(s):
// \ALU|O_out[17]~116_combout  = ( \ALU|ShiftRight1~13_combout  & ( \ALU|ShiftRight1~14_combout  & ( (!\Control|Selector10~3_combout  & (\alu_a_mux|out[3]~3_combout  & !\alu_a_mux|out[4]~4_combout )) ) ) ) # ( !\ALU|ShiftRight1~13_combout  & ( 
// \ALU|ShiftRight1~14_combout  & ( (!\Control|Selector10~3_combout  & (\alu_a_mux|out[3]~3_combout  & (!\alu_a_mux|out[4]~4_combout  & !\alu_a_mux|out[2]~2_combout ))) ) ) ) # ( \ALU|ShiftRight1~13_combout  & ( !\ALU|ShiftRight1~14_combout  & ( 
// (!\Control|Selector10~3_combout  & (\alu_a_mux|out[3]~3_combout  & (!\alu_a_mux|out[4]~4_combout  & \alu_a_mux|out[2]~2_combout ))) ) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\alu_a_mux|out[4]~4_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(!\ALU|ShiftRight1~13_combout ),
	.dataf(!\ALU|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[17]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[17]~116 .extended_lut = "off";
defparam \ALU|O_out[17]~116 .lut_mask = 64'h0000002020002020;
defparam \ALU|O_out[17]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N24
cyclonev_lcell_comb \ALU|O_out[17]~117 (
// Equation(s):
// \ALU|O_out[17]~117_combout  = ( !\ALU|O_out[17]~114_combout  & ( !\ALU|O_out[17]~116_combout  & ( (!\ALU|O_out[17]~115_combout  & ((!\alu_b_mux|out[31]~47_combout ) # ((!\alu_a_mux|out[4]~4_combout ) # (\Control|Selector10~3_combout )))) ) ) )

	.dataa(!\ALU|O_out[17]~115_combout ),
	.datab(!\alu_b_mux|out[31]~47_combout ),
	.datac(!\alu_a_mux|out[4]~4_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(!\ALU|O_out[17]~114_combout ),
	.dataf(!\ALU|O_out[17]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[17]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[17]~117 .extended_lut = "off";
defparam \ALU|O_out[17]~117 .lut_mask = 64'hA8AA000000000000;
defparam \ALU|O_out[17]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N54
cyclonev_lcell_comb \ALU|O_out[17]~120 (
// Equation(s):
// \ALU|O_out[17]~120_combout  = ( \ALU|ShiftLeft0~2_combout  & ( \ALU|O_out[17]~117_combout  & ( (!\ALU|O_out[21]~119_combout  & (((\ALU|O_out[7]~23_combout  & \ALU|O_out[17]~118_combout )))) # (\ALU|O_out[21]~119_combout  & (((\ALU|O_out[7]~23_combout )) # 
// (\alu_b_mux|out[17]~20_combout ))) ) ) ) # ( !\ALU|ShiftLeft0~2_combout  & ( \ALU|O_out[17]~117_combout  & ( (!\ALU|O_out[21]~119_combout  & (((\ALU|O_out[7]~23_combout  & \ALU|O_out[17]~118_combout )))) # (\ALU|O_out[21]~119_combout  & 
// (\alu_b_mux|out[17]~20_combout  & (!\ALU|O_out[7]~23_combout ))) ) ) ) # ( \ALU|ShiftLeft0~2_combout  & ( !\ALU|O_out[17]~117_combout  & ( (!\ALU|O_out[21]~119_combout  & (((!\ALU|O_out[7]~23_combout ) # (\ALU|O_out[17]~118_combout )))) # 
// (\ALU|O_out[21]~119_combout  & (((\ALU|O_out[7]~23_combout )) # (\alu_b_mux|out[17]~20_combout ))) ) ) ) # ( !\ALU|ShiftLeft0~2_combout  & ( !\ALU|O_out[17]~117_combout  & ( (!\ALU|O_out[21]~119_combout  & (((!\ALU|O_out[7]~23_combout ) # 
// (\ALU|O_out[17]~118_combout )))) # (\ALU|O_out[21]~119_combout  & (\alu_b_mux|out[17]~20_combout  & (!\ALU|O_out[7]~23_combout ))) ) ) )

	.dataa(!\alu_b_mux|out[17]~20_combout ),
	.datab(!\ALU|O_out[21]~119_combout ),
	.datac(!\ALU|O_out[7]~23_combout ),
	.datad(!\ALU|O_out[17]~118_combout ),
	.datae(!\ALU|ShiftLeft0~2_combout ),
	.dataf(!\ALU|O_out[17]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[17]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[17]~120 .extended_lut = "off";
defparam \ALU|O_out[17]~120 .lut_mask = 64'hD0DCD3DF101C131F;
defparam \ALU|O_out[17]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N12
cyclonev_lcell_comb \ALU|O_out[17]~124 (
// Equation(s):
// \ALU|O_out[17]~124_combout  = ( \ALU|O_out[17]~120_combout  & ( ((\ALU|O_out[17]~122_combout  & ((\ALU|O_out[17]~121_combout ) # (\ALU|O_out[7]~48_combout )))) # (\ALU|O_out[17]~123_combout ) ) ) # ( !\ALU|O_out[17]~120_combout  & ( 
// ((\ALU|O_out[17]~122_combout  & \ALU|O_out[17]~121_combout )) # (\ALU|O_out[17]~123_combout ) ) )

	.dataa(!\ALU|O_out[17]~122_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\ALU|O_out[17]~121_combout ),
	.datad(!\ALU|O_out[17]~123_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[17]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[17]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[17]~124 .extended_lut = "off";
defparam \ALU|O_out[17]~124 .lut_mask = 64'h05FF05FF15FF15FF;
defparam \ALU|O_out[17]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N36
cyclonev_lcell_comb \alu_a_mux|out[19]~19 (
// Equation(s):
// \alu_a_mux|out[19]~19_combout  = ( !\RegFile|Equal0~0_combout  & ( (\RegFile|read_data1[19]~105_combout  & ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ))) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\Control|Decoder1~0_combout ),
	.datac(!\RegFile|read_data1[19]~105_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[19]~19 .extended_lut = "off";
defparam \alu_a_mux|out[19]~19 .lut_mask = 64'h0E0E0E0E00000000;
defparam \alu_a_mux|out[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N48
cyclonev_lcell_comb \ALU|O_out[19]~137 (
// Equation(s):
// \ALU|O_out[19]~137_combout  = ( !\ALU|O_out[7]~48_combout  & ( (!\alu_b_mux|out[19]~24_combout  & ((!\alu_a_mux|out[19]~19_combout  & (!\Control|Selector10~3_combout  & !\Control|Selector9~5_combout )) # (\alu_a_mux|out[19]~19_combout  & 
// (!\Control|Selector10~3_combout  $ (!\Control|Selector9~5_combout ))))) # (\alu_b_mux|out[19]~24_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_a_mux|out[19]~19_combout ))))) ) )

	.dataa(!\alu_b_mux|out[19]~24_combout ),
	.datab(!\alu_a_mux|out[19]~19_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\Control|Selector9~5_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[19]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[19]~137 .extended_lut = "off";
defparam \ALU|O_out[19]~137 .lut_mask = 64'h8671867100000000;
defparam \ALU|O_out[19]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N9
cyclonev_lcell_comb \ALU|ShiftRight1~27 (
// Equation(s):
// \ALU|ShiftRight1~27_combout  = ( \ALU|ShiftRight1~26_combout  & ( \alu_b_mux|out[31]~47_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight1~25_combout )))) # (\alu_a_mux|out[3]~3_combout  & 
// (((\alu_a_mux|out[2]~2_combout )) # (\ALU|ShiftRight1~24_combout ))) ) ) ) # ( !\ALU|ShiftRight1~26_combout  & ( \alu_b_mux|out[31]~47_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((\ALU|ShiftRight1~25_combout  & \alu_a_mux|out[2]~2_combout )))) # 
// (\alu_a_mux|out[3]~3_combout  & (((\alu_a_mux|out[2]~2_combout )) # (\ALU|ShiftRight1~24_combout ))) ) ) ) # ( \ALU|ShiftRight1~26_combout  & ( !\alu_b_mux|out[31]~47_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout ) # 
// (\ALU|ShiftRight1~25_combout )))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~24_combout  & ((!\alu_a_mux|out[2]~2_combout )))) ) ) ) # ( !\ALU|ShiftRight1~26_combout  & ( !\alu_b_mux|out[31]~47_combout  & ( (!\alu_a_mux|out[3]~3_combout  & 
// (((\ALU|ShiftRight1~25_combout  & \alu_a_mux|out[2]~2_combout )))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~24_combout  & ((!\alu_a_mux|out[2]~2_combout )))) ) ) )

	.dataa(!\ALU|ShiftRight1~24_combout ),
	.datab(!\ALU|ShiftRight1~25_combout ),
	.datac(!\alu_a_mux|out[3]~3_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(!\ALU|ShiftRight1~26_combout ),
	.dataf(!\alu_b_mux|out[31]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~27 .extended_lut = "off";
defparam \ALU|ShiftRight1~27 .lut_mask = 64'h0530F530053FF53F;
defparam \ALU|ShiftRight1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N6
cyclonev_lcell_comb \ALU|ShiftRight0~4 (
// Equation(s):
// \ALU|ShiftRight0~4_combout  = ( \ALU|ShiftRight1~26_combout  & ( \ALU|ShiftRight0~3_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout )) # (\ALU|ShiftRight1~24_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// (((\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftRight1~25_combout )))) ) ) ) # ( !\ALU|ShiftRight1~26_combout  & ( \ALU|ShiftRight0~3_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~24_combout  & ((\alu_a_mux|out[3]~3_combout )))) # 
// (\alu_a_mux|out[2]~2_combout  & (((\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftRight1~25_combout )))) ) ) ) # ( \ALU|ShiftRight1~26_combout  & ( !\ALU|ShiftRight0~3_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout )) # 
// (\ALU|ShiftRight1~24_combout ))) # (\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftRight1~25_combout  & !\alu_a_mux|out[3]~3_combout )))) ) ) ) # ( !\ALU|ShiftRight1~26_combout  & ( !\ALU|ShiftRight0~3_combout  & ( (!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftRight1~24_combout  & ((\alu_a_mux|out[3]~3_combout )))) # (\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftRight1~25_combout  & !\alu_a_mux|out[3]~3_combout )))) ) ) )

	.dataa(!\ALU|ShiftRight1~24_combout ),
	.datab(!\ALU|ShiftRight1~25_combout ),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\ALU|ShiftRight1~26_combout ),
	.dataf(!\ALU|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~4 .extended_lut = "off";
defparam \ALU|ShiftRight0~4 .lut_mask = 64'h0350F350035FF35F;
defparam \ALU|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N42
cyclonev_lcell_comb \ALU|O_out[19]~134 (
// Equation(s):
// \ALU|O_out[19]~134_combout  = ( \ALU|ShiftRight1~27_combout  & ( \ALU|ShiftRight0~4_combout  & ( (!\alu_a_mux|out[4]~4_combout ) # ((!\Control|Selector10~3_combout  & \alu_b_mux|out[31]~47_combout )) ) ) ) # ( !\ALU|ShiftRight1~27_combout  & ( 
// \ALU|ShiftRight0~4_combout  & ( (!\alu_a_mux|out[4]~4_combout  & (\Control|Selector10~3_combout )) # (\alu_a_mux|out[4]~4_combout  & (!\Control|Selector10~3_combout  & \alu_b_mux|out[31]~47_combout )) ) ) ) # ( \ALU|ShiftRight1~27_combout  & ( 
// !\ALU|ShiftRight0~4_combout  & ( (!\Control|Selector10~3_combout  & ((!\alu_a_mux|out[4]~4_combout ) # (\alu_b_mux|out[31]~47_combout ))) ) ) ) # ( !\ALU|ShiftRight1~27_combout  & ( !\ALU|ShiftRight0~4_combout  & ( (\alu_a_mux|out[4]~4_combout  & 
// (!\Control|Selector10~3_combout  & \alu_b_mux|out[31]~47_combout )) ) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(gnd),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(!\ALU|ShiftRight1~27_combout ),
	.dataf(!\ALU|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[19]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[19]~134 .extended_lut = "off";
defparam \ALU|O_out[19]~134 .lut_mask = 64'h004488CC2266AAEE;
defparam \ALU|O_out[19]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N33
cyclonev_lcell_comb \ALU|ShiftLeft0~5 (
// Equation(s):
// \ALU|ShiftLeft0~5_combout  = ( \ALU|ShiftLeft0~4_combout  & ( \ALU|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~5 .extended_lut = "off";
defparam \ALU|ShiftLeft0~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALU|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N6
cyclonev_lcell_comb \ALU|ShiftLeft0~31 (
// Equation(s):
// \ALU|ShiftLeft0~31_combout  = ( \alu_b_mux|out[15]~16_combout  & ( \alu_b_mux|out[13]~14_combout  & ( (!\alu_a_mux|out[0]~0_combout ) # ((!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[14]~15_combout ))) # (\alu_a_mux|out[1]~1_combout  & 
// (\alu_b_mux|out[12]~13_combout ))) ) ) ) # ( !\alu_b_mux|out[15]~16_combout  & ( \alu_b_mux|out[13]~14_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_a_mux|out[1]~1_combout )) # (\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout  & 
// ((\alu_b_mux|out[14]~15_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[12]~13_combout )))) ) ) ) # ( \alu_b_mux|out[15]~16_combout  & ( !\alu_b_mux|out[13]~14_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (!\alu_a_mux|out[1]~1_combout )) # 
// (\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[14]~15_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[12]~13_combout )))) ) ) ) # ( !\alu_b_mux|out[15]~16_combout  & ( !\alu_b_mux|out[13]~14_combout  & ( 
// (\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[14]~15_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[12]~13_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\alu_a_mux|out[1]~1_combout ),
	.datac(!\alu_b_mux|out[12]~13_combout ),
	.datad(!\alu_b_mux|out[14]~15_combout ),
	.datae(!\alu_b_mux|out[15]~16_combout ),
	.dataf(!\alu_b_mux|out[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~31 .extended_lut = "off";
defparam \ALU|ShiftLeft0~31 .lut_mask = 64'h014589CD2367ABEF;
defparam \ALU|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N0
cyclonev_lcell_comb \ALU|ShiftLeft0~38 (
// Equation(s):
// \ALU|ShiftLeft0~38_combout  = ( \alu_b_mux|out[18]~22_combout  & ( \alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[19]~24_combout ))) # (\alu_a_mux|out[0]~0_combout  & 
// (((!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[16]~18_combout )))) ) ) ) # ( !\alu_b_mux|out[18]~22_combout  & ( \alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[19]~24_combout 
// ))) # (\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[16]~18_combout  & \alu_a_mux|out[1]~1_combout )))) ) ) ) # ( \alu_b_mux|out[18]~22_combout  & ( !\alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[19]~24_combout  & 
// ((!\alu_a_mux|out[1]~1_combout )))) # (\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[16]~18_combout )))) ) ) ) # ( !\alu_b_mux|out[18]~22_combout  & ( !\alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[0]~0_combout  
// & (\alu_b_mux|out[19]~24_combout  & ((!\alu_a_mux|out[1]~1_combout )))) # (\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[16]~18_combout  & \alu_a_mux|out[1]~1_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\alu_b_mux|out[19]~24_combout ),
	.datac(!\alu_b_mux|out[16]~18_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_b_mux|out[18]~22_combout ),
	.dataf(!\alu_b_mux|out[17]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~38 .extended_lut = "off";
defparam \ALU|ShiftLeft0~38 .lut_mask = 64'h2205770522AF77AF;
defparam \ALU|ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N0
cyclonev_lcell_comb \ALU|O_out[19]~135 (
// Equation(s):
// \ALU|O_out[19]~135_combout  = ( \ALU|ShiftLeft0~15_combout  & ( \ALU|ShiftLeft0~38_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout )) # (\ALU|ShiftLeft0~31_combout ))) # (\alu_a_mux|out[3]~3_combout  & 
// (((\ALU|ShiftLeft0~23_combout ) # (\alu_a_mux|out[2]~2_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~15_combout  & ( \ALU|ShiftLeft0~38_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout )) # (\ALU|ShiftLeft0~31_combout ))) # 
// (\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout  & \ALU|ShiftLeft0~23_combout )))) ) ) ) # ( \ALU|ShiftLeft0~15_combout  & ( !\ALU|ShiftLeft0~38_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~31_combout  & 
// (\alu_a_mux|out[2]~2_combout ))) # (\alu_a_mux|out[3]~3_combout  & (((\ALU|ShiftLeft0~23_combout ) # (\alu_a_mux|out[2]~2_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~15_combout  & ( !\ALU|ShiftLeft0~38_combout  & ( (!\alu_a_mux|out[3]~3_combout  & 
// (\ALU|ShiftLeft0~31_combout  & (\alu_a_mux|out[2]~2_combout ))) # (\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout  & \ALU|ShiftLeft0~23_combout )))) ) ) )

	.dataa(!\ALU|ShiftLeft0~31_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\ALU|ShiftLeft0~23_combout ),
	.datae(!\ALU|ShiftLeft0~15_combout ),
	.dataf(!\ALU|ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[19]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[19]~135 .extended_lut = "off";
defparam \ALU|O_out[19]~135 .lut_mask = 64'h04340737C4F4C7F7;
defparam \ALU|O_out[19]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N12
cyclonev_lcell_comb \ALU|O_out[19]~136 (
// Equation(s):
// \ALU|O_out[19]~136_combout  = ( \alu_b_mux|out[19]~24_combout  & ( \ALU|O_out[19]~135_combout  & ( (!\ALU|O_out[7]~23_combout  & (((\ALU|O_out[21]~119_combout )) # (\ALU|O_out[19]~134_combout ))) # (\ALU|O_out[7]~23_combout  & 
// (((!\ALU|O_out[21]~119_combout ) # (\ALU|ShiftLeft0~5_combout )))) ) ) ) # ( !\alu_b_mux|out[19]~24_combout  & ( \ALU|O_out[19]~135_combout  & ( (!\ALU|O_out[7]~23_combout  & (\ALU|O_out[19]~134_combout  & ((!\ALU|O_out[21]~119_combout )))) # 
// (\ALU|O_out[7]~23_combout  & (((!\ALU|O_out[21]~119_combout ) # (\ALU|ShiftLeft0~5_combout )))) ) ) ) # ( \alu_b_mux|out[19]~24_combout  & ( !\ALU|O_out[19]~135_combout  & ( (!\ALU|O_out[7]~23_combout  & (((\ALU|O_out[21]~119_combout )) # 
// (\ALU|O_out[19]~134_combout ))) # (\ALU|O_out[7]~23_combout  & (((\ALU|ShiftLeft0~5_combout  & \ALU|O_out[21]~119_combout )))) ) ) ) # ( !\alu_b_mux|out[19]~24_combout  & ( !\ALU|O_out[19]~135_combout  & ( (!\ALU|O_out[7]~23_combout  & 
// (\ALU|O_out[19]~134_combout  & ((!\ALU|O_out[21]~119_combout )))) # (\ALU|O_out[7]~23_combout  & (((\ALU|ShiftLeft0~5_combout  & \ALU|O_out[21]~119_combout )))) ) ) )

	.dataa(!\ALU|O_out[7]~23_combout ),
	.datab(!\ALU|O_out[19]~134_combout ),
	.datac(!\ALU|ShiftLeft0~5_combout ),
	.datad(!\ALU|O_out[21]~119_combout ),
	.datae(!\alu_b_mux|out[19]~24_combout ),
	.dataf(!\ALU|O_out[19]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[19]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[19]~136 .extended_lut = "off";
defparam \ALU|O_out[19]~136 .lut_mask = 64'h220522AF770577AF;
defparam \ALU|O_out[19]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N54
cyclonev_lcell_comb \ALU|_~73 (
// Equation(s):
// \ALU|_~73_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[18]~22_combout  $ (((!\RegFile|read_data1[18]~183_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~71  ) + ( \ALU|_~70  ))
// \ALU|_~74  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[18]~22_combout  $ (((!\RegFile|read_data1[18]~183_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~71  ) + ( \ALU|_~70  ))
// \ALU|_~75  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[18]~183_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[18]~22_combout )))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\Control|WideOr1~2_combout ),
	.datac(!\alu_b_mux|out[18]~22_combout ),
	.datad(!\RegFile|read_data1[18]~183_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~70 ),
	.sharein(\ALU|_~71 ),
	.combout(),
	.sumout(\ALU|_~73_sumout ),
	.cout(\ALU|_~74 ),
	.shareout(\ALU|_~75 ));
// synopsys translate_off
defparam \ALU|_~73 .extended_lut = "off";
defparam \ALU|_~73 .lut_mask = 64'h000000840000A569;
defparam \ALU|_~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N57
cyclonev_lcell_comb \ALU|_~77 (
// Equation(s):
// \ALU|_~77_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[19]~24_combout  $ (((!\RegFile|read_data1[19]~182_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~75  ) + ( \ALU|_~74  ))
// \ALU|_~78  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[19]~24_combout  $ (((!\RegFile|read_data1[19]~182_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~75  ) + ( \ALU|_~74  ))
// \ALU|_~79  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[19]~182_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[19]~24_combout )))))

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\Control|WideOr1~2_combout ),
	.datac(!\RegFile|read_data1[19]~182_combout ),
	.datad(!\alu_b_mux|out[19]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~74 ),
	.sharein(\ALU|_~75 ),
	.combout(),
	.sumout(\ALU|_~77_sumout ),
	.cout(\ALU|_~78 ),
	.shareout(\ALU|_~79 ));
// synopsys translate_off
defparam \ALU|_~77 .extended_lut = "off";
defparam \ALU|_~77 .lut_mask = 64'h000008040000A659;
defparam \ALU|_~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N51
cyclonev_lcell_comb \ALU|O_out[19]~138 (
// Equation(s):
// \ALU|O_out[19]~138_combout  = ( \ALU|_~77_sumout  & ( ((\alu_a_mux|out[19]~19_combout  & \ALU|O_out[16]~110_combout )) # (\ALU|Equal2~1_combout ) ) ) # ( !\ALU|_~77_sumout  & ( (\alu_a_mux|out[19]~19_combout  & \ALU|O_out[16]~110_combout ) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[19]~19_combout ),
	.datac(!\ALU|Equal2~1_combout ),
	.datad(!\ALU|O_out[16]~110_combout ),
	.datae(gnd),
	.dataf(!\ALU|_~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[19]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[19]~138 .extended_lut = "off";
defparam \ALU|O_out[19]~138 .lut_mask = 64'h003300330F3F0F3F;
defparam \ALU|O_out[19]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N18
cyclonev_lcell_comb \ALU|O_out[19]~139 (
// Equation(s):
// \ALU|O_out[19]~139_combout  = ( \ALU|O_out[19]~138_combout  ) # ( !\ALU|O_out[19]~138_combout  & ( (\ALU|O_out[17]~122_combout  & (((\ALU|O_out[7]~48_combout  & \ALU|O_out[19]~136_combout )) # (\ALU|O_out[19]~137_combout ))) ) )

	.dataa(!\ALU|O_out[7]~48_combout ),
	.datab(!\ALU|O_out[17]~122_combout ),
	.datac(!\ALU|O_out[19]~137_combout ),
	.datad(!\ALU|O_out[19]~136_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[19]~138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[19]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[19]~139 .extended_lut = "off";
defparam \ALU|O_out[19]~139 .lut_mask = 64'h03130313FFFFFFFF;
defparam \ALU|O_out[19]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N18
cyclonev_lcell_comb \DataMem|Equal0~2 (
// Equation(s):
// \DataMem|Equal0~2_combout  = ( !\ALU|O_out[26]~220_combout  & ( !\ALU|O_out[30]~208_combout  & ( (!\ALU|O_out[17]~124_combout  & (!\ALU|O_out[20]~145_combout  & (!\ALU|O_out[18]~133_combout  & !\ALU|O_out[19]~139_combout ))) ) ) )

	.dataa(!\ALU|O_out[17]~124_combout ),
	.datab(!\ALU|O_out[20]~145_combout ),
	.datac(!\ALU|O_out[18]~133_combout ),
	.datad(!\ALU|O_out[19]~139_combout ),
	.datae(!\ALU|O_out[26]~220_combout ),
	.dataf(!\ALU|O_out[30]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~2 .extended_lut = "off";
defparam \DataMem|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \DataMem|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y22_N6
cyclonev_lcell_comb \ALU|ShiftRight1~0 (
// Equation(s):
// \ALU|ShiftRight1~0_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[23]~32_combout  ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[22]~30_combout  ) ) ) # ( 
// \alu_a_mux|out[0]~0_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[21]~28_combout  ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[20]~26_combout  ) ) )

	.dataa(!\alu_b_mux|out[21]~28_combout ),
	.datab(!\alu_b_mux|out[23]~32_combout ),
	.datac(!\alu_b_mux|out[20]~26_combout ),
	.datad(!\alu_b_mux|out[22]~30_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~0 .extended_lut = "off";
defparam \ALU|ShiftRight1~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \ALU|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y21_N36
cyclonev_lcell_comb \ALU|ShiftRight1~4 (
// Equation(s):
// \ALU|ShiftRight1~4_combout  = ( \ALU|ShiftRight1~2_combout  & ( \ALU|ShiftRight1~3_combout  & ( ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~1_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~0_combout )))) # 
// (\alu_a_mux|out[3]~3_combout ) ) ) ) # ( !\ALU|ShiftRight1~2_combout  & ( \ALU|ShiftRight1~3_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~1_combout )) # (\alu_a_mux|out[2]~2_combout  & 
// ((\ALU|ShiftRight1~0_combout ))))) # (\alu_a_mux|out[3]~3_combout  & (((\alu_a_mux|out[2]~2_combout )))) ) ) ) # ( \ALU|ShiftRight1~2_combout  & ( !\ALU|ShiftRight1~3_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftRight1~1_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~0_combout ))))) # (\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout )))) ) ) ) # ( !\ALU|ShiftRight1~2_combout  & ( !\ALU|ShiftRight1~3_combout  & ( 
// (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~1_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~0_combout ))))) ) ) )

	.dataa(!\ALU|ShiftRight1~1_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\ALU|ShiftRight1~0_combout ),
	.datae(!\ALU|ShiftRight1~2_combout ),
	.dataf(!\ALU|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~4 .extended_lut = "off";
defparam \ALU|ShiftRight1~4 .lut_mask = 64'h404C707C434F737F;
defparam \ALU|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N15
cyclonev_lcell_comb \ALU|O_out[17]~108 (
// Equation(s):
// \ALU|O_out[17]~108_combout  = ( \Control|WideOr1~1_combout  & ( \RegFile|read_data1[4]~187_combout  & ( (\alu_b_mux|out[31]~47_combout  & ((!\Control|Decoder1~0_combout ) # (\InstructionMemory|rom~79_combout ))) ) ) ) # ( !\Control|WideOr1~1_combout  & ( 
// \RegFile|read_data1[4]~187_combout  & ( \alu_b_mux|out[31]~47_combout  ) ) ) # ( \Control|WideOr1~1_combout  & ( !\RegFile|read_data1[4]~187_combout  & ( (\alu_b_mux|out[31]~47_combout  & (\InstructionMemory|rom~79_combout  & \Control|Decoder1~0_combout 
// )) ) ) )

	.dataa(!\alu_b_mux|out[31]~47_combout ),
	.datab(!\InstructionMemory|rom~79_combout ),
	.datac(!\Control|Decoder1~0_combout ),
	.datad(gnd),
	.datae(!\Control|WideOr1~1_combout ),
	.dataf(!\RegFile|read_data1[4]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[17]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[17]~108 .extended_lut = "off";
defparam \ALU|O_out[17]~108 .lut_mask = 64'h0000010155555151;
defparam \ALU|O_out[17]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N15
cyclonev_lcell_comb \ALU|ShiftLeft0~6 (
// Equation(s):
// \ALU|ShiftLeft0~6_combout  = ( !\alu_a_mux|out[1]~1_combout  & ( !\alu_a_mux|out[0]~0_combout  & ( (!\alu_b_mux|out[4]~0_combout  & \alu_b_mux|out[0]~49_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_b_mux|out[4]~0_combout ),
	.datad(!\alu_b_mux|out[0]~49_combout ),
	.datae(!\alu_a_mux|out[1]~1_combout ),
	.dataf(!\alu_a_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~6 .extended_lut = "off";
defparam \ALU|ShiftLeft0~6 .lut_mask = 64'h00F0000000000000;
defparam \ALU|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N6
cyclonev_lcell_comb \ALU|ShiftLeft0~33 (
// Equation(s):
// \ALU|ShiftLeft0~33_combout  = ( \alu_b_mux|out[14]~15_combout  & ( \alu_a_mux|out[0]~0_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[15]~16_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[13]~14_combout ))) ) ) ) # ( 
// !\alu_b_mux|out[14]~15_combout  & ( \alu_a_mux|out[0]~0_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[15]~16_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[13]~14_combout ))) ) ) ) # ( \alu_b_mux|out[14]~15_combout  & ( 
// !\alu_a_mux|out[0]~0_combout  & ( (\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[16]~18_combout ) ) ) ) # ( !\alu_b_mux|out[14]~15_combout  & ( !\alu_a_mux|out[0]~0_combout  & ( (\alu_b_mux|out[16]~18_combout  & !\alu_a_mux|out[1]~1_combout ) ) ) )

	.dataa(!\alu_b_mux|out[16]~18_combout ),
	.datab(!\alu_a_mux|out[1]~1_combout ),
	.datac(!\alu_b_mux|out[15]~16_combout ),
	.datad(!\alu_b_mux|out[13]~14_combout ),
	.datae(!\alu_b_mux|out[14]~15_combout ),
	.dataf(!\alu_a_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~33 .extended_lut = "off";
defparam \ALU|ShiftLeft0~33 .lut_mask = 64'h444477770C3F0C3F;
defparam \ALU|ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y22_N54
cyclonev_lcell_comb \ALU|ShiftLeft0~7 (
// Equation(s):
// \ALU|ShiftLeft0~7_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[2]~3_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[3]~4_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[1]~2_combout )) ) ) ) # ( 
// !\alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[2]~3_combout  & ( (\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[4]~5_combout ) ) ) ) # ( \alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[2]~3_combout  & ( (!\alu_a_mux|out[1]~1_combout  & 
// ((\alu_b_mux|out[3]~4_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[1]~2_combout )) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[2]~3_combout  & ( (\alu_b_mux|out[4]~5_combout  & !\alu_a_mux|out[1]~1_combout ) ) ) )

	.dataa(!\alu_b_mux|out[4]~5_combout ),
	.datab(!\alu_b_mux|out[1]~2_combout ),
	.datac(!\alu_b_mux|out[3]~4_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_b_mux|out[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~7 .extended_lut = "off";
defparam \ALU|ShiftLeft0~7 .lut_mask = 64'h55000F3355FF0F33;
defparam \ALU|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N24
cyclonev_lcell_comb \ALU|ShiftLeft0~25 (
// Equation(s):
// \ALU|ShiftLeft0~25_combout  = ( \alu_b_mux|out[9]~11_combout  & ( \alu_b_mux|out[12]~13_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[10]~12_combout )))) # (\alu_a_mux|out[0]~0_combout  & 
// (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[11]~61_combout ))) ) ) ) # ( !\alu_b_mux|out[9]~11_combout  & ( \alu_b_mux|out[12]~13_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[10]~12_combout )))) 
// # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[11]~61_combout  & ((!\alu_a_mux|out[1]~1_combout )))) ) ) ) # ( \alu_b_mux|out[9]~11_combout  & ( !\alu_b_mux|out[12]~13_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[10]~12_combout  & 
// \alu_a_mux|out[1]~1_combout )))) # (\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[11]~61_combout ))) ) ) ) # ( !\alu_b_mux|out[9]~11_combout  & ( !\alu_b_mux|out[12]~13_combout  & ( (!\alu_a_mux|out[0]~0_combout  & 
// (((\alu_b_mux|out[10]~12_combout  & \alu_a_mux|out[1]~1_combout )))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[11]~61_combout  & ((!\alu_a_mux|out[1]~1_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\alu_b_mux|out[11]~61_combout ),
	.datac(!\alu_b_mux|out[10]~12_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_b_mux|out[9]~11_combout ),
	.dataf(!\alu_b_mux|out[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~25 .extended_lut = "off";
defparam \ALU|ShiftLeft0~25 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \ALU|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y24_N30
cyclonev_lcell_comb \ALU|ShiftLeft0~17 (
// Equation(s):
// \ALU|ShiftLeft0~17_combout  = ( \alu_b_mux|out[5]~6_combout  & ( \alu_b_mux|out[6]~7_combout  & ( ((!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[8]~9_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[7]~8_combout )))) # 
// (\alu_a_mux|out[1]~1_combout ) ) ) ) # ( !\alu_b_mux|out[5]~6_combout  & ( \alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[8]~9_combout ))) # (\alu_a_mux|out[0]~0_combout  & 
// (((\alu_b_mux|out[7]~8_combout  & !\alu_a_mux|out[1]~1_combout )))) ) ) ) # ( \alu_b_mux|out[5]~6_combout  & ( !\alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[8]~9_combout  & ((!\alu_a_mux|out[1]~1_combout )))) # 
// (\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[7]~8_combout )))) ) ) ) # ( !\alu_b_mux|out[5]~6_combout  & ( !\alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[8]~9_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[7]~8_combout ))))) ) ) )

	.dataa(!\alu_b_mux|out[8]~9_combout ),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_b_mux|out[7]~8_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_b_mux|out[5]~6_combout ),
	.dataf(!\alu_b_mux|out[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~17 .extended_lut = "off";
defparam \ALU|ShiftLeft0~17 .lut_mask = 64'h4700473347CC47FF;
defparam \ALU|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y21_N45
cyclonev_lcell_comb \ALU|ShiftLeft0~34 (
// Equation(s):
// \ALU|ShiftLeft0~34_combout  = ( \ALU|ShiftLeft0~25_combout  & ( \ALU|ShiftLeft0~17_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\alu_a_mux|out[3]~3_combout )) # (\ALU|ShiftLeft0~33_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// (((!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~7_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~25_combout  & ( \ALU|ShiftLeft0~17_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\alu_a_mux|out[3]~3_combout )) # (\ALU|ShiftLeft0~33_combout ))) # 
// (\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~7_combout  & \alu_a_mux|out[3]~3_combout )))) ) ) ) # ( \ALU|ShiftLeft0~25_combout  & ( !\ALU|ShiftLeft0~17_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~33_combout  & 
// ((!\alu_a_mux|out[3]~3_combout )))) # (\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~7_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~25_combout  & ( !\ALU|ShiftLeft0~17_combout  & ( (!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftLeft0~33_combout  & ((!\alu_a_mux|out[3]~3_combout )))) # (\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~7_combout  & \alu_a_mux|out[3]~3_combout )))) ) ) )

	.dataa(!\ALU|ShiftLeft0~33_combout ),
	.datab(!\alu_a_mux|out[2]~2_combout ),
	.datac(!\ALU|ShiftLeft0~7_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\ALU|ShiftLeft0~25_combout ),
	.dataf(!\ALU|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~34 .extended_lut = "off";
defparam \ALU|ShiftLeft0~34 .lut_mask = 64'h4403770344CF77CF;
defparam \ALU|ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y21_N3
cyclonev_lcell_comb \ALU|ShiftLeft0~35 (
// Equation(s):
// \ALU|ShiftLeft0~35_combout  = ( \ALU|ShiftLeft0~34_combout  & ( (!\alu_a_mux|out[4]~4_combout ) # ((\ALU|ShiftLeft0~6_combout  & \ALU|Equal0~1_combout )) ) ) # ( !\ALU|ShiftLeft0~34_combout  & ( (\alu_a_mux|out[4]~4_combout  & (\ALU|ShiftLeft0~6_combout  
// & \ALU|Equal0~1_combout )) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(gnd),
	.datac(!\ALU|ShiftLeft0~6_combout ),
	.datad(!\ALU|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~35 .extended_lut = "off";
defparam \ALU|ShiftLeft0~35 .lut_mask = 64'h00050005AAAFAAAF;
defparam \ALU|ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y21_N12
cyclonev_lcell_comb \ALU|Mux47~0 (
// Equation(s):
// \ALU|Mux47~0_combout  = ( !\Control|Selector10~3_combout  & ( (!\Control|Selector9~5_combout  & (((\ALU|ShiftRight1~4_combout  & ((!\alu_a_mux|out[4]~4_combout )))) # (\ALU|O_out[17]~108_combout ))) # (\Control|Selector9~5_combout  & 
// ((((\alu_b_mux|out[16]~18_combout ))))) ) ) # ( \Control|Selector10~3_combout  & ( ((!\Control|Selector9~5_combout  & (\ALU|ShiftRight1~4_combout  & ((!\alu_a_mux|out[4]~4_combout )))) # (\Control|Selector9~5_combout  & (((\ALU|ShiftLeft0~35_combout ))))) 
// ) )

	.dataa(!\ALU|ShiftRight1~4_combout ),
	.datab(!\ALU|O_out[17]~108_combout ),
	.datac(!\ALU|ShiftLeft0~35_combout ),
	.datad(!\alu_a_mux|out[4]~4_combout ),
	.datae(!\Control|Selector10~3_combout ),
	.dataf(!\Control|Selector9~5_combout ),
	.datag(!\alu_b_mux|out[16]~18_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux47~0 .extended_lut = "on";
defparam \ALU|Mux47~0 .lut_mask = 64'h773355000F0F0F0F;
defparam \ALU|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N6
cyclonev_lcell_comb \ALU|ShiftLeft0~39 (
// Equation(s):
// \ALU|ShiftLeft0~39_combout  = ( \alu_b_mux|out[18]~22_combout  & ( \alu_b_mux|out[17]~20_combout  & ( ((!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[20]~26_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[19]~24_combout ))) # 
// (\alu_a_mux|out[1]~1_combout ) ) ) ) # ( !\alu_b_mux|out[18]~22_combout  & ( \alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[20]~26_combout  & !\alu_a_mux|out[1]~1_combout )))) # (\alu_a_mux|out[0]~0_combout  & 
// (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[19]~24_combout ))) ) ) ) # ( \alu_b_mux|out[18]~22_combout  & ( !\alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[20]~26_combout )))) 
// # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[19]~24_combout  & ((!\alu_a_mux|out[1]~1_combout )))) ) ) ) # ( !\alu_b_mux|out[18]~22_combout  & ( !\alu_b_mux|out[17]~20_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[20]~26_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[19]~24_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\alu_b_mux|out[19]~24_combout ),
	.datac(!\alu_b_mux|out[20]~26_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_b_mux|out[18]~22_combout ),
	.dataf(!\alu_b_mux|out[17]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~39 .extended_lut = "off";
defparam \ALU|ShiftLeft0~39 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \ALU|ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N30
cyclonev_lcell_comb \ALU|ShiftLeft0~43 (
// Equation(s):
// \ALU|ShiftLeft0~43_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[21]~28_combout  & ( (\alu_b_mux|out[23]~32_combout ) # (\alu_a_mux|out[1]~1_combout ) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[21]~28_combout  & ( 
// (!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[24]~34_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[22]~30_combout ))) ) ) ) # ( \alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[21]~28_combout  & ( (!\alu_a_mux|out[1]~1_combout  & 
// \alu_b_mux|out[23]~32_combout ) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[21]~28_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[24]~34_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[22]~30_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[1]~1_combout ),
	.datab(!\alu_b_mux|out[23]~32_combout ),
	.datac(!\alu_b_mux|out[24]~34_combout ),
	.datad(!\alu_b_mux|out[22]~30_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_b_mux|out[21]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~43 .extended_lut = "off";
defparam \ALU|ShiftLeft0~43 .lut_mask = 64'h0A5F22220A5F7777;
defparam \ALU|ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N54
cyclonev_lcell_comb \ALU|O_out[24]~165 (
// Equation(s):
// \ALU|O_out[24]~165_combout  = ( \alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~43_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~39_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~25_combout )) ) ) ) # ( 
// !\alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~43_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~33_combout ) ) ) ) # ( \alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~43_combout  & ( (!\alu_a_mux|out[3]~3_combout  & 
// ((\ALU|ShiftLeft0~39_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~25_combout )) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~43_combout  & ( (\alu_a_mux|out[3]~3_combout  & \ALU|ShiftLeft0~33_combout ) ) ) )

	.dataa(!\ALU|ShiftLeft0~25_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~39_combout ),
	.datad(!\ALU|ShiftLeft0~33_combout ),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\ALU|ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[24]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[24]~165 .extended_lut = "off";
defparam \ALU|O_out[24]~165 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \ALU|O_out[24]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N48
cyclonev_lcell_comb \ALU|ShiftLeft0~18 (
// Equation(s):
// \ALU|ShiftLeft0~18_combout  = ( \ALU|ShiftLeft0~17_combout  & ( (!\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout ) # ((\ALU|ShiftLeft0~6_combout )))) # (\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & 
// ((\ALU|ShiftLeft0~7_combout )))) ) ) # ( !\ALU|ShiftLeft0~17_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~6_combout ))) # (\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & 
// ((\ALU|ShiftLeft0~7_combout )))) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~6_combout ),
	.datad(!\ALU|ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~18 .extended_lut = "off";
defparam \ALU|ShiftLeft0~18 .lut_mask = 64'h024602468ACE8ACE;
defparam \ALU|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y21_N42
cyclonev_lcell_comb \ALU|O_out[24]~224 (
// Equation(s):
// \ALU|O_out[24]~224_combout  = ( !\alu_a_mux|out[2]~2_combout  & ( (!\alu_a_mux|out[4]~4_combout  & ((!\alu_a_mux|out[3]~3_combout  & (((\ALU|ShiftRight1~2_combout )))) # (\alu_a_mux|out[3]~3_combout  & (!\Control|Selector10~3_combout  & 
// ((\alu_b_mux|out[31]~47_combout )))))) # (\alu_a_mux|out[4]~4_combout  & (!\Control|Selector10~3_combout  & (((\alu_b_mux|out[31]~47_combout ))))) ) ) # ( \alu_a_mux|out[2]~2_combout  & ( (!\alu_a_mux|out[4]~4_combout  & ((!\alu_a_mux|out[3]~3_combout  & 
// (((\ALU|ShiftRight1~3_combout )))) # (\alu_a_mux|out[3]~3_combout  & (!\Control|Selector10~3_combout  & ((\alu_b_mux|out[31]~47_combout )))))) # (\alu_a_mux|out[4]~4_combout  & (!\Control|Selector10~3_combout  & (((\alu_b_mux|out[31]~47_combout ))))) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\ALU|ShiftRight1~3_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\alu_b_mux|out[31]~47_combout ),
	.datag(!\ALU|ShiftRight1~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[24]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[24]~224 .extended_lut = "on";
defparam \ALU|O_out[24]~224 .lut_mask = 64'h0A000A004ECC4ECC;
defparam \ALU|O_out[24]~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N12
cyclonev_lcell_comb \ALU|O_out[24]~166 (
// Equation(s):
// \ALU|O_out[24]~166_combout  = ( \ALU|O_out[21]~119_combout  & ( \ALU|O_out[24]~224_combout  & ( (!\ALU|O_out[7]~23_combout  & ((\alu_b_mux|out[24]~34_combout ))) # (\ALU|O_out[7]~23_combout  & (\ALU|ShiftLeft0~18_combout )) ) ) ) # ( 
// !\ALU|O_out[21]~119_combout  & ( \ALU|O_out[24]~224_combout  & ( (!\ALU|O_out[7]~23_combout ) # (\ALU|O_out[24]~165_combout ) ) ) ) # ( \ALU|O_out[21]~119_combout  & ( !\ALU|O_out[24]~224_combout  & ( (!\ALU|O_out[7]~23_combout  & 
// ((\alu_b_mux|out[24]~34_combout ))) # (\ALU|O_out[7]~23_combout  & (\ALU|ShiftLeft0~18_combout )) ) ) ) # ( !\ALU|O_out[21]~119_combout  & ( !\ALU|O_out[24]~224_combout  & ( (\ALU|O_out[7]~23_combout  & \ALU|O_out[24]~165_combout ) ) ) )

	.dataa(!\ALU|O_out[7]~23_combout ),
	.datab(!\ALU|O_out[24]~165_combout ),
	.datac(!\ALU|ShiftLeft0~18_combout ),
	.datad(!\alu_b_mux|out[24]~34_combout ),
	.datae(!\ALU|O_out[21]~119_combout ),
	.dataf(!\ALU|O_out[24]~224_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[24]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[24]~166 .extended_lut = "off";
defparam \ALU|O_out[24]~166 .lut_mask = 64'h111105AFBBBB05AF;
defparam \ALU|O_out[24]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N42
cyclonev_lcell_comb \ALU|O_out[24]~218 (
// Equation(s):
// \ALU|O_out[24]~218_combout  = ( \ALU|O_out[24]~166_combout  & ( (!\ALU|O_out[24]~168_combout  & ((!\ALU|O_out[17]~122_combout ) # ((!\ALU|O_out[24]~167_combout  & !\ALU|O_out[7]~48_combout )))) ) ) # ( !\ALU|O_out[24]~166_combout  & ( 
// (!\ALU|O_out[24]~168_combout  & ((!\ALU|O_out[24]~167_combout ) # (!\ALU|O_out[17]~122_combout ))) ) )

	.dataa(!\ALU|O_out[24]~167_combout ),
	.datab(!\ALU|O_out[17]~122_combout ),
	.datac(!\ALU|O_out[24]~168_combout ),
	.datad(!\ALU|O_out[7]~48_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[24]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[24]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[24]~218 .extended_lut = "off";
defparam \ALU|O_out[24]~218 .lut_mask = 64'hE0E0E0E0E0C0E0C0;
defparam \ALU|O_out[24]~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N45
cyclonev_lcell_comb \ALU|O_out[16]~109 (
// Equation(s):
// \ALU|O_out[16]~109_combout  = ( !\ALU|Equal2~1_combout  & ( (!\ALU|Equal5~0_combout  & \ALU|O_out[16]~84_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal5~0_combout ),
	.datad(!\ALU|O_out[16]~84_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[16]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[16]~109 .extended_lut = "off";
defparam \ALU|O_out[16]~109 .lut_mask = 64'h00F000F000000000;
defparam \ALU|O_out[16]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N36
cyclonev_lcell_comb \alu_a_mux|out[16]~16 (
// Equation(s):
// \alu_a_mux|out[16]~16_combout  = ( !\RegFile|Equal0~0_combout  & ( (\RegFile|read_data1[16]~90_combout  & ((!\Control|Decoder1~0_combout ) # (!\Control|WideOr1~1_combout ))) ) )

	.dataa(!\RegFile|read_data1[16]~90_combout ),
	.datab(gnd),
	.datac(!\Control|Decoder1~0_combout ),
	.datad(!\Control|WideOr1~1_combout ),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[16]~16 .extended_lut = "off";
defparam \alu_a_mux|out[16]~16 .lut_mask = 64'h5550000055500000;
defparam \alu_a_mux|out[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N0
cyclonev_lcell_comb \ALU|O_out[16]~111 (
// Equation(s):
// \ALU|O_out[16]~111_combout  = ( \ALU|Equal3~0_combout  & ( (!\Control|Selector10~3_combout  & (!\Control|Selector9~5_combout  $ (((\alu_b_mux|out[16]~18_combout ) # (\alu_a_mux|out[16]~16_combout ))))) # (\Control|Selector10~3_combout  & 
// ((!\Control|Selector9~5_combout  & (!\alu_a_mux|out[16]~16_combout  $ (!\alu_b_mux|out[16]~18_combout ))) # (\Control|Selector9~5_combout  & (\alu_a_mux|out[16]~16_combout  & \alu_b_mux|out[16]~18_combout )))) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\alu_a_mux|out[16]~16_combout ),
	.datad(!\alu_b_mux|out[16]~18_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[16]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[16]~111 .extended_lut = "off";
defparam \ALU|O_out[16]~111 .lut_mask = 64'h0000000086658665;
defparam \ALU|O_out[16]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N30
cyclonev_lcell_comb \ALU|O_out[16]~112 (
// Equation(s):
// \ALU|O_out[16]~112_combout  = ( !\ALU|O_out[16]~111_combout  & ( \ALU|_~65_sumout  & ( (!\ALU|Equal2~1_combout  & ((!\alu_a_mux|out[16]~16_combout ) # ((!\ALU|O_out[16]~110_combout ) # (!\ALU|O_out[16]~84_combout )))) ) ) ) # ( !\ALU|O_out[16]~111_combout 
//  & ( !\ALU|_~65_sumout  & ( (!\alu_a_mux|out[16]~16_combout ) # ((!\ALU|O_out[16]~110_combout ) # (!\ALU|O_out[16]~84_combout )) ) ) )

	.dataa(!\alu_a_mux|out[16]~16_combout ),
	.datab(!\ALU|O_out[16]~110_combout ),
	.datac(!\ALU|O_out[16]~84_combout ),
	.datad(!\ALU|Equal2~1_combout ),
	.datae(!\ALU|O_out[16]~111_combout ),
	.dataf(!\ALU|_~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[16]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[16]~112 .extended_lut = "off";
defparam \ALU|O_out[16]~112 .lut_mask = 64'hFEFE0000FE000000;
defparam \ALU|O_out[16]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N18
cyclonev_lcell_comb \DataMem|Equal0~8 (
// Equation(s):
// \DataMem|Equal0~8_combout  = ( \ALU|O_out[16]~112_combout  & ( (\ALU|O_out[24]~218_combout  & (!\ALU|O_out[24]~164_combout  & ((!\ALU|Mux47~0_combout ) # (!\ALU|O_out[16]~109_combout )))) ) )

	.dataa(!\ALU|Mux47~0_combout ),
	.datab(!\ALU|O_out[24]~218_combout ),
	.datac(!\ALU|O_out[24]~164_combout ),
	.datad(!\ALU|O_out[16]~109_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[16]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~8 .extended_lut = "off";
defparam \DataMem|Equal0~8 .lut_mask = 64'h0000000030203020;
defparam \DataMem|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N24
cyclonev_lcell_comb \DataMem|Equal0~10 (
// Equation(s):
// \DataMem|Equal0~10_combout  = ( !\ALU|O_out[29]~202_combout  & ( (!\ALU|O_out[23]~163_combout  & (!\ALU|O_out[27]~184_combout  & \DataMem|Equal0~8_combout )) ) )

	.dataa(!\ALU|O_out[23]~163_combout ),
	.datab(gnd),
	.datac(!\ALU|O_out[27]~184_combout ),
	.datad(!\DataMem|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[29]~202_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~10 .extended_lut = "off";
defparam \DataMem|Equal0~10 .lut_mask = 64'h00A000A000000000;
defparam \DataMem|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N3
cyclonev_lcell_comb \alu_a_mux|out[22]~22 (
// Equation(s):
// \alu_a_mux|out[22]~22_combout  = ( \Control|WideOr1~1_combout  & ( (!\Control|Decoder1~0_combout  & \RegFile|read_data1[22]~123_combout ) ) ) # ( !\Control|WideOr1~1_combout  & ( \RegFile|read_data1[22]~123_combout  ) )

	.dataa(!\Control|Decoder1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegFile|read_data1[22]~123_combout ),
	.datae(gnd),
	.dataf(!\Control|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[22]~22 .extended_lut = "off";
defparam \alu_a_mux|out[22]~22 .lut_mask = 64'h00FF00FF00AA00AA;
defparam \alu_a_mux|out[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N39
cyclonev_lcell_comb \ALU|O_out[22]~155 (
// Equation(s):
// \ALU|O_out[22]~155_combout  = ( \alu_b_mux|out[22]~30_combout  & ( !\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_a_mux|out[22]~22_combout ))) ) ) # ( !\alu_b_mux|out[22]~30_combout  & ( (!\alu_a_mux|out[22]~22_combout  & 
// (!\Control|Selector9~5_combout  & !\Control|Selector10~3_combout )) # (\alu_a_mux|out[22]~22_combout  & (!\Control|Selector9~5_combout  $ (!\Control|Selector10~3_combout ))) ) )

	.dataa(!\alu_a_mux|out[22]~22_combout ),
	.datab(gnd),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|out[22]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[22]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[22]~155 .extended_lut = "off";
defparam \ALU|O_out[22]~155 .lut_mask = 64'hA550A5500FA50FA5;
defparam \ALU|O_out[22]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N36
cyclonev_lcell_comb \ALU|O_out[22]~156 (
// Equation(s):
// \ALU|O_out[22]~156_combout  = ( \ALU|_~89_sumout  & ( ((\alu_a_mux|out[22]~22_combout  & \ALU|O_out[16]~110_combout )) # (\ALU|Equal2~1_combout ) ) ) # ( !\ALU|_~89_sumout  & ( (\alu_a_mux|out[22]~22_combout  & \ALU|O_out[16]~110_combout ) ) )

	.dataa(!\alu_a_mux|out[22]~22_combout ),
	.datab(!\ALU|Equal2~1_combout ),
	.datac(gnd),
	.datad(!\ALU|O_out[16]~110_combout ),
	.datae(gnd),
	.dataf(!\ALU|_~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[22]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[22]~156 .extended_lut = "off";
defparam \ALU|O_out[22]~156 .lut_mask = 64'h0055005533773377;
defparam \ALU|O_out[22]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N24
cyclonev_lcell_comb \ALU|ShiftLeft0~14 (
// Equation(s):
// \ALU|ShiftLeft0~14_combout  = ( \ALU|ShiftLeft0~12_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~13_combout ) # (\alu_a_mux|out[2]~2_combout ))) ) ) # ( !\ALU|ShiftLeft0~12_combout  & ( (!\alu_a_mux|out[2]~2_combout  & 
// (!\alu_a_mux|out[3]~3_combout  & \ALU|ShiftLeft0~13_combout )) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[2]~2_combout ),
	.datac(!\alu_a_mux|out[3]~3_combout ),
	.datad(!\ALU|ShiftLeft0~13_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~14 .extended_lut = "off";
defparam \ALU|ShiftLeft0~14 .lut_mask = 64'h00C000C030F030F0;
defparam \ALU|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N18
cyclonev_lcell_comb \ALU|ShiftLeft0~41 (
// Equation(s):
// \ALU|ShiftLeft0~41_combout  = ( \alu_b_mux|out[22]~30_combout  & ( \alu_b_mux|out[21]~28_combout  & ( (!\alu_a_mux|out[1]~1_combout ) # ((!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[20]~26_combout ))) # (\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[19]~24_combout ))) ) ) ) # ( !\alu_b_mux|out[22]~30_combout  & ( \alu_b_mux|out[21]~28_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (((\alu_a_mux|out[0]~0_combout )))) # (\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[20]~26_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[19]~24_combout )))) ) ) ) # ( \alu_b_mux|out[22]~30_combout  & ( !\alu_b_mux|out[21]~28_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (((!\alu_a_mux|out[0]~0_combout 
// )))) # (\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[20]~26_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[19]~24_combout )))) ) ) ) # ( !\alu_b_mux|out[22]~30_combout  & ( !\alu_b_mux|out[21]~28_combout 
//  & ( (\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[20]~26_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[19]~24_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[1]~1_combout ),
	.datab(!\alu_b_mux|out[19]~24_combout ),
	.datac(!\alu_b_mux|out[20]~26_combout ),
	.datad(!\alu_a_mux|out[0]~0_combout ),
	.datae(!\alu_b_mux|out[22]~30_combout ),
	.dataf(!\alu_b_mux|out[21]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~41 .extended_lut = "off";
defparam \ALU|ShiftLeft0~41 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \ALU|ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N0
cyclonev_lcell_comb \ALU|ShiftLeft0~37 (
// Equation(s):
// \ALU|ShiftLeft0~37_combout  = ( \alu_b_mux|out[17]~20_combout  & ( \alu_b_mux|out[18]~22_combout  & ( (!\alu_a_mux|out[1]~1_combout ) # ((!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[16]~18_combout )) # (\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[15]~16_combout )))) ) ) ) # ( !\alu_b_mux|out[17]~20_combout  & ( \alu_b_mux|out[18]~22_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout ) # ((\alu_b_mux|out[16]~18_combout )))) # (\alu_a_mux|out[0]~0_combout  
// & (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[15]~16_combout )))) ) ) ) # ( \alu_b_mux|out[17]~20_combout  & ( !\alu_b_mux|out[18]~22_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[16]~18_combout ))) # 
// (\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout ) # ((\alu_b_mux|out[15]~16_combout )))) ) ) ) # ( !\alu_b_mux|out[17]~20_combout  & ( !\alu_b_mux|out[18]~22_combout  & ( (\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[16]~18_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[15]~16_combout ))))) ) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\alu_a_mux|out[1]~1_combout ),
	.datac(!\alu_b_mux|out[16]~18_combout ),
	.datad(!\alu_b_mux|out[15]~16_combout ),
	.datae(!\alu_b_mux|out[17]~20_combout ),
	.dataf(!\alu_b_mux|out[18]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~37 .extended_lut = "off";
defparam \ALU|ShiftLeft0~37 .lut_mask = 64'h021346578A9BCEDF;
defparam \ALU|ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N30
cyclonev_lcell_comb \ALU|O_out[22]~153 (
// Equation(s):
// \ALU|O_out[22]~153_combout  = ( \ALU|ShiftLeft0~37_combout  & ( \ALU|ShiftLeft0~29_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\alu_a_mux|out[3]~3_combout )) # (\ALU|ShiftLeft0~41_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// (((!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~21_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~37_combout  & ( \ALU|ShiftLeft0~29_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\alu_a_mux|out[3]~3_combout )) # (\ALU|ShiftLeft0~41_combout ))) # 
// (\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~21_combout  & \alu_a_mux|out[3]~3_combout )))) ) ) ) # ( \ALU|ShiftLeft0~37_combout  & ( !\ALU|ShiftLeft0~29_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~41_combout  & 
// ((!\alu_a_mux|out[3]~3_combout )))) # (\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~21_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~37_combout  & ( !\ALU|ShiftLeft0~29_combout  & ( (!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftLeft0~41_combout  & ((!\alu_a_mux|out[3]~3_combout )))) # (\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~21_combout  & \alu_a_mux|out[3]~3_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\ALU|ShiftLeft0~41_combout ),
	.datac(!\ALU|ShiftLeft0~21_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\ALU|ShiftLeft0~37_combout ),
	.dataf(!\ALU|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[22]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[22]~153 .extended_lut = "off";
defparam \ALU|O_out[22]~153 .lut_mask = 64'h2205770522AF77AF;
defparam \ALU|O_out[22]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N36
cyclonev_lcell_comb \ALU|ShiftRight1~22 (
// Equation(s):
// \ALU|ShiftRight1~22_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[25]~36_combout  & ( (\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[23]~32_combout ) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[25]~36_combout  & ( 
// (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[22]~30_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[24]~34_combout )) ) ) ) # ( \alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[25]~36_combout  & ( (\alu_b_mux|out[23]~32_combout  & 
// !\alu_a_mux|out[1]~1_combout ) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[25]~36_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[22]~30_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[24]~34_combout )) ) ) )

	.dataa(!\alu_b_mux|out[24]~34_combout ),
	.datab(!\alu_b_mux|out[22]~30_combout ),
	.datac(!\alu_b_mux|out[23]~32_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_b_mux|out[25]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~22 .extended_lut = "off";
defparam \ALU|ShiftRight1~22 .lut_mask = 64'h33550F0033550FFF;
defparam \ALU|ShiftRight1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N24
cyclonev_lcell_comb \ALU|ShiftRight0~7 (
// Equation(s):
// \ALU|ShiftRight0~7_combout  = ( \ALU|ShiftRight1~18_combout  & ( (!\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~22_combout )) # (\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftRight0~2_combout ))))) # 
// (\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout )))) ) ) # ( !\ALU|ShiftRight1~18_combout  & ( (!\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~22_combout )) # (\alu_a_mux|out[3]~3_combout  & 
// ((\ALU|ShiftRight0~2_combout ))))) ) )

	.dataa(!\ALU|ShiftRight1~22_combout ),
	.datab(!\alu_a_mux|out[2]~2_combout ),
	.datac(!\ALU|ShiftRight0~2_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~7 .extended_lut = "off";
defparam \ALU|ShiftRight0~7 .lut_mask = 64'h440C440C770C770C;
defparam \ALU|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N9
cyclonev_lcell_comb \ALU|ShiftRight1~33 (
// Equation(s):
// \ALU|ShiftRight1~33_combout  = ( \ALU|ShiftRight1~18_combout  & ( \ALU|ShiftRight1~21_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((\ALU|ShiftRight1~22_combout ) # (\alu_a_mux|out[2]~2_combout )))) # (\alu_a_mux|out[3]~3_combout  & 
// (((!\alu_a_mux|out[2]~2_combout )) # (\alu_b_mux|out[31]~47_combout ))) ) ) ) # ( !\ALU|ShiftRight1~18_combout  & ( \ALU|ShiftRight1~21_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout  & \ALU|ShiftRight1~22_combout )))) # 
// (\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout )) # (\alu_b_mux|out[31]~47_combout ))) ) ) ) # ( \ALU|ShiftRight1~18_combout  & ( !\ALU|ShiftRight1~21_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((\ALU|ShiftRight1~22_combout ) # 
// (\alu_a_mux|out[2]~2_combout )))) # (\alu_a_mux|out[3]~3_combout  & (\alu_b_mux|out[31]~47_combout  & (\alu_a_mux|out[2]~2_combout ))) ) ) ) # ( !\ALU|ShiftRight1~18_combout  & ( !\ALU|ShiftRight1~21_combout  & ( (!\alu_a_mux|out[3]~3_combout  & 
// (((!\alu_a_mux|out[2]~2_combout  & \ALU|ShiftRight1~22_combout )))) # (\alu_a_mux|out[3]~3_combout  & (\alu_b_mux|out[31]~47_combout  & (\alu_a_mux|out[2]~2_combout ))) ) ) )

	.dataa(!\alu_b_mux|out[31]~47_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\ALU|ShiftRight1~22_combout ),
	.datae(!\ALU|ShiftRight1~18_combout ),
	.dataf(!\ALU|ShiftRight1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~33 .extended_lut = "off";
defparam \ALU|ShiftRight1~33 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \ALU|ShiftRight1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y23_N36
cyclonev_lcell_comb \ALU|O_out[22]~152 (
// Equation(s):
// \ALU|O_out[22]~152_combout  = ( \ALU|ShiftRight0~7_combout  & ( \ALU|ShiftRight1~33_combout  & ( (!\alu_a_mux|out[4]~4_combout ) # ((\alu_b_mux|out[31]~47_combout  & !\Control|Selector10~3_combout )) ) ) ) # ( !\ALU|ShiftRight0~7_combout  & ( 
// \ALU|ShiftRight1~33_combout  & ( (!\Control|Selector10~3_combout  & ((!\alu_a_mux|out[4]~4_combout ) # (\alu_b_mux|out[31]~47_combout ))) ) ) ) # ( \ALU|ShiftRight0~7_combout  & ( !\ALU|ShiftRight1~33_combout  & ( (!\alu_a_mux|out[4]~4_combout  & 
// ((\Control|Selector10~3_combout ))) # (\alu_a_mux|out[4]~4_combout  & (\alu_b_mux|out[31]~47_combout  & !\Control|Selector10~3_combout )) ) ) ) # ( !\ALU|ShiftRight0~7_combout  & ( !\ALU|ShiftRight1~33_combout  & ( (\alu_a_mux|out[4]~4_combout  & 
// (\alu_b_mux|out[31]~47_combout  & !\Control|Selector10~3_combout )) ) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\alu_b_mux|out[31]~47_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(gnd),
	.datae(!\ALU|ShiftRight0~7_combout ),
	.dataf(!\ALU|ShiftRight1~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[22]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[22]~152 .extended_lut = "off";
defparam \ALU|O_out[22]~152 .lut_mask = 64'h10101A1AB0B0BABA;
defparam \ALU|O_out[22]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N30
cyclonev_lcell_comb \ALU|O_out[22]~154 (
// Equation(s):
// \ALU|O_out[22]~154_combout  = ( \ALU|O_out[22]~153_combout  & ( \ALU|O_out[22]~152_combout  & ( (!\ALU|O_out[21]~119_combout ) # ((!\ALU|O_out[7]~23_combout  & ((\alu_b_mux|out[22]~30_combout ))) # (\ALU|O_out[7]~23_combout  & (\ALU|ShiftLeft0~14_combout 
// ))) ) ) ) # ( !\ALU|O_out[22]~153_combout  & ( \ALU|O_out[22]~152_combout  & ( (!\ALU|O_out[21]~119_combout  & (((!\ALU|O_out[7]~23_combout )))) # (\ALU|O_out[21]~119_combout  & ((!\ALU|O_out[7]~23_combout  & ((\alu_b_mux|out[22]~30_combout ))) # 
// (\ALU|O_out[7]~23_combout  & (\ALU|ShiftLeft0~14_combout )))) ) ) ) # ( \ALU|O_out[22]~153_combout  & ( !\ALU|O_out[22]~152_combout  & ( (!\ALU|O_out[21]~119_combout  & (((\ALU|O_out[7]~23_combout )))) # (\ALU|O_out[21]~119_combout  & 
// ((!\ALU|O_out[7]~23_combout  & ((\alu_b_mux|out[22]~30_combout ))) # (\ALU|O_out[7]~23_combout  & (\ALU|ShiftLeft0~14_combout )))) ) ) ) # ( !\ALU|O_out[22]~153_combout  & ( !\ALU|O_out[22]~152_combout  & ( (\ALU|O_out[21]~119_combout  & 
// ((!\ALU|O_out[7]~23_combout  & ((\alu_b_mux|out[22]~30_combout ))) # (\ALU|O_out[7]~23_combout  & (\ALU|ShiftLeft0~14_combout )))) ) ) )

	.dataa(!\ALU|ShiftLeft0~14_combout ),
	.datab(!\ALU|O_out[21]~119_combout ),
	.datac(!\ALU|O_out[7]~23_combout ),
	.datad(!\alu_b_mux|out[22]~30_combout ),
	.datae(!\ALU|O_out[22]~153_combout ),
	.dataf(!\ALU|O_out[22]~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[22]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[22]~154 .extended_lut = "off";
defparam \ALU|O_out[22]~154 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \ALU|O_out[22]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N21
cyclonev_lcell_comb \ALU|O_out[22]~157 (
// Equation(s):
// \ALU|O_out[22]~157_combout  = ( \ALU|O_out[22]~154_combout  & ( ((\ALU|O_out[17]~122_combout  & ((\ALU|O_out[22]~155_combout ) # (\ALU|O_out[7]~48_combout )))) # (\ALU|O_out[22]~156_combout ) ) ) # ( !\ALU|O_out[22]~154_combout  & ( 
// ((!\ALU|O_out[7]~48_combout  & (\ALU|O_out[17]~122_combout  & \ALU|O_out[22]~155_combout ))) # (\ALU|O_out[22]~156_combout ) ) )

	.dataa(!\ALU|O_out[7]~48_combout ),
	.datab(!\ALU|O_out[17]~122_combout ),
	.datac(!\ALU|O_out[22]~155_combout ),
	.datad(!\ALU|O_out[22]~156_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[22]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[22]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[22]~157 .extended_lut = "off";
defparam \ALU|O_out[22]~157 .lut_mask = 64'h02FF02FF13FF13FF;
defparam \ALU|O_out[22]~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N35
dffeas \RegFile|registers[25][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][28] .is_wysiwyg = "true";
defparam \RegFile|registers[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N4
dffeas \RegFile|registers[24][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][28] .is_wysiwyg = "true";
defparam \RegFile|registers[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N2
dffeas \RegFile|registers[27][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][28] .is_wysiwyg = "true";
defparam \RegFile|registers[27][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N21
cyclonev_lcell_comb \RegFile|registers[26][28]~feeder (
// Equation(s):
// \RegFile|registers[26][28]~feeder_combout  = ( \pc_to_reg_mux|out[28]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[28]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][28]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N22
dffeas \RegFile|registers[26][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][28] .is_wysiwyg = "true";
defparam \RegFile|registers[26][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N0
cyclonev_lcell_comb \RegFile|read_data1[28]~151 (
// Equation(s):
// \RegFile|read_data1[28]~151_combout  = ( \RegFile|registers[27][28]~q  & ( \RegFile|registers[26][28]~q  & ( ((!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[24][28]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[25][28]~q 
// ))) # (\InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[27][28]~q  & ( \RegFile|registers[26][28]~q  & ( (!\InstructionMemory|rom~159_combout  & (((\RegFile|registers[24][28]~q )) # (\InstructionMemory|rom~169_combout ))) # 
// (\InstructionMemory|rom~159_combout  & (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[25][28]~q ))) ) ) ) # ( \RegFile|registers[27][28]~q  & ( !\RegFile|registers[26][28]~q  & ( (!\InstructionMemory|rom~159_combout  & 
// (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[24][28]~q )))) # (\InstructionMemory|rom~159_combout  & (((\RegFile|registers[25][28]~q )) # (\InstructionMemory|rom~169_combout ))) ) ) ) # ( !\RegFile|registers[27][28]~q  & ( 
// !\RegFile|registers[26][28]~q  & ( (!\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[24][28]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[25][28]~q )))) ) ) )

	.dataa(!\InstructionMemory|rom~159_combout ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[25][28]~q ),
	.datad(!\RegFile|registers[24][28]~q ),
	.datae(!\RegFile|registers[27][28]~q ),
	.dataf(!\RegFile|registers[26][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[28]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[28]~151 .extended_lut = "off";
defparam \RegFile|read_data1[28]~151 .lut_mask = 64'h048C159D26AE37BF;
defparam \RegFile|read_data1[28]~151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y27_N20
dffeas \RegFile|registers[5][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][28] .is_wysiwyg = "true";
defparam \RegFile|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N56
dffeas \RegFile|registers[4][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][28] .is_wysiwyg = "true";
defparam \RegFile|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N57
cyclonev_lcell_comb \RegFile|registers[6][28]~feeder (
// Equation(s):
// \RegFile|registers[6][28]~feeder_combout  = ( \pc_to_reg_mux|out[28]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[28]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[6][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[6][28]~feeder .extended_lut = "off";
defparam \RegFile|registers[6][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[6][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y27_N59
dffeas \RegFile|registers[6][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[6][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][28] .is_wysiwyg = "true";
defparam \RegFile|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N8
dffeas \RegFile|registers[7][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][28] .is_wysiwyg = "true";
defparam \RegFile|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N6
cyclonev_lcell_comb \RegFile|read_data1[28]~153 (
// Equation(s):
// \RegFile|read_data1[28]~153_combout  = ( \RegFile|registers[7][28]~q  & ( \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[6][28]~q ) # (\InstructionMemory|rom~159_combout ) ) ) ) # ( !\RegFile|registers[7][28]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & \RegFile|registers[6][28]~q ) ) ) ) # ( \RegFile|registers[7][28]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[4][28]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[5][28]~q )) ) ) ) # ( !\RegFile|registers[7][28]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[4][28]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[5][28]~q )) ) ) )

	.dataa(!\RegFile|registers[5][28]~q ),
	.datab(!\InstructionMemory|rom~159_combout ),
	.datac(!\RegFile|registers[4][28]~q ),
	.datad(!\RegFile|registers[6][28]~q ),
	.datae(!\RegFile|registers[7][28]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[28]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[28]~153 .extended_lut = "off";
defparam \RegFile|read_data1[28]~153 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \RegFile|read_data1[28]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y24_N53
dffeas \RegFile|registers[1][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][28] .is_wysiwyg = "true";
defparam \RegFile|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y24_N8
dffeas \RegFile|registers[2][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][28] .is_wysiwyg = "true";
defparam \RegFile|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y24_N46
dffeas \RegFile|registers[3][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][28] .is_wysiwyg = "true";
defparam \RegFile|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N6
cyclonev_lcell_comb \RegFile|read_data1[28]~154 (
// Equation(s):
// \RegFile|read_data1[28]~154_combout  = ( \RegFile|registers[3][28]~q  & ( (!\InstructionMemory|rom~159_combout  & (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[2][28]~q )))) # (\InstructionMemory|rom~159_combout  & 
// (((\RegFile|registers[1][28]~q )) # (\InstructionMemory|rom~169_combout ))) ) ) # ( !\RegFile|registers[3][28]~q  & ( (!\InstructionMemory|rom~159_combout  & (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[2][28]~q )))) # 
// (\InstructionMemory|rom~159_combout  & (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][28]~q ))) ) )

	.dataa(!\InstructionMemory|rom~159_combout ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[1][28]~q ),
	.datad(!\RegFile|registers[2][28]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[28]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[28]~154 .extended_lut = "off";
defparam \RegFile|read_data1[28]~154 .lut_mask = 64'h0426042615371537;
defparam \RegFile|read_data1[28]~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N47
dffeas \RegFile|registers[28][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][28] .is_wysiwyg = "true";
defparam \RegFile|registers[28][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N9
cyclonev_lcell_comb \RegFile|registers[29][28]~feeder (
// Equation(s):
// \RegFile|registers[29][28]~feeder_combout  = ( \pc_to_reg_mux|out[28]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[28]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][28]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N11
dffeas \RegFile|registers[29][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][28] .is_wysiwyg = "true";
defparam \RegFile|registers[29][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N3
cyclonev_lcell_comb \RegFile|registers[30][28]~feeder (
// Equation(s):
// \RegFile|registers[30][28]~feeder_combout  = ( \pc_to_reg_mux|out[28]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[28]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][28]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N5
dffeas \RegFile|registers[30][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][28] .is_wysiwyg = "true";
defparam \RegFile|registers[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N49
dffeas \RegFile|registers[31][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][28] .is_wysiwyg = "true";
defparam \RegFile|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N48
cyclonev_lcell_comb \RegFile|read_data1[28]~152 (
// Equation(s):
// \RegFile|read_data1[28]~152_combout  = ( \RegFile|registers[31][28]~q  & ( \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[30][28]~q ) # (\InstructionMemory|rom~159_combout ) ) ) ) # ( !\RegFile|registers[31][28]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & \RegFile|registers[30][28]~q ) ) ) ) # ( \RegFile|registers[31][28]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[28][28]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[29][28]~q ))) ) ) ) # ( !\RegFile|registers[31][28]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[28][28]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[29][28]~q ))) ) ) )

	.dataa(!\InstructionMemory|rom~159_combout ),
	.datab(!\RegFile|registers[28][28]~q ),
	.datac(!\RegFile|registers[29][28]~q ),
	.datad(!\RegFile|registers[30][28]~q ),
	.datae(!\RegFile|registers[31][28]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[28]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[28]~152 .extended_lut = "off";
defparam \RegFile|read_data1[28]~152 .lut_mask = 64'h2727272700AA55FF;
defparam \RegFile|read_data1[28]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N24
cyclonev_lcell_comb \RegFile|read_data1[28]~155 (
// Equation(s):
// \RegFile|read_data1[28]~155_combout  = ( \InstructionMemory|rom~174_combout  & ( \InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[28]~152_combout  ) ) ) # ( \InstructionMemory|rom~174_combout  & ( !\InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[28]~153_combout  ) ) ) # ( !\InstructionMemory|rom~174_combout  & ( !\InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[28]~154_combout  ) ) )

	.dataa(!\RegFile|read_data1[28]~153_combout ),
	.datab(!\RegFile|read_data1[28]~154_combout ),
	.datac(!\RegFile|read_data1[28]~152_combout ),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~174_combout ),
	.dataf(!\InstructionMemory|rom~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[28]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[28]~155 .extended_lut = "off";
defparam \RegFile|read_data1[28]~155 .lut_mask = 64'h3333555500000F0F;
defparam \RegFile|read_data1[28]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N42
cyclonev_lcell_comb \RegFile|read_data1[28]~156 (
// Equation(s):
// \RegFile|read_data1[28]~156_combout  = ( \RegFile|read_data1[11]~53_combout  & ( \RegFile|read_data1[28]~155_combout  & ( !\RegFile|Equal0~0_combout  ) ) ) # ( !\RegFile|read_data1[11]~53_combout  & ( \RegFile|read_data1[28]~155_combout  & ( 
// !\RegFile|Equal0~0_combout  ) ) ) # ( \RegFile|read_data1[11]~53_combout  & ( !\RegFile|read_data1[28]~155_combout  & ( (\RegFile|read_data1[28]~151_combout  & !\RegFile|Equal0~0_combout ) ) ) )

	.dataa(!\RegFile|read_data1[28]~151_combout ),
	.datab(gnd),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data1[11]~53_combout ),
	.dataf(!\RegFile|read_data1[28]~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[28]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[28]~156 .extended_lut = "off";
defparam \RegFile|read_data1[28]~156 .lut_mask = 64'h00005050F0F0F0F0;
defparam \RegFile|read_data1[28]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N3
cyclonev_lcell_comb \alu_a_mux|out[28]~28 (
// Equation(s):
// \alu_a_mux|out[28]~28_combout  = ( \RegFile|read_data1[28]~156_combout  & ( \Control|WideOr1~1_combout  & ( !\Control|Decoder1~0_combout  ) ) ) # ( \RegFile|read_data1[28]~156_combout  & ( !\Control|WideOr1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Decoder1~0_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data1[28]~156_combout ),
	.dataf(!\Control|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[28]~28 .extended_lut = "off";
defparam \alu_a_mux|out[28]~28 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \alu_a_mux|out[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N36
cyclonev_lcell_comb \ALU|ShiftLeft0~26 (
// Equation(s):
// \ALU|ShiftLeft0~26_combout  = ( \alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~17_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~6_combout ) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~17_combout  & ( 
// (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~25_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~7_combout )) ) ) ) # ( \alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~17_combout  & ( (\alu_a_mux|out[3]~3_combout  & 
// \ALU|ShiftLeft0~6_combout ) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~17_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~25_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~7_combout )) ) ) )

	.dataa(!\ALU|ShiftLeft0~7_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~25_combout ),
	.datad(!\ALU|ShiftLeft0~6_combout ),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\ALU|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~26 .extended_lut = "off";
defparam \ALU|ShiftLeft0~26 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \ALU|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N36
cyclonev_lcell_comb \ALU|O_out[30]~187 (
// Equation(s):
// \ALU|O_out[30]~187_combout  = ( \RegFile|read_data1[3]~178_combout  & ( \RegFile|read_data1[0]~175_combout  & ( (!\InstructionMemory|rom~79_combout  & (\InstructionMemory|rom~57_combout  & (\Control|WideOr1~1_combout  & \Control|Decoder1~0_combout ))) ) ) 
// ) # ( !\RegFile|read_data1[3]~178_combout  & ( \RegFile|read_data1[0]~175_combout  & ( (!\InstructionMemory|rom~79_combout  & (\InstructionMemory|rom~57_combout  & (\Control|WideOr1~1_combout  & \Control|Decoder1~0_combout ))) ) ) ) # ( 
// \RegFile|read_data1[3]~178_combout  & ( !\RegFile|read_data1[0]~175_combout  & ( (!\InstructionMemory|rom~79_combout  & (\InstructionMemory|rom~57_combout  & (\Control|WideOr1~1_combout  & \Control|Decoder1~0_combout ))) ) ) ) # ( 
// !\RegFile|read_data1[3]~178_combout  & ( !\RegFile|read_data1[0]~175_combout  & ( (!\Control|WideOr1~1_combout ) # ((!\Control|Decoder1~0_combout ) # ((!\InstructionMemory|rom~79_combout  & \InstructionMemory|rom~57_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~79_combout ),
	.datab(!\InstructionMemory|rom~57_combout ),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(!\RegFile|read_data1[3]~178_combout ),
	.dataf(!\RegFile|read_data1[0]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[30]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[30]~187 .extended_lut = "off";
defparam \ALU|O_out[30]~187 .lut_mask = 64'hFFF2000200020002;
defparam \ALU|O_out[30]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N39
cyclonev_lcell_comb \ALU|O_out[30]~186 (
// Equation(s):
// \ALU|O_out[30]~186_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_a_mux|out[1]~1_combout  & ( !\alu_a_mux|out[3]~3_combout  ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( \alu_a_mux|out[1]~1_combout  & ( !\alu_a_mux|out[3]~3_combout  ) ) ) # ( 
// !\alu_a_mux|out[0]~0_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( !\alu_a_mux|out[3]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[30]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[30]~186 .extended_lut = "off";
defparam \ALU|O_out[30]~186 .lut_mask = 64'hFF000000FF00FF00;
defparam \ALU|O_out[30]~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N42
cyclonev_lcell_comb \ALU|O_out[28]~188 (
// Equation(s):
// \ALU|O_out[28]~188_combout  = ( \ALU|O_out[30]~187_combout  & ( \ALU|O_out[30]~186_combout  & ( \alu_b_mux|out[25]~36_combout  ) ) ) # ( !\ALU|O_out[30]~187_combout  & ( \ALU|O_out[30]~186_combout  & ( \alu_b_mux|out[26]~37_combout  ) ) ) # ( 
// \ALU|O_out[30]~187_combout  & ( !\ALU|O_out[30]~186_combout  & ( \alu_b_mux|out[27]~39_combout  ) ) ) # ( !\ALU|O_out[30]~187_combout  & ( !\ALU|O_out[30]~186_combout  & ( \ALU|ShiftLeft0~39_combout  ) ) )

	.dataa(!\alu_b_mux|out[26]~37_combout ),
	.datab(!\ALU|ShiftLeft0~39_combout ),
	.datac(!\alu_b_mux|out[27]~39_combout ),
	.datad(!\alu_b_mux|out[25]~36_combout ),
	.datae(!\ALU|O_out[30]~187_combout ),
	.dataf(!\ALU|O_out[30]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[28]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[28]~188 .extended_lut = "off";
defparam \ALU|O_out[28]~188 .lut_mask = 64'h33330F0F555500FF;
defparam \ALU|O_out[28]~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N36
cyclonev_lcell_comb \ALU|O_out[28]~191 (
// Equation(s):
// \ALU|O_out[28]~191_combout  = ( \ALU|ShiftLeft0~43_combout  & ( \ALU|O_out[28]~188_combout  & ( (!\ALU|O_out[30]~189_combout  & (((\ALU|ShiftLeft0~26_combout )) # (\ALU|O_out[30]~190_combout ))) # (\ALU|O_out[30]~189_combout  & 
// ((!\ALU|O_out[30]~190_combout ) # ((\ALU|ShiftLeft0~33_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~43_combout  & ( \ALU|O_out[28]~188_combout  & ( (!\ALU|O_out[30]~189_combout  & (!\ALU|O_out[30]~190_combout  & ((\ALU|ShiftLeft0~26_combout )))) # 
// (\ALU|O_out[30]~189_combout  & ((!\ALU|O_out[30]~190_combout ) # ((\ALU|ShiftLeft0~33_combout )))) ) ) ) # ( \ALU|ShiftLeft0~43_combout  & ( !\ALU|O_out[28]~188_combout  & ( (!\ALU|O_out[30]~189_combout  & (((\ALU|ShiftLeft0~26_combout )) # 
// (\ALU|O_out[30]~190_combout ))) # (\ALU|O_out[30]~189_combout  & (\ALU|O_out[30]~190_combout  & (\ALU|ShiftLeft0~33_combout ))) ) ) ) # ( !\ALU|ShiftLeft0~43_combout  & ( !\ALU|O_out[28]~188_combout  & ( (!\ALU|O_out[30]~189_combout  & 
// (!\ALU|O_out[30]~190_combout  & ((\ALU|ShiftLeft0~26_combout )))) # (\ALU|O_out[30]~189_combout  & (\ALU|O_out[30]~190_combout  & (\ALU|ShiftLeft0~33_combout ))) ) ) )

	.dataa(!\ALU|O_out[30]~189_combout ),
	.datab(!\ALU|O_out[30]~190_combout ),
	.datac(!\ALU|ShiftLeft0~33_combout ),
	.datad(!\ALU|ShiftLeft0~26_combout ),
	.datae(!\ALU|ShiftLeft0~43_combout ),
	.dataf(!\ALU|O_out[28]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[28]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[28]~191 .extended_lut = "off";
defparam \ALU|O_out[28]~191 .lut_mask = 64'h018923AB45CD67EF;
defparam \ALU|O_out[28]~191 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y21_N48
cyclonev_lcell_comb \ALU|O_out[28]~185 (
// Equation(s):
// \ALU|O_out[28]~185_combout  = ( \alu_a_mux|out[4]~4_combout  & ( \ALU|Equal0~1_combout  & ( (!\Control|Selector10~3_combout  & \alu_b_mux|out[31]~47_combout ) ) ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( \ALU|Equal0~1_combout  & ( 
// \ALU|ShiftRight1~3_combout  ) ) ) # ( \alu_a_mux|out[4]~4_combout  & ( !\ALU|Equal0~1_combout  & ( (!\Control|Selector10~3_combout  & \alu_b_mux|out[31]~47_combout ) ) ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( !\ALU|Equal0~1_combout  & ( 
// (!\Control|Selector10~3_combout  & \alu_b_mux|out[31]~47_combout ) ) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(gnd),
	.datac(!\ALU|ShiftRight1~3_combout ),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(!\alu_a_mux|out[4]~4_combout ),
	.dataf(!\ALU|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[28]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[28]~185 .extended_lut = "off";
defparam \ALU|O_out[28]~185 .lut_mask = 64'h00AA00AA0F0F00AA;
defparam \ALU|O_out[28]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N12
cyclonev_lcell_comb \ALU|O_out[28]~194 (
// Equation(s):
// \ALU|O_out[28]~194_combout  = ( \ALU|O_out[28]~185_combout  & ( \ALU|O_out[30]~193_combout  & ( (!\ALU|O_out[30]~192_combout  & (\ALU|O_out[28]~191_combout )) # (\ALU|O_out[30]~192_combout  & ((\alu_b_mux|out[28]~41_combout ))) ) ) ) # ( 
// !\ALU|O_out[28]~185_combout  & ( \ALU|O_out[30]~193_combout  & ( (!\ALU|O_out[30]~192_combout  & (\ALU|O_out[28]~191_combout )) # (\ALU|O_out[30]~192_combout  & ((\alu_b_mux|out[28]~41_combout ))) ) ) ) # ( \ALU|O_out[28]~185_combout  & ( 
// !\ALU|O_out[30]~193_combout  & ( (\alu_a_mux|out[28]~28_combout ) # (\ALU|O_out[30]~192_combout ) ) ) ) # ( !\ALU|O_out[28]~185_combout  & ( !\ALU|O_out[30]~193_combout  & ( (!\ALU|O_out[30]~192_combout  & \alu_a_mux|out[28]~28_combout ) ) ) )

	.dataa(!\ALU|O_out[30]~192_combout ),
	.datab(!\alu_a_mux|out[28]~28_combout ),
	.datac(!\ALU|O_out[28]~191_combout ),
	.datad(!\alu_b_mux|out[28]~41_combout ),
	.datae(!\ALU|O_out[28]~185_combout ),
	.dataf(!\ALU|O_out[30]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[28]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[28]~194 .extended_lut = "off";
defparam \ALU|O_out[28]~194 .lut_mask = 64'h222277770A5F0A5F;
defparam \ALU|O_out[28]~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N45
cyclonev_lcell_comb \ALU|O_out[28]~195 (
// Equation(s):
// \ALU|O_out[28]~195_combout  = ( \Control|Selector10~3_combout  & ( \alu_a_mux|out[28]~28_combout  & ( !\Control|Selector9~5_combout  $ (\alu_b_mux|out[28]~41_combout ) ) ) ) # ( !\Control|Selector10~3_combout  & ( \alu_a_mux|out[28]~28_combout  & ( 
// \Control|Selector9~5_combout  ) ) ) # ( \Control|Selector10~3_combout  & ( !\alu_a_mux|out[28]~28_combout  & ( (!\Control|Selector9~5_combout  & \alu_b_mux|out[28]~41_combout ) ) ) ) # ( !\Control|Selector10~3_combout  & ( !\alu_a_mux|out[28]~28_combout  
// & ( !\Control|Selector9~5_combout  $ (\alu_b_mux|out[28]~41_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_b_mux|out[28]~41_combout ),
	.datad(gnd),
	.datae(!\Control|Selector10~3_combout ),
	.dataf(!\alu_a_mux|out[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[28]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[28]~195 .extended_lut = "off";
defparam \ALU|O_out[28]~195 .lut_mask = 64'hC3C30C0C3333C3C3;
defparam \ALU|O_out[28]~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N24
cyclonev_lcell_comb \RegFile|registers[28][26]~feeder (
// Equation(s):
// \RegFile|registers[28][26]~feeder_combout  = ( \pc_to_reg_mux|out[26]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[26]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[28][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[28][26]~feeder .extended_lut = "off";
defparam \RegFile|registers[28][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[28][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N26
dffeas \RegFile|registers[28][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[28][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][26] .is_wysiwyg = "true";
defparam \RegFile|registers[28][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N0
cyclonev_lcell_comb \RegFile|registers[30][26]~feeder (
// Equation(s):
// \RegFile|registers[30][26]~feeder_combout  = ( \pc_to_reg_mux|out[26]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[26]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][26]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N1
dffeas \RegFile|registers[30][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][26] .is_wysiwyg = "true";
defparam \RegFile|registers[30][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N51
cyclonev_lcell_comb \RegFile|registers[29][26]~feeder (
// Equation(s):
// \RegFile|registers[29][26]~feeder_combout  = ( \pc_to_reg_mux|out[26]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[26]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][26]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N53
dffeas \RegFile|registers[29][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][26] .is_wysiwyg = "true";
defparam \RegFile|registers[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N7
dffeas \RegFile|registers[31][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][26] .is_wysiwyg = "true";
defparam \RegFile|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N6
cyclonev_lcell_comb \RegFile|read_data1[26]~141 (
// Equation(s):
// \RegFile|read_data1[26]~141_combout  = ( \RegFile|registers[31][26]~q  & ( \InstructionMemory|rom~169_combout  & ( (\InstructionMemory|rom~159_combout ) # (\RegFile|registers[30][26]~q ) ) ) ) # ( !\RegFile|registers[31][26]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[30][26]~q  & !\InstructionMemory|rom~159_combout ) ) ) ) # ( \RegFile|registers[31][26]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[28][26]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[29][26]~q ))) ) ) ) # ( !\RegFile|registers[31][26]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[28][26]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[29][26]~q ))) ) ) )

	.dataa(!\RegFile|registers[28][26]~q ),
	.datab(!\RegFile|registers[30][26]~q ),
	.datac(!\InstructionMemory|rom~159_combout ),
	.datad(!\RegFile|registers[29][26]~q ),
	.datae(!\RegFile|registers[31][26]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[26]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[26]~141 .extended_lut = "off";
defparam \RegFile|read_data1[26]~141 .lut_mask = 64'h505F505F30303F3F;
defparam \RegFile|read_data1[26]~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y18_N5
dffeas \RegFile|registers[3][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][26] .is_wysiwyg = "true";
defparam \RegFile|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N41
dffeas \RegFile|registers[2][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][26] .is_wysiwyg = "true";
defparam \RegFile|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N53
dffeas \RegFile|registers[1][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][26] .is_wysiwyg = "true";
defparam \RegFile|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N18
cyclonev_lcell_comb \RegFile|read_data1[26]~143 (
// Equation(s):
// \RegFile|read_data1[26]~143_combout  = ( \RegFile|registers[1][26]~q  & ( (!\InstructionMemory|rom~169_combout  & (\InstructionMemory|rom~159_combout )) # (\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[2][26]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[3][26]~q )))) ) ) # ( !\RegFile|registers[1][26]~q  & ( (\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[2][26]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[3][26]~q )))) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\InstructionMemory|rom~159_combout ),
	.datac(!\RegFile|registers[3][26]~q ),
	.datad(!\RegFile|registers[2][26]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[1][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[26]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[26]~143 .extended_lut = "off";
defparam \RegFile|read_data1[26]~143 .lut_mask = 64'h0145014523672367;
defparam \RegFile|read_data1[26]~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N18
cyclonev_lcell_comb \RegFile|registers[26][26]~feeder (
// Equation(s):
// \RegFile|registers[26][26]~feeder_combout  = ( \pc_to_reg_mux|out[26]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[26]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[26][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[26][26]~feeder .extended_lut = "off";
defparam \RegFile|registers[26][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[26][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N19
dffeas \RegFile|registers[26][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[26][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][26] .is_wysiwyg = "true";
defparam \RegFile|registers[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N32
dffeas \RegFile|registers[27][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][26] .is_wysiwyg = "true";
defparam \RegFile|registers[27][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N33
cyclonev_lcell_comb \RegFile|registers[24][26]~feeder (
// Equation(s):
// \RegFile|registers[24][26]~feeder_combout  = ( \pc_to_reg_mux|out[26]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[26]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][26]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[24][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N34
dffeas \RegFile|registers[24][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][26] .is_wysiwyg = "true";
defparam \RegFile|registers[24][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N30
cyclonev_lcell_comb \RegFile|read_data1[26]~140 (
// Equation(s):
// \RegFile|read_data1[26]~140_combout  = ( \RegFile|registers[27][26]~q  & ( \RegFile|registers[24][26]~q  & ( (!\InstructionMemory|rom~169_combout  & (((!\InstructionMemory|rom~159_combout )) # (\RegFile|registers[25][26]~q ))) # 
// (\InstructionMemory|rom~169_combout  & (((\RegFile|registers[26][26]~q ) # (\InstructionMemory|rom~159_combout )))) ) ) ) # ( !\RegFile|registers[27][26]~q  & ( \RegFile|registers[24][26]~q  & ( (!\InstructionMemory|rom~169_combout  & 
// (((!\InstructionMemory|rom~159_combout )) # (\RegFile|registers[25][26]~q ))) # (\InstructionMemory|rom~169_combout  & (((!\InstructionMemory|rom~159_combout  & \RegFile|registers[26][26]~q )))) ) ) ) # ( \RegFile|registers[27][26]~q  & ( 
// !\RegFile|registers[24][26]~q  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[25][26]~q  & (\InstructionMemory|rom~159_combout ))) # (\InstructionMemory|rom~169_combout  & (((\RegFile|registers[26][26]~q ) # 
// (\InstructionMemory|rom~159_combout )))) ) ) ) # ( !\RegFile|registers[27][26]~q  & ( !\RegFile|registers[24][26]~q  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[25][26]~q  & (\InstructionMemory|rom~159_combout ))) # 
// (\InstructionMemory|rom~169_combout  & (((!\InstructionMemory|rom~159_combout  & \RegFile|registers[26][26]~q )))) ) ) )

	.dataa(!\RegFile|registers[25][26]~q ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\InstructionMemory|rom~159_combout ),
	.datad(!\RegFile|registers[26][26]~q ),
	.datae(!\RegFile|registers[27][26]~q ),
	.dataf(!\RegFile|registers[24][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[26]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[26]~140 .extended_lut = "off";
defparam \RegFile|read_data1[26]~140 .lut_mask = 64'h04340737C4F4C7F7;
defparam \RegFile|read_data1[26]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N30
cyclonev_lcell_comb \RegFile|registers[4][26]~feeder (
// Equation(s):
// \RegFile|registers[4][26]~feeder_combout  = ( \pc_to_reg_mux|out[26]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[26]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][26]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y16_N32
dffeas \RegFile|registers[4][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][26] .is_wysiwyg = "true";
defparam \RegFile|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N8
dffeas \RegFile|registers[5][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][26] .is_wysiwyg = "true";
defparam \RegFile|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N59
dffeas \RegFile|registers[6][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][26] .is_wysiwyg = "true";
defparam \RegFile|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N53
dffeas \RegFile|registers[7][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][26] .is_wysiwyg = "true";
defparam \RegFile|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N51
cyclonev_lcell_comb \RegFile|read_data1[26]~142 (
// Equation(s):
// \RegFile|read_data1[26]~142_combout  = ( \RegFile|registers[7][26]~q  & ( \InstructionMemory|rom~169_combout  & ( (\InstructionMemory|rom~159_combout ) # (\RegFile|registers[6][26]~q ) ) ) ) # ( !\RegFile|registers[7][26]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[6][26]~q  & !\InstructionMemory|rom~159_combout ) ) ) ) # ( \RegFile|registers[7][26]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[4][26]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[5][26]~q ))) ) ) ) # ( !\RegFile|registers[7][26]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[4][26]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[5][26]~q ))) ) ) )

	.dataa(!\RegFile|registers[4][26]~q ),
	.datab(!\RegFile|registers[5][26]~q ),
	.datac(!\RegFile|registers[6][26]~q ),
	.datad(!\InstructionMemory|rom~159_combout ),
	.datae(!\RegFile|registers[7][26]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[26]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[26]~142 .extended_lut = "off";
defparam \RegFile|read_data1[26]~142 .lut_mask = 64'h553355330F000FFF;
defparam \RegFile|read_data1[26]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N30
cyclonev_lcell_comb \RegFile|read_data1[26]~144 (
// Equation(s):
// \RegFile|read_data1[26]~144_combout  = ( \RegFile|read_data1[26]~140_combout  & ( \RegFile|read_data1[26]~142_combout  & ( (!\InstructionMemory|rom~174_combout  & (((\InstructionMemory|rom~179_combout ) # (\RegFile|read_data1[26]~143_combout )))) # 
// (\InstructionMemory|rom~174_combout  & (((!\InstructionMemory|rom~179_combout )) # (\RegFile|read_data1[26]~141_combout ))) ) ) ) # ( !\RegFile|read_data1[26]~140_combout  & ( \RegFile|read_data1[26]~142_combout  & ( (!\InstructionMemory|rom~174_combout  
// & (((\RegFile|read_data1[26]~143_combout  & !\InstructionMemory|rom~179_combout )))) # (\InstructionMemory|rom~174_combout  & (((!\InstructionMemory|rom~179_combout )) # (\RegFile|read_data1[26]~141_combout ))) ) ) ) # ( 
// \RegFile|read_data1[26]~140_combout  & ( !\RegFile|read_data1[26]~142_combout  & ( (!\InstructionMemory|rom~174_combout  & (((\InstructionMemory|rom~179_combout ) # (\RegFile|read_data1[26]~143_combout )))) # (\InstructionMemory|rom~174_combout  & 
// (\RegFile|read_data1[26]~141_combout  & ((\InstructionMemory|rom~179_combout )))) ) ) ) # ( !\RegFile|read_data1[26]~140_combout  & ( !\RegFile|read_data1[26]~142_combout  & ( (!\InstructionMemory|rom~174_combout  & (((\RegFile|read_data1[26]~143_combout  
// & !\InstructionMemory|rom~179_combout )))) # (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[26]~141_combout  & ((\InstructionMemory|rom~179_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~174_combout ),
	.datab(!\RegFile|read_data1[26]~141_combout ),
	.datac(!\RegFile|read_data1[26]~143_combout ),
	.datad(!\InstructionMemory|rom~179_combout ),
	.datae(!\RegFile|read_data1[26]~140_combout ),
	.dataf(!\RegFile|read_data1[26]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[26]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[26]~144 .extended_lut = "off";
defparam \RegFile|read_data1[26]~144 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \RegFile|read_data1[26]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N6
cyclonev_lcell_comb \RegFile|read_data1[26]~179 (
// Equation(s):
// \RegFile|read_data1[26]~179_combout  = ( !\RegFile|Equal0~0_combout  & ( \RegFile|read_data1[26]~144_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\RegFile|read_data1[26]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[26]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[26]~179 .extended_lut = "off";
defparam \RegFile|read_data1[26]~179 .lut_mask = 64'h00000000FFFF0000;
defparam \RegFile|read_data1[26]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N18
cyclonev_lcell_comb \ALU|_~105 (
// Equation(s):
// \ALU|_~105_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[26]~37_combout  $ (((!\RegFile|read_data1[26]~179_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~103  ) + ( \ALU|_~102  ))
// \ALU|_~106  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[26]~37_combout  $ (((!\RegFile|read_data1[26]~179_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~103  ) + ( \ALU|_~102  ))
// \ALU|_~107  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[26]~179_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[26]~37_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_b_mux|out[26]~37_combout ),
	.datad(!\RegFile|read_data1[26]~179_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~102 ),
	.sharein(\ALU|_~103 ),
	.combout(),
	.sumout(\ALU|_~105_sumout ),
	.cout(\ALU|_~106 ),
	.shareout(\ALU|_~107 ));
// synopsys translate_off
defparam \ALU|_~105 .extended_lut = "off";
defparam \ALU|_~105 .lut_mask = 64'h000000820000C369;
defparam \ALU|_~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N21
cyclonev_lcell_comb \ALU|_~109 (
// Equation(s):
// \ALU|_~109_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[27]~39_combout  $ (((!\RegFile|read_data1[27]~150_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~107  ) + ( \ALU|_~106  ))
// \ALU|_~110  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[27]~39_combout  $ (((!\RegFile|read_data1[27]~150_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~107  ) + ( \ALU|_~106  ))
// \ALU|_~111  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[27]~150_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[27]~39_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\RegFile|read_data1[27]~150_combout ),
	.datad(!\alu_b_mux|out[27]~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~106 ),
	.sharein(\ALU|_~107 ),
	.combout(),
	.sumout(\ALU|_~109_sumout ),
	.cout(\ALU|_~110 ),
	.shareout(\ALU|_~111 ));
// synopsys translate_off
defparam \ALU|_~109 .extended_lut = "off";
defparam \ALU|_~109 .lut_mask = 64'h000008020000C639;
defparam \ALU|_~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N24
cyclonev_lcell_comb \ALU|_~113 (
// Equation(s):
// \ALU|_~113_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[28]~41_combout  $ (((!\RegFile|read_data1[28]~156_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~111  ) + ( \ALU|_~110  ))
// \ALU|_~114  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[28]~41_combout  $ (((!\RegFile|read_data1[28]~156_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~111  ) + ( \ALU|_~110  ))
// \ALU|_~115  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[28]~156_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[28]~41_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_b_mux|out[28]~41_combout ),
	.datad(!\RegFile|read_data1[28]~156_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~110 ),
	.sharein(\ALU|_~111 ),
	.combout(),
	.sumout(\ALU|_~113_sumout ),
	.cout(\ALU|_~114 ),
	.shareout(\ALU|_~115 ));
// synopsys translate_off
defparam \ALU|_~113 .extended_lut = "off";
defparam \ALU|_~113 .lut_mask = 64'h000000820000C369;
defparam \ALU|_~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N51
cyclonev_lcell_comb \ALU|O_out[28]~196 (
// Equation(s):
// \ALU|O_out[28]~196_combout  = ( \ALU|O_out[28]~195_combout  & ( \ALU|_~113_sumout  & ( ((!\ALU|O_out[1]~26_combout  & \ALU|O_out[28]~194_combout )) # (\ALU|Equal2~0_combout ) ) ) ) # ( !\ALU|O_out[28]~195_combout  & ( \ALU|_~113_sumout  & ( 
// (!\ALU|O_out[1]~26_combout  & ((\ALU|Equal2~0_combout ) # (\ALU|O_out[28]~194_combout ))) ) ) ) # ( \ALU|O_out[28]~195_combout  & ( !\ALU|_~113_sumout  & ( (!\ALU|O_out[1]~26_combout  & (\ALU|O_out[28]~194_combout  & !\ALU|Equal2~0_combout )) # 
// (\ALU|O_out[1]~26_combout  & ((\ALU|Equal2~0_combout ))) ) ) ) # ( !\ALU|O_out[28]~195_combout  & ( !\ALU|_~113_sumout  & ( (!\ALU|O_out[1]~26_combout  & (\ALU|O_out[28]~194_combout  & !\ALU|Equal2~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ALU|O_out[1]~26_combout ),
	.datac(!\ALU|O_out[28]~194_combout ),
	.datad(!\ALU|Equal2~0_combout ),
	.datae(!\ALU|O_out[28]~195_combout ),
	.dataf(!\ALU|_~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[28]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[28]~196 .extended_lut = "off";
defparam \ALU|O_out[28]~196 .lut_mask = 64'h0C000C330CCC0CFF;
defparam \ALU|O_out[28]~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N54
cyclonev_lcell_comb \DataMem|Equal0~6 (
// Equation(s):
// \DataMem|Equal0~6_combout  = ( \ALU|O_out[28]~196_combout  & ( (!\ALU|O_out[31]~213_combout  & (!\ALU|O_out[22]~157_combout  & (!\ALU|O_out[21]~151_combout  & !\ALU|O_out[25]~176_combout ))) ) )

	.dataa(!\ALU|O_out[31]~213_combout ),
	.datab(!\ALU|O_out[22]~157_combout ),
	.datac(!\ALU|O_out[21]~151_combout ),
	.datad(!\ALU|O_out[25]~176_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[28]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~6 .extended_lut = "off";
defparam \DataMem|Equal0~6 .lut_mask = 64'h0000000080008000;
defparam \DataMem|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N0
cyclonev_lcell_comb \ALU|O_out[1]~22 (
// Equation(s):
// \ALU|O_out[1]~22_combout  = ( \alu_a_mux|out[4]~4_combout  & ( \ALU|Equal0~0_combout  & ( (!\Control|Selector10~3_combout  & (\Control|Selector9~5_combout  & !\ALU|Equal5~0_combout )) ) ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( \ALU|Equal0~0_combout  & ( 
// (!\ALU|Equal5~0_combout  & ((\ALU|Equal0~1_combout ) # (\Control|Selector9~5_combout ))) ) ) ) # ( \alu_a_mux|out[4]~4_combout  & ( !\ALU|Equal0~0_combout  & ( (!\Control|Selector10~3_combout  & (\Control|Selector9~5_combout  & !\ALU|Equal5~0_combout )) ) 
// ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( !\ALU|Equal0~0_combout  & ( (\Control|Selector9~5_combout  & !\ALU|Equal5~0_combout ) ) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\ALU|Equal5~0_combout ),
	.datad(!\ALU|Equal0~1_combout ),
	.datae(!\alu_a_mux|out[4]~4_combout ),
	.dataf(!\ALU|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~22 .extended_lut = "off";
defparam \ALU|O_out[1]~22 .lut_mask = 64'h3030202030F02020;
defparam \ALU|O_out[1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N48
cyclonev_lcell_comb \ALU|O_out[1]~24 (
// Equation(s):
// \ALU|O_out[1]~24_combout  = ( \alu_a_mux|out[4]~4_combout  & ( \ALU|O_out[7]~23_combout  & ( !\ALU|Equal5~0_combout  ) ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( \ALU|O_out[7]~23_combout  & ( !\ALU|Equal5~0_combout  ) ) ) # ( \alu_a_mux|out[4]~4_combout  & 
// ( !\ALU|O_out[7]~23_combout  & ( (!\Control|Selector9~5_combout  & !\ALU|Equal5~0_combout ) ) ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( !\ALU|O_out[7]~23_combout  & ( (!\Control|Selector9~5_combout  & (!\ALU|Equal5~0_combout  & ((!\ALU|Equal0~0_combout ) 
// # (!\ALU|Equal0~1_combout )))) ) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\ALU|Equal0~0_combout ),
	.datac(!\ALU|Equal5~0_combout ),
	.datad(!\ALU|Equal0~1_combout ),
	.datae(!\alu_a_mux|out[4]~4_combout ),
	.dataf(!\ALU|O_out[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~24 .extended_lut = "off";
defparam \ALU|O_out[1]~24 .lut_mask = 64'hA080A0A0F0F0F0F0;
defparam \ALU|O_out[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N51
cyclonev_lcell_comb \Control|Selector10~4 (
// Equation(s):
// \Control|Selector10~4_combout  = ( !\Control|Selector10~0_combout  & ( (!\InstructionMemory|data_out[27]~2_combout  & (((!\InstructionMemory|rom~9_combout  & \Control|Decoder0~1_combout )) # (\InstructionMemory|rom~4_combout ))) ) )

	.dataa(!\InstructionMemory|data_out[27]~2_combout ),
	.datab(!\InstructionMemory|rom~9_combout ),
	.datac(!\InstructionMemory|rom~4_combout ),
	.datad(!\Control|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector10~4 .extended_lut = "off";
defparam \Control|Selector10~4 .lut_mask = 64'h0A8A0A8A00000000;
defparam \Control|Selector10~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N54
cyclonev_lcell_comb \ALU|O_out[26]~14 (
// Equation(s):
// \ALU|O_out[26]~14_combout  = ( !\Control|Selector9~5_combout  & ( \Control|Selector10~4_combout  & ( ((\InstructionMemory|data_out[26]~1_combout  & (!\Control|Selector10~0_combout  & !\Control|Selector10~2_combout ))) # 
// (\InstructionMemory|data_out[31]~4_combout ) ) ) ) # ( !\Control|Selector9~5_combout  & ( !\Control|Selector10~4_combout  & ( (!\InstructionMemory|data_out[26]~1_combout ) # (((!\Control|Selector10~0_combout  & !\Control|Selector10~2_combout )) # 
// (\InstructionMemory|data_out[31]~4_combout )) ) ) )

	.dataa(!\InstructionMemory|data_out[26]~1_combout ),
	.datab(!\Control|Selector10~0_combout ),
	.datac(!\Control|Selector10~2_combout ),
	.datad(!\InstructionMemory|data_out[31]~4_combout ),
	.datae(!\Control|Selector9~5_combout ),
	.dataf(!\Control|Selector10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[26]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[26]~14 .extended_lut = "off";
defparam \ALU|O_out[26]~14 .lut_mask = 64'hEAFF000040FF0000;
defparam \ALU|O_out[26]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N39
cyclonev_lcell_comb \ALU|O_out[1]~15 (
// Equation(s):
// \ALU|O_out[1]~15_combout  = ( \RegFile|read_data1[4]~27_combout  & ( !\ALU|O_out[26]~14_combout  & ( (!\Control|WideOr1~1_combout  & (((!\RegFile|Equal0~0_combout )))) # (\Control|WideOr1~1_combout  & ((!\Control|Decoder1~0_combout  & 
// ((!\RegFile|Equal0~0_combout ))) # (\Control|Decoder1~0_combout  & (\InstructionMemory|rom~79_combout )))) ) ) ) # ( !\RegFile|read_data1[4]~27_combout  & ( !\ALU|O_out[26]~14_combout  & ( (\InstructionMemory|rom~79_combout  & (\Control|WideOr1~1_combout  
// & \Control|Decoder1~0_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~79_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(!\Control|Decoder1~0_combout ),
	.datad(!\RegFile|Equal0~0_combout ),
	.datae(!\RegFile|read_data1[4]~27_combout ),
	.dataf(!\ALU|O_out[26]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~15 .extended_lut = "off";
defparam \ALU|O_out[1]~15 .lut_mask = 64'h0101FD0100000000;
defparam \ALU|O_out[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N18
cyclonev_lcell_comb \ALU|O_out[1]~16 (
// Equation(s):
// \ALU|O_out[1]~16_combout  = ( \Control|Selector10~2_combout  & ( \Control|Selector10~4_combout  & ( (!\InstructionMemory|data_out[31]~4_combout  & !\Control|Selector9~5_combout ) ) ) ) # ( !\Control|Selector10~2_combout  & ( \Control|Selector10~4_combout  
// & ( (!\InstructionMemory|data_out[31]~4_combout  & (!\Control|Selector9~5_combout  & ((!\InstructionMemory|data_out[26]~1_combout ) # (\Control|Selector10~0_combout )))) ) ) ) # ( \Control|Selector10~2_combout  & ( !\Control|Selector10~4_combout  & ( 
// (!\InstructionMemory|data_out[31]~4_combout  & (\InstructionMemory|data_out[26]~1_combout  & !\Control|Selector9~5_combout )) ) ) ) # ( !\Control|Selector10~2_combout  & ( !\Control|Selector10~4_combout  & ( (!\InstructionMemory|data_out[31]~4_combout  & 
// (\InstructionMemory|data_out[26]~1_combout  & (!\Control|Selector9~5_combout  & \Control|Selector10~0_combout ))) ) ) )

	.dataa(!\InstructionMemory|data_out[31]~4_combout ),
	.datab(!\InstructionMemory|data_out[26]~1_combout ),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\Control|Selector10~0_combout ),
	.datae(!\Control|Selector10~2_combout ),
	.dataf(!\Control|Selector10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~16 .extended_lut = "off";
defparam \ALU|O_out[1]~16 .lut_mask = 64'h0020202080A0A0A0;
defparam \ALU|O_out[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N36
cyclonev_lcell_comb \ALU|O_out[1]~17 (
// Equation(s):
// \ALU|O_out[1]~17_combout  = ( \RegFile|read_data1[4]~27_combout  & ( !\ALU|O_out[1]~16_combout  & ( (!\Control|WideOr1~1_combout  & (((!\RegFile|Equal0~0_combout )))) # (\Control|WideOr1~1_combout  & ((!\Control|Decoder1~0_combout  & 
// ((!\RegFile|Equal0~0_combout ))) # (\Control|Decoder1~0_combout  & (\InstructionMemory|rom~79_combout )))) ) ) ) # ( !\RegFile|read_data1[4]~27_combout  & ( !\ALU|O_out[1]~16_combout  & ( (\InstructionMemory|rom~79_combout  & (\Control|WideOr1~1_combout  
// & \Control|Decoder1~0_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~79_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(!\RegFile|read_data1[4]~27_combout ),
	.dataf(!\ALU|O_out[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~17 .extended_lut = "off";
defparam \ALU|O_out[1]~17 .lut_mask = 64'h0011F0D100000000;
defparam \ALU|O_out[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y22_N42
cyclonev_lcell_comb \ALU|O_out[1]~19 (
// Equation(s):
// \ALU|O_out[1]~19_combout  = ( \ALU|ShiftRight1~13_combout  & ( (\ALU|O_out[1]~15_combout  & (!\ALU|O_out[1]~17_combout  & ((\ALU|ShiftRight1~14_combout ) # (\alu_a_mux|out[2]~2_combout )))) ) ) # ( !\ALU|ShiftRight1~13_combout  & ( 
// (!\alu_a_mux|out[2]~2_combout  & (\ALU|O_out[1]~15_combout  & (!\ALU|O_out[1]~17_combout  & \ALU|ShiftRight1~14_combout ))) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\ALU|O_out[1]~15_combout ),
	.datac(!\ALU|O_out[1]~17_combout ),
	.datad(!\ALU|ShiftRight1~14_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~19 .extended_lut = "off";
defparam \ALU|O_out[1]~19 .lut_mask = 64'h0020002010301030;
defparam \ALU|O_out[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y22_N0
cyclonev_lcell_comb \ALU|O_out[1]~18 (
// Equation(s):
// \ALU|O_out[1]~18_combout  = ( \ALU|O_out[1]~15_combout  & ( \ALU|ShiftRight1~12_combout  & ( (!\ALU|O_out[1]~17_combout  & ((!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight1~11_combout ))) ) ) ) # ( !\ALU|O_out[1]~15_combout  & ( 
// \ALU|ShiftRight1~12_combout  & ( (\ALU|O_out[1]~17_combout  & ((!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight1~11_combout ))) ) ) ) # ( \ALU|O_out[1]~15_combout  & ( !\ALU|ShiftRight1~12_combout  & ( (!\ALU|O_out[1]~17_combout  & 
// (\alu_a_mux|out[2]~2_combout  & \ALU|ShiftRight1~11_combout )) ) ) ) # ( !\ALU|O_out[1]~15_combout  & ( !\ALU|ShiftRight1~12_combout  & ( (\ALU|O_out[1]~17_combout  & (\alu_a_mux|out[2]~2_combout  & \ALU|ShiftRight1~11_combout )) ) ) )

	.dataa(!\ALU|O_out[1]~17_combout ),
	.datab(gnd),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\ALU|ShiftRight1~11_combout ),
	.datae(!\ALU|O_out[1]~15_combout ),
	.dataf(!\ALU|ShiftRight1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~18 .extended_lut = "off";
defparam \ALU|O_out[1]~18 .lut_mask = 64'h0005000A5055A0AA;
defparam \ALU|O_out[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N18
cyclonev_lcell_comb \ALU|O_out[2]~13 (
// Equation(s):
// \ALU|O_out[2]~13_combout  = ( \Control|WideOr1~1_combout  & ( \RegFile|read_data1[4]~187_combout  & ( (!\InstructionMemory|rom~79_combout  & \Control|Decoder1~0_combout ) ) ) ) # ( \Control|WideOr1~1_combout  & ( !\RegFile|read_data1[4]~187_combout  & ( 
// (!\InstructionMemory|rom~79_combout ) # (!\Control|Decoder1~0_combout ) ) ) ) # ( !\Control|WideOr1~1_combout  & ( !\RegFile|read_data1[4]~187_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~79_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(!\Control|WideOr1~1_combout ),
	.dataf(!\RegFile|read_data1[4]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[2]~13 .extended_lut = "off";
defparam \ALU|O_out[2]~13 .lut_mask = 64'hFFFFFFF0000000F0;
defparam \ALU|O_out[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N42
cyclonev_lcell_comb \ALU|ShiftRight1~16 (
// Equation(s):
// \ALU|ShiftRight1~16_combout  = ( \alu_b_mux|out[12]~13_combout  & ( \alu_b_mux|out[11]~61_combout  & ( ((!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[9]~11_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[10]~12_combout ))) # 
// (\alu_a_mux|out[1]~1_combout ) ) ) ) # ( !\alu_b_mux|out[12]~13_combout  & ( \alu_b_mux|out[11]~61_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[9]~11_combout ))) # (\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[10]~12_combout )))) # (\alu_a_mux|out[1]~1_combout  & (((!\alu_a_mux|out[0]~0_combout )))) ) ) ) # ( \alu_b_mux|out[12]~13_combout  & ( !\alu_b_mux|out[11]~61_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[9]~11_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[10]~12_combout )))) # (\alu_a_mux|out[1]~1_combout  & (((\alu_a_mux|out[0]~0_combout )))) ) ) ) # ( !\alu_b_mux|out[12]~13_combout  & ( !\alu_b_mux|out[11]~61_combout  & 
// ( (!\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[9]~11_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[10]~12_combout )))) ) ) )

	.dataa(!\alu_b_mux|out[10]~12_combout ),
	.datab(!\alu_b_mux|out[9]~11_combout ),
	.datac(!\alu_a_mux|out[1]~1_combout ),
	.datad(!\alu_a_mux|out[0]~0_combout ),
	.datae(!\alu_b_mux|out[12]~13_combout ),
	.dataf(!\alu_b_mux|out[11]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~16 .extended_lut = "off";
defparam \ALU|ShiftRight1~16 .lut_mask = 64'h3050305F3F503F5F;
defparam \ALU|ShiftRight1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N24
cyclonev_lcell_comb \ALU|ShiftRight1~15 (
// Equation(s):
// \ALU|ShiftRight1~15_combout  = ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[16]~18_combout  & ( (\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[15]~16_combout ) ) ) ) # ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[16]~18_combout  & ( 
// (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[13]~14_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[14]~15_combout )) ) ) ) # ( \alu_a_mux|out[1]~1_combout  & ( !\alu_b_mux|out[16]~18_combout  & ( (\alu_b_mux|out[15]~16_combout  & 
// !\alu_a_mux|out[0]~0_combout ) ) ) ) # ( !\alu_a_mux|out[1]~1_combout  & ( !\alu_b_mux|out[16]~18_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[13]~14_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[14]~15_combout )) ) ) )

	.dataa(!\alu_b_mux|out[15]~16_combout ),
	.datab(!\alu_b_mux|out[14]~15_combout ),
	.datac(!\alu_a_mux|out[0]~0_combout ),
	.datad(!\alu_b_mux|out[13]~14_combout ),
	.datae(!\alu_a_mux|out[1]~1_combout ),
	.dataf(!\alu_b_mux|out[16]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~15 .extended_lut = "off";
defparam \ALU|ShiftRight1~15 .lut_mask = 64'h03F3505003F35F5F;
defparam \ALU|ShiftRight1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y22_N54
cyclonev_lcell_comb \ALU|O_out[1]~20 (
// Equation(s):
// \ALU|O_out[1]~20_combout  = ( \ALU|O_out[1]~17_combout  & ( \ALU|ShiftRight0~1_combout  & ( !\ALU|O_out[1]~15_combout  ) ) ) # ( !\ALU|O_out[1]~17_combout  & ( \ALU|ShiftRight0~1_combout  & ( (!\ALU|O_out[1]~15_combout  & ((!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftRight1~16_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~15_combout ))))) ) ) ) # ( !\ALU|O_out[1]~17_combout  & ( !\ALU|ShiftRight0~1_combout  & ( (!\ALU|O_out[1]~15_combout  & ((!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftRight1~16_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~15_combout ))))) ) ) )

	.dataa(!\ALU|ShiftRight1~16_combout ),
	.datab(!\ALU|O_out[1]~15_combout ),
	.datac(!\ALU|ShiftRight1~15_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(!\ALU|O_out[1]~17_combout ),
	.dataf(!\ALU|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~20 .extended_lut = "off";
defparam \ALU|O_out[1]~20 .lut_mask = 64'h440C0000440CCCCC;
defparam \ALU|O_out[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N0
cyclonev_lcell_comb \ALU|O_out[1]~11 (
// Equation(s):
// \ALU|O_out[1]~11_combout  = ( \RegFile|read_data1[0]~175_combout  & ( \RegFile|read_data1[2]~177_combout  & ( (\Control|Decoder1~0_combout  & (!\InstructionMemory|rom~68_combout  & (\Control|WideOr1~1_combout  & \InstructionMemory|rom~57_combout ))) ) ) ) 
// # ( !\RegFile|read_data1[0]~175_combout  & ( \RegFile|read_data1[2]~177_combout  & ( (!\Control|Decoder1~0_combout ) # ((!\Control|WideOr1~1_combout ) # ((!\InstructionMemory|rom~68_combout  & \InstructionMemory|rom~57_combout ))) ) ) ) # ( 
// \RegFile|read_data1[0]~175_combout  & ( !\RegFile|read_data1[2]~177_combout  & ( (\Control|Decoder1~0_combout  & (!\InstructionMemory|rom~68_combout  & (\Control|WideOr1~1_combout  & \InstructionMemory|rom~57_combout ))) ) ) ) # ( 
// !\RegFile|read_data1[0]~175_combout  & ( !\RegFile|read_data1[2]~177_combout  & ( (\Control|Decoder1~0_combout  & (!\InstructionMemory|rom~68_combout  & (\Control|WideOr1~1_combout  & \InstructionMemory|rom~57_combout ))) ) ) )

	.dataa(!\Control|Decoder1~0_combout ),
	.datab(!\InstructionMemory|rom~68_combout ),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(!\InstructionMemory|rom~57_combout ),
	.datae(!\RegFile|read_data1[0]~175_combout ),
	.dataf(!\RegFile|read_data1[2]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~11 .extended_lut = "off";
defparam \ALU|O_out[1]~11 .lut_mask = 64'h00040004FAFE0004;
defparam \ALU|O_out[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y24_N39
cyclonev_lcell_comb \ALU|O_out[1]~10 (
// Equation(s):
// \ALU|O_out[1]~10_combout  = ( \alu_a_mux|out[1]~1_combout  & ( !\alu_a_mux|out[2]~2_combout  ) ) # ( !\alu_a_mux|out[1]~1_combout  & ( !\alu_a_mux|out[2]~2_combout  & ( !\alu_a_mux|out[0]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_a_mux|out[0]~0_combout ),
	.datad(gnd),
	.datae(!\alu_a_mux|out[1]~1_combout ),
	.dataf(!\alu_a_mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~10 .extended_lut = "off";
defparam \ALU|O_out[1]~10 .lut_mask = 64'hF0F0FFFF00000000;
defparam \ALU|O_out[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y24_N12
cyclonev_lcell_comb \ALU|ShiftRight1~10 (
// Equation(s):
// \ALU|ShiftRight1~10_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[8]~9_combout ) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[6]~7_combout  & ( 
// (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[5]~6_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[7]~8_combout )) ) ) ) # ( \alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[6]~7_combout  & ( (\alu_b_mux|out[8]~9_combout  & 
// \alu_a_mux|out[1]~1_combout ) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[5]~6_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[7]~8_combout )) ) ) )

	.dataa(!\alu_b_mux|out[7]~8_combout ),
	.datab(!\alu_b_mux|out[8]~9_combout ),
	.datac(!\alu_b_mux|out[5]~6_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_b_mux|out[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~10 .extended_lut = "off";
defparam \ALU|ShiftRight1~10 .lut_mask = 64'h0F5500330F55FF33;
defparam \ALU|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N15
cyclonev_lcell_comb \ALU|O_out[1]~12 (
// Equation(s):
// \ALU|O_out[1]~12_combout  = ( \ALU|O_out[1]~10_combout  & ( \ALU|ShiftRight1~10_combout  & ( (!\ALU|O_out[1]~11_combout  & (\alu_b_mux|out[3]~4_combout )) # (\ALU|O_out[1]~11_combout  & ((\alu_b_mux|out[4]~5_combout ))) ) ) ) # ( !\ALU|O_out[1]~10_combout 
//  & ( \ALU|ShiftRight1~10_combout  & ( (!\ALU|O_out[1]~11_combout ) # (\alu_b_mux|out[2]~3_combout ) ) ) ) # ( \ALU|O_out[1]~10_combout  & ( !\ALU|ShiftRight1~10_combout  & ( (!\ALU|O_out[1]~11_combout  & (\alu_b_mux|out[3]~4_combout )) # 
// (\ALU|O_out[1]~11_combout  & ((\alu_b_mux|out[4]~5_combout ))) ) ) ) # ( !\ALU|O_out[1]~10_combout  & ( !\ALU|ShiftRight1~10_combout  & ( (\ALU|O_out[1]~11_combout  & \alu_b_mux|out[2]~3_combout ) ) ) )

	.dataa(!\alu_b_mux|out[3]~4_combout ),
	.datab(!\ALU|O_out[1]~11_combout ),
	.datac(!\alu_b_mux|out[2]~3_combout ),
	.datad(!\alu_b_mux|out[4]~5_combout ),
	.datae(!\ALU|O_out[1]~10_combout ),
	.dataf(!\ALU|ShiftRight1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~12 .extended_lut = "off";
defparam \ALU|O_out[1]~12 .lut_mask = 64'h03034477CFCF4477;
defparam \ALU|O_out[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y22_N36
cyclonev_lcell_comb \ALU|O_out[1]~21 (
// Equation(s):
// \ALU|O_out[1]~21_combout  = ( \ALU|O_out[1]~20_combout  & ( \ALU|O_out[1]~12_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (!\ALU|O_out[1]~18_combout  & !\ALU|O_out[2]~13_combout )) ) ) ) # ( !\ALU|O_out[1]~20_combout  & ( \ALU|O_out[1]~12_combout  & ( 
// (!\alu_a_mux|out[3]~3_combout  & (((!\ALU|O_out[1]~18_combout  & !\ALU|O_out[2]~13_combout )))) # (\alu_a_mux|out[3]~3_combout  & (!\ALU|O_out[1]~19_combout )) ) ) ) # ( \ALU|O_out[1]~20_combout  & ( !\ALU|O_out[1]~12_combout  & ( 
// (!\alu_a_mux|out[3]~3_combout  & !\ALU|O_out[1]~18_combout ) ) ) ) # ( !\ALU|O_out[1]~20_combout  & ( !\ALU|O_out[1]~12_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((!\ALU|O_out[1]~18_combout ))) # (\alu_a_mux|out[3]~3_combout  & 
// (!\ALU|O_out[1]~19_combout )) ) ) )

	.dataa(!\alu_a_mux|out[3]~3_combout ),
	.datab(!\ALU|O_out[1]~19_combout ),
	.datac(!\ALU|O_out[1]~18_combout ),
	.datad(!\ALU|O_out[2]~13_combout ),
	.datae(!\ALU|O_out[1]~20_combout ),
	.dataf(!\ALU|O_out[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~21 .extended_lut = "off";
defparam \ALU|O_out[1]~21 .lut_mask = 64'hE4E4A0A0E444A000;
defparam \ALU|O_out[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N54
cyclonev_lcell_comb \ALU|O_out[1]~25 (
// Equation(s):
// \ALU|O_out[1]~25_combout  = ( \ALU|ShiftLeft0~2_combout  & ( \ALU|O_out[1]~21_combout  & ( (!\ALU|O_out[1]~22_combout  & (\alu_a_mux|out[1]~1_combout  & ((!\ALU|O_out[1]~24_combout )))) # (\ALU|O_out[1]~22_combout  & (((\ALU|O_out[1]~24_combout ) # 
// (\alu_b_mux|out[1]~2_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~2_combout  & ( \ALU|O_out[1]~21_combout  & ( (!\ALU|O_out[1]~24_combout  & ((!\ALU|O_out[1]~22_combout  & (\alu_a_mux|out[1]~1_combout )) # (\ALU|O_out[1]~22_combout  & 
// ((\alu_b_mux|out[1]~2_combout ))))) ) ) ) # ( \ALU|ShiftLeft0~2_combout  & ( !\ALU|O_out[1]~21_combout  & ( ((!\ALU|O_out[1]~22_combout  & (\alu_a_mux|out[1]~1_combout )) # (\ALU|O_out[1]~22_combout  & ((\alu_b_mux|out[1]~2_combout )))) # 
// (\ALU|O_out[1]~24_combout ) ) ) ) # ( !\ALU|ShiftLeft0~2_combout  & ( !\ALU|O_out[1]~21_combout  & ( (!\ALU|O_out[1]~22_combout  & (((\ALU|O_out[1]~24_combout )) # (\alu_a_mux|out[1]~1_combout ))) # (\ALU|O_out[1]~22_combout  & 
// (((\alu_b_mux|out[1]~2_combout  & !\ALU|O_out[1]~24_combout )))) ) ) )

	.dataa(!\ALU|O_out[1]~22_combout ),
	.datab(!\alu_a_mux|out[1]~1_combout ),
	.datac(!\alu_b_mux|out[1]~2_combout ),
	.datad(!\ALU|O_out[1]~24_combout ),
	.datae(!\ALU|ShiftLeft0~2_combout ),
	.dataf(!\ALU|O_out[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~25 .extended_lut = "off";
defparam \ALU|O_out[1]~25 .lut_mask = 64'h27AA27FF27002755;
defparam \ALU|O_out[1]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y22_N24
cyclonev_lcell_comb \Control|MemSize~1 (
// Equation(s):
// \Control|MemSize~1_combout  = ( !\InstructionMemory|rom~211_combout  & ( \InstructionMemory|rom~209_combout  & ( (!\InstructionMemory|rom~200_combout  & \Control|MemSize~0_combout ) ) ) )

	.dataa(!\InstructionMemory|rom~200_combout ),
	.datab(gnd),
	.datac(!\Control|MemSize~0_combout ),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~211_combout ),
	.dataf(!\InstructionMemory|rom~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|MemSize~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|MemSize~1 .extended_lut = "off";
defparam \Control|MemSize~1 .lut_mask = 64'h000000000A0A0000;
defparam \Control|MemSize~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N18
cyclonev_lcell_comb \DataMem|stack_seg|Mux0~0 (
// Equation(s):
// \DataMem|stack_seg|Mux0~0_combout  = ( !\ALU|O_out[1]~28_combout  & ( \ALU|O_out[0]~9_combout  & ( (\Control|Decoder1~3_combout  & ((\ALU|O_out[1]~25_combout ) # (\ALU|Equal2~0_combout ))) ) ) ) # ( \ALU|O_out[1]~28_combout  & ( !\ALU|O_out[0]~9_combout  
// & ( (!\Control|Decoder1~3_combout  & !\Control|MemSize~1_combout ) ) ) ) # ( !\ALU|O_out[1]~28_combout  & ( !\ALU|O_out[0]~9_combout  & ( (!\Control|Decoder1~3_combout  & (!\Control|MemSize~1_combout  $ (((\ALU|O_out[1]~25_combout ) # 
// (\ALU|Equal2~0_combout ))))) ) ) )

	.dataa(!\Control|Decoder1~3_combout ),
	.datab(!\ALU|Equal2~0_combout ),
	.datac(!\ALU|O_out[1]~25_combout ),
	.datad(!\Control|MemSize~1_combout ),
	.datae(!\ALU|O_out[1]~28_combout ),
	.dataf(!\ALU|O_out[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|Mux0~0 .extended_lut = "off";
defparam \DataMem|stack_seg|Mux0~0 .lut_mask = 64'h802AAA0015150000;
defparam \DataMem|stack_seg|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N6
cyclonev_lcell_comb \DataMem|data_seg|mem3~0 (
// Equation(s):
// \DataMem|data_seg|mem3~0_combout  = ( \DataMem|stack_seg|Mux0~0_combout  & ( (\DataMem|data_seg|mem1~0_combout  & (\DataMem|Equal0~2_combout  & (\DataMem|Equal0~10_combout  & \DataMem|Equal0~6_combout ))) ) )

	.dataa(!\DataMem|data_seg|mem1~0_combout ),
	.datab(!\DataMem|Equal0~2_combout ),
	.datac(!\DataMem|Equal0~10_combout ),
	.datad(!\DataMem|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\DataMem|stack_seg|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|data_seg|mem3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|data_seg|mem3~0 .extended_lut = "off";
defparam \DataMem|data_seg|mem3~0 .lut_mask = 64'h0000000000010001;
defparam \DataMem|data_seg|mem3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y23_N30
cyclonev_lcell_comb \Control|Decoder1~4 (
// Equation(s):
// \Control|Decoder1~4_combout  = ( \InstructionMemory|rom~210_combout  & ( !\InstructionMemory|rom~200_combout  & ( (!\reset~input_o  & (\InstructionMemory|rom~189_combout  & (\InstructionMemory|rom~209_combout  & !\InstructionMemory|rom~211_combout ))) ) ) 
// )

	.dataa(!\reset~input_o ),
	.datab(!\InstructionMemory|rom~189_combout ),
	.datac(!\InstructionMemory|rom~209_combout ),
	.datad(!\InstructionMemory|rom~211_combout ),
	.datae(!\InstructionMemory|rom~210_combout ),
	.dataf(!\InstructionMemory|rom~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Decoder1~4 .extended_lut = "off";
defparam \Control|Decoder1~4 .lut_mask = 64'h0000020000000000;
defparam \Control|Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N48
cyclonev_lcell_comb \RegFile|registers[8][24]~feeder (
// Equation(s):
// \RegFile|registers[8][24]~feeder_combout  = ( \pc_to_reg_mux|out[24]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[24]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N49
dffeas \RegFile|registers[8][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][24] .is_wysiwyg = "true";
defparam \RegFile|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N17
dffeas \RegFile|registers[10][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][24] .is_wysiwyg = "true";
defparam \RegFile|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N21
cyclonev_lcell_comb \RegFile|registers[9][24]~feeder (
// Equation(s):
// \RegFile|registers[9][24]~feeder_combout  = ( \pc_to_reg_mux|out[24]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[24]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[9][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[9][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[9][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[9][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N22
dffeas \RegFile|registers[9][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][24] .is_wysiwyg = "true";
defparam \RegFile|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N44
dffeas \RegFile|registers[11][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][24] .is_wysiwyg = "true";
defparam \RegFile|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N42
cyclonev_lcell_comb \RegFile|read_data2[24]~257 (
// Equation(s):
// \RegFile|read_data2[24]~257_combout  = ( \RegFile|registers[11][24]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[10][24]~q ) ) ) ) # ( !\RegFile|registers[11][24]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[10][24]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[11][24]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[8][24]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[9][24]~q ))) ) ) ) # ( !\RegFile|registers[11][24]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[8][24]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[9][24]~q ))) ) ) )

	.dataa(!\RegFile|registers[8][24]~q ),
	.datab(!\RegFile|registers[10][24]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[9][24]~q ),
	.datae(!\RegFile|registers[11][24]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[24]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[24]~257 .extended_lut = "off";
defparam \RegFile|read_data2[24]~257 .lut_mask = 64'h505F505F30303F3F;
defparam \RegFile|read_data2[24]~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N57
cyclonev_lcell_comb \RegFile|read_data2[24]~258 (
// Equation(s):
// \RegFile|read_data2[24]~258_combout  = ( \RegFile|read_data2[24]~257_combout  & ( (\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~150_combout  & !\InstructionMemory|rom~137_combout )) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[24]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[24]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[24]~258 .extended_lut = "off";
defparam \RegFile|read_data2[24]~258 .lut_mask = 64'h0000000030003000;
defparam \RegFile|read_data2[24]~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N56
dffeas \RegFile|registers[15][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][24] .is_wysiwyg = "true";
defparam \RegFile|registers[15][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N51
cyclonev_lcell_comb \RegFile|registers[12][24]~feeder (
// Equation(s):
// \RegFile|registers[12][24]~feeder_combout  = \pc_to_reg_mux|out[24]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_to_reg_mux|out[24]~62_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RegFile|registers[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N52
dffeas \RegFile|registers[12][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][24] .is_wysiwyg = "true";
defparam \RegFile|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N38
dffeas \RegFile|registers[13][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][24] .is_wysiwyg = "true";
defparam \RegFile|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N44
dffeas \RegFile|registers[14][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][24] .is_wysiwyg = "true";
defparam \RegFile|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y22_N42
cyclonev_lcell_comb \RegFile|read_data2[24]~259 (
// Equation(s):
// \RegFile|read_data2[24]~259_combout  = ( \RegFile|registers[14][24]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][24]~q ) ) ) ) # ( !\RegFile|registers[14][24]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[15][24]~q  & \InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[14][24]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][24]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][24]~q ))) ) ) ) # ( !\RegFile|registers[14][24]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][24]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][24]~q ))) ) ) )

	.dataa(!\RegFile|registers[15][24]~q ),
	.datab(!\RegFile|registers[12][24]~q ),
	.datac(!\RegFile|registers[13][24]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[14][24]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[24]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[24]~259 .extended_lut = "off";
defparam \RegFile|read_data2[24]~259 .lut_mask = 64'h330F330F0055FF55;
defparam \RegFile|read_data2[24]~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N21
cyclonev_lcell_comb \RegFile|read_data2[24]~261 (
// Equation(s):
// \RegFile|read_data2[24]~261_combout  = ( \RegFile|registers[3][24]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][24]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (((\RegFile|registers[1][24]~q )) # (\InstructionMemory|rom~130_combout ))) ) ) # ( !\RegFile|registers[3][24]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][24]~q ))) # 
// (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[1][24]~q )))) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[2][24]~q ),
	.datad(!\RegFile|registers[1][24]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[24]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[24]~261 .extended_lut = "off";
defparam \RegFile|read_data2[24]~261 .lut_mask = 64'h0246024613571357;
defparam \RegFile|read_data2[24]~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N18
cyclonev_lcell_comb \RegFile|read_data2[24]~260 (
// Equation(s):
// \RegFile|read_data2[24]~260_combout  = ( \RegFile|registers[7][24]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[6][24]~q ) ) ) ) # ( !\RegFile|registers[7][24]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[6][24]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[7][24]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[4][24]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[5][24]~q ))) ) ) ) # ( !\RegFile|registers[7][24]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[4][24]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[5][24]~q ))) ) ) )

	.dataa(!\RegFile|registers[6][24]~q ),
	.datab(!\RegFile|registers[4][24]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[5][24]~q ),
	.datae(!\RegFile|registers[7][24]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[24]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[24]~260 .extended_lut = "off";
defparam \RegFile|read_data2[24]~260 .lut_mask = 64'h303F303F50505F5F;
defparam \RegFile|read_data2[24]~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y23_N42
cyclonev_lcell_comb \RegFile|read_data2[24]~262 (
// Equation(s):
// \RegFile|read_data2[24]~262_combout  = ( \RegFile|read_data2[24]~261_combout  & ( \RegFile|read_data2[24]~260_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout ) # (\RegFile|read_data2[24]~259_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[24]~261_combout  & ( \RegFile|read_data2[24]~260_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout )) # (\InstructionMemory|rom~145_combout  & 
// ((\RegFile|read_data2[24]~259_combout ))))) ) ) ) # ( \RegFile|read_data2[24]~261_combout  & ( !\RegFile|read_data2[24]~260_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout 
// )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|read_data2[24]~259_combout ))))) ) ) ) # ( !\RegFile|read_data2[24]~261_combout  & ( !\RegFile|read_data2[24]~260_combout  & ( (\RegFile|read_data2[16]~10_combout  & 
// (\RegFile|read_data2[24]~259_combout  & \InstructionMemory|rom~145_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|read_data2[16]~10_combout ),
	.datac(!\RegFile|read_data2[24]~259_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|read_data2[24]~261_combout ),
	.dataf(!\RegFile|read_data2[24]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[24]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[24]~262 .extended_lut = "off";
defparam \RegFile|read_data2[24]~262 .lut_mask = 64'h0003220311033303;
defparam \RegFile|read_data2[24]~262 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N54
cyclonev_lcell_comb \RegFile|read_data2[24]~362 (
// Equation(s):
// \RegFile|read_data2[24]~362_combout  = ( !\RegFile|read_data2[24]~262_combout  & ( \RegFile|read_data2[24]~256_combout  & ( (!\InstructionMemory|rom~150_combout  & !\RegFile|read_data2[24]~258_combout ) ) ) ) # ( !\RegFile|read_data2[24]~262_combout  & ( 
// !\RegFile|read_data2[24]~256_combout  & ( !\RegFile|read_data2[24]~258_combout  ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data2[24]~258_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[24]~262_combout ),
	.dataf(!\RegFile|read_data2[24]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[24]~362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[24]~362 .extended_lut = "off";
defparam \RegFile|read_data2[24]~362 .lut_mask = 64'hF0F00000A0A00000;
defparam \RegFile|read_data2[24]~362 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N36
cyclonev_lcell_comb \DataMem|stack_seg|Selector7~0 (
// Equation(s):
// \DataMem|stack_seg|Selector7~0_combout  = ( \RegFile|read_data2[24]~362_combout  & ( \RegFile|read_data2[0]~345_combout  & ( (\Control|MemSize~1_combout  & ((!\RegFile|read_data2[8]~361_combout ) # (!\Control|Decoder1~4_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[24]~362_combout  & ( \RegFile|read_data2[0]~345_combout  & ( (!\RegFile|read_data2[8]~361_combout ) # ((!\Control|MemSize~1_combout ) # (!\Control|Decoder1~4_combout )) ) ) ) # ( \RegFile|read_data2[24]~362_combout  & ( 
// !\RegFile|read_data2[0]~345_combout  & ( (!\RegFile|read_data2[8]~361_combout  & (\Control|MemSize~1_combout  & \Control|Decoder1~4_combout )) ) ) ) # ( !\RegFile|read_data2[24]~362_combout  & ( !\RegFile|read_data2[0]~345_combout  & ( 
// (!\Control|MemSize~1_combout ) # ((!\RegFile|read_data2[8]~361_combout  & \Control|Decoder1~4_combout )) ) ) )

	.dataa(!\RegFile|read_data2[8]~361_combout ),
	.datab(!\Control|MemSize~1_combout ),
	.datac(!\Control|Decoder1~4_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[24]~362_combout ),
	.dataf(!\RegFile|read_data2[0]~345_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|Selector7~0 .extended_lut = "off";
defparam \DataMem|stack_seg|Selector7~0 .lut_mask = 64'hCECE0202FEFE3232;
defparam \DataMem|stack_seg|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N51
cyclonev_lcell_comb \alu_a_mux|out[10]~10 (
// Equation(s):
// \alu_a_mux|out[10]~10_combout  = ( !\Control|WideOr1~2_combout  & ( \RegFile|read_data1[10]~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegFile|read_data1[10]~59_combout ),
	.datae(gnd),
	.dataf(!\Control|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[10]~10 .extended_lut = "off";
defparam \alu_a_mux|out[10]~10 .lut_mask = 64'h00FF00FF00000000;
defparam \alu_a_mux|out[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N48
cyclonev_lcell_comb \ALU|O_out[10]~79 (
// Equation(s):
// \ALU|O_out[10]~79_combout  = ( \alu_a_mux|out[10]~10_combout  & ( (!\ALU|O_out[7]~48_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[10]~12_combout ))))) ) ) # ( !\alu_a_mux|out[10]~10_combout  & ( 
// (!\ALU|O_out[7]~48_combout  & ((!\alu_b_mux|out[10]~12_combout  & (!\Control|Selector9~5_combout  & !\Control|Selector10~3_combout )) # (\alu_b_mux|out[10]~12_combout  & (!\Control|Selector9~5_combout  $ (!\Control|Selector10~3_combout ))))) ) )

	.dataa(!\alu_b_mux|out[10]~12_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\ALU|O_out[7]~48_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[10]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[10]~79 .extended_lut = "off";
defparam \ALU|O_out[10]~79 .lut_mask = 64'h9040904030903090;
defparam \ALU|O_out[10]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N39
cyclonev_lcell_comb \ALU|ShiftRight1~20 (
// Equation(s):
// \ALU|ShiftRight1~20_combout  = ( \alu_b_mux|out[11]~61_combout  & ( \alu_b_mux|out[10]~12_combout  & ( (!\alu_a_mux|out[1]~1_combout ) # ((!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[12]~13_combout )) # (\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[13]~14_combout )))) ) ) ) # ( !\alu_b_mux|out[11]~61_combout  & ( \alu_b_mux|out[10]~12_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[12]~13_combout ))) # (\alu_a_mux|out[0]~0_combout  
// & (((\alu_b_mux|out[13]~14_combout  & \alu_a_mux|out[1]~1_combout )))) ) ) ) # ( \alu_b_mux|out[11]~61_combout  & ( !\alu_b_mux|out[10]~12_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[12]~13_combout  & ((\alu_a_mux|out[1]~1_combout )))) # 
// (\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[13]~14_combout )))) ) ) ) # ( !\alu_b_mux|out[11]~61_combout  & ( !\alu_b_mux|out[10]~12_combout  & ( (\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[12]~13_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[13]~14_combout ))))) ) ) )

	.dataa(!\alu_b_mux|out[12]~13_combout ),
	.datab(!\alu_b_mux|out[13]~14_combout ),
	.datac(!\alu_a_mux|out[0]~0_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_b_mux|out[11]~61_combout ),
	.dataf(!\alu_b_mux|out[10]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~20 .extended_lut = "off";
defparam \ALU|ShiftRight1~20 .lut_mask = 64'h00530F53F053FF53;
defparam \ALU|ShiftRight1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N18
cyclonev_lcell_comb \ALU|ShiftRight1~19 (
// Equation(s):
// \ALU|ShiftRight1~19_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[16]~18_combout  & ( (!\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[15]~16_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[17]~20_combout ))) ) ) ) # ( 
// !\alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[16]~18_combout  & ( (\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[14]~15_combout ) ) ) ) # ( \alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[16]~18_combout  & ( (!\alu_a_mux|out[1]~1_combout  & 
// (\alu_b_mux|out[15]~16_combout )) # (\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[17]~20_combout ))) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[16]~18_combout  & ( (\alu_b_mux|out[14]~15_combout  & !\alu_a_mux|out[1]~1_combout ) ) ) )

	.dataa(!\alu_b_mux|out[15]~16_combout ),
	.datab(!\alu_b_mux|out[14]~15_combout ),
	.datac(!\alu_a_mux|out[1]~1_combout ),
	.datad(!\alu_b_mux|out[17]~20_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_b_mux|out[16]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~19 .extended_lut = "off";
defparam \ALU|ShiftRight1~19 .lut_mask = 64'h3030505F3F3F505F;
defparam \ALU|ShiftRight1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y22_N48
cyclonev_lcell_comb \ALU|O_out[10]~76 (
// Equation(s):
// \ALU|O_out[10]~76_combout  = ( !\alu_a_mux|out[4]~4_combout  & ( \alu_a_mux|out[2]~2_combout  ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( !\alu_a_mux|out[2]~2_combout  & ( \alu_a_mux|out[3]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_a_mux|out[3]~3_combout ),
	.datad(gnd),
	.datae(!\alu_a_mux|out[4]~4_combout ),
	.dataf(!\alu_a_mux|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[10]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[10]~76 .extended_lut = "off";
defparam \ALU|O_out[10]~76 .lut_mask = 64'h0F0F0000FFFF0000;
defparam \ALU|O_out[10]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N27
cyclonev_lcell_comb \ALU|ShiftRight0~13 (
// Equation(s):
// \ALU|ShiftRight0~13_combout  = ( \ALU|ShiftRight1~18_combout  & ( (!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight0~2_combout ) ) ) # ( !\ALU|ShiftRight1~18_combout  & ( (\ALU|ShiftRight0~2_combout  & \alu_a_mux|out[2]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ShiftRight0~2_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~13 .extended_lut = "off";
defparam \ALU|ShiftRight0~13 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N54
cyclonev_lcell_comb \ALU|O_out[10]~80 (
// Equation(s):
// \ALU|O_out[10]~80_combout  = ( \ALU|ShiftRight0~12_combout  & ( \ALU|ShiftRight0~13_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # ((!\Control|Selector10~3_combout  & (\alu_b_mux|out[31]~47_combout )) # (\Control|Selector10~3_combout  & 
// ((!\alu_a_mux|out[4]~4_combout )))) ) ) ) # ( !\ALU|ShiftRight0~12_combout  & ( \ALU|ShiftRight0~13_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((\Control|Selector10~3_combout )))) # (\alu_a_mux|out[3]~3_combout  & ((!\Control|Selector10~3_combout  & 
// (\alu_b_mux|out[31]~47_combout )) # (\Control|Selector10~3_combout  & ((!\alu_a_mux|out[4]~4_combout ))))) ) ) ) # ( \ALU|ShiftRight0~12_combout  & ( !\ALU|ShiftRight0~13_combout  & ( (!\Control|Selector10~3_combout  & ((!\alu_a_mux|out[3]~3_combout ) # 
// (\alu_b_mux|out[31]~47_combout ))) ) ) ) # ( !\ALU|ShiftRight0~12_combout  & ( !\ALU|ShiftRight0~13_combout  & ( (\alu_b_mux|out[31]~47_combout  & (\alu_a_mux|out[3]~3_combout  & !\Control|Selector10~3_combout )) ) ) )

	.dataa(!\alu_b_mux|out[31]~47_combout ),
	.datab(!\alu_a_mux|out[4]~4_combout ),
	.datac(!\alu_a_mux|out[3]~3_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(!\ALU|ShiftRight0~12_combout ),
	.dataf(!\ALU|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[10]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[10]~80 .extended_lut = "off";
defparam \ALU|O_out[10]~80 .lut_mask = 64'h0500F50005FCF5FC;
defparam \ALU|O_out[10]~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y22_N42
cyclonev_lcell_comb \ALU|ShiftRight1~23 (
// Equation(s):
// \ALU|ShiftRight1~23_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[18]~22_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[19]~24_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[21]~28_combout )) ) ) ) # ( 
// !\alu_a_mux|out[0]~0_combout  & ( \alu_b_mux|out[18]~22_combout  & ( (!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[20]~26_combout ) ) ) ) # ( \alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[18]~22_combout  & ( (!\alu_a_mux|out[1]~1_combout  & 
// ((\alu_b_mux|out[19]~24_combout ))) # (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[21]~28_combout )) ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_b_mux|out[18]~22_combout  & ( (\alu_a_mux|out[1]~1_combout  & \alu_b_mux|out[20]~26_combout ) ) ) )

	.dataa(!\alu_b_mux|out[21]~28_combout ),
	.datab(!\alu_a_mux|out[1]~1_combout ),
	.datac(!\alu_b_mux|out[20]~26_combout ),
	.datad(!\alu_b_mux|out[19]~24_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_b_mux|out[18]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~23 .extended_lut = "off";
defparam \ALU|ShiftRight1~23 .lut_mask = 64'h030311DDCFCF11DD;
defparam \ALU|ShiftRight1~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N48
cyclonev_lcell_comb \ALU|ShiftRight0~14 (
// Equation(s):
// \ALU|ShiftRight0~14_combout  = ( \ALU|ShiftRight1~22_combout  & ( (\ALU|ShiftRight1~23_combout ) # (\alu_a_mux|out[2]~2_combout ) ) ) # ( !\ALU|ShiftRight1~22_combout  & ( (!\alu_a_mux|out[2]~2_combout  & \ALU|ShiftRight1~23_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\ALU|ShiftRight1~23_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~14 .extended_lut = "off";
defparam \ALU|ShiftRight0~14 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ALU|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N18
cyclonev_lcell_comb \ALU|O_out[10]~81 (
// Equation(s):
// \ALU|O_out[10]~81_combout  = ( \ALU|O_out[10]~80_combout  & ( \ALU|ShiftRight0~14_combout  & ( ((!\ALU|O_out[10]~76_combout  & (\ALU|ShiftRight1~20_combout )) # (\ALU|O_out[10]~76_combout  & ((\ALU|ShiftRight1~19_combout )))) # 
// (\ALU|ShiftRight0~11_combout ) ) ) ) # ( !\ALU|O_out[10]~80_combout  & ( \ALU|ShiftRight0~14_combout  & ( (!\ALU|ShiftRight0~11_combout  & ((!\ALU|O_out[10]~76_combout  & (\ALU|ShiftRight1~20_combout )) # (\ALU|O_out[10]~76_combout  & 
// ((\ALU|ShiftRight1~19_combout ))))) # (\ALU|ShiftRight0~11_combout  & (((\ALU|O_out[10]~76_combout )))) ) ) ) # ( \ALU|O_out[10]~80_combout  & ( !\ALU|ShiftRight0~14_combout  & ( (!\ALU|ShiftRight0~11_combout  & ((!\ALU|O_out[10]~76_combout  & 
// (\ALU|ShiftRight1~20_combout )) # (\ALU|O_out[10]~76_combout  & ((\ALU|ShiftRight1~19_combout ))))) # (\ALU|ShiftRight0~11_combout  & (((!\ALU|O_out[10]~76_combout )))) ) ) ) # ( !\ALU|O_out[10]~80_combout  & ( !\ALU|ShiftRight0~14_combout  & ( 
// (!\ALU|ShiftRight0~11_combout  & ((!\ALU|O_out[10]~76_combout  & (\ALU|ShiftRight1~20_combout )) # (\ALU|O_out[10]~76_combout  & ((\ALU|ShiftRight1~19_combout ))))) ) ) )

	.dataa(!\ALU|ShiftRight0~11_combout ),
	.datab(!\ALU|ShiftRight1~20_combout ),
	.datac(!\ALU|ShiftRight1~19_combout ),
	.datad(!\ALU|O_out[10]~76_combout ),
	.datae(!\ALU|O_out[10]~80_combout ),
	.dataf(!\ALU|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[10]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[10]~81 .extended_lut = "off";
defparam \ALU|O_out[10]~81 .lut_mask = 64'h220A770A225F775F;
defparam \ALU|O_out[10]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N42
cyclonev_lcell_comb \ALU|O_out[10]~82 (
// Equation(s):
// \ALU|O_out[10]~82_combout  = ( \ALU|ShiftLeft0~22_combout  & ( \ALU|O_out[10]~81_combout  & ( (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~50_combout ) # ((\alu_b_mux|out[10]~12_combout  & !\ALU|O_out[7]~23_combout )))) ) ) ) # ( 
// !\ALU|ShiftLeft0~22_combout  & ( \ALU|O_out[10]~81_combout  & ( (\ALU|O_out[7]~48_combout  & (!\ALU|O_out[7]~23_combout  & ((!\ALU|O_out[7]~50_combout ) # (\alu_b_mux|out[10]~12_combout )))) ) ) ) # ( \ALU|ShiftLeft0~22_combout  & ( 
// !\ALU|O_out[10]~81_combout  & ( (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~50_combout  & ((\ALU|O_out[7]~23_combout ))) # (\ALU|O_out[7]~50_combout  & (\alu_b_mux|out[10]~12_combout  & !\ALU|O_out[7]~23_combout )))) ) ) ) # ( 
// !\ALU|ShiftLeft0~22_combout  & ( !\ALU|O_out[10]~81_combout  & ( (\alu_b_mux|out[10]~12_combout  & (\ALU|O_out[7]~48_combout  & (\ALU|O_out[7]~50_combout  & !\ALU|O_out[7]~23_combout ))) ) ) )

	.dataa(!\alu_b_mux|out[10]~12_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\ALU|O_out[7]~50_combout ),
	.datad(!\ALU|O_out[7]~23_combout ),
	.datae(!\ALU|ShiftLeft0~22_combout ),
	.dataf(!\ALU|O_out[10]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[10]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[10]~82 .extended_lut = "off";
defparam \ALU|O_out[10]~82 .lut_mask = 64'h0100013031003130;
defparam \ALU|O_out[10]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N12
cyclonev_lcell_comb \ALU|O_out[10]~228 (
// Equation(s):
// \ALU|O_out[10]~228_combout  = ( !\ALU|O_out[7]~54_combout  & ( ((!\ALU|Equal2~1_combout  & (\alu_a_mux|out[10]~10_combout )) # (\ALU|Equal2~1_combout  & (((\ALU|_~41_sumout ))))) ) ) # ( \ALU|O_out[7]~54_combout  & ( (!\ALU|Equal2~1_combout  & 
// (!\ALU|Equal5~1_combout  & (((\ALU|O_out[10]~82_combout )) # (\ALU|O_out[10]~79_combout )))) # (\ALU|Equal2~1_combout  & ((((\ALU|_~41_sumout ))))) ) )

	.dataa(!\ALU|O_out[10]~79_combout ),
	.datab(!\ALU|Equal2~1_combout ),
	.datac(!\ALU|Equal5~1_combout ),
	.datad(!\ALU|O_out[10]~82_combout ),
	.datae(!\ALU|O_out[7]~54_combout ),
	.dataf(!\ALU|_~41_sumout ),
	.datag(!\alu_a_mux|out[10]~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[10]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[10]~228 .extended_lut = "on";
defparam \ALU|O_out[10]~228 .lut_mask = 64'h0C0C40C03F3F73F3;
defparam \ALU|O_out[10]~228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N29
dffeas \RegFile|registers[16][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_to_reg_mux|out[25]~63_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][25] .is_wysiwyg = "true";
defparam \RegFile|registers[16][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N56
dffeas \RegFile|registers[20][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][25] .is_wysiwyg = "true";
defparam \RegFile|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N54
cyclonev_lcell_comb \RegFile|read_data2[25]~263 (
// Equation(s):
// \RegFile|read_data2[25]~263_combout  = ( \RegFile|registers[20][25]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout ) # (\RegFile|registers[28][25]~q ) ) ) ) # ( !\RegFile|registers[20][25]~q  & ( 
// \InstructionMemory|rom~137_combout  & ( (\RegFile|registers[28][25]~q  & \InstructionMemory|rom~145_combout ) ) ) ) # ( \RegFile|registers[20][25]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[16][25]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[24][25]~q ))) ) ) ) # ( !\RegFile|registers[20][25]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[16][25]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[24][25]~q ))) ) ) )

	.dataa(!\RegFile|registers[16][25]~q ),
	.datab(!\RegFile|registers[28][25]~q ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\RegFile|registers[24][25]~q ),
	.datae(!\RegFile|registers[20][25]~q ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[25]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[25]~263 .extended_lut = "off";
defparam \RegFile|read_data2[25]~263 .lut_mask = 64'h505F505F0303F3F3;
defparam \RegFile|read_data2[25]~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N8
dffeas \RegFile|registers[17][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][25] .is_wysiwyg = "true";
defparam \RegFile|registers[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N38
dffeas \RegFile|registers[21][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][25] .is_wysiwyg = "true";
defparam \RegFile|registers[21][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N36
cyclonev_lcell_comb \RegFile|read_data2[25]~264 (
// Equation(s):
// \RegFile|read_data2[25]~264_combout  = ( \RegFile|registers[21][25]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][25]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[29][25]~q )) ) ) ) # ( !\RegFile|registers[21][25]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][25]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[29][25]~q )) ) ) ) # ( \RegFile|registers[21][25]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][25]~q ) ) ) ) # ( !\RegFile|registers[21][25]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][25]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[29][25]~q ),
	.datab(!\RegFile|registers[17][25]~q ),
	.datac(!\RegFile|registers[25][25]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[21][25]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[25]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[25]~264 .extended_lut = "off";
defparam \RegFile|read_data2[25]~264 .lut_mask = 64'h330033FF0F550F55;
defparam \RegFile|read_data2[25]~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N48
cyclonev_lcell_comb \RegFile|registers[19][25]~feeder (
// Equation(s):
// \RegFile|registers[19][25]~feeder_combout  = ( \pc_to_reg_mux|out[25]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[25]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][25]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y18_N50
dffeas \RegFile|registers[19][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][25] .is_wysiwyg = "true";
defparam \RegFile|registers[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N32
dffeas \RegFile|registers[23][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][25] .is_wysiwyg = "true";
defparam \RegFile|registers[23][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N30
cyclonev_lcell_comb \RegFile|read_data2[25]~266 (
// Equation(s):
// \RegFile|read_data2[25]~266_combout  = ( \RegFile|registers[23][25]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][25]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][25]~q ))) ) ) ) # ( !\RegFile|registers[23][25]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][25]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][25]~q ))) ) ) ) # ( \RegFile|registers[23][25]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][25]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[23][25]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[19][25]~q ) ) ) )

	.dataa(!\RegFile|registers[27][25]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[19][25]~q ),
	.datad(!\RegFile|registers[31][25]~q ),
	.datae(!\RegFile|registers[23][25]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[25]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[25]~266 .extended_lut = "off";
defparam \RegFile|read_data2[25]~266 .lut_mask = 64'h0C0C3F3F44774477;
defparam \RegFile|read_data2[25]~266 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N36
cyclonev_lcell_comb \RegFile|registers[18][25]~feeder (
// Equation(s):
// \RegFile|registers[18][25]~feeder_combout  = ( \pc_to_reg_mux|out[25]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[25]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][25]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N38
dffeas \RegFile|registers[18][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][25] .is_wysiwyg = "true";
defparam \RegFile|registers[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N32
dffeas \RegFile|registers[22][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][25] .is_wysiwyg = "true";
defparam \RegFile|registers[22][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N30
cyclonev_lcell_comb \RegFile|read_data2[25]~265 (
// Equation(s):
// \RegFile|read_data2[25]~265_combout  = ( \RegFile|registers[22][25]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][25]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][25]~q )) ) ) ) # ( !\RegFile|registers[22][25]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][25]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][25]~q )) ) ) ) # ( \RegFile|registers[22][25]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][25]~q ) ) ) ) # ( !\RegFile|registers[22][25]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][25]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[18][25]~q ),
	.datab(!\RegFile|registers[30][25]~q ),
	.datac(!\RegFile|registers[26][25]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][25]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[25]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[25]~265 .extended_lut = "off";
defparam \RegFile|read_data2[25]~265 .lut_mask = 64'h550055FF0F330F33;
defparam \RegFile|read_data2[25]~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N6
cyclonev_lcell_comb \RegFile|read_data2[25]~267 (
// Equation(s):
// \RegFile|read_data2[25]~267_combout  = ( \RegFile|read_data2[25]~266_combout  & ( \RegFile|read_data2[25]~265_combout  & ( ((!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[25]~263_combout )) # (\InstructionMemory|rom~120_combout  & 
// ((\RegFile|read_data2[25]~264_combout )))) # (\InstructionMemory|rom~130_combout ) ) ) ) # ( !\RegFile|read_data2[25]~266_combout  & ( \RegFile|read_data2[25]~265_combout  & ( (!\InstructionMemory|rom~120_combout  & (((\InstructionMemory|rom~130_combout 
// )) # (\RegFile|read_data2[25]~263_combout ))) # (\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[25]~264_combout  & !\InstructionMemory|rom~130_combout )))) ) ) ) # ( \RegFile|read_data2[25]~266_combout  & ( 
// !\RegFile|read_data2[25]~265_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[25]~263_combout  & ((!\InstructionMemory|rom~130_combout )))) # (\InstructionMemory|rom~120_combout  & (((\InstructionMemory|rom~130_combout ) # 
// (\RegFile|read_data2[25]~264_combout )))) ) ) ) # ( !\RegFile|read_data2[25]~266_combout  & ( !\RegFile|read_data2[25]~265_combout  & ( (!\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[25]~263_combout 
// )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[25]~264_combout ))))) ) ) )

	.dataa(!\RegFile|read_data2[25]~263_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[25]~264_combout ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|read_data2[25]~266_combout ),
	.dataf(!\RegFile|read_data2[25]~265_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[25]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[25]~267 .extended_lut = "off";
defparam \RegFile|read_data2[25]~267 .lut_mask = 64'h4700473347CC47FF;
defparam \RegFile|read_data2[25]~267 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N31
dffeas \RegFile|registers[9][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][25] .is_wysiwyg = "true";
defparam \RegFile|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N22
dffeas \RegFile|registers[10][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][25] .is_wysiwyg = "true";
defparam \RegFile|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N16
dffeas \RegFile|registers[11][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][25] .is_wysiwyg = "true";
defparam \RegFile|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N6
cyclonev_lcell_comb \RegFile|registers[8][25]~feeder (
// Equation(s):
// \RegFile|registers[8][25]~feeder_combout  = ( \pc_to_reg_mux|out[25]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[25]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][25]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N7
dffeas \RegFile|registers[8][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][25] .is_wysiwyg = "true";
defparam \RegFile|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N33
cyclonev_lcell_comb \RegFile|read_data2[25]~268 (
// Equation(s):
// \RegFile|read_data2[25]~268_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[11][25]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[10][25]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[9][25]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[8][25]~q  ) ) )

	.dataa(!\RegFile|registers[9][25]~q ),
	.datab(!\RegFile|registers[10][25]~q ),
	.datac(!\RegFile|registers[11][25]~q ),
	.datad(!\RegFile|registers[8][25]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[25]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[25]~268 .extended_lut = "off";
defparam \RegFile|read_data2[25]~268 .lut_mask = 64'h00FF555533330F0F;
defparam \RegFile|read_data2[25]~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N0
cyclonev_lcell_comb \RegFile|read_data2[25]~269 (
// Equation(s):
// \RegFile|read_data2[25]~269_combout  = ( \RegFile|read_data2[25]~268_combout  & ( (!\InstructionMemory|rom~150_combout  & (!\InstructionMemory|rom~137_combout  & \InstructionMemory|rom~145_combout )) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[25]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[25]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[25]~269 .extended_lut = "off";
defparam \RegFile|read_data2[25]~269 .lut_mask = 64'h0000000000A000A0;
defparam \RegFile|read_data2[25]~269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N3
cyclonev_lcell_comb \RegFile|read_data2[25]~364 (
// Equation(s):
// \RegFile|read_data2[25]~364_combout  = ( !\RegFile|read_data2[25]~273_combout  & ( (!\RegFile|read_data2[25]~269_combout  & ((!\InstructionMemory|rom~150_combout ) # (!\RegFile|read_data2[25]~267_combout ))) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\RegFile|read_data2[25]~267_combout ),
	.datac(gnd),
	.datad(!\RegFile|read_data2[25]~269_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[25]~273_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[25]~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[25]~364 .extended_lut = "off";
defparam \RegFile|read_data2[25]~364 .lut_mask = 64'hEE00EE0000000000;
defparam \RegFile|read_data2[25]~364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y26_N3
cyclonev_lcell_comb \RegFile|registers[17][9]~feeder (
// Equation(s):
// \RegFile|registers[17][9]~feeder_combout  = ( \pc_to_reg_mux|out[9]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[9]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][9]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y26_N4
dffeas \RegFile|registers[17][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][9] .is_wysiwyg = "true";
defparam \RegFile|registers[17][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y26_N2
dffeas \RegFile|registers[21][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][9] .is_wysiwyg = "true";
defparam \RegFile|registers[21][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y26_N0
cyclonev_lcell_comb \RegFile|read_data2[9]~92 (
// Equation(s):
// \RegFile|read_data2[9]~92_combout  = ( \RegFile|registers[21][9]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][9]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[29][9]~q 
// )) ) ) ) # ( !\RegFile|registers[21][9]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][9]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[29][9]~q )) ) ) ) # ( 
// \RegFile|registers[21][9]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][9]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[21][9]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (!\InstructionMemory|rom~137_combout  & \RegFile|registers[17][9]~q ) ) ) )

	.dataa(!\RegFile|registers[29][9]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[25][9]~q ),
	.datad(!\RegFile|registers[17][9]~q ),
	.datae(!\RegFile|registers[21][9]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[9]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[9]~92 .extended_lut = "off";
defparam \RegFile|read_data2[9]~92 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \RegFile|read_data2[9]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y24_N17
dffeas \RegFile|registers[16][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][9] .is_wysiwyg = "true";
defparam \RegFile|registers[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N50
dffeas \RegFile|registers[20][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][9] .is_wysiwyg = "true";
defparam \RegFile|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N48
cyclonev_lcell_comb \RegFile|read_data2[9]~91 (
// Equation(s):
// \RegFile|read_data2[9]~91_combout  = ( \RegFile|registers[20][9]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][9]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][9]~q 
// )) ) ) ) # ( !\RegFile|registers[20][9]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][9]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[28][9]~q )) ) ) ) # ( 
// \RegFile|registers[20][9]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][9]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[20][9]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (!\InstructionMemory|rom~137_combout  & \RegFile|registers[16][9]~q ) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|registers[28][9]~q ),
	.datac(!\RegFile|registers[24][9]~q ),
	.datad(!\RegFile|registers[16][9]~q ),
	.datae(!\RegFile|registers[20][9]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[9]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[9]~91 .extended_lut = "off";
defparam \RegFile|read_data2[9]~91 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \RegFile|read_data2[9]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y26_N24
cyclonev_lcell_comb \RegFile|registers[19][9]~feeder (
// Equation(s):
// \RegFile|registers[19][9]~feeder_combout  = ( \pc_to_reg_mux|out[9]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[9]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][9]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y26_N25
dffeas \RegFile|registers[19][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][9] .is_wysiwyg = "true";
defparam \RegFile|registers[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y26_N47
dffeas \RegFile|registers[23][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][9] .is_wysiwyg = "true";
defparam \RegFile|registers[23][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y26_N45
cyclonev_lcell_comb \RegFile|read_data2[9]~94 (
// Equation(s):
// \RegFile|read_data2[9]~94_combout  = ( \RegFile|registers[23][9]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][9]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[31][9]~q 
// )) ) ) ) # ( !\RegFile|registers[23][9]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][9]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[31][9]~q )) ) ) ) # ( 
// \RegFile|registers[23][9]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][9]~q ) ) ) ) # ( !\RegFile|registers[23][9]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[19][9]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[19][9]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[31][9]~q ),
	.datad(!\RegFile|registers[27][9]~q ),
	.datae(!\RegFile|registers[23][9]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[9]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[9]~94 .extended_lut = "off";
defparam \RegFile|read_data2[9]~94 .lut_mask = 64'h4444777703CF03CF;
defparam \RegFile|read_data2[9]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y24_N10
dffeas \RegFile|registers[18][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][9] .is_wysiwyg = "true";
defparam \RegFile|registers[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N44
dffeas \RegFile|registers[22][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][9] .is_wysiwyg = "true";
defparam \RegFile|registers[22][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y24_N42
cyclonev_lcell_comb \RegFile|read_data2[9]~93 (
// Equation(s):
// \RegFile|read_data2[9]~93_combout  = ( \RegFile|registers[22][9]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][9]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][9]~q 
// )) ) ) ) # ( !\RegFile|registers[22][9]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][9]~q ))) # (\InstructionMemory|rom~137_combout  & (\RegFile|registers[30][9]~q )) ) ) ) # ( 
// \RegFile|registers[22][9]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][9]~q ) ) ) ) # ( !\RegFile|registers[22][9]~q  & ( !\InstructionMemory|rom~145_combout  & ( 
// (\RegFile|registers[18][9]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[30][9]~q ),
	.datab(!\RegFile|registers[26][9]~q ),
	.datac(!\RegFile|registers[18][9]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][9]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[9]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[9]~93 .extended_lut = "off";
defparam \RegFile|read_data2[9]~93 .lut_mask = 64'h0F000FFF33553355;
defparam \RegFile|read_data2[9]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y26_N51
cyclonev_lcell_comb \RegFile|read_data2[9]~95 (
// Equation(s):
// \RegFile|read_data2[9]~95_combout  = ( \RegFile|read_data2[9]~94_combout  & ( \RegFile|read_data2[9]~93_combout  & ( ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[9]~91_combout ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|read_data2[9]~92_combout ))) # (\InstructionMemory|rom~130_combout ) ) ) ) # ( !\RegFile|read_data2[9]~94_combout  & ( \RegFile|read_data2[9]~93_combout  & ( (!\InstructionMemory|rom~120_combout  & (((\InstructionMemory|rom~130_combout ) # 
// (\RegFile|read_data2[9]~91_combout )))) # (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[9]~92_combout  & ((!\InstructionMemory|rom~130_combout )))) ) ) ) # ( \RegFile|read_data2[9]~94_combout  & ( !\RegFile|read_data2[9]~93_combout  & ( 
// (!\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[9]~91_combout  & !\InstructionMemory|rom~130_combout )))) # (\InstructionMemory|rom~120_combout  & (((\InstructionMemory|rom~130_combout )) # (\RegFile|read_data2[9]~92_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[9]~94_combout  & ( !\RegFile|read_data2[9]~93_combout  & ( (!\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[9]~91_combout ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|read_data2[9]~92_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\RegFile|read_data2[9]~92_combout ),
	.datac(!\RegFile|read_data2[9]~91_combout ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|read_data2[9]~94_combout ),
	.dataf(!\RegFile|read_data2[9]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[9]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[9]~95 .extended_lut = "off";
defparam \RegFile|read_data2[9]~95 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \RegFile|read_data2[9]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y26_N6
cyclonev_lcell_comb \RegFile|registers[10][9]~feeder (
// Equation(s):
// \RegFile|registers[10][9]~feeder_combout  = ( \pc_to_reg_mux|out[9]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[9]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][9]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y26_N7
dffeas \RegFile|registers[10][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][9] .is_wysiwyg = "true";
defparam \RegFile|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N29
dffeas \RegFile|registers[8][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][9] .is_wysiwyg = "true";
defparam \RegFile|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y26_N18
cyclonev_lcell_comb \RegFile|registers[11][9]~feeder (
// Equation(s):
// \RegFile|registers[11][9]~feeder_combout  = ( \pc_to_reg_mux|out[9]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[9]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[11][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[11][9]~feeder .extended_lut = "off";
defparam \RegFile|registers[11][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[11][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y26_N20
dffeas \RegFile|registers[11][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[11][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][9] .is_wysiwyg = "true";
defparam \RegFile|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y26_N44
dffeas \RegFile|registers[9][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][9] .is_wysiwyg = "true";
defparam \RegFile|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y26_N42
cyclonev_lcell_comb \RegFile|read_data2[9]~96 (
// Equation(s):
// \RegFile|read_data2[9]~96_combout  = ( \RegFile|registers[9][9]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[10][9]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[11][9]~q 
// ))) ) ) ) # ( !\RegFile|registers[9][9]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[10][9]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[11][9]~q ))) ) ) ) # ( 
// \RegFile|registers[9][9]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[8][9]~q ) ) ) ) # ( !\RegFile|registers[9][9]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[8][9]~q  
// & !\InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[10][9]~q ),
	.datab(!\RegFile|registers[8][9]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[11][9]~q ),
	.datae(!\RegFile|registers[9][9]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[9]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[9]~96 .extended_lut = "off";
defparam \RegFile|read_data2[9]~96 .lut_mask = 64'h30303F3F505F505F;
defparam \RegFile|read_data2[9]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y26_N12
cyclonev_lcell_comb \RegFile|read_data2[9]~97 (
// Equation(s):
// \RegFile|read_data2[9]~97_combout  = ( !\InstructionMemory|rom~150_combout  & ( \RegFile|read_data2[9]~96_combout  & ( (!\InstructionMemory|rom~137_combout  & \InstructionMemory|rom~145_combout ) ) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~150_combout ),
	.dataf(!\RegFile|read_data2[9]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[9]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[9]~97 .extended_lut = "off";
defparam \RegFile|read_data2[9]~97 .lut_mask = 64'h000000000C0C0000;
defparam \RegFile|read_data2[9]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y26_N21
cyclonev_lcell_comb \RegFile|read_data2[9]~363 (
// Equation(s):
// \RegFile|read_data2[9]~363_combout  = ( !\RegFile|read_data2[9]~101_combout  & ( !\RegFile|read_data2[9]~97_combout  & ( (!\RegFile|read_data2[9]~95_combout ) # (!\InstructionMemory|rom~150_combout ) ) ) )

	.dataa(!\RegFile|read_data2[9]~95_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(!\RegFile|read_data2[9]~101_combout ),
	.dataf(!\RegFile|read_data2[9]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[9]~363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[9]~363 .extended_lut = "off";
defparam \RegFile|read_data2[9]~363 .lut_mask = 64'hFFAA000000000000;
defparam \RegFile|read_data2[9]~363 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N0
cyclonev_lcell_comb \RegFile|read_data2[1]~344 (
// Equation(s):
// \RegFile|read_data2[1]~344_combout  = ( \RegFile|read_data2[16]~10_combout  & ( \RegFile|read_data2[1]~19_combout  & ( (!\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[1]~20_combout )) # (\InstructionMemory|rom~137_combout ))) # 
// (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[1]~18_combout )))) ) ) ) # ( \RegFile|read_data2[16]~10_combout  & ( !\RegFile|read_data2[1]~19_combout  & ( (!\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[1]~20_combout ))) # (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[1]~18_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\RegFile|read_data2[1]~20_combout ),
	.datad(!\RegFile|read_data2[1]~18_combout ),
	.datae(!\RegFile|read_data2[16]~10_combout ),
	.dataf(!\RegFile|read_data2[1]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~344 .extended_lut = "off";
defparam \RegFile|read_data2[1]~344 .lut_mask = 64'h0000083B00004C7F;
defparam \RegFile|read_data2[1]~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N0
cyclonev_lcell_comb \RegFile|read_data2[1]~346 (
// Equation(s):
// \RegFile|read_data2[1]~346_combout  = ( \RegFile|read_data2[1]~15_combout  & ( ((\RegFile|read_data2[1]~344_combout ) # (\InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[1]~17_combout ) ) ) # ( !\RegFile|read_data2[1]~15_combout  & ( 
// (\RegFile|read_data2[1]~344_combout ) # (\RegFile|read_data2[1]~17_combout ) ) )

	.dataa(!\RegFile|read_data2[1]~17_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[1]~344_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[1]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~346 .extended_lut = "off";
defparam \RegFile|read_data2[1]~346 .lut_mask = 64'h5F5F7F7F5F5F7F7F;
defparam \RegFile|read_data2[1]~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N42
cyclonev_lcell_comb \DataMem|stack_seg|Selector6~0 (
// Equation(s):
// \DataMem|stack_seg|Selector6~0_combout  = ( \RegFile|read_data2[1]~346_combout  & ( \Control|Decoder1~4_combout  & ( (!\Control|MemSize~1_combout  & (!\RegFile|read_data2[25]~364_combout )) # (\Control|MemSize~1_combout  & 
// ((!\RegFile|read_data2[9]~363_combout ))) ) ) ) # ( !\RegFile|read_data2[1]~346_combout  & ( \Control|Decoder1~4_combout  & ( (!\Control|MemSize~1_combout  & (!\RegFile|read_data2[25]~364_combout )) # (\Control|MemSize~1_combout  & 
// ((!\RegFile|read_data2[9]~363_combout ))) ) ) ) # ( \RegFile|read_data2[1]~346_combout  & ( !\Control|Decoder1~4_combout  & ( (!\RegFile|read_data2[25]~364_combout ) # (\Control|MemSize~1_combout ) ) ) ) # ( !\RegFile|read_data2[1]~346_combout  & ( 
// !\Control|Decoder1~4_combout  & ( (!\Control|MemSize~1_combout  & !\RegFile|read_data2[25]~364_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Control|MemSize~1_combout ),
	.datac(!\RegFile|read_data2[25]~364_combout ),
	.datad(!\RegFile|read_data2[9]~363_combout ),
	.datae(!\RegFile|read_data2[1]~346_combout ),
	.dataf(!\Control|Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|Selector6~0 .extended_lut = "off";
defparam \DataMem|stack_seg|Selector6~0 .lut_mask = 64'hC0C0F3F3F3C0F3C0;
defparam \DataMem|stack_seg|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N0
cyclonev_lcell_comb \RegFile|read_data2[26]~283 (
// Equation(s):
// \RegFile|read_data2[26]~283_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[3][26]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[2][26]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[1][26]~q  ) ) )

	.dataa(!\RegFile|registers[3][26]~q ),
	.datab(gnd),
	.datac(!\RegFile|registers[1][26]~q ),
	.datad(!\RegFile|registers[2][26]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[26]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[26]~283 .extended_lut = "off";
defparam \RegFile|read_data2[26]~283 .lut_mask = 64'h00000F0F00FF5555;
defparam \RegFile|read_data2[26]~283 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N5
dffeas \RegFile|registers[13][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_to_reg_mux|out[26]~64_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][26] .is_wysiwyg = "true";
defparam \RegFile|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N32
dffeas \RegFile|registers[15][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][26] .is_wysiwyg = "true";
defparam \RegFile|registers[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N49
dffeas \RegFile|registers[14][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][26] .is_wysiwyg = "true";
defparam \RegFile|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N28
dffeas \RegFile|registers[12][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][26] .is_wysiwyg = "true";
defparam \RegFile|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N45
cyclonev_lcell_comb \RegFile|read_data2[26]~281 (
// Equation(s):
// \RegFile|read_data2[26]~281_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[15][26]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[14][26]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[13][26]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[12][26]~q  ) ) )

	.dataa(!\RegFile|registers[13][26]~q ),
	.datab(!\RegFile|registers[15][26]~q ),
	.datac(!\RegFile|registers[14][26]~q ),
	.datad(!\RegFile|registers[12][26]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[26]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[26]~281 .extended_lut = "off";
defparam \RegFile|read_data2[26]~281 .lut_mask = 64'h00FF55550F0F3333;
defparam \RegFile|read_data2[26]~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N9
cyclonev_lcell_comb \RegFile|read_data2[26]~282 (
// Equation(s):
// \RegFile|read_data2[26]~282_combout  = ( \InstructionMemory|rom~130_combout  & ( \InstructionMemory|rom~120_combout  & ( \RegFile|registers[7][26]~q  ) ) ) # ( !\InstructionMemory|rom~130_combout  & ( \InstructionMemory|rom~120_combout  & ( 
// \RegFile|registers[5][26]~q  ) ) ) # ( \InstructionMemory|rom~130_combout  & ( !\InstructionMemory|rom~120_combout  & ( \RegFile|registers[6][26]~q  ) ) ) # ( !\InstructionMemory|rom~130_combout  & ( !\InstructionMemory|rom~120_combout  & ( 
// \RegFile|registers[4][26]~q  ) ) )

	.dataa(!\RegFile|registers[7][26]~q ),
	.datab(!\RegFile|registers[6][26]~q ),
	.datac(!\RegFile|registers[5][26]~q ),
	.datad(!\RegFile|registers[4][26]~q ),
	.datae(!\InstructionMemory|rom~130_combout ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[26]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[26]~282 .extended_lut = "off";
defparam \RegFile|read_data2[26]~282 .lut_mask = 64'h00FF33330F0F5555;
defparam \RegFile|read_data2[26]~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N36
cyclonev_lcell_comb \RegFile|read_data2[26]~284 (
// Equation(s):
// \RegFile|read_data2[26]~284_combout  = ( \RegFile|read_data2[26]~282_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[26]~283_combout )) # (\InstructionMemory|rom~137_combout ))) # 
// (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[26]~281_combout )))) ) ) ) # ( !\RegFile|read_data2[26]~282_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[26]~283_combout ))) # (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[26]~281_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|read_data2[26]~283_combout ),
	.datad(!\RegFile|read_data2[26]~281_combout ),
	.datae(!\RegFile|read_data2[26]~282_combout ),
	.dataf(!\RegFile|read_data2[16]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[26]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[26]~284 .extended_lut = "off";
defparam \RegFile|read_data2[26]~284 .lut_mask = 64'h00000000085D2A7F;
defparam \RegFile|read_data2[26]~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N39
cyclonev_lcell_comb \RegFile|registers[8][26]~feeder (
// Equation(s):
// \RegFile|registers[8][26]~feeder_combout  = ( \pc_to_reg_mux|out[26]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[26]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][26]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N40
dffeas \RegFile|registers[8][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][26] .is_wysiwyg = "true";
defparam \RegFile|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N43
dffeas \RegFile|registers[11][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][26] .is_wysiwyg = "true";
defparam \RegFile|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N44
dffeas \RegFile|registers[10][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][26] .is_wysiwyg = "true";
defparam \RegFile|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N38
dffeas \RegFile|registers[9][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][26] .is_wysiwyg = "true";
defparam \RegFile|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N36
cyclonev_lcell_comb \RegFile|read_data2[26]~279 (
// Equation(s):
// \RegFile|read_data2[26]~279_combout  = ( \RegFile|registers[9][26]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[10][26]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[11][26]~q )) ) ) ) # ( !\RegFile|registers[9][26]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[10][26]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[11][26]~q )) ) ) ) # ( \RegFile|registers[9][26]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[8][26]~q ) ) ) ) # ( !\RegFile|registers[9][26]~q  & ( 
// !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[8][26]~q  & !\InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[8][26]~q ),
	.datab(!\RegFile|registers[11][26]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[10][26]~q ),
	.datae(!\RegFile|registers[9][26]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[26]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[26]~279 .extended_lut = "off";
defparam \RegFile|read_data2[26]~279 .lut_mask = 64'h50505F5F03F303F3;
defparam \RegFile|read_data2[26]~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N54
cyclonev_lcell_comb \RegFile|read_data2[26]~280 (
// Equation(s):
// \RegFile|read_data2[26]~280_combout  = ( \RegFile|read_data2[26]~279_combout  & ( !\InstructionMemory|rom~150_combout  & ( (!\InstructionMemory|rom~137_combout  & \InstructionMemory|rom~145_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|read_data2[26]~279_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[26]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[26]~280 .extended_lut = "off";
defparam \RegFile|read_data2[26]~280 .lut_mask = 64'h000000F000000000;
defparam \RegFile|read_data2[26]~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N51
cyclonev_lcell_comb \RegFile|read_data2[26]~366 (
// Equation(s):
// \RegFile|read_data2[26]~366_combout  = ( !\RegFile|read_data2[26]~280_combout  & ( \InstructionMemory|rom~150_combout  & ( (!\RegFile|read_data2[26]~284_combout  & !\RegFile|read_data2[26]~278_combout ) ) ) ) # ( !\RegFile|read_data2[26]~280_combout  & ( 
// !\InstructionMemory|rom~150_combout  & ( !\RegFile|read_data2[26]~284_combout  ) ) )

	.dataa(!\RegFile|read_data2[26]~284_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data2[26]~278_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[26]~280_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[26]~366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[26]~366 .extended_lut = "off";
defparam \RegFile|read_data2[26]~366 .lut_mask = 64'hAAAA0000A0A00000;
defparam \RegFile|read_data2[26]~366 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N24
cyclonev_lcell_comb \RegFile|read_data2[2]~342 (
// Equation(s):
// \RegFile|read_data2[2]~342_combout  = ( \RegFile|read_data2[2]~29_combout  & ( \RegFile|read_data2[2]~30_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout ) # (\RegFile|read_data2[2]~28_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[2]~29_combout  & ( \RegFile|read_data2[2]~30_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout )) # (\InstructionMemory|rom~145_combout  & 
// ((\RegFile|read_data2[2]~28_combout ))))) ) ) ) # ( \RegFile|read_data2[2]~29_combout  & ( !\RegFile|read_data2[2]~30_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout )) # 
// (\InstructionMemory|rom~145_combout  & ((\RegFile|read_data2[2]~28_combout ))))) ) ) ) # ( !\RegFile|read_data2[2]~29_combout  & ( !\RegFile|read_data2[2]~30_combout  & ( (\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[2]~28_combout  & 
// \RegFile|read_data2[16]~10_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\RegFile|read_data2[2]~28_combout ),
	.datad(!\RegFile|read_data2[16]~10_combout ),
	.datae(!\RegFile|read_data2[2]~29_combout ),
	.dataf(!\RegFile|read_data2[2]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~342 .extended_lut = "off";
defparam \RegFile|read_data2[2]~342 .lut_mask = 64'h00030047008B00CF;
defparam \RegFile|read_data2[2]~342 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y24_N51
cyclonev_lcell_comb \RegFile|read_data2[2]~347 (
// Equation(s):
// \RegFile|read_data2[2]~347_combout  = ( \InstructionMemory|rom~150_combout  & ( \RegFile|read_data2[2]~342_combout  ) ) # ( !\InstructionMemory|rom~150_combout  & ( \RegFile|read_data2[2]~342_combout  ) ) # ( \InstructionMemory|rom~150_combout  & ( 
// !\RegFile|read_data2[2]~342_combout  & ( (\RegFile|read_data2[2]~25_combout ) # (\RegFile|read_data2[2]~27_combout ) ) ) ) # ( !\InstructionMemory|rom~150_combout  & ( !\RegFile|read_data2[2]~342_combout  & ( \RegFile|read_data2[2]~27_combout  ) ) )

	.dataa(gnd),
	.datab(!\RegFile|read_data2[2]~27_combout ),
	.datac(!\RegFile|read_data2[2]~25_combout ),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~150_combout ),
	.dataf(!\RegFile|read_data2[2]~342_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~347 .extended_lut = "off";
defparam \RegFile|read_data2[2]~347 .lut_mask = 64'h33333F3FFFFFFFFF;
defparam \RegFile|read_data2[2]~347 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N15
cyclonev_lcell_comb \RegFile|read_data2[10]~365 (
// Equation(s):
// \RegFile|read_data2[10]~365_combout  = ( \InstructionMemory|rom~150_combout  & ( (!\RegFile|read_data2[10]~106_combout  & (!\RegFile|read_data2[10]~108_combout  & !\RegFile|read_data2[10]~112_combout )) ) ) # ( !\InstructionMemory|rom~150_combout  & ( 
// (!\RegFile|read_data2[10]~108_combout  & !\RegFile|read_data2[10]~112_combout ) ) )

	.dataa(!\RegFile|read_data2[10]~106_combout ),
	.datab(!\RegFile|read_data2[10]~108_combout ),
	.datac(!\RegFile|read_data2[10]~112_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[10]~365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[10]~365 .extended_lut = "off";
defparam \RegFile|read_data2[10]~365 .lut_mask = 64'hC0C0C0C080808080;
defparam \RegFile|read_data2[10]~365 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N12
cyclonev_lcell_comb \DataMem|stack_seg|Selector5~0 (
// Equation(s):
// \DataMem|stack_seg|Selector5~0_combout  = ( \Control|MemSize~1_combout  & ( \RegFile|read_data2[10]~365_combout  & ( (\RegFile|read_data2[2]~347_combout  & !\Control|Decoder1~4_combout ) ) ) ) # ( !\Control|MemSize~1_combout  & ( 
// \RegFile|read_data2[10]~365_combout  & ( !\RegFile|read_data2[26]~366_combout  ) ) ) # ( \Control|MemSize~1_combout  & ( !\RegFile|read_data2[10]~365_combout  & ( (\Control|Decoder1~4_combout ) # (\RegFile|read_data2[2]~347_combout ) ) ) ) # ( 
// !\Control|MemSize~1_combout  & ( !\RegFile|read_data2[10]~365_combout  & ( !\RegFile|read_data2[26]~366_combout  ) ) )

	.dataa(!\RegFile|read_data2[26]~366_combout ),
	.datab(!\RegFile|read_data2[2]~347_combout ),
	.datac(gnd),
	.datad(!\Control|Decoder1~4_combout ),
	.datae(!\Control|MemSize~1_combout ),
	.dataf(!\RegFile|read_data2[10]~365_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|Selector5~0 .extended_lut = "off";
defparam \DataMem|stack_seg|Selector5~0 .lut_mask = 64'hAAAA33FFAAAA3300;
defparam \DataMem|stack_seg|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y28_N36
cyclonev_lcell_comb \RegFile|registers[18][11]~feeder (
// Equation(s):
// \RegFile|registers[18][11]~feeder_combout  = ( \pc_to_reg_mux|out[11]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[11]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][11]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y28_N37
dffeas \RegFile|registers[18][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][11] .is_wysiwyg = "true";
defparam \RegFile|registers[18][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y28_N14
dffeas \RegFile|registers[22][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][11] .is_wysiwyg = "true";
defparam \RegFile|registers[22][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N36
cyclonev_lcell_comb \RegFile|read_data2[11]~115 (
// Equation(s):
// \RegFile|read_data2[11]~115_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[30][11]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[26][11]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[22][11]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[18][11]~q  ) ) )

	.dataa(!\RegFile|registers[30][11]~q ),
	.datab(!\RegFile|registers[26][11]~q ),
	.datac(!\RegFile|registers[18][11]~q ),
	.datad(!\RegFile|registers[22][11]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[11]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[11]~115 .extended_lut = "off";
defparam \RegFile|read_data2[11]~115 .lut_mask = 64'h0F0F00FF33335555;
defparam \RegFile|read_data2[11]~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N4
dffeas \RegFile|registers[17][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][11] .is_wysiwyg = "true";
defparam \RegFile|registers[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N20
dffeas \RegFile|registers[21][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][11] .is_wysiwyg = "true";
defparam \RegFile|registers[21][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N18
cyclonev_lcell_comb \RegFile|read_data2[11]~114 (
// Equation(s):
// \RegFile|read_data2[11]~114_combout  = ( \RegFile|registers[21][11]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout ) # (\RegFile|registers[29][11]~q ) ) ) ) # ( !\RegFile|registers[21][11]~q  & ( 
// \InstructionMemory|rom~137_combout  & ( (\RegFile|registers[29][11]~q  & \InstructionMemory|rom~145_combout ) ) ) ) # ( \RegFile|registers[21][11]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// ((\RegFile|registers[17][11]~q ))) # (\InstructionMemory|rom~145_combout  & (\RegFile|registers[25][11]~q )) ) ) ) # ( !\RegFile|registers[21][11]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// ((\RegFile|registers[17][11]~q ))) # (\InstructionMemory|rom~145_combout  & (\RegFile|registers[25][11]~q )) ) ) )

	.dataa(!\RegFile|registers[29][11]~q ),
	.datab(!\RegFile|registers[25][11]~q ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\RegFile|registers[17][11]~q ),
	.datae(!\RegFile|registers[21][11]~q ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[11]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[11]~114 .extended_lut = "off";
defparam \RegFile|read_data2[11]~114 .lut_mask = 64'h03F303F30505F5F5;
defparam \RegFile|read_data2[11]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N0
cyclonev_lcell_comb \RegFile|registers[23][11]~feeder (
// Equation(s):
// \RegFile|registers[23][11]~feeder_combout  = ( \pc_to_reg_mux|out[11]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[11]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[23][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[23][11]~feeder .extended_lut = "off";
defparam \RegFile|registers[23][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[23][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y28_N2
dffeas \RegFile|registers[23][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[23][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][11] .is_wysiwyg = "true";
defparam \RegFile|registers[23][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y28_N51
cyclonev_lcell_comb \RegFile|registers[19][11]~feeder (
// Equation(s):
// \RegFile|registers[19][11]~feeder_combout  = ( \pc_to_reg_mux|out[11]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[11]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][11]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y28_N52
dffeas \RegFile|registers[19][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][11] .is_wysiwyg = "true";
defparam \RegFile|registers[19][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y28_N24
cyclonev_lcell_comb \RegFile|read_data2[11]~116 (
// Equation(s):
// \RegFile|read_data2[11]~116_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[31][11]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[27][11]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[23][11]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[19][11]~q  ) ) )

	.dataa(!\RegFile|registers[23][11]~q ),
	.datab(!\RegFile|registers[31][11]~q ),
	.datac(!\RegFile|registers[19][11]~q ),
	.datad(!\RegFile|registers[27][11]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[11]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[11]~116 .extended_lut = "off";
defparam \RegFile|read_data2[11]~116 .lut_mask = 64'h0F0F555500FF3333;
defparam \RegFile|read_data2[11]~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N50
dffeas \RegFile|registers[20][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][11] .is_wysiwyg = "true";
defparam \RegFile|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N44
dffeas \RegFile|registers[16][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][11] .is_wysiwyg = "true";
defparam \RegFile|registers[16][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N51
cyclonev_lcell_comb \RegFile|read_data2[11]~113 (
// Equation(s):
// \RegFile|read_data2[11]~113_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[28][11]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[24][11]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[20][11]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[16][11]~q  ) ) )

	.dataa(!\RegFile|registers[20][11]~q ),
	.datab(!\RegFile|registers[24][11]~q ),
	.datac(!\RegFile|registers[16][11]~q ),
	.datad(!\RegFile|registers[28][11]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[11]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[11]~113 .extended_lut = "off";
defparam \RegFile|read_data2[11]~113 .lut_mask = 64'h0F0F5555333300FF;
defparam \RegFile|read_data2[11]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N27
cyclonev_lcell_comb \RegFile|read_data2[11]~117 (
// Equation(s):
// \RegFile|read_data2[11]~117_combout  = ( \RegFile|read_data2[11]~116_combout  & ( \RegFile|read_data2[11]~113_combout  & ( (!\InstructionMemory|rom~130_combout  & (((!\InstructionMemory|rom~120_combout ) # (\RegFile|read_data2[11]~114_combout )))) # 
// (\InstructionMemory|rom~130_combout  & (((\InstructionMemory|rom~120_combout )) # (\RegFile|read_data2[11]~115_combout ))) ) ) ) # ( !\RegFile|read_data2[11]~116_combout  & ( \RegFile|read_data2[11]~113_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (((!\InstructionMemory|rom~120_combout ) # (\RegFile|read_data2[11]~114_combout )))) # (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[11]~115_combout  & ((!\InstructionMemory|rom~120_combout )))) ) ) ) # ( \RegFile|read_data2[11]~116_combout  
// & ( !\RegFile|read_data2[11]~113_combout  & ( (!\InstructionMemory|rom~130_combout  & (((\RegFile|read_data2[11]~114_combout  & \InstructionMemory|rom~120_combout )))) # (\InstructionMemory|rom~130_combout  & (((\InstructionMemory|rom~120_combout )) # 
// (\RegFile|read_data2[11]~115_combout ))) ) ) ) # ( !\RegFile|read_data2[11]~116_combout  & ( !\RegFile|read_data2[11]~113_combout  & ( (!\InstructionMemory|rom~130_combout  & (((\RegFile|read_data2[11]~114_combout  & \InstructionMemory|rom~120_combout 
// )))) # (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[11]~115_combout  & ((!\InstructionMemory|rom~120_combout )))) ) ) )

	.dataa(!\RegFile|read_data2[11]~115_combout ),
	.datab(!\RegFile|read_data2[11]~114_combout ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|read_data2[11]~116_combout ),
	.dataf(!\RegFile|read_data2[11]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[11]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[11]~117 .extended_lut = "off";
defparam \RegFile|read_data2[11]~117 .lut_mask = 64'h0530053FF530F53F;
defparam \RegFile|read_data2[11]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N42
cyclonev_lcell_comb \RegFile|read_data2[11]~121 (
// Equation(s):
// \RegFile|read_data2[11]~121_combout  = ( \RegFile|registers[7][11]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[6][11]~q ) ) ) ) # ( !\RegFile|registers[7][11]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[6][11]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[7][11]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[4][11]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[5][11]~q )) ) ) ) # ( !\RegFile|registers[7][11]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[4][11]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[5][11]~q )) ) ) )

	.dataa(!\RegFile|registers[6][11]~q ),
	.datab(!\RegFile|registers[5][11]~q ),
	.datac(!\RegFile|registers[4][11]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[7][11]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[11]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[11]~121 .extended_lut = "off";
defparam \RegFile|read_data2[11]~121 .lut_mask = 64'h0F330F33550055FF;
defparam \RegFile|read_data2[11]~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y22_N49
dffeas \RegFile|registers[12][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][11] .is_wysiwyg = "true";
defparam \RegFile|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N59
dffeas \RegFile|registers[15][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][11] .is_wysiwyg = "true";
defparam \RegFile|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y22_N51
cyclonev_lcell_comb \RegFile|registers[13][11]~feeder (
// Equation(s):
// \RegFile|registers[13][11]~feeder_combout  = ( \pc_to_reg_mux|out[11]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[11]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[13][11]~feeder .extended_lut = "off";
defparam \RegFile|registers[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y22_N53
dffeas \RegFile|registers[13][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][11] .is_wysiwyg = "true";
defparam \RegFile|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N26
dffeas \RegFile|registers[14][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][11] .is_wysiwyg = "true";
defparam \RegFile|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y22_N24
cyclonev_lcell_comb \RegFile|read_data2[11]~120 (
// Equation(s):
// \RegFile|read_data2[11]~120_combout  = ( \RegFile|registers[14][11]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][11]~q ) ) ) ) # ( !\RegFile|registers[14][11]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[15][11]~q  & \InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[14][11]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][11]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][11]~q ))) ) ) ) # ( !\RegFile|registers[14][11]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][11]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][11]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][11]~q ),
	.datab(!\RegFile|registers[15][11]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[13][11]~q ),
	.datae(!\RegFile|registers[14][11]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[11]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[11]~120 .extended_lut = "off";
defparam \RegFile|read_data2[11]~120 .lut_mask = 64'h505F505F0303F3F3;
defparam \RegFile|read_data2[11]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N54
cyclonev_lcell_comb \RegFile|read_data2[11]~122 (
// Equation(s):
// \RegFile|read_data2[11]~122_combout  = ( \RegFile|registers[3][11]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][11]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (((\RegFile|registers[1][11]~q )) # (\InstructionMemory|rom~130_combout ))) ) ) # ( !\RegFile|registers[3][11]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][11]~q ))) # 
// (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[1][11]~q )))) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[2][11]~q ),
	.datad(!\RegFile|registers[1][11]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[11]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[11]~122 .extended_lut = "off";
defparam \RegFile|read_data2[11]~122 .lut_mask = 64'h0246024613571357;
defparam \RegFile|read_data2[11]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N39
cyclonev_lcell_comb \RegFile|read_data2[11]~123 (
// Equation(s):
// \RegFile|read_data2[11]~123_combout  = ( \RegFile|read_data2[11]~120_combout  & ( \RegFile|read_data2[11]~122_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((!\InstructionMemory|rom~137_combout ) # (\RegFile|read_data2[11]~121_combout )) # 
// (\InstructionMemory|rom~145_combout ))) ) ) ) # ( !\RegFile|read_data2[11]~120_combout  & ( \RegFile|read_data2[11]~122_combout  & ( (!\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout ) # 
// (\RegFile|read_data2[11]~121_combout )))) ) ) ) # ( \RegFile|read_data2[11]~120_combout  & ( !\RegFile|read_data2[11]~122_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((\InstructionMemory|rom~137_combout  & \RegFile|read_data2[11]~121_combout )) # 
// (\InstructionMemory|rom~145_combout ))) ) ) ) # ( !\RegFile|read_data2[11]~120_combout  & ( !\RegFile|read_data2[11]~122_combout  & ( (!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[11]~121_combout  & 
// \RegFile|read_data2[16]~10_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|read_data2[11]~121_combout ),
	.datad(!\RegFile|read_data2[16]~10_combout ),
	.datae(!\RegFile|read_data2[11]~120_combout ),
	.dataf(!\RegFile|read_data2[11]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[11]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[11]~123 .extended_lut = "off";
defparam \RegFile|read_data2[11]~123 .lut_mask = 64'h00020057008A00DF;
defparam \RegFile|read_data2[11]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N36
cyclonev_lcell_comb \RegFile|read_data2[11]~367 (
// Equation(s):
// \RegFile|read_data2[11]~367_combout  = ( !\RegFile|read_data2[11]~119_combout  & ( (!\RegFile|read_data2[11]~123_combout  & ((!\RegFile|read_data2[11]~117_combout ) # (!\InstructionMemory|rom~150_combout ))) ) )

	.dataa(!\RegFile|read_data2[11]~117_combout ),
	.datab(!\RegFile|read_data2[11]~123_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[11]~119_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[11]~367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[11]~367 .extended_lut = "off";
defparam \RegFile|read_data2[11]~367 .lut_mask = 64'hC8C80000C8C80000;
defparam \RegFile|read_data2[11]~367 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N36
cyclonev_lcell_comb \RegFile|read_data2[3]~340 (
// Equation(s):
// \RegFile|read_data2[3]~340_combout  = ( \RegFile|read_data2[16]~10_combout  & ( \RegFile|read_data2[3]~38_combout  & ( ((!\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[3]~40_combout )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[3]~39_combout )))) # (\InstructionMemory|rom~145_combout ) ) ) ) # ( \RegFile|read_data2[16]~10_combout  & ( !\RegFile|read_data2[3]~38_combout  & ( (!\InstructionMemory|rom~145_combout  & ((!\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[3]~40_combout )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|read_data2[3]~39_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(!\RegFile|read_data2[3]~40_combout ),
	.datac(!\RegFile|read_data2[3]~39_combout ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|read_data2[16]~10_combout ),
	.dataf(!\RegFile|read_data2[3]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~340 .extended_lut = "off";
defparam \RegFile|read_data2[3]~340 .lut_mask = 64'h0000220A0000775F;
defparam \RegFile|read_data2[3]~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N57
cyclonev_lcell_comb \RegFile|read_data2[3]~348 (
// Equation(s):
// \RegFile|read_data2[3]~348_combout  = ( \RegFile|read_data2[3]~340_combout  & ( \RegFile|read_data2[3]~35_combout  ) ) # ( !\RegFile|read_data2[3]~340_combout  & ( \RegFile|read_data2[3]~35_combout  & ( (\InstructionMemory|rom~150_combout ) # 
// (\RegFile|read_data2[3]~37_combout ) ) ) ) # ( \RegFile|read_data2[3]~340_combout  & ( !\RegFile|read_data2[3]~35_combout  ) ) # ( !\RegFile|read_data2[3]~340_combout  & ( !\RegFile|read_data2[3]~35_combout  & ( \RegFile|read_data2[3]~37_combout  ) ) )

	.dataa(gnd),
	.datab(!\RegFile|read_data2[3]~37_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[3]~340_combout ),
	.dataf(!\RegFile|read_data2[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~348 .extended_lut = "off";
defparam \RegFile|read_data2[3]~348 .lut_mask = 64'h3333FFFF3F3FFFFF;
defparam \RegFile|read_data2[3]~348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y26_N26
dffeas \RegFile|registers[8][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][27] .is_wysiwyg = "true";
defparam \RegFile|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N11
dffeas \RegFile|registers[11][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][27] .is_wysiwyg = "true";
defparam \RegFile|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N6
cyclonev_lcell_comb \RegFile|registers[10][27]~feeder (
// Equation(s):
// \RegFile|registers[10][27]~feeder_combout  = ( \pc_to_reg_mux|out[27]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[27]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][27]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y26_N7
dffeas \RegFile|registers[10][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][27] .is_wysiwyg = "true";
defparam \RegFile|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N2
dffeas \RegFile|registers[9][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][27] .is_wysiwyg = "true";
defparam \RegFile|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y26_N3
cyclonev_lcell_comb \RegFile|read_data2[27]~290 (
// Equation(s):
// \RegFile|read_data2[27]~290_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[11][27]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[10][27]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[9][27]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[8][27]~q  ) ) )

	.dataa(!\RegFile|registers[8][27]~q ),
	.datab(!\RegFile|registers[11][27]~q ),
	.datac(!\RegFile|registers[10][27]~q ),
	.datad(!\RegFile|registers[9][27]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[27]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[27]~290 .extended_lut = "off";
defparam \RegFile|read_data2[27]~290 .lut_mask = 64'h555500FF0F0F3333;
defparam \RegFile|read_data2[27]~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y26_N27
cyclonev_lcell_comb \RegFile|read_data2[27]~291 (
// Equation(s):
// \RegFile|read_data2[27]~291_combout  = ( \RegFile|read_data2[27]~290_combout  & ( !\InstructionMemory|rom~150_combout  & ( (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[27]~290_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[27]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[27]~291 .extended_lut = "off";
defparam \RegFile|read_data2[27]~291 .lut_mask = 64'h0000303000000000;
defparam \RegFile|read_data2[27]~291 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y21_N26
dffeas \RegFile|registers[15][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][27] .is_wysiwyg = "true";
defparam \RegFile|registers[15][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y22_N48
cyclonev_lcell_comb \RegFile|registers[13][27]~feeder (
// Equation(s):
// \RegFile|registers[13][27]~feeder_combout  = ( \pc_to_reg_mux|out[27]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[27]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[13][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[13][27]~feeder .extended_lut = "off";
defparam \RegFile|registers[13][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[13][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y22_N49
dffeas \RegFile|registers[13][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[13][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][27] .is_wysiwyg = "true";
defparam \RegFile|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y22_N57
cyclonev_lcell_comb \RegFile|registers[14][27]~feeder (
// Equation(s):
// \RegFile|registers[14][27]~feeder_combout  = ( \pc_to_reg_mux|out[27]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[27]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[14][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[14][27]~feeder .extended_lut = "off";
defparam \RegFile|registers[14][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[14][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y22_N58
dffeas \RegFile|registers[14][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[14][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][27] .is_wysiwyg = "true";
defparam \RegFile|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y22_N44
dffeas \RegFile|registers[12][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][27] .is_wysiwyg = "true";
defparam \RegFile|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y22_N42
cyclonev_lcell_comb \RegFile|read_data2[27]~292 (
// Equation(s):
// \RegFile|read_data2[27]~292_combout  = ( \RegFile|registers[12][27]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[14][27]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[15][27]~q )) ) ) ) # ( !\RegFile|registers[12][27]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[14][27]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[15][27]~q )) ) ) ) # ( \RegFile|registers[12][27]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[13][27]~q ) ) ) ) # ( !\RegFile|registers[12][27]~q  & ( 
// !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[13][27]~q  & \InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[15][27]~q ),
	.datab(!\RegFile|registers[13][27]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[14][27]~q ),
	.datae(!\RegFile|registers[12][27]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[27]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[27]~292 .extended_lut = "off";
defparam \RegFile|read_data2[27]~292 .lut_mask = 64'h0303F3F305F505F5;
defparam \RegFile|read_data2[27]~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y22_N24
cyclonev_lcell_comb \RegFile|read_data2[27]~294 (
// Equation(s):
// \RegFile|read_data2[27]~294_combout  = ( \RegFile|registers[1][27]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[2][27]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[3][27]~q )) ) ) ) # ( !\RegFile|registers[1][27]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[2][27]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[3][27]~q )) ) ) ) # ( \RegFile|registers[1][27]~q  & ( !\InstructionMemory|rom~130_combout  & ( \InstructionMemory|rom~120_combout  ) ) )

	.dataa(!\RegFile|registers[3][27]~q ),
	.datab(!\RegFile|registers[2][27]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(gnd),
	.datae(!\RegFile|registers[1][27]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[27]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[27]~294 .extended_lut = "off";
defparam \RegFile|read_data2[27]~294 .lut_mask = 64'h00000F0F35353535;
defparam \RegFile|read_data2[27]~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N3
cyclonev_lcell_comb \RegFile|read_data2[27]~293 (
// Equation(s):
// \RegFile|read_data2[27]~293_combout  = ( \RegFile|registers[5][27]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout ) # (\RegFile|registers[7][27]~q ) ) ) ) # ( !\RegFile|registers[5][27]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[7][27]~q  & \InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[5][27]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[4][27]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[6][27]~q )) ) ) ) # ( !\RegFile|registers[5][27]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[4][27]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[6][27]~q )) ) ) )

	.dataa(!\RegFile|registers[7][27]~q ),
	.datab(!\RegFile|registers[6][27]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\RegFile|registers[4][27]~q ),
	.datae(!\RegFile|registers[5][27]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[27]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[27]~293 .extended_lut = "off";
defparam \RegFile|read_data2[27]~293 .lut_mask = 64'h03F303F30505F5F5;
defparam \RegFile|read_data2[27]~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N57
cyclonev_lcell_comb \RegFile|read_data2[27]~295 (
// Equation(s):
// \RegFile|read_data2[27]~295_combout  = ( \RegFile|read_data2[27]~294_combout  & ( \RegFile|read_data2[27]~293_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout ) # (\RegFile|read_data2[27]~292_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[27]~294_combout  & ( \RegFile|read_data2[27]~293_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout )) # (\InstructionMemory|rom~145_combout  & 
// ((\RegFile|read_data2[27]~292_combout ))))) ) ) ) # ( \RegFile|read_data2[27]~294_combout  & ( !\RegFile|read_data2[27]~293_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout 
// )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|read_data2[27]~292_combout ))))) ) ) ) # ( !\RegFile|read_data2[27]~294_combout  & ( !\RegFile|read_data2[27]~293_combout  & ( (\InstructionMemory|rom~145_combout  & 
// (\RegFile|read_data2[16]~10_combout  & \RegFile|read_data2[27]~292_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|read_data2[16]~10_combout ),
	.datad(!\RegFile|read_data2[27]~292_combout ),
	.datae(!\RegFile|read_data2[27]~294_combout ),
	.dataf(!\RegFile|read_data2[27]~293_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[27]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[27]~295 .extended_lut = "off";
defparam \RegFile|read_data2[27]~295 .lut_mask = 64'h0005080D02070A0F;
defparam \RegFile|read_data2[27]~295 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N33
cyclonev_lcell_comb \RegFile|read_data2[27]~368 (
// Equation(s):
// \RegFile|read_data2[27]~368_combout  = ( \InstructionMemory|rom~150_combout  & ( (!\RegFile|read_data2[27]~291_combout  & (!\RegFile|read_data2[27]~289_combout  & !\RegFile|read_data2[27]~295_combout )) ) ) # ( !\InstructionMemory|rom~150_combout  & ( 
// (!\RegFile|read_data2[27]~291_combout  & !\RegFile|read_data2[27]~295_combout ) ) )

	.dataa(!\RegFile|read_data2[27]~291_combout ),
	.datab(!\RegFile|read_data2[27]~289_combout ),
	.datac(!\RegFile|read_data2[27]~295_combout ),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~150_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[27]~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[27]~368 .extended_lut = "off";
defparam \RegFile|read_data2[27]~368 .lut_mask = 64'hA0A08080A0A08080;
defparam \RegFile|read_data2[27]~368 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N27
cyclonev_lcell_comb \DataMem|stack_seg|Selector4~0 (
// Equation(s):
// \DataMem|stack_seg|Selector4~0_combout  = ( \RegFile|read_data2[3]~348_combout  & ( \RegFile|read_data2[27]~368_combout  & ( (\Control|MemSize~1_combout  & ((!\Control|Decoder1~4_combout ) # (!\RegFile|read_data2[11]~367_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[3]~348_combout  & ( \RegFile|read_data2[27]~368_combout  & ( (\Control|Decoder1~4_combout  & (\Control|MemSize~1_combout  & !\RegFile|read_data2[11]~367_combout )) ) ) ) # ( \RegFile|read_data2[3]~348_combout  & ( 
// !\RegFile|read_data2[27]~368_combout  & ( (!\Control|Decoder1~4_combout ) # ((!\Control|MemSize~1_combout ) # (!\RegFile|read_data2[11]~367_combout )) ) ) ) # ( !\RegFile|read_data2[3]~348_combout  & ( !\RegFile|read_data2[27]~368_combout  & ( 
// (!\Control|MemSize~1_combout ) # ((\Control|Decoder1~4_combout  & !\RegFile|read_data2[11]~367_combout )) ) ) )

	.dataa(!\Control|Decoder1~4_combout ),
	.datab(gnd),
	.datac(!\Control|MemSize~1_combout ),
	.datad(!\RegFile|read_data2[11]~367_combout ),
	.datae(!\RegFile|read_data2[3]~348_combout ),
	.dataf(!\RegFile|read_data2[27]~368_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|Selector4~0 .extended_lut = "off";
defparam \DataMem|stack_seg|Selector4~0 .lut_mask = 64'hF5F0FFFA05000F0A;
defparam \DataMem|stack_seg|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y17_N47
dffeas \RegFile|registers[19][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][28] .is_wysiwyg = "true";
defparam \RegFile|registers[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N56
dffeas \RegFile|registers[23][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][28] .is_wysiwyg = "true";
defparam \RegFile|registers[23][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N54
cyclonev_lcell_comb \RegFile|read_data2[28]~299 (
// Equation(s):
// \RegFile|read_data2[28]~299_combout  = ( \RegFile|registers[23][28]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][28]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][28]~q ))) ) ) ) # ( !\RegFile|registers[23][28]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][28]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][28]~q ))) ) ) ) # ( \RegFile|registers[23][28]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][28]~q ) ) ) ) # ( !\RegFile|registers[23][28]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][28]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[27][28]~q ),
	.datab(!\RegFile|registers[19][28]~q ),
	.datac(!\RegFile|registers[31][28]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][28]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[28]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[28]~299 .extended_lut = "off";
defparam \RegFile|read_data2[28]~299 .lut_mask = 64'h330033FF550F550F;
defparam \RegFile|read_data2[28]~299 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N13
dffeas \RegFile|registers[16][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][28] .is_wysiwyg = "true";
defparam \RegFile|registers[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N2
dffeas \RegFile|registers[20][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][28] .is_wysiwyg = "true";
defparam \RegFile|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N0
cyclonev_lcell_comb \RegFile|read_data2[28]~296 (
// Equation(s):
// \RegFile|read_data2[28]~296_combout  = ( \RegFile|registers[20][28]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][28]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[28][28]~q )) ) ) ) # ( !\RegFile|registers[20][28]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][28]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[28][28]~q )) ) ) ) # ( \RegFile|registers[20][28]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][28]~q ) ) ) ) # ( !\RegFile|registers[20][28]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][28]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[16][28]~q ),
	.datab(!\RegFile|registers[28][28]~q ),
	.datac(!\RegFile|registers[24][28]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[20][28]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[28]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[28]~296 .extended_lut = "off";
defparam \RegFile|read_data2[28]~296 .lut_mask = 64'h550055FF0F330F33;
defparam \RegFile|read_data2[28]~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N49
dffeas \RegFile|registers[17][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][28] .is_wysiwyg = "true";
defparam \RegFile|registers[17][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N44
dffeas \RegFile|registers[21][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][28] .is_wysiwyg = "true";
defparam \RegFile|registers[21][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N42
cyclonev_lcell_comb \RegFile|read_data2[28]~297 (
// Equation(s):
// \RegFile|read_data2[28]~297_combout  = ( \RegFile|registers[21][28]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout ) # (\RegFile|registers[29][28]~q ) ) ) ) # ( !\RegFile|registers[21][28]~q  & ( 
// \InstructionMemory|rom~137_combout  & ( (\RegFile|registers[29][28]~q  & \InstructionMemory|rom~145_combout ) ) ) ) # ( \RegFile|registers[21][28]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[17][28]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[25][28]~q ))) ) ) ) # ( !\RegFile|registers[21][28]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[17][28]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[25][28]~q ))) ) ) )

	.dataa(!\RegFile|registers[29][28]~q ),
	.datab(!\RegFile|registers[17][28]~q ),
	.datac(!\RegFile|registers[25][28]~q ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|registers[21][28]~q ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[28]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[28]~297 .extended_lut = "off";
defparam \RegFile|read_data2[28]~297 .lut_mask = 64'h330F330F0055FF55;
defparam \RegFile|read_data2[28]~297 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y21_N52
dffeas \RegFile|registers[18][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][28] .is_wysiwyg = "true";
defparam \RegFile|registers[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y21_N56
dffeas \RegFile|registers[22][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][28] .is_wysiwyg = "true";
defparam \RegFile|registers[22][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y21_N54
cyclonev_lcell_comb \RegFile|read_data2[28]~298 (
// Equation(s):
// \RegFile|read_data2[28]~298_combout  = ( \RegFile|registers[22][28]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][28]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[30][28]~q ))) ) ) ) # ( !\RegFile|registers[22][28]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][28]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[30][28]~q ))) ) ) ) # ( \RegFile|registers[22][28]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][28]~q ) ) ) ) # ( !\RegFile|registers[22][28]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][28]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[26][28]~q ),
	.datab(!\RegFile|registers[18][28]~q ),
	.datac(!\RegFile|registers[30][28]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][28]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[28]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[28]~298 .extended_lut = "off";
defparam \RegFile|read_data2[28]~298 .lut_mask = 64'h330033FF550F550F;
defparam \RegFile|read_data2[28]~298 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N42
cyclonev_lcell_comb \RegFile|read_data2[28]~300 (
// Equation(s):
// \RegFile|read_data2[28]~300_combout  = ( \RegFile|read_data2[28]~297_combout  & ( \RegFile|read_data2[28]~298_combout  & ( (!\InstructionMemory|rom~130_combout  & (((\RegFile|read_data2[28]~296_combout )) # (\InstructionMemory|rom~120_combout ))) # 
// (\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout ) # ((\RegFile|read_data2[28]~299_combout )))) ) ) ) # ( !\RegFile|read_data2[28]~297_combout  & ( \RegFile|read_data2[28]~298_combout  & ( (!\InstructionMemory|rom~130_combout  
// & (!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[28]~296_combout )))) # (\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout ) # ((\RegFile|read_data2[28]~299_combout )))) ) ) ) # ( 
// \RegFile|read_data2[28]~297_combout  & ( !\RegFile|read_data2[28]~298_combout  & ( (!\InstructionMemory|rom~130_combout  & (((\RegFile|read_data2[28]~296_combout )) # (\InstructionMemory|rom~120_combout ))) # (\InstructionMemory|rom~130_combout  & 
// (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[28]~299_combout ))) ) ) ) # ( !\RegFile|read_data2[28]~297_combout  & ( !\RegFile|read_data2[28]~298_combout  & ( (!\InstructionMemory|rom~130_combout  & (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|read_data2[28]~296_combout )))) # (\InstructionMemory|rom~130_combout  & (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[28]~299_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~130_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[28]~299_combout ),
	.datad(!\RegFile|read_data2[28]~296_combout ),
	.datae(!\RegFile|read_data2[28]~297_combout ),
	.dataf(!\RegFile|read_data2[28]~298_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[28]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[28]~300 .extended_lut = "off";
defparam \RegFile|read_data2[28]~300 .lut_mask = 64'h018923AB45CD67EF;
defparam \RegFile|read_data2[28]~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N45
cyclonev_lcell_comb \RegFile|registers[12][28]~feeder (
// Equation(s):
// \RegFile|registers[12][28]~feeder_combout  = ( \pc_to_reg_mux|out[28]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[28]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][28]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N46
dffeas \RegFile|registers[12][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][28] .is_wysiwyg = "true";
defparam \RegFile|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N11
dffeas \RegFile|registers[13][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][28] .is_wysiwyg = "true";
defparam \RegFile|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N32
dffeas \RegFile|registers[15][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_to_reg_mux|out[28]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][28] .is_wysiwyg = "true";
defparam \RegFile|registers[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N2
dffeas \RegFile|registers[14][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][28] .is_wysiwyg = "true";
defparam \RegFile|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y21_N0
cyclonev_lcell_comb \RegFile|read_data2[28]~303 (
// Equation(s):
// \RegFile|read_data2[28]~303_combout  = ( \RegFile|registers[14][28]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][28]~q ) ) ) ) # ( !\RegFile|registers[14][28]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout  & \RegFile|registers[15][28]~q ) ) ) ) # ( \RegFile|registers[14][28]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][28]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][28]~q ))) ) ) ) # ( !\RegFile|registers[14][28]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][28]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][28]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][28]~q ),
	.datab(!\RegFile|registers[13][28]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[15][28]~q ),
	.datae(!\RegFile|registers[14][28]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[28]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[28]~303 .extended_lut = "off";
defparam \RegFile|read_data2[28]~303 .lut_mask = 64'h53535353000FF0FF;
defparam \RegFile|read_data2[28]~303 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N51
cyclonev_lcell_comb \RegFile|read_data2[28]~305 (
// Equation(s):
// \RegFile|read_data2[28]~305_combout  = ( \RegFile|registers[3][28]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][28]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (((\RegFile|registers[1][28]~q )) # (\InstructionMemory|rom~130_combout ))) ) ) # ( !\RegFile|registers[3][28]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][28]~q ))) # 
// (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[1][28]~q )))) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[2][28]~q ),
	.datad(!\RegFile|registers[1][28]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[28]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[28]~305 .extended_lut = "off";
defparam \RegFile|read_data2[28]~305 .lut_mask = 64'h0246024613571357;
defparam \RegFile|read_data2[28]~305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N24
cyclonev_lcell_comb \RegFile|read_data2[28]~304 (
// Equation(s):
// \RegFile|read_data2[28]~304_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[7][28]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[6][28]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[5][28]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[4][28]~q  ) ) )

	.dataa(!\RegFile|registers[5][28]~q ),
	.datab(!\RegFile|registers[7][28]~q ),
	.datac(!\RegFile|registers[4][28]~q ),
	.datad(!\RegFile|registers[6][28]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[28]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[28]~304 .extended_lut = "off";
defparam \RegFile|read_data2[28]~304 .lut_mask = 64'h0F0F555500FF3333;
defparam \RegFile|read_data2[28]~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N45
cyclonev_lcell_comb \RegFile|read_data2[28]~306 (
// Equation(s):
// \RegFile|read_data2[28]~306_combout  = ( \RegFile|read_data2[16]~10_combout  & ( \RegFile|read_data2[28]~304_combout  & ( (!\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[28]~305_combout )) # (\InstructionMemory|rom~137_combout ))) # 
// (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[28]~303_combout )))) ) ) ) # ( \RegFile|read_data2[16]~10_combout  & ( !\RegFile|read_data2[28]~304_combout  & ( (!\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[28]~305_combout )))) # (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[28]~303_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\RegFile|read_data2[28]~303_combout ),
	.datad(!\RegFile|read_data2[28]~305_combout ),
	.datae(!\RegFile|read_data2[16]~10_combout ),
	.dataf(!\RegFile|read_data2[28]~304_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[28]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[28]~306 .extended_lut = "off";
defparam \RegFile|read_data2[28]~306 .lut_mask = 64'h0000038B000047CF;
defparam \RegFile|read_data2[28]~306 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y21_N45
cyclonev_lcell_comb \RegFile|read_data2[28]~370 (
// Equation(s):
// \RegFile|read_data2[28]~370_combout  = ( \RegFile|read_data2[28]~300_combout  & ( !\RegFile|read_data2[28]~306_combout  & ( (!\RegFile|read_data2[28]~302_combout  & !\InstructionMemory|rom~150_combout ) ) ) ) # ( !\RegFile|read_data2[28]~300_combout  & ( 
// !\RegFile|read_data2[28]~306_combout  & ( !\RegFile|read_data2[28]~302_combout  ) ) )

	.dataa(!\RegFile|read_data2[28]~302_combout ),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[28]~300_combout ),
	.dataf(!\RegFile|read_data2[28]~306_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[28]~370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[28]~370 .extended_lut = "off";
defparam \RegFile|read_data2[28]~370 .lut_mask = 64'hAAAAA0A000000000;
defparam \RegFile|read_data2[28]~370 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y22_N9
cyclonev_lcell_comb \RegFile|read_data2[4]~350 (
// Equation(s):
// \RegFile|read_data2[4]~350_combout  = ( \RegFile|read_data2[4]~349_combout  & ( \RegFile|read_data2[4]~47_combout  ) ) # ( !\RegFile|read_data2[4]~349_combout  & ( \RegFile|read_data2[4]~47_combout  ) ) # ( \RegFile|read_data2[4]~349_combout  & ( 
// !\RegFile|read_data2[4]~47_combout  ) ) # ( !\RegFile|read_data2[4]~349_combout  & ( !\RegFile|read_data2[4]~47_combout  & ( (\InstructionMemory|rom~150_combout  & \RegFile|read_data2[4]~45_combout ) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data2[4]~45_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[4]~349_combout ),
	.dataf(!\RegFile|read_data2[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[4]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[4]~350 .extended_lut = "off";
defparam \RegFile|read_data2[4]~350 .lut_mask = 64'h0505FFFFFFFFFFFF;
defparam \RegFile|read_data2[4]~350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N42
cyclonev_lcell_comb \RegFile|read_data2[12]~369 (
// Equation(s):
// \RegFile|read_data2[12]~369_combout  = ( !\RegFile|read_data2[12]~130_combout  & ( (!\RegFile|read_data2[12]~358_combout  & ((!\InstructionMemory|rom~150_combout ) # (!\RegFile|read_data2[12]~128_combout ))) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data2[12]~128_combout ),
	.datad(!\RegFile|read_data2[12]~358_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[12]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[12]~369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[12]~369 .extended_lut = "off";
defparam \RegFile|read_data2[12]~369 .lut_mask = 64'hFA00FA0000000000;
defparam \RegFile|read_data2[12]~369 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N42
cyclonev_lcell_comb \DataMem|stack_seg|Selector3~0 (
// Equation(s):
// \DataMem|stack_seg|Selector3~0_combout  = ( \RegFile|read_data2[4]~350_combout  & ( \RegFile|read_data2[12]~369_combout  & ( (!\Control|MemSize~1_combout  & (!\RegFile|read_data2[28]~370_combout )) # (\Control|MemSize~1_combout  & 
// ((!\Control|Decoder1~4_combout ))) ) ) ) # ( !\RegFile|read_data2[4]~350_combout  & ( \RegFile|read_data2[12]~369_combout  & ( (!\RegFile|read_data2[28]~370_combout  & !\Control|MemSize~1_combout ) ) ) ) # ( \RegFile|read_data2[4]~350_combout  & ( 
// !\RegFile|read_data2[12]~369_combout  & ( (!\RegFile|read_data2[28]~370_combout ) # (\Control|MemSize~1_combout ) ) ) ) # ( !\RegFile|read_data2[4]~350_combout  & ( !\RegFile|read_data2[12]~369_combout  & ( (!\Control|MemSize~1_combout  & 
// (!\RegFile|read_data2[28]~370_combout )) # (\Control|MemSize~1_combout  & ((\Control|Decoder1~4_combout ))) ) ) )

	.dataa(!\RegFile|read_data2[28]~370_combout ),
	.datab(!\Control|MemSize~1_combout ),
	.datac(!\Control|Decoder1~4_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[4]~350_combout ),
	.dataf(!\RegFile|read_data2[12]~369_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|Selector3~0 .extended_lut = "off";
defparam \DataMem|stack_seg|Selector3~0 .lut_mask = 64'h8B8BBBBB8888B8B8;
defparam \DataMem|stack_seg|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N24
cyclonev_lcell_comb \RegFile|read_data2[5]~351 (
// Equation(s):
// \RegFile|read_data2[5]~351_combout  = ( \RegFile|read_data2[5]~60_combout  & ( \RegFile|read_data2[5]~58_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout ) # ((\InstructionMemory|rom~145_combout ) # 
// (\RegFile|read_data2[5]~59_combout )))) ) ) ) # ( !\RegFile|read_data2[5]~60_combout  & ( \RegFile|read_data2[5]~58_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((\InstructionMemory|rom~137_combout  & \RegFile|read_data2[5]~59_combout )) # 
// (\InstructionMemory|rom~145_combout ))) ) ) ) # ( \RegFile|read_data2[5]~60_combout  & ( !\RegFile|read_data2[5]~58_combout  & ( (!\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~137_combout ) # 
// (\RegFile|read_data2[5]~59_combout )))) ) ) ) # ( !\RegFile|read_data2[5]~60_combout  & ( !\RegFile|read_data2[5]~58_combout  & ( (\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[5]~59_combout  & (!\InstructionMemory|rom~145_combout  & 
// \RegFile|read_data2[16]~10_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|read_data2[5]~59_combout ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\RegFile|read_data2[16]~10_combout ),
	.datae(!\RegFile|read_data2[5]~60_combout ),
	.dataf(!\RegFile|read_data2[5]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~351 .extended_lut = "off";
defparam \RegFile|read_data2[5]~351 .lut_mask = 64'h001000B0001F00BF;
defparam \RegFile|read_data2[5]~351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N24
cyclonev_lcell_comb \RegFile|read_data2[5]~352 (
// Equation(s):
// \RegFile|read_data2[5]~352_combout  = ( \RegFile|read_data2[5]~55_combout  & ( \RegFile|read_data2[5]~57_combout  ) ) # ( !\RegFile|read_data2[5]~55_combout  & ( \RegFile|read_data2[5]~57_combout  ) ) # ( \RegFile|read_data2[5]~55_combout  & ( 
// !\RegFile|read_data2[5]~57_combout  & ( (\InstructionMemory|rom~150_combout ) # (\RegFile|read_data2[5]~351_combout ) ) ) ) # ( !\RegFile|read_data2[5]~55_combout  & ( !\RegFile|read_data2[5]~57_combout  & ( \RegFile|read_data2[5]~351_combout  ) ) )

	.dataa(!\RegFile|read_data2[5]~351_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|read_data2[5]~55_combout ),
	.dataf(!\RegFile|read_data2[5]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~352 .extended_lut = "off";
defparam \RegFile|read_data2[5]~352 .lut_mask = 64'h55557777FFFFFFFF;
defparam \RegFile|read_data2[5]~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N45
cyclonev_lcell_comb \RegFile|read_data2[13]~371 (
// Equation(s):
// \RegFile|read_data2[13]~371_combout  = ( \RegFile|read_data2[13]~138_combout  & ( (!\RegFile|read_data2[13]~140_combout  & (!\RegFile|read_data2[13]~359_combout  & !\InstructionMemory|rom~150_combout )) ) ) # ( !\RegFile|read_data2[13]~138_combout  & ( 
// (!\RegFile|read_data2[13]~140_combout  & !\RegFile|read_data2[13]~359_combout ) ) )

	.dataa(!\RegFile|read_data2[13]~140_combout ),
	.datab(!\RegFile|read_data2[13]~359_combout ),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(!\RegFile|read_data2[13]~138_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[13]~371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[13]~371 .extended_lut = "off";
defparam \RegFile|read_data2[13]~371 .lut_mask = 64'h8888880088888800;
defparam \RegFile|read_data2[13]~371 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N27
cyclonev_lcell_comb \RegFile|read_data2[29]~372 (
// Equation(s):
// \RegFile|read_data2[29]~372_combout  = ( !\RegFile|read_data2[29]~313_combout  & ( (!\RegFile|read_data2[29]~317_combout  & ((!\InstructionMemory|rom~150_combout ) # (!\RegFile|read_data2[29]~311_combout ))) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[29]~317_combout ),
	.datad(!\RegFile|read_data2[29]~311_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[29]~313_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[29]~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[29]~372 .extended_lut = "off";
defparam \RegFile|read_data2[29]~372 .lut_mask = 64'hF0C0F0C000000000;
defparam \RegFile|read_data2[29]~372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N24
cyclonev_lcell_comb \DataMem|stack_seg|Selector2~0 (
// Equation(s):
// \DataMem|stack_seg|Selector2~0_combout  = ( \Control|MemSize~1_combout  & ( (!\Control|Decoder1~4_combout  & (\RegFile|read_data2[5]~352_combout )) # (\Control|Decoder1~4_combout  & ((!\RegFile|read_data2[13]~371_combout ))) ) ) # ( 
// !\Control|MemSize~1_combout  & ( !\RegFile|read_data2[29]~372_combout  ) )

	.dataa(!\RegFile|read_data2[5]~352_combout ),
	.datab(!\RegFile|read_data2[13]~371_combout ),
	.datac(!\RegFile|read_data2[29]~372_combout ),
	.datad(!\Control|Decoder1~4_combout ),
	.datae(gnd),
	.dataf(!\Control|MemSize~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|Selector2~0 .extended_lut = "off";
defparam \DataMem|stack_seg|Selector2~0 .lut_mask = 64'hF0F0F0F055CC55CC;
defparam \DataMem|stack_seg|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N36
cyclonev_lcell_comb \RegFile|read_data2[30]~327 (
// Equation(s):
// \RegFile|read_data2[30]~327_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[3][30]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[2][30]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[1][30]~q  ) ) )

	.dataa(!\RegFile|registers[2][30]~q ),
	.datab(!\RegFile|registers[1][30]~q ),
	.datac(!\RegFile|registers[3][30]~q ),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[30]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[30]~327 .extended_lut = "off";
defparam \RegFile|read_data2[30]~327 .lut_mask = 64'h0000333355550F0F;
defparam \RegFile|read_data2[30]~327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N54
cyclonev_lcell_comb \RegFile|read_data2[30]~326 (
// Equation(s):
// \RegFile|read_data2[30]~326_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[7][30]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[6][30]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[5][30]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[4][30]~q  ) ) )

	.dataa(!\RegFile|registers[6][30]~q ),
	.datab(!\RegFile|registers[5][30]~q ),
	.datac(!\RegFile|registers[4][30]~q ),
	.datad(!\RegFile|registers[7][30]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[30]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[30]~326 .extended_lut = "off";
defparam \RegFile|read_data2[30]~326 .lut_mask = 64'h0F0F3333555500FF;
defparam \RegFile|read_data2[30]~326 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N30
cyclonev_lcell_comb \RegFile|registers[12][30]~feeder (
// Equation(s):
// \RegFile|registers[12][30]~feeder_combout  = ( \pc_to_reg_mux|out[30]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[30]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][30]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y18_N31
dffeas \RegFile|registers[12][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][30] .is_wysiwyg = "true";
defparam \RegFile|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N9
cyclonev_lcell_comb \RegFile|registers[14][30]~feeder (
// Equation(s):
// \RegFile|registers[14][30]~feeder_combout  = ( \pc_to_reg_mux|out[30]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[30]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[14][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[14][30]~feeder .extended_lut = "off";
defparam \RegFile|registers[14][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[14][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N11
dffeas \RegFile|registers[14][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[14][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][30] .is_wysiwyg = "true";
defparam \RegFile|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N54
cyclonev_lcell_comb \RegFile|registers[15][30]~feeder (
// Equation(s):
// \RegFile|registers[15][30]~feeder_combout  = ( \pc_to_reg_mux|out[30]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[30]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[15][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[15][30]~feeder .extended_lut = "off";
defparam \RegFile|registers[15][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[15][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N56
dffeas \RegFile|registers[15][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[15][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][30] .is_wysiwyg = "true";
defparam \RegFile|registers[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N19
dffeas \RegFile|registers[13][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][30] .is_wysiwyg = "true";
defparam \RegFile|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N48
cyclonev_lcell_comb \RegFile|read_data2[30]~325 (
// Equation(s):
// \RegFile|read_data2[30]~325_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[15][30]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[14][30]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[13][30]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[12][30]~q  ) ) )

	.dataa(!\RegFile|registers[12][30]~q ),
	.datab(!\RegFile|registers[14][30]~q ),
	.datac(!\RegFile|registers[15][30]~q ),
	.datad(!\RegFile|registers[13][30]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[30]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[30]~325 .extended_lut = "off";
defparam \RegFile|read_data2[30]~325 .lut_mask = 64'h555500FF33330F0F;
defparam \RegFile|read_data2[30]~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N33
cyclonev_lcell_comb \RegFile|read_data2[30]~328 (
// Equation(s):
// \RegFile|read_data2[30]~328_combout  = ( \RegFile|read_data2[30]~325_combout  & ( \RegFile|read_data2[16]~10_combout  & ( ((!\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[30]~327_combout )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[30]~326_combout )))) # (\InstructionMemory|rom~145_combout ) ) ) ) # ( !\RegFile|read_data2[30]~325_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & ((!\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[30]~327_combout )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|read_data2[30]~326_combout ))))) ) ) )

	.dataa(!\RegFile|read_data2[30]~327_combout ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|read_data2[30]~326_combout ),
	.datae(!\RegFile|read_data2[30]~325_combout ),
	.dataf(!\RegFile|read_data2[16]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[30]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[30]~328 .extended_lut = "off";
defparam \RegFile|read_data2[30]~328 .lut_mask = 64'h00000000404C737F;
defparam \RegFile|read_data2[30]~328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y21_N14
dffeas \RegFile|registers[20][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][30] .is_wysiwyg = "true";
defparam \RegFile|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N15
cyclonev_lcell_comb \RegFile|registers[16][30]~feeder (
// Equation(s):
// \RegFile|registers[16][30]~feeder_combout  = ( \pc_to_reg_mux|out[30]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[30]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[16][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[16][30]~feeder .extended_lut = "off";
defparam \RegFile|registers[16][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[16][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N16
dffeas \RegFile|registers[16][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[16][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][30] .is_wysiwyg = "true";
defparam \RegFile|registers[16][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N15
cyclonev_lcell_comb \RegFile|read_data2[30]~318 (
// Equation(s):
// \RegFile|read_data2[30]~318_combout  = ( \RegFile|registers[16][30]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & ((\RegFile|registers[20][30]~q ))) # (\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[28][30]~q )) ) ) ) # ( !\RegFile|registers[16][30]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & ((\RegFile|registers[20][30]~q ))) # (\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[28][30]~q )) ) ) ) # ( \RegFile|registers[16][30]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout ) # (\RegFile|registers[24][30]~q ) ) ) ) # ( !\RegFile|registers[16][30]~q  & ( 
// !\InstructionMemory|rom~137_combout  & ( (\RegFile|registers[24][30]~q  & \InstructionMemory|rom~145_combout ) ) ) )

	.dataa(!\RegFile|registers[28][30]~q ),
	.datab(!\RegFile|registers[24][30]~q ),
	.datac(!\RegFile|registers[20][30]~q ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|registers[16][30]~q ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[30]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[30]~318 .extended_lut = "off";
defparam \RegFile|read_data2[30]~318 .lut_mask = 64'h0033FF330F550F55;
defparam \RegFile|read_data2[30]~318 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y21_N2
dffeas \RegFile|registers[18][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][30] .is_wysiwyg = "true";
defparam \RegFile|registers[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y21_N14
dffeas \RegFile|registers[22][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][30] .is_wysiwyg = "true";
defparam \RegFile|registers[22][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y21_N15
cyclonev_lcell_comb \RegFile|read_data2[30]~320 (
// Equation(s):
// \RegFile|read_data2[30]~320_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[30][30]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[26][30]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[22][30]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[18][30]~q  ) ) )

	.dataa(!\RegFile|registers[18][30]~q ),
	.datab(!\RegFile|registers[30][30]~q ),
	.datac(!\RegFile|registers[22][30]~q ),
	.datad(!\RegFile|registers[26][30]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[30]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[30]~320 .extended_lut = "off";
defparam \RegFile|read_data2[30]~320 .lut_mask = 64'h55550F0F00FF3333;
defparam \RegFile|read_data2[30]~320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N17
dffeas \RegFile|registers[23][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][30] .is_wysiwyg = "true";
defparam \RegFile|registers[23][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N57
cyclonev_lcell_comb \RegFile|registers[19][30]~feeder (
// Equation(s):
// \RegFile|registers[19][30]~feeder_combout  = ( \pc_to_reg_mux|out[30]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[30]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][30]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N58
dffeas \RegFile|registers[19][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][30] .is_wysiwyg = "true";
defparam \RegFile|registers[19][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N21
cyclonev_lcell_comb \RegFile|read_data2[30]~321 (
// Equation(s):
// \RegFile|read_data2[30]~321_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[31][30]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[27][30]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[23][30]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[19][30]~q  ) ) )

	.dataa(!\RegFile|registers[27][30]~q ),
	.datab(!\RegFile|registers[23][30]~q ),
	.datac(!\RegFile|registers[19][30]~q ),
	.datad(!\RegFile|registers[31][30]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[30]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[30]~321 .extended_lut = "off";
defparam \RegFile|read_data2[30]~321 .lut_mask = 64'h0F0F3333555500FF;
defparam \RegFile|read_data2[30]~321 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y20_N55
dffeas \RegFile|registers[17][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][30] .is_wysiwyg = "true";
defparam \RegFile|registers[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N23
dffeas \RegFile|registers[21][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][30] .is_wysiwyg = "true";
defparam \RegFile|registers[21][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N18
cyclonev_lcell_comb \RegFile|read_data2[30]~319 (
// Equation(s):
// \RegFile|read_data2[30]~319_combout  = ( \InstructionMemory|rom~145_combout  & ( \InstructionMemory|rom~137_combout  & ( \RegFile|registers[29][30]~q  ) ) ) # ( !\InstructionMemory|rom~145_combout  & ( \InstructionMemory|rom~137_combout  & ( 
// \RegFile|registers[21][30]~q  ) ) ) # ( \InstructionMemory|rom~145_combout  & ( !\InstructionMemory|rom~137_combout  & ( \RegFile|registers[25][30]~q  ) ) ) # ( !\InstructionMemory|rom~145_combout  & ( !\InstructionMemory|rom~137_combout  & ( 
// \RegFile|registers[17][30]~q  ) ) )

	.dataa(!\RegFile|registers[25][30]~q ),
	.datab(!\RegFile|registers[17][30]~q ),
	.datac(!\RegFile|registers[21][30]~q ),
	.datad(!\RegFile|registers[29][30]~q ),
	.datae(!\InstructionMemory|rom~145_combout ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[30]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[30]~319 .extended_lut = "off";
defparam \RegFile|read_data2[30]~319 .lut_mask = 64'h333355550F0F00FF;
defparam \RegFile|read_data2[30]~319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N48
cyclonev_lcell_comb \RegFile|read_data2[30]~322 (
// Equation(s):
// \RegFile|read_data2[30]~322_combout  = ( \RegFile|read_data2[30]~321_combout  & ( \RegFile|read_data2[30]~319_combout  & ( ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[30]~318_combout )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[30]~320_combout )))) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|read_data2[30]~321_combout  & ( \RegFile|read_data2[30]~319_combout  & ( (!\InstructionMemory|rom~130_combout  & (((\RegFile|read_data2[30]~318_combout 
// )) # (\InstructionMemory|rom~120_combout ))) # (\InstructionMemory|rom~130_combout  & (!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[30]~320_combout )))) ) ) ) # ( \RegFile|read_data2[30]~321_combout  & ( 
// !\RegFile|read_data2[30]~319_combout  & ( (!\InstructionMemory|rom~130_combout  & (!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[30]~318_combout ))) # (\InstructionMemory|rom~130_combout  & (((\RegFile|read_data2[30]~320_combout )) # 
// (\InstructionMemory|rom~120_combout ))) ) ) ) # ( !\RegFile|read_data2[30]~321_combout  & ( !\RegFile|read_data2[30]~319_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[30]~318_combout )) 
// # (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[30]~320_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~130_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[30]~318_combout ),
	.datad(!\RegFile|read_data2[30]~320_combout ),
	.datae(!\RegFile|read_data2[30]~321_combout ),
	.dataf(!\RegFile|read_data2[30]~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[30]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[30]~322 .extended_lut = "off";
defparam \RegFile|read_data2[30]~322 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \RegFile|read_data2[30]~322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y21_N51
cyclonev_lcell_comb \RegFile|read_data2[30]~374 (
// Equation(s):
// \RegFile|read_data2[30]~374_combout  = ( \InstructionMemory|rom~150_combout  & ( (!\RegFile|read_data2[30]~324_combout  & (!\RegFile|read_data2[30]~328_combout  & !\RegFile|read_data2[30]~322_combout )) ) ) # ( !\InstructionMemory|rom~150_combout  & ( 
// (!\RegFile|read_data2[30]~324_combout  & !\RegFile|read_data2[30]~328_combout ) ) )

	.dataa(!\RegFile|read_data2[30]~324_combout ),
	.datab(!\RegFile|read_data2[30]~328_combout ),
	.datac(gnd),
	.datad(!\RegFile|read_data2[30]~322_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[30]~374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[30]~374 .extended_lut = "off";
defparam \RegFile|read_data2[30]~374 .lut_mask = 64'h8888888888008800;
defparam \RegFile|read_data2[30]~374 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y23_N18
cyclonev_lcell_comb \RegFile|read_data2[6]~353 (
// Equation(s):
// \RegFile|read_data2[6]~353_combout  = ( \RegFile|read_data2[6]~69_combout  & ( \RegFile|read_data2[6]~68_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((\InstructionMemory|rom~137_combout ) # (\RegFile|read_data2[6]~70_combout )) # 
// (\InstructionMemory|rom~145_combout ))) ) ) ) # ( !\RegFile|read_data2[6]~69_combout  & ( \RegFile|read_data2[6]~68_combout  & ( (\RegFile|read_data2[16]~10_combout  & (((\RegFile|read_data2[6]~70_combout  & !\InstructionMemory|rom~137_combout )) # 
// (\InstructionMemory|rom~145_combout ))) ) ) ) # ( \RegFile|read_data2[6]~69_combout  & ( !\RegFile|read_data2[6]~68_combout  & ( (!\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[16]~10_combout  & ((\InstructionMemory|rom~137_combout ) # 
// (\RegFile|read_data2[6]~70_combout )))) ) ) ) # ( !\RegFile|read_data2[6]~69_combout  & ( !\RegFile|read_data2[6]~68_combout  & ( (!\InstructionMemory|rom~145_combout  & (\RegFile|read_data2[6]~70_combout  & (!\InstructionMemory|rom~137_combout  & 
// \RegFile|read_data2[16]~10_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(!\RegFile|read_data2[6]~70_combout ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|read_data2[16]~10_combout ),
	.datae(!\RegFile|read_data2[6]~69_combout ),
	.dataf(!\RegFile|read_data2[6]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~353 .extended_lut = "off";
defparam \RegFile|read_data2[6]~353 .lut_mask = 64'h0020002A0075007F;
defparam \RegFile|read_data2[6]~353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y23_N27
cyclonev_lcell_comb \RegFile|read_data2[6]~354 (
// Equation(s):
// \RegFile|read_data2[6]~354_combout  = ( \RegFile|read_data2[6]~353_combout  ) # ( !\RegFile|read_data2[6]~353_combout  & ( ((\InstructionMemory|rom~150_combout  & \RegFile|read_data2[6]~65_combout )) # (\RegFile|read_data2[6]~67_combout ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\RegFile|read_data2[6]~65_combout ),
	.datac(!\RegFile|read_data2[6]~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[6]~353_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~354 .extended_lut = "off";
defparam \RegFile|read_data2[6]~354 .lut_mask = 64'h1F1F1F1FFFFFFFFF;
defparam \RegFile|read_data2[6]~354 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N51
cyclonev_lcell_comb \RegFile|read_data2[14]~373 (
// Equation(s):
// \RegFile|read_data2[14]~373_combout  = ( \RegFile|read_data2[14]~148_combout  & ( (!\InstructionMemory|rom~150_combout  & (!\RegFile|read_data2[14]~360_combout  & !\RegFile|read_data2[14]~150_combout )) ) ) # ( !\RegFile|read_data2[14]~148_combout  & ( 
// (!\RegFile|read_data2[14]~360_combout  & !\RegFile|read_data2[14]~150_combout ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data2[14]~360_combout ),
	.datad(!\RegFile|read_data2[14]~150_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[14]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[14]~373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[14]~373 .extended_lut = "off";
defparam \RegFile|read_data2[14]~373 .lut_mask = 64'hF000F000A000A000;
defparam \RegFile|read_data2[14]~373 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y21_N12
cyclonev_lcell_comb \DataMem|stack_seg|Selector1~0 (
// Equation(s):
// \DataMem|stack_seg|Selector1~0_combout  = ( \RegFile|read_data2[14]~373_combout  & ( (!\Control|MemSize~1_combout  & (((!\RegFile|read_data2[30]~374_combout )))) # (\Control|MemSize~1_combout  & (!\Control|Decoder1~4_combout  & 
// ((\RegFile|read_data2[6]~354_combout )))) ) ) # ( !\RegFile|read_data2[14]~373_combout  & ( (!\Control|MemSize~1_combout  & (((!\RegFile|read_data2[30]~374_combout )))) # (\Control|MemSize~1_combout  & (((\RegFile|read_data2[6]~354_combout )) # 
// (\Control|Decoder1~4_combout ))) ) )

	.dataa(!\Control|MemSize~1_combout ),
	.datab(!\Control|Decoder1~4_combout ),
	.datac(!\RegFile|read_data2[30]~374_combout ),
	.datad(!\RegFile|read_data2[6]~354_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[14]~373_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|Selector1~0 .extended_lut = "off";
defparam \DataMem|stack_seg|Selector1~0 .lut_mask = 64'hB1F5B1F5A0E4A0E4;
defparam \DataMem|stack_seg|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N33
cyclonev_lcell_comb \RegFile|read_data2[15]~375 (
// Equation(s):
// \RegFile|read_data2[15]~375_combout  = ( !\RegFile|read_data2[15]~343_combout  & ( \InstructionMemory|rom~150_combout  & ( (!\RegFile|read_data2[15]~158_combout  & !\RegFile|read_data2[15]~160_combout ) ) ) ) # ( !\RegFile|read_data2[15]~343_combout  & ( 
// !\InstructionMemory|rom~150_combout  & ( !\RegFile|read_data2[15]~160_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|read_data2[15]~158_combout ),
	.datad(!\RegFile|read_data2[15]~160_combout ),
	.datae(!\RegFile|read_data2[15]~343_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[15]~375_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[15]~375 .extended_lut = "off";
defparam \RegFile|read_data2[15]~375 .lut_mask = 64'hFF000000F0000000;
defparam \RegFile|read_data2[15]~375 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y21_N26
dffeas \RegFile|registers[28][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[28][31] .is_wysiwyg = "true";
defparam \RegFile|registers[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y21_N59
dffeas \RegFile|registers[16][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][31] .is_wysiwyg = "true";
defparam \RegFile|registers[16][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N30
cyclonev_lcell_comb \RegFile|registers[24][31]~feeder (
// Equation(s):
// \RegFile|registers[24][31]~feeder_combout  = ( \pc_to_reg_mux|out[31]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[31]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][31]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[24][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y26_N32
dffeas \RegFile|registers[24][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][31] .is_wysiwyg = "true";
defparam \RegFile|registers[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y21_N38
dffeas \RegFile|registers[20][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][31] .is_wysiwyg = "true";
defparam \RegFile|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N36
cyclonev_lcell_comb \RegFile|read_data2[31]~333 (
// Equation(s):
// \RegFile|read_data2[31]~333_combout  = ( \RegFile|registers[20][31]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][31]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[28][31]~q )) ) ) ) # ( !\RegFile|registers[20][31]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][31]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[28][31]~q )) ) ) ) # ( \RegFile|registers[20][31]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][31]~q ) ) ) ) # ( !\RegFile|registers[20][31]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][31]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[28][31]~q ),
	.datab(!\RegFile|registers[16][31]~q ),
	.datac(!\RegFile|registers[24][31]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[20][31]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[31]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[31]~333 .extended_lut = "off";
defparam \RegFile|read_data2[31]~333 .lut_mask = 64'h330033FF0F550F55;
defparam \RegFile|read_data2[31]~333 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y21_N48
cyclonev_lcell_comb \RegFile|registers[18][31]~feeder (
// Equation(s):
// \RegFile|registers[18][31]~feeder_combout  = ( \pc_to_reg_mux|out[31]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[31]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][31]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y21_N49
dffeas \RegFile|registers[18][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][31] .is_wysiwyg = "true";
defparam \RegFile|registers[18][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y21_N24
cyclonev_lcell_comb \RegFile|registers[30][31]~feeder (
// Equation(s):
// \RegFile|registers[30][31]~feeder_combout  = ( \pc_to_reg_mux|out[31]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[31]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[30][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[30][31]~feeder .extended_lut = "off";
defparam \RegFile|registers[30][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[30][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y21_N25
dffeas \RegFile|registers[30][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[30][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[30][31] .is_wysiwyg = "true";
defparam \RegFile|registers[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N43
dffeas \RegFile|registers[26][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[26][31] .is_wysiwyg = "true";
defparam \RegFile|registers[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y21_N20
dffeas \RegFile|registers[22][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][31] .is_wysiwyg = "true";
defparam \RegFile|registers[22][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N18
cyclonev_lcell_comb \RegFile|read_data2[31]~335 (
// Equation(s):
// \RegFile|read_data2[31]~335_combout  = ( \RegFile|registers[22][31]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout ) # (\RegFile|registers[30][31]~q ) ) ) ) # ( !\RegFile|registers[22][31]~q  & ( 
// \InstructionMemory|rom~137_combout  & ( (\RegFile|registers[30][31]~q  & \InstructionMemory|rom~145_combout ) ) ) ) # ( \RegFile|registers[22][31]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[18][31]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[26][31]~q ))) ) ) ) # ( !\RegFile|registers[22][31]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[18][31]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[26][31]~q ))) ) ) )

	.dataa(!\RegFile|registers[18][31]~q ),
	.datab(!\RegFile|registers[30][31]~q ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\RegFile|registers[26][31]~q ),
	.datae(!\RegFile|registers[22][31]~q ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[31]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[31]~335 .extended_lut = "off";
defparam \RegFile|read_data2[31]~335 .lut_mask = 64'h505F505F0303F3F3;
defparam \RegFile|read_data2[31]~335 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N5
dffeas \RegFile|registers[29][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][31] .is_wysiwyg = "true";
defparam \RegFile|registers[29][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N30
cyclonev_lcell_comb \RegFile|registers[17][31]~feeder (
// Equation(s):
// \RegFile|registers[17][31]~feeder_combout  = ( \pc_to_reg_mux|out[31]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[31]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][31]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y20_N32
dffeas \RegFile|registers[17][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][31] .is_wysiwyg = "true";
defparam \RegFile|registers[17][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N2
dffeas \RegFile|registers[25][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][31] .is_wysiwyg = "true";
defparam \RegFile|registers[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N56
dffeas \RegFile|registers[21][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][31] .is_wysiwyg = "true";
defparam \RegFile|registers[21][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N54
cyclonev_lcell_comb \RegFile|read_data2[31]~334 (
// Equation(s):
// \RegFile|read_data2[31]~334_combout  = ( \RegFile|registers[21][31]~q  & ( \InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout ) # (\RegFile|registers[29][31]~q ) ) ) ) # ( !\RegFile|registers[21][31]~q  & ( 
// \InstructionMemory|rom~137_combout  & ( (\RegFile|registers[29][31]~q  & \InstructionMemory|rom~145_combout ) ) ) ) # ( \RegFile|registers[21][31]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[17][31]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[25][31]~q ))) ) ) ) # ( !\RegFile|registers[21][31]~q  & ( !\InstructionMemory|rom~137_combout  & ( (!\InstructionMemory|rom~145_combout  & 
// (\RegFile|registers[17][31]~q )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|registers[25][31]~q ))) ) ) )

	.dataa(!\RegFile|registers[29][31]~q ),
	.datab(!\RegFile|registers[17][31]~q ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\RegFile|registers[25][31]~q ),
	.datae(!\RegFile|registers[21][31]~q ),
	.dataf(!\InstructionMemory|rom~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[31]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[31]~334 .extended_lut = "off";
defparam \RegFile|read_data2[31]~334 .lut_mask = 64'h303F303F0505F5F5;
defparam \RegFile|read_data2[31]~334 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N55
dffeas \RegFile|registers[31][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][31] .is_wysiwyg = "true";
defparam \RegFile|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N47
dffeas \RegFile|registers[23][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][31] .is_wysiwyg = "true";
defparam \RegFile|registers[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N53
dffeas \RegFile|registers[27][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][31] .is_wysiwyg = "true";
defparam \RegFile|registers[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y26_N13
dffeas \RegFile|registers[19][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][31] .is_wysiwyg = "true";
defparam \RegFile|registers[19][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y26_N12
cyclonev_lcell_comb \RegFile|read_data2[31]~336 (
// Equation(s):
// \RegFile|read_data2[31]~336_combout  = ( \RegFile|registers[19][31]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][31]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[31][31]~q )) ) ) ) # ( !\RegFile|registers[19][31]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][31]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[31][31]~q )) ) ) ) # ( \RegFile|registers[19][31]~q  & ( !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout ) # (\RegFile|registers[23][31]~q ) ) ) ) # ( !\RegFile|registers[19][31]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[23][31]~q  & \InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[31][31]~q ),
	.datab(!\RegFile|registers[23][31]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[27][31]~q ),
	.datae(!\RegFile|registers[19][31]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[31]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[31]~336 .extended_lut = "off";
defparam \RegFile|read_data2[31]~336 .lut_mask = 64'h0303F3F305F505F5;
defparam \RegFile|read_data2[31]~336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N24
cyclonev_lcell_comb \RegFile|read_data2[31]~337 (
// Equation(s):
// \RegFile|read_data2[31]~337_combout  = ( \RegFile|read_data2[31]~334_combout  & ( \RegFile|read_data2[31]~336_combout  & ( ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[31]~333_combout )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[31]~335_combout )))) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|read_data2[31]~334_combout  & ( \RegFile|read_data2[31]~336_combout  & ( (!\InstructionMemory|rom~130_combout  & (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|read_data2[31]~333_combout ))) # (\InstructionMemory|rom~130_combout  & (((\RegFile|read_data2[31]~335_combout )) # (\InstructionMemory|rom~120_combout ))) ) ) ) # ( \RegFile|read_data2[31]~334_combout  & ( !\RegFile|read_data2[31]~336_combout  
// & ( (!\InstructionMemory|rom~130_combout  & (((\RegFile|read_data2[31]~333_combout )) # (\InstructionMemory|rom~120_combout ))) # (\InstructionMemory|rom~130_combout  & (!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[31]~335_combout )))) ) ) 
// ) # ( !\RegFile|read_data2[31]~334_combout  & ( !\RegFile|read_data2[31]~336_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[31]~333_combout )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[31]~335_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~130_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[31]~333_combout ),
	.datad(!\RegFile|read_data2[31]~335_combout ),
	.datae(!\RegFile|read_data2[31]~334_combout ),
	.dataf(!\RegFile|read_data2[31]~336_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[31]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[31]~337 .extended_lut = "off";
defparam \RegFile|read_data2[31]~337 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \RegFile|read_data2[31]~337 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N1
dffeas \RegFile|registers[13][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][31] .is_wysiwyg = "true";
defparam \RegFile|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N57
cyclonev_lcell_comb \RegFile|registers[15][31]~feeder (
// Equation(s):
// \RegFile|registers[15][31]~feeder_combout  = ( \pc_to_reg_mux|out[31]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[31]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[15][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[15][31]~feeder .extended_lut = "off";
defparam \RegFile|registers[15][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[15][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N58
dffeas \RegFile|registers[15][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[15][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][31] .is_wysiwyg = "true";
defparam \RegFile|registers[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N43
dffeas \RegFile|registers[14][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][31] .is_wysiwyg = "true";
defparam \RegFile|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y21_N58
dffeas \RegFile|registers[12][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][31] .is_wysiwyg = "true";
defparam \RegFile|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N36
cyclonev_lcell_comb \RegFile|read_data2[31]~329 (
// Equation(s):
// \RegFile|read_data2[31]~329_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[15][31]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[14][31]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[13][31]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[12][31]~q  ) ) )

	.dataa(!\RegFile|registers[13][31]~q ),
	.datab(!\RegFile|registers[15][31]~q ),
	.datac(!\RegFile|registers[14][31]~q ),
	.datad(!\RegFile|registers[12][31]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[31]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[31]~329 .extended_lut = "off";
defparam \RegFile|read_data2[31]~329 .lut_mask = 64'h00FF55550F0F3333;
defparam \RegFile|read_data2[31]~329 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y24_N11
dffeas \RegFile|registers[2][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[2][31] .is_wysiwyg = "true";
defparam \RegFile|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y24_N59
dffeas \RegFile|registers[1][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][31] .is_wysiwyg = "true";
defparam \RegFile|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y22_N47
dffeas \RegFile|registers[3][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][31] .is_wysiwyg = "true";
defparam \RegFile|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N57
cyclonev_lcell_comb \RegFile|read_data2[31]~331 (
// Equation(s):
// \RegFile|read_data2[31]~331_combout  = ( \RegFile|registers[3][31]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][31]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (((\RegFile|registers[1][31]~q )) # (\InstructionMemory|rom~130_combout ))) ) ) # ( !\RegFile|registers[3][31]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][31]~q ))) # 
// (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[1][31]~q )))) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[2][31]~q ),
	.datad(!\RegFile|registers[1][31]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[31]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[31]~331 .extended_lut = "off";
defparam \RegFile|read_data2[31]~331 .lut_mask = 64'h0246024613571357;
defparam \RegFile|read_data2[31]~331 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N18
cyclonev_lcell_comb \RegFile|registers[5][31]~feeder (
// Equation(s):
// \RegFile|registers[5][31]~feeder_combout  = ( \pc_to_reg_mux|out[31]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[31]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[5][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[5][31]~feeder .extended_lut = "off";
defparam \RegFile|registers[5][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[5][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N20
dffeas \RegFile|registers[5][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][31] .is_wysiwyg = "true";
defparam \RegFile|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N39
cyclonev_lcell_comb \RegFile|registers[4][31]~feeder (
// Equation(s):
// \RegFile|registers[4][31]~feeder_combout  = ( \pc_to_reg_mux|out[31]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[31]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[4][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[4][31]~feeder .extended_lut = "off";
defparam \RegFile|registers[4][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[4][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N41
dffeas \RegFile|registers[4][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[4][31] .is_wysiwyg = "true";
defparam \RegFile|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N38
dffeas \RegFile|registers[6][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][31] .is_wysiwyg = "true";
defparam \RegFile|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N32
dffeas \RegFile|registers[7][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][31] .is_wysiwyg = "true";
defparam \RegFile|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N30
cyclonev_lcell_comb \RegFile|read_data2[31]~330 (
// Equation(s):
// \RegFile|read_data2[31]~330_combout  = ( \RegFile|registers[7][31]~q  & ( \InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout ) # (\RegFile|registers[5][31]~q ) ) ) ) # ( !\RegFile|registers[7][31]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[5][31]~q  & !\InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[7][31]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[4][31]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[6][31]~q ))) ) ) ) # ( !\RegFile|registers[7][31]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[4][31]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[6][31]~q ))) ) ) )

	.dataa(!\RegFile|registers[5][31]~q ),
	.datab(!\RegFile|registers[4][31]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\RegFile|registers[6][31]~q ),
	.datae(!\RegFile|registers[7][31]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[31]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[31]~330 .extended_lut = "off";
defparam \RegFile|read_data2[31]~330 .lut_mask = 64'h303F303F50505F5F;
defparam \RegFile|read_data2[31]~330 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y21_N42
cyclonev_lcell_comb \RegFile|read_data2[31]~332 (
// Equation(s):
// \RegFile|read_data2[31]~332_combout  = ( \RegFile|read_data2[31]~331_combout  & ( \RegFile|read_data2[31]~330_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout ) # (\RegFile|read_data2[31]~329_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[31]~331_combout  & ( \RegFile|read_data2[31]~330_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout )) # (\InstructionMemory|rom~145_combout  & 
// ((\RegFile|read_data2[31]~329_combout ))))) ) ) ) # ( \RegFile|read_data2[31]~331_combout  & ( !\RegFile|read_data2[31]~330_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout 
// )) # (\InstructionMemory|rom~145_combout  & ((\RegFile|read_data2[31]~329_combout ))))) ) ) ) # ( !\RegFile|read_data2[31]~331_combout  & ( !\RegFile|read_data2[31]~330_combout  & ( (\RegFile|read_data2[31]~329_combout  & 
// (\InstructionMemory|rom~145_combout  & \RegFile|read_data2[16]~10_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|read_data2[31]~329_combout ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\RegFile|read_data2[16]~10_combout ),
	.datae(!\RegFile|read_data2[31]~331_combout ),
	.dataf(!\RegFile|read_data2[31]~330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[31]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[31]~332 .extended_lut = "off";
defparam \RegFile|read_data2[31]~332 .lut_mask = 64'h000300A3005300F3;
defparam \RegFile|read_data2[31]~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y21_N45
cyclonev_lcell_comb \RegFile|read_data2[31]~376 (
// Equation(s):
// \RegFile|read_data2[31]~376_combout  = ( !\RegFile|read_data2[31]~332_combout  & ( (!\RegFile|read_data2[31]~339_combout  & ((!\RegFile|read_data2[31]~337_combout ) # (!\InstructionMemory|rom~150_combout ))) ) )

	.dataa(!\RegFile|read_data2[31]~337_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data2[31]~339_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[31]~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[31]~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[31]~376 .extended_lut = "off";
defparam \RegFile|read_data2[31]~376 .lut_mask = 64'hF0A0F0A000000000;
defparam \RegFile|read_data2[31]~376 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y21_N51
cyclonev_lcell_comb \RegFile|read_data2[7]~356 (
// Equation(s):
// \RegFile|read_data2[7]~356_combout  = ( \RegFile|read_data2[7]~77_combout  ) # ( !\RegFile|read_data2[7]~77_combout  & ( ((\RegFile|read_data2[7]~75_combout  & \InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[7]~355_combout ) ) )

	.dataa(!\RegFile|read_data2[7]~355_combout ),
	.datab(!\RegFile|read_data2[7]~75_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[7]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[7]~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[7]~356 .extended_lut = "off";
defparam \RegFile|read_data2[7]~356 .lut_mask = 64'h57575757FFFFFFFF;
defparam \RegFile|read_data2[7]~356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y21_N15
cyclonev_lcell_comb \DataMem|stack_seg|Selector0~0 (
// Equation(s):
// \DataMem|stack_seg|Selector0~0_combout  = ( \RegFile|read_data2[7]~356_combout  & ( (!\Control|MemSize~1_combout  & (((!\RegFile|read_data2[31]~376_combout )))) # (\Control|MemSize~1_combout  & ((!\Control|Decoder1~4_combout ) # 
// ((!\RegFile|read_data2[15]~375_combout )))) ) ) # ( !\RegFile|read_data2[7]~356_combout  & ( (!\Control|MemSize~1_combout  & (((!\RegFile|read_data2[31]~376_combout )))) # (\Control|MemSize~1_combout  & (\Control|Decoder1~4_combout  & 
// (!\RegFile|read_data2[15]~375_combout ))) ) )

	.dataa(!\Control|MemSize~1_combout ),
	.datab(!\Control|Decoder1~4_combout ),
	.datac(!\RegFile|read_data2[15]~375_combout ),
	.datad(!\RegFile|read_data2[31]~376_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[7]~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|Selector0~0 .extended_lut = "off";
defparam \DataMem|stack_seg|Selector0~0 .lut_mask = 64'hBA10BA10FE54FE54;
defparam \DataMem|stack_seg|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DataMem|data_seg|mem3~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(!\clock~inputCLKENA0_outclk ),
	.ena0(\DataMem|data_seg|mem3~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\DataMem|stack_seg|Selector0~0_combout ,\DataMem|stack_seg|Selector1~0_combout ,\DataMem|stack_seg|Selector2~0_combout ,\DataMem|stack_seg|Selector3~0_combout ,\DataMem|stack_seg|Selector4~0_combout ,\DataMem|stack_seg|Selector5~0_combout ,
\DataMem|stack_seg|Selector6~0_combout ,\DataMem|stack_seg|Selector7~0_combout }),
	.portaaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab9second.ram3_async_memory_87065f0.hdl.mif";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DataMem|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_oko1:auto_generated|ALTSYNCRAM";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4A";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4";
defparam \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD0000000000";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N36
cyclonev_lcell_comb \ALU|O_out[25]~215 (
// Equation(s):
// \ALU|O_out[25]~215_combout  = ( \ALU|O_out[25]~173_combout  & ( (\ALU|O_out[17]~122_combout  & ((\ALU|O_out[25]~174_combout ) # (\ALU|O_out[7]~48_combout ))) ) ) # ( !\ALU|O_out[25]~173_combout  & ( (\ALU|O_out[17]~122_combout  & 
// \ALU|O_out[25]~174_combout ) ) )

	.dataa(gnd),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\ALU|O_out[17]~122_combout ),
	.datad(!\ALU|O_out[25]~174_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[25]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[25]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[25]~215 .extended_lut = "off";
defparam \ALU|O_out[25]~215 .lut_mask = 64'h000F000F030F030F;
defparam \ALU|O_out[25]~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N48
cyclonev_lcell_comb \alu_a_mux|out[21]~21 (
// Equation(s):
// \alu_a_mux|out[21]~21_combout  = ( \RegFile|read_data1[21]~117_combout  & ( (!\Control|Decoder1~0_combout ) # (!\Control|WideOr1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Decoder1~0_combout ),
	.datad(!\Control|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[21]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[21]~21 .extended_lut = "off";
defparam \alu_a_mux|out[21]~21 .lut_mask = 64'h00000000FFF0FFF0;
defparam \alu_a_mux|out[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N6
cyclonev_lcell_comb \ALU|O_out[21]~150 (
// Equation(s):
// \ALU|O_out[21]~150_combout  = ( \alu_a_mux|out[21]~21_combout  & ( ((\ALU|Equal2~1_combout  & \ALU|_~85_sumout )) # (\ALU|O_out[16]~110_combout ) ) ) # ( !\alu_a_mux|out[21]~21_combout  & ( (\ALU|Equal2~1_combout  & \ALU|_~85_sumout ) ) )

	.dataa(gnd),
	.datab(!\ALU|O_out[16]~110_combout ),
	.datac(!\ALU|Equal2~1_combout ),
	.datad(!\ALU|_~85_sumout ),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[21]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[21]~150 .extended_lut = "off";
defparam \ALU|O_out[21]~150 .lut_mask = 64'h000F000F333F333F;
defparam \ALU|O_out[21]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N39
cyclonev_lcell_comb \ALU|O_out[21]~149 (
// Equation(s):
// \ALU|O_out[21]~149_combout  = ( \alu_a_mux|out[21]~21_combout  & ( (!\ALU|O_out[7]~48_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[21]~28_combout ))))) ) ) # ( !\alu_a_mux|out[21]~21_combout  & ( 
// (!\ALU|O_out[7]~48_combout  & ((!\alu_b_mux|out[21]~28_combout  & (!\Control|Selector10~3_combout  & !\Control|Selector9~5_combout )) # (\alu_b_mux|out[21]~28_combout  & (!\Control|Selector10~3_combout  $ (!\Control|Selector9~5_combout ))))) ) )

	.dataa(!\alu_b_mux|out[21]~28_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\Control|Selector9~5_combout ),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[21]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[21]~149 .extended_lut = "off";
defparam \ALU|O_out[21]~149 .lut_mask = 64'h8440844008C408C4;
defparam \ALU|O_out[21]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N51
cyclonev_lcell_comb \ALU|O_out[21]~214 (
// Equation(s):
// \ALU|O_out[21]~214_combout  = ( \ALU|O_out[21]~148_combout  & ( (\ALU|O_out[17]~122_combout  & ((\ALU|O_out[21]~149_combout ) # (\ALU|O_out[7]~48_combout ))) ) ) # ( !\ALU|O_out[21]~148_combout  & ( (\ALU|O_out[21]~149_combout  & 
// \ALU|O_out[17]~122_combout ) ) )

	.dataa(gnd),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\ALU|O_out[21]~149_combout ),
	.datad(!\ALU|O_out[17]~122_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[21]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[21]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[21]~214 .extended_lut = "off";
defparam \ALU|O_out[21]~214 .lut_mask = 64'h000F000F003F003F;
defparam \ALU|O_out[21]~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N24
cyclonev_lcell_comb \DataMem|ser|Equal0~0 (
// Equation(s):
// \DataMem|ser|Equal0~0_combout  = ( \ALU|O_out[27]~184_combout  & ( \ALU|O_out[28]~196_combout  & ( (!\ALU|O_out[25]~215_combout  & (\ALU|O_out[25]~175_combout  & ((\ALU|O_out[21]~214_combout ) # (\ALU|O_out[21]~150_combout )))) # 
// (\ALU|O_out[25]~215_combout  & (((\ALU|O_out[21]~214_combout )) # (\ALU|O_out[21]~150_combout ))) ) ) )

	.dataa(!\ALU|O_out[25]~215_combout ),
	.datab(!\ALU|O_out[21]~150_combout ),
	.datac(!\ALU|O_out[25]~175_combout ),
	.datad(!\ALU|O_out[21]~214_combout ),
	.datae(!\ALU|O_out[27]~184_combout ),
	.dataf(!\ALU|O_out[28]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|ser|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|ser|Equal0~0 .extended_lut = "off";
defparam \DataMem|ser|Equal0~0 .lut_mask = 64'h000000000000135F;
defparam \DataMem|ser|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N6
cyclonev_lcell_comb \DataMem|ser|Equal0~1 (
// Equation(s):
// \DataMem|ser|Equal0~1_combout  = ( \ALU|O_out[18]~133_combout  & ( \ALU|O_out[26]~220_combout  & ( (\ALU|O_out[17]~124_combout  & (\ALU|O_out[20]~145_combout  & (\ALU|O_out[29]~202_combout  & \ALU|O_out[19]~139_combout ))) ) ) )

	.dataa(!\ALU|O_out[17]~124_combout ),
	.datab(!\ALU|O_out[20]~145_combout ),
	.datac(!\ALU|O_out[29]~202_combout ),
	.datad(!\ALU|O_out[19]~139_combout ),
	.datae(!\ALU|O_out[18]~133_combout ),
	.dataf(!\ALU|O_out[26]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|ser|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|ser|Equal0~1 .extended_lut = "off";
defparam \DataMem|ser|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \DataMem|ser|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N15
cyclonev_lcell_comb \DataMem|stack_seg|mem3~0 (
// Equation(s):
// \DataMem|stack_seg|mem3~0_combout  = ( \DataMem|data_seg|mem1~0_combout  & ( \DataMem|stack_seg|Mux0~0_combout  & ( (\DataMem|ser|Equal0~3_combout  & (\DataMem|ser|Equal0~0_combout  & (!\ALU|O_out[31]~213_combout  & \DataMem|ser|Equal0~1_combout ))) ) ) )

	.dataa(!\DataMem|ser|Equal0~3_combout ),
	.datab(!\DataMem|ser|Equal0~0_combout ),
	.datac(!\ALU|O_out[31]~213_combout ),
	.datad(!\DataMem|ser|Equal0~1_combout ),
	.datae(!\DataMem|data_seg|mem1~0_combout ),
	.dataf(!\DataMem|stack_seg|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|mem3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|mem3~0 .extended_lut = "off";
defparam \DataMem|stack_seg|mem3~0 .lut_mask = 64'h0000000000000010;
defparam \DataMem|stack_seg|mem3~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DataMem|stack_seg|mem3~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(!\clock~inputCLKENA0_outclk ),
	.ena0(\DataMem|stack_seg|mem3~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\DataMem|stack_seg|Selector0~0_combout ,\DataMem|stack_seg|Selector1~0_combout ,\DataMem|stack_seg|Selector2~0_combout ,\DataMem|stack_seg|Selector3~0_combout ,\DataMem|stack_seg|Selector4~0_combout ,\DataMem|stack_seg|Selector5~0_combout ,
\DataMem|stack_seg|Selector6~0_combout ,\DataMem|stack_seg|Selector7~0_combout }),
	.portaaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab9second.ram3_async_memory_ea4acf6d.hdl.mif";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DataMem|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_mto1:auto_generated|ALTSYNCRAM";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4A";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4";
defparam \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N3
cyclonev_lcell_comb \DataMem|Equal1~0 (
// Equation(s):
// \DataMem|Equal1~0_combout  = ( \DataMem|ser|Equal0~3_combout  & ( (!\ALU|O_out[31]~213_combout  & (\DataMem|ser|Equal0~1_combout  & \DataMem|ser|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ALU|O_out[31]~213_combout ),
	.datac(!\DataMem|ser|Equal0~1_combout ),
	.datad(!\DataMem|ser|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\DataMem|ser|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal1~0 .extended_lut = "off";
defparam \DataMem|Equal1~0 .lut_mask = 64'h00000000000C000C;
defparam \DataMem|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N27
cyclonev_lcell_comb \DataMem|Selector6~0 (
// Equation(s):
// \DataMem|Selector6~0_combout  = ( \DataMem|Equal1~0_combout  & ( ((\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 )) # (\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ) ) ) # ( !\DataMem|Equal1~0_combout  
// & ( (\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ) ) )

	.dataa(!\DataMem|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(!\DataMem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector6~0 .extended_lut = "off";
defparam \DataMem|Selector6~0 .lut_mask = 64'h0505050505FF05FF;
defparam \DataMem|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y21_N24
cyclonev_lcell_comb \Control|LoadType[1]~2 (
// Equation(s):
// \Control|LoadType[1]~2_combout  = ( \InstructionMemory|rom~200_combout  & ( \Control|LoadType[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~200_combout ),
	.dataf(!\Control|LoadType[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|LoadType[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|LoadType[1]~2 .extended_lut = "off";
defparam \Control|LoadType[1]~2 .lut_mask = 64'h000000000000FFFF;
defparam \Control|LoadType[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N24
cyclonev_lcell_comb \Control|LoadType[0]~1 (
// Equation(s):
// \Control|LoadType[0]~1_combout  = (\InstructionMemory|rom~189_combout  & \Control|LoadType[1]~0_combout )

	.dataa(!\InstructionMemory|rom~189_combout ),
	.datab(!\Control|LoadType[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|LoadType[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|LoadType[0]~1 .extended_lut = "off";
defparam \Control|LoadType[0]~1 .lut_mask = 64'h1111111111111111;
defparam \Control|LoadType[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N0
cyclonev_lcell_comb \DataMem|stack_seg|Mux1~0 (
// Equation(s):
// \DataMem|stack_seg|Mux1~0_combout  = ( \ALU|O_out[1]~28_combout  & ( !\ALU|O_out[0]~9_combout  & ( (!\Control|Decoder1~3_combout  & !\Control|MemSize~1_combout ) ) ) ) # ( !\ALU|O_out[1]~28_combout  & ( !\ALU|O_out[0]~9_combout  & ( 
// (!\ALU|Equal2~0_combout  & ((!\ALU|O_out[1]~25_combout  & (!\Control|Decoder1~3_combout  & !\Control|MemSize~1_combout )) # (\ALU|O_out[1]~25_combout  & ((\Control|MemSize~1_combout ))))) # (\ALU|Equal2~0_combout  & (((\Control|MemSize~1_combout )))) ) ) 
// )

	.dataa(!\Control|Decoder1~3_combout ),
	.datab(!\ALU|Equal2~0_combout ),
	.datac(!\ALU|O_out[1]~25_combout ),
	.datad(!\Control|MemSize~1_combout ),
	.datae(!\ALU|O_out[1]~28_combout ),
	.dataf(!\ALU|O_out[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|Mux1~0 .extended_lut = "off";
defparam \DataMem|stack_seg|Mux1~0 .lut_mask = 64'h803FAA0000000000;
defparam \DataMem|stack_seg|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N48
cyclonev_lcell_comb \DataMem|data_seg|mem2~0 (
// Equation(s):
// \DataMem|data_seg|mem2~0_combout  = ( \DataMem|Equal0~2_combout  & ( (\DataMem|Equal0~10_combout  & (\DataMem|data_seg|mem1~0_combout  & (\DataMem|stack_seg|Mux1~0_combout  & \DataMem|Equal0~6_combout ))) ) )

	.dataa(!\DataMem|Equal0~10_combout ),
	.datab(!\DataMem|data_seg|mem1~0_combout ),
	.datac(!\DataMem|stack_seg|Mux1~0_combout ),
	.datad(!\DataMem|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|data_seg|mem2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|data_seg|mem2~0 .extended_lut = "off";
defparam \DataMem|data_seg|mem2~0 .lut_mask = 64'h0000000000010001;
defparam \DataMem|data_seg|mem2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N12
cyclonev_lcell_comb \DataMem|stack_seg|write_data[16]~0 (
// Equation(s):
// \DataMem|stack_seg|write_data[16]~0_combout  = ( \Control|MemSize~1_combout  & ( \RegFile|read_data2[0]~345_combout  ) ) # ( !\Control|MemSize~1_combout  & ( \RegFile|read_data2[0]~345_combout  & ( (((\InstructionMemory|rom~150_combout  & 
// \RegFile|read_data2[16]~172_combout )) # (\RegFile|read_data2[16]~174_combout )) # (\RegFile|read_data2[16]~167_combout ) ) ) ) # ( !\Control|MemSize~1_combout  & ( !\RegFile|read_data2[0]~345_combout  & ( (((\InstructionMemory|rom~150_combout  & 
// \RegFile|read_data2[16]~172_combout )) # (\RegFile|read_data2[16]~174_combout )) # (\RegFile|read_data2[16]~167_combout ) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\RegFile|read_data2[16]~167_combout ),
	.datac(!\RegFile|read_data2[16]~174_combout ),
	.datad(!\RegFile|read_data2[16]~172_combout ),
	.datae(!\Control|MemSize~1_combout ),
	.dataf(!\RegFile|read_data2[0]~345_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[16]~0 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[16]~0 .lut_mask = 64'h3F7F00003F7FFFFF;
defparam \DataMem|stack_seg|write_data[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N45
cyclonev_lcell_comb \DataMem|stack_seg|write_data[17]~2 (
// Equation(s):
// \DataMem|stack_seg|write_data[17]~2_combout  = ( \Control|MemSize~1_combout  & ( \RegFile|read_data2[1]~346_combout  ) ) # ( !\Control|MemSize~1_combout  & ( \RegFile|read_data2[1]~346_combout  & ( (((\InstructionMemory|rom~150_combout  & 
// \RegFile|read_data2[17]~183_combout )) # (\RegFile|read_data2[17]~178_combout )) # (\RegFile|read_data2[17]~185_combout ) ) ) ) # ( !\Control|MemSize~1_combout  & ( !\RegFile|read_data2[1]~346_combout  & ( (((\InstructionMemory|rom~150_combout  & 
// \RegFile|read_data2[17]~183_combout )) # (\RegFile|read_data2[17]~178_combout )) # (\RegFile|read_data2[17]~185_combout ) ) ) )

	.dataa(!\RegFile|read_data2[17]~185_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[17]~183_combout ),
	.datad(!\RegFile|read_data2[17]~178_combout ),
	.datae(!\Control|MemSize~1_combout ),
	.dataf(!\RegFile|read_data2[1]~346_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[17]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[17]~2 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[17]~2 .lut_mask = 64'h57FF000057FFFFFF;
defparam \DataMem|stack_seg|write_data[17]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N39
cyclonev_lcell_comb \DataMem|stack_seg|write_data[18]~4 (
// Equation(s):
// \DataMem|stack_seg|write_data[18]~4_combout  = ( \RegFile|read_data2[18]~192_combout  & ( \RegFile|read_data2[2]~347_combout  ) ) # ( !\RegFile|read_data2[18]~192_combout  & ( \RegFile|read_data2[2]~347_combout  & ( (((\RegFile|read_data2[18]~190_combout  
// & \InstructionMemory|rom~150_combout )) # (\Control|MemSize~1_combout )) # (\RegFile|read_data2[18]~196_combout ) ) ) ) # ( \RegFile|read_data2[18]~192_combout  & ( !\RegFile|read_data2[2]~347_combout  & ( !\Control|MemSize~1_combout  ) ) ) # ( 
// !\RegFile|read_data2[18]~192_combout  & ( !\RegFile|read_data2[2]~347_combout  & ( (!\Control|MemSize~1_combout  & (((\RegFile|read_data2[18]~190_combout  & \InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[18]~196_combout ))) ) ) )

	.dataa(!\RegFile|read_data2[18]~196_combout ),
	.datab(!\RegFile|read_data2[18]~190_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(!\Control|MemSize~1_combout ),
	.datae(!\RegFile|read_data2[18]~192_combout ),
	.dataf(!\RegFile|read_data2[2]~347_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[18]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[18]~4 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[18]~4 .lut_mask = 64'h5700FF0057FFFFFF;
defparam \DataMem|stack_seg|write_data[18]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N15
cyclonev_lcell_comb \DataMem|stack_seg|write_data[19]~6 (
// Equation(s):
// \DataMem|stack_seg|write_data[19]~6_combout  = ( \RegFile|read_data2[3]~348_combout  & ( \Control|MemSize~1_combout  ) ) # ( \RegFile|read_data2[3]~348_combout  & ( !\Control|MemSize~1_combout  & ( (((\RegFile|read_data2[19]~201_combout  & 
// \InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[19]~203_combout )) # (\RegFile|read_data2[19]~207_combout ) ) ) ) # ( !\RegFile|read_data2[3]~348_combout  & ( !\Control|MemSize~1_combout  & ( (((\RegFile|read_data2[19]~201_combout  & 
// \InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[19]~203_combout )) # (\RegFile|read_data2[19]~207_combout ) ) ) )

	.dataa(!\RegFile|read_data2[19]~201_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[19]~207_combout ),
	.datad(!\RegFile|read_data2[19]~203_combout ),
	.datae(!\RegFile|read_data2[3]~348_combout ),
	.dataf(!\Control|MemSize~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[19]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[19]~6 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[19]~6 .lut_mask = 64'h1FFF1FFF0000FFFF;
defparam \DataMem|stack_seg|write_data[19]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N30
cyclonev_lcell_comb \DataMem|stack_seg|write_data[20]~8 (
// Equation(s):
// \DataMem|stack_seg|write_data[20]~8_combout  = ( \RegFile|read_data2[20]~214_combout  & ( \RegFile|read_data2[4]~350_combout  ) ) # ( !\RegFile|read_data2[20]~214_combout  & ( \RegFile|read_data2[4]~350_combout  & ( (((\InstructionMemory|rom~150_combout  
// & \RegFile|read_data2[20]~212_combout )) # (\Control|MemSize~1_combout )) # (\RegFile|read_data2[20]~218_combout ) ) ) ) # ( \RegFile|read_data2[20]~214_combout  & ( !\RegFile|read_data2[4]~350_combout  & ( !\Control|MemSize~1_combout  ) ) ) # ( 
// !\RegFile|read_data2[20]~214_combout  & ( !\RegFile|read_data2[4]~350_combout  & ( (!\Control|MemSize~1_combout  & (((\InstructionMemory|rom~150_combout  & \RegFile|read_data2[20]~212_combout )) # (\RegFile|read_data2[20]~218_combout ))) ) ) )

	.dataa(!\RegFile|read_data2[20]~218_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[20]~212_combout ),
	.datad(!\Control|MemSize~1_combout ),
	.datae(!\RegFile|read_data2[20]~214_combout ),
	.dataf(!\RegFile|read_data2[4]~350_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[20]~8 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[20]~8 .lut_mask = 64'h5700FF0057FFFFFF;
defparam \DataMem|stack_seg|write_data[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N38
dffeas \RegFile|registers[15][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][21] .is_wysiwyg = "true";
defparam \RegFile|registers[15][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N27
cyclonev_lcell_comb \RegFile|registers[12][21]~feeder (
// Equation(s):
// \RegFile|registers[12][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[12][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N28
dffeas \RegFile|registers[12][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][21] .is_wysiwyg = "true";
defparam \RegFile|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N57
cyclonev_lcell_comb \RegFile|registers[13][21]~feeder (
// Equation(s):
// \RegFile|registers[13][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[13][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[13][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[13][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[13][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y20_N58
dffeas \RegFile|registers[13][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][21] .is_wysiwyg = "true";
defparam \RegFile|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N14
dffeas \RegFile|registers[14][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][21] .is_wysiwyg = "true";
defparam \RegFile|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N12
cyclonev_lcell_comb \RegFile|read_data2[21]~226 (
// Equation(s):
// \RegFile|read_data2[21]~226_combout  = ( \RegFile|registers[14][21]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][21]~q ) ) ) ) # ( !\RegFile|registers[14][21]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[15][21]~q  & \InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[14][21]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][21]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][21]~q ))) ) ) ) # ( !\RegFile|registers[14][21]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][21]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][21]~q ))) ) ) )

	.dataa(!\RegFile|registers[15][21]~q ),
	.datab(!\RegFile|registers[12][21]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[13][21]~q ),
	.datae(!\RegFile|registers[14][21]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[21]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[21]~226 .extended_lut = "off";
defparam \RegFile|read_data2[21]~226 .lut_mask = 64'h303F303F0505F5F5;
defparam \RegFile|read_data2[21]~226 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N24
cyclonev_lcell_comb \RegFile|read_data2[21]~227 (
// Equation(s):
// \RegFile|read_data2[21]~227_combout  = ( \RegFile|registers[7][21]~q  & ( \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[6][21]~q ) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[7][21]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & \RegFile|registers[6][21]~q ) ) ) ) # ( \RegFile|registers[7][21]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[4][21]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[5][21]~q ))) ) ) ) # ( !\RegFile|registers[7][21]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[4][21]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[5][21]~q ))) ) ) )

	.dataa(!\RegFile|registers[4][21]~q ),
	.datab(!\RegFile|registers[5][21]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[6][21]~q ),
	.datae(!\RegFile|registers[7][21]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[21]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[21]~227 .extended_lut = "off";
defparam \RegFile|read_data2[21]~227 .lut_mask = 64'h5353535300F00FFF;
defparam \RegFile|read_data2[21]~227 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N54
cyclonev_lcell_comb \RegFile|read_data2[21]~228 (
// Equation(s):
// \RegFile|read_data2[21]~228_combout  = ( \RegFile|registers[3][21]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][21]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (((\RegFile|registers[1][21]~q )) # (\InstructionMemory|rom~130_combout ))) ) ) # ( !\RegFile|registers[3][21]~q  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|registers[2][21]~q ))) # 
// (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[1][21]~q )))) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|registers[2][21]~q ),
	.datad(!\RegFile|registers[1][21]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[21]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[21]~228 .extended_lut = "off";
defparam \RegFile|read_data2[21]~228 .lut_mask = 64'h0246024613571357;
defparam \RegFile|read_data2[21]~228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N30
cyclonev_lcell_comb \RegFile|read_data2[21]~229 (
// Equation(s):
// \RegFile|read_data2[21]~229_combout  = ( \RegFile|read_data2[21]~228_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & ((!\InstructionMemory|rom~137_combout ) # ((\RegFile|read_data2[21]~227_combout )))) # 
// (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[21]~226_combout )))) ) ) ) # ( !\RegFile|read_data2[21]~228_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[21]~227_combout )))) # (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[21]~226_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|read_data2[21]~226_combout ),
	.datac(!\RegFile|read_data2[21]~227_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|read_data2[21]~228_combout ),
	.dataf(!\RegFile|read_data2[16]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[21]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[21]~229 .extended_lut = "off";
defparam \RegFile|read_data2[21]~229 .lut_mask = 64'h000000000533AF33;
defparam \RegFile|read_data2[21]~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y21_N26
dffeas \RegFile|registers[8][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][21] .is_wysiwyg = "true";
defparam \RegFile|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N32
dffeas \RegFile|registers[9][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][21] .is_wysiwyg = "true";
defparam \RegFile|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N36
cyclonev_lcell_comb \RegFile|registers[10][21]~feeder (
// Equation(s):
// \RegFile|registers[10][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y21_N37
dffeas \RegFile|registers[10][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][21] .is_wysiwyg = "true";
defparam \RegFile|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N8
dffeas \RegFile|registers[11][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][21] .is_wysiwyg = "true";
defparam \RegFile|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N6
cyclonev_lcell_comb \RegFile|read_data2[21]~224 (
// Equation(s):
// \RegFile|read_data2[21]~224_combout  = ( \RegFile|registers[11][21]~q  & ( \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[10][21]~q ) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[11][21]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & \RegFile|registers[10][21]~q ) ) ) ) # ( \RegFile|registers[11][21]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[8][21]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[9][21]~q ))) ) ) ) # ( !\RegFile|registers[11][21]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[8][21]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[9][21]~q ))) ) ) )

	.dataa(!\RegFile|registers[8][21]~q ),
	.datab(!\RegFile|registers[9][21]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[10][21]~q ),
	.datae(!\RegFile|registers[11][21]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[21]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[21]~224 .extended_lut = "off";
defparam \RegFile|read_data2[21]~224 .lut_mask = 64'h5353535300F00FFF;
defparam \RegFile|read_data2[21]~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N15
cyclonev_lcell_comb \RegFile|read_data2[21]~225 (
// Equation(s):
// \RegFile|read_data2[21]~225_combout  = ( \RegFile|read_data2[21]~224_combout  & ( (!\InstructionMemory|rom~137_combout  & (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~150_combout )) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[21]~224_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[21]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[21]~225 .extended_lut = "off";
defparam \RegFile|read_data2[21]~225 .lut_mask = 64'h000000000A000A00;
defparam \RegFile|read_data2[21]~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y21_N54
cyclonev_lcell_comb \DataMem|stack_seg|write_data[21]~10 (
// Equation(s):
// \DataMem|stack_seg|write_data[21]~10_combout  = ( \Control|MemSize~1_combout  & ( \RegFile|read_data2[5]~352_combout  ) ) # ( !\Control|MemSize~1_combout  & ( \RegFile|read_data2[5]~352_combout  & ( (((\RegFile|read_data2[21]~223_combout  & 
// \InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[21]~225_combout )) # (\RegFile|read_data2[21]~229_combout ) ) ) ) # ( !\Control|MemSize~1_combout  & ( !\RegFile|read_data2[5]~352_combout  & ( (((\RegFile|read_data2[21]~223_combout  & 
// \InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[21]~225_combout )) # (\RegFile|read_data2[21]~229_combout ) ) ) )

	.dataa(!\RegFile|read_data2[21]~223_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[21]~229_combout ),
	.datad(!\RegFile|read_data2[21]~225_combout ),
	.datae(!\Control|MemSize~1_combout ),
	.dataf(!\RegFile|read_data2[5]~352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[21]~10 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[21]~10 .lut_mask = 64'h1FFF00001FFFFFFF;
defparam \DataMem|stack_seg|write_data[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y21_N29
dffeas \RegFile|registers[8][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][22] .is_wysiwyg = "true";
defparam \RegFile|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N3
cyclonev_lcell_comb \RegFile|registers[10][22]~feeder (
// Equation(s):
// \RegFile|registers[10][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N4
dffeas \RegFile|registers[10][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][22] .is_wysiwyg = "true";
defparam \RegFile|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N42
cyclonev_lcell_comb \RegFile|registers[9][22]~feeder (
// Equation(s):
// \RegFile|registers[9][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[9][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[9][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[9][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[9][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N43
dffeas \RegFile|registers[9][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][22] .is_wysiwyg = "true";
defparam \RegFile|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N2
dffeas \RegFile|registers[11][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][22] .is_wysiwyg = "true";
defparam \RegFile|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N0
cyclonev_lcell_comb \RegFile|read_data2[22]~235 (
// Equation(s):
// \RegFile|read_data2[22]~235_combout  = ( \RegFile|registers[11][22]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[10][22]~q ) ) ) ) # ( !\RegFile|registers[11][22]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[10][22]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[11][22]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[8][22]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[9][22]~q ))) ) ) ) # ( !\RegFile|registers[11][22]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[8][22]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[9][22]~q ))) ) ) )

	.dataa(!\RegFile|registers[8][22]~q ),
	.datab(!\RegFile|registers[10][22]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[9][22]~q ),
	.datae(!\RegFile|registers[11][22]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[22]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[22]~235 .extended_lut = "off";
defparam \RegFile|read_data2[22]~235 .lut_mask = 64'h505F505F30303F3F;
defparam \RegFile|read_data2[22]~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N42
cyclonev_lcell_comb \RegFile|read_data2[22]~236 (
// Equation(s):
// \RegFile|read_data2[22]~236_combout  = ( \RegFile|read_data2[22]~235_combout  & ( (!\InstructionMemory|rom~150_combout  & (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~137_combout )) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[22]~235_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[22]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[22]~236 .extended_lut = "off";
defparam \RegFile|read_data2[22]~236 .lut_mask = 64'h000000000C000C00;
defparam \RegFile|read_data2[22]~236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N51
cyclonev_lcell_comb \RegFile|registers[17][22]~feeder (
// Equation(s):
// \RegFile|registers[17][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N52
dffeas \RegFile|registers[17][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][22] .is_wysiwyg = "true";
defparam \RegFile|registers[17][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y23_N49
dffeas \RegFile|registers[21][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][22] .is_wysiwyg = "true";
defparam \RegFile|registers[21][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N51
cyclonev_lcell_comb \RegFile|read_data2[22]~231 (
// Equation(s):
// \RegFile|read_data2[22]~231_combout  = ( \RegFile|registers[21][22]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][22]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[29][22]~q )) ) ) ) # ( !\RegFile|registers[21][22]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][22]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[29][22]~q )) ) ) ) # ( \RegFile|registers[21][22]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][22]~q ) ) ) ) # ( !\RegFile|registers[21][22]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][22]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[29][22]~q ),
	.datab(!\RegFile|registers[17][22]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[25][22]~q ),
	.datae(!\RegFile|registers[21][22]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[22]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[22]~231 .extended_lut = "off";
defparam \RegFile|read_data2[22]~231 .lut_mask = 64'h30303F3F05F505F5;
defparam \RegFile|read_data2[22]~231 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y23_N56
dffeas \RegFile|registers[20][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][22] .is_wysiwyg = "true";
defparam \RegFile|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N45
cyclonev_lcell_comb \RegFile|registers[16][22]~feeder (
// Equation(s):
// \RegFile|registers[16][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[16][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[16][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[16][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[16][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y19_N46
dffeas \RegFile|registers[16][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[16][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][22] .is_wysiwyg = "true";
defparam \RegFile|registers[16][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N57
cyclonev_lcell_comb \RegFile|read_data2[22]~230 (
// Equation(s):
// \RegFile|read_data2[22]~230_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[28][22]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[24][22]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[20][22]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[16][22]~q  ) ) )

	.dataa(!\RegFile|registers[20][22]~q ),
	.datab(!\RegFile|registers[24][22]~q ),
	.datac(!\RegFile|registers[28][22]~q ),
	.datad(!\RegFile|registers[16][22]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[22]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[22]~230 .extended_lut = "off";
defparam \RegFile|read_data2[22]~230 .lut_mask = 64'h00FF555533330F0F;
defparam \RegFile|read_data2[22]~230 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N36
cyclonev_lcell_comb \RegFile|registers[18][22]~feeder (
// Equation(s):
// \RegFile|registers[18][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y19_N37
dffeas \RegFile|registers[18][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][22] .is_wysiwyg = "true";
defparam \RegFile|registers[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y23_N38
dffeas \RegFile|registers[22][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][22] .is_wysiwyg = "true";
defparam \RegFile|registers[22][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N36
cyclonev_lcell_comb \RegFile|read_data2[22]~232 (
// Equation(s):
// \RegFile|read_data2[22]~232_combout  = ( \RegFile|registers[22][22]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][22]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][22]~q )) ) ) ) # ( !\RegFile|registers[22][22]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][22]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][22]~q )) ) ) ) # ( \RegFile|registers[22][22]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][22]~q ) ) ) ) # ( !\RegFile|registers[22][22]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][22]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[18][22]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[30][22]~q ),
	.datad(!\RegFile|registers[26][22]~q ),
	.datae(!\RegFile|registers[22][22]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[22]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[22]~232 .extended_lut = "off";
defparam \RegFile|read_data2[22]~232 .lut_mask = 64'h4444777703CF03CF;
defparam \RegFile|read_data2[22]~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y22_N56
dffeas \RegFile|registers[23][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][22] .is_wysiwyg = "true";
defparam \RegFile|registers[23][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N24
cyclonev_lcell_comb \RegFile|registers[19][22]~feeder (
// Equation(s):
// \RegFile|registers[19][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N25
dffeas \RegFile|registers[19][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][22] .is_wysiwyg = "true";
defparam \RegFile|registers[19][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y23_N12
cyclonev_lcell_comb \RegFile|read_data2[22]~233 (
// Equation(s):
// \RegFile|read_data2[22]~233_combout  = ( \InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( \RegFile|registers[31][22]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( \InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[27][22]~q  ) ) ) # ( \InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( \RegFile|registers[23][22]~q  ) ) ) # ( !\InstructionMemory|rom~137_combout  & ( !\InstructionMemory|rom~145_combout  & ( 
// \RegFile|registers[19][22]~q  ) ) )

	.dataa(!\RegFile|registers[31][22]~q ),
	.datab(!\RegFile|registers[23][22]~q ),
	.datac(!\RegFile|registers[27][22]~q ),
	.datad(!\RegFile|registers[19][22]~q ),
	.datae(!\InstructionMemory|rom~137_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[22]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[22]~233 .extended_lut = "off";
defparam \RegFile|read_data2[22]~233 .lut_mask = 64'h00FF33330F0F5555;
defparam \RegFile|read_data2[22]~233 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N12
cyclonev_lcell_comb \RegFile|read_data2[22]~234 (
// Equation(s):
// \RegFile|read_data2[22]~234_combout  = ( \RegFile|read_data2[22]~232_combout  & ( \RegFile|read_data2[22]~233_combout  & ( ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[22]~230_combout ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|read_data2[22]~231_combout ))) # (\InstructionMemory|rom~130_combout ) ) ) ) # ( !\RegFile|read_data2[22]~232_combout  & ( \RegFile|read_data2[22]~233_combout  & ( (!\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|read_data2[22]~230_combout ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[22]~231_combout )))) # (\InstructionMemory|rom~130_combout  & (\InstructionMemory|rom~120_combout )) ) ) ) # ( \RegFile|read_data2[22]~232_combout  & ( 
// !\RegFile|read_data2[22]~233_combout  & ( (!\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[22]~230_combout ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[22]~231_combout )))) # 
// (\InstructionMemory|rom~130_combout  & (!\InstructionMemory|rom~120_combout )) ) ) ) # ( !\RegFile|read_data2[22]~232_combout  & ( !\RegFile|read_data2[22]~233_combout  & ( (!\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|read_data2[22]~230_combout ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[22]~231_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~130_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[22]~231_combout ),
	.datad(!\RegFile|read_data2[22]~230_combout ),
	.datae(!\RegFile|read_data2[22]~232_combout ),
	.dataf(!\RegFile|read_data2[22]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[22]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[22]~234 .extended_lut = "off";
defparam \RegFile|read_data2[22]~234 .lut_mask = 64'h028A46CE139B57DF;
defparam \RegFile|read_data2[22]~234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N15
cyclonev_lcell_comb \DataMem|stack_seg|write_data[22]~12 (
// Equation(s):
// \DataMem|stack_seg|write_data[22]~12_combout  = ( \Control|MemSize~1_combout  & ( \RegFile|read_data2[6]~354_combout  ) ) # ( !\Control|MemSize~1_combout  & ( \RegFile|read_data2[6]~354_combout  & ( (((\InstructionMemory|rom~150_combout  & 
// \RegFile|read_data2[22]~234_combout )) # (\RegFile|read_data2[22]~236_combout )) # (\RegFile|read_data2[22]~240_combout ) ) ) ) # ( !\Control|MemSize~1_combout  & ( !\RegFile|read_data2[6]~354_combout  & ( (((\InstructionMemory|rom~150_combout  & 
// \RegFile|read_data2[22]~234_combout )) # (\RegFile|read_data2[22]~236_combout )) # (\RegFile|read_data2[22]~240_combout ) ) ) )

	.dataa(!\RegFile|read_data2[22]~240_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[22]~236_combout ),
	.datad(!\RegFile|read_data2[22]~234_combout ),
	.datae(!\Control|MemSize~1_combout ),
	.dataf(!\RegFile|read_data2[6]~354_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[22]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[22]~12 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[22]~12 .lut_mask = 64'h5F7F00005F7FFFFF;
defparam \DataMem|stack_seg|write_data[22]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N12
cyclonev_lcell_comb \DataMem|stack_seg|write_data[23]~14 (
// Equation(s):
// \DataMem|stack_seg|write_data[23]~14_combout  = ( \RegFile|read_data2[23]~245_combout  & ( \InstructionMemory|rom~150_combout  & ( (!\Control|MemSize~1_combout ) # (\RegFile|read_data2[7]~356_combout ) ) ) ) # ( !\RegFile|read_data2[23]~245_combout  & ( 
// \InstructionMemory|rom~150_combout  & ( (!\Control|MemSize~1_combout  & (((\RegFile|read_data2[23]~251_combout )) # (\RegFile|read_data2[23]~247_combout ))) # (\Control|MemSize~1_combout  & (((\RegFile|read_data2[7]~356_combout )))) ) ) ) # ( 
// \RegFile|read_data2[23]~245_combout  & ( !\InstructionMemory|rom~150_combout  & ( (!\Control|MemSize~1_combout  & (((\RegFile|read_data2[23]~251_combout )) # (\RegFile|read_data2[23]~247_combout ))) # (\Control|MemSize~1_combout  & 
// (((\RegFile|read_data2[7]~356_combout )))) ) ) ) # ( !\RegFile|read_data2[23]~245_combout  & ( !\InstructionMemory|rom~150_combout  & ( (!\Control|MemSize~1_combout  & (((\RegFile|read_data2[23]~251_combout )) # (\RegFile|read_data2[23]~247_combout ))) # 
// (\Control|MemSize~1_combout  & (((\RegFile|read_data2[7]~356_combout )))) ) ) )

	.dataa(!\RegFile|read_data2[23]~247_combout ),
	.datab(!\RegFile|read_data2[7]~356_combout ),
	.datac(!\Control|MemSize~1_combout ),
	.datad(!\RegFile|read_data2[23]~251_combout ),
	.datae(!\RegFile|read_data2[23]~245_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[23]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[23]~14 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[23]~14 .lut_mask = 64'h53F353F353F3F3F3;
defparam \DataMem|stack_seg|write_data[23]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DataMem|data_seg|mem2~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(!\clock~inputCLKENA0_outclk ),
	.ena0(\DataMem|data_seg|mem2~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\DataMem|stack_seg|write_data[23]~14_combout ,\DataMem|stack_seg|write_data[22]~12_combout ,\DataMem|stack_seg|write_data[21]~10_combout ,\DataMem|stack_seg|write_data[20]~8_combout ,\DataMem|stack_seg|write_data[19]~6_combout ,
\DataMem|stack_seg|write_data[18]~4_combout ,\DataMem|stack_seg|write_data[17]~2_combout ,\DataMem|stack_seg|write_data[16]~0_combout }),
	.portaaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab9second.ram2_async_memory_87065f0.hdl.mif";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DataMem|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_nko1:auto_generated|ALTSYNCRAM";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4A";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4";
defparam \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD0000000000";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N30
cyclonev_lcell_comb \DataMem|stack_seg|mem2~0 (
// Equation(s):
// \DataMem|stack_seg|mem2~0_combout  = ( \DataMem|ser|Equal0~0_combout  & ( \DataMem|ser|Equal0~3_combout  & ( (!\ALU|O_out[31]~213_combout  & (\DataMem|data_seg|mem1~0_combout  & (\DataMem|stack_seg|Mux1~0_combout  & \DataMem|ser|Equal0~1_combout ))) ) ) )

	.dataa(!\ALU|O_out[31]~213_combout ),
	.datab(!\DataMem|data_seg|mem1~0_combout ),
	.datac(!\DataMem|stack_seg|Mux1~0_combout ),
	.datad(!\DataMem|ser|Equal0~1_combout ),
	.datae(!\DataMem|ser|Equal0~0_combout ),
	.dataf(!\DataMem|ser|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|mem2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|mem2~0 .extended_lut = "off";
defparam \DataMem|stack_seg|mem2~0 .lut_mask = 64'h0000000000000002;
defparam \DataMem|stack_seg|mem2~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DataMem|stack_seg|mem2~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(!\clock~inputCLKENA0_outclk ),
	.ena0(\DataMem|stack_seg|mem2~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\DataMem|stack_seg|write_data[23]~14_combout ,\DataMem|stack_seg|write_data[22]~12_combout ,\DataMem|stack_seg|write_data[21]~10_combout ,\DataMem|stack_seg|write_data[20]~8_combout ,\DataMem|stack_seg|write_data[19]~6_combout ,
\DataMem|stack_seg|write_data[18]~4_combout ,\DataMem|stack_seg|write_data[17]~2_combout ,\DataMem|stack_seg|write_data[16]~0_combout }),
	.portaaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab9second.ram2_async_memory_ea4acf6d.hdl.mif";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DataMem|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_lto1:auto_generated|ALTSYNCRAM";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4A";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4";
defparam \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N24
cyclonev_lcell_comb \LoadExt|Mux0~4 (
// Equation(s):
// \LoadExt|Mux0~4_combout  = ( \DataMem|Equal1~0_combout  & ( \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ( (!\ALU|O_out[1]~29_combout  & !\ALU|O_out[0]~9_combout ) ) ) ) # ( !\DataMem|Equal1~0_combout  & ( 
// \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ( (!\ALU|O_out[1]~29_combout  & (\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  & (\DataMem|Equal0~5_combout  & !\ALU|O_out[0]~9_combout ))) ) ) ) # ( \DataMem|Equal1~0_combout  & ( 
// !\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ( (!\ALU|O_out[1]~29_combout  & (\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  & (\DataMem|Equal0~5_combout  & !\ALU|O_out[0]~9_combout ))) ) ) ) # ( !\DataMem|Equal1~0_combout  & ( 
// !\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ( (!\ALU|O_out[1]~29_combout  & (\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  & (\DataMem|Equal0~5_combout  & !\ALU|O_out[0]~9_combout ))) ) ) )

	.dataa(!\ALU|O_out[1]~29_combout ),
	.datab(!\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.datac(!\DataMem|Equal0~5_combout ),
	.datad(!\ALU|O_out[0]~9_combout ),
	.datae(!\DataMem|Equal1~0_combout ),
	.dataf(!\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LoadExt|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LoadExt|Mux0~4 .extended_lut = "off";
defparam \LoadExt|Mux0~4 .lut_mask = 64'h020002000200AA00;
defparam \LoadExt|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N33
cyclonev_lcell_comb \DataMem|stack_seg|write_data[9]~3 (
// Equation(s):
// \DataMem|stack_seg|write_data[9]~3_combout  = ( \RegFile|read_data2[9]~363_combout  & ( (\Control|Decoder1~3_combout  & \RegFile|read_data2[1]~346_combout ) ) ) # ( !\RegFile|read_data2[9]~363_combout  & ( (!\Control|Decoder1~3_combout ) # 
// (\RegFile|read_data2[1]~346_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Decoder1~3_combout ),
	.datad(!\RegFile|read_data2[1]~346_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[9]~363_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[9]~3 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[9]~3 .lut_mask = 64'hF0FFF0FF000F000F;
defparam \DataMem|stack_seg|write_data[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N33
cyclonev_lcell_comb \DataMem|stack_seg|write_data[10]~5 (
// Equation(s):
// \DataMem|stack_seg|write_data[10]~5_combout  = ( \Control|Decoder1~3_combout  & ( \RegFile|read_data2[2]~347_combout  ) ) # ( !\Control|Decoder1~3_combout  & ( \RegFile|read_data2[2]~347_combout  & ( !\RegFile|read_data2[10]~365_combout  ) ) ) # ( 
// !\Control|Decoder1~3_combout  & ( !\RegFile|read_data2[2]~347_combout  & ( !\RegFile|read_data2[10]~365_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|read_data2[10]~365_combout ),
	.datad(gnd),
	.datae(!\Control|Decoder1~3_combout ),
	.dataf(!\RegFile|read_data2[2]~347_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[10]~5 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[10]~5 .lut_mask = 64'hF0F00000F0F0FFFF;
defparam \DataMem|stack_seg|write_data[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N42
cyclonev_lcell_comb \DataMem|stack_seg|write_data[11]~7 (
// Equation(s):
// \DataMem|stack_seg|write_data[11]~7_combout  = ( \RegFile|read_data2[11]~367_combout  & ( (\Control|Decoder1~3_combout  & \RegFile|read_data2[3]~348_combout ) ) ) # ( !\RegFile|read_data2[11]~367_combout  & ( (!\Control|Decoder1~3_combout ) # 
// (\RegFile|read_data2[3]~348_combout ) ) )

	.dataa(gnd),
	.datab(!\Control|Decoder1~3_combout ),
	.datac(!\RegFile|read_data2[3]~348_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[11]~367_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[11]~7 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[11]~7 .lut_mask = 64'hCFCFCFCF03030303;
defparam \DataMem|stack_seg|write_data[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y17_N15
cyclonev_lcell_comb \DataMem|stack_seg|write_data[12]~9 (
// Equation(s):
// \DataMem|stack_seg|write_data[12]~9_combout  = ( \RegFile|read_data2[4]~350_combout  & ( \RegFile|read_data2[12]~369_combout  & ( \Control|Decoder1~3_combout  ) ) ) # ( \RegFile|read_data2[4]~350_combout  & ( !\RegFile|read_data2[12]~369_combout  ) ) # ( 
// !\RegFile|read_data2[4]~350_combout  & ( !\RegFile|read_data2[12]~369_combout  & ( !\Control|Decoder1~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Decoder1~3_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[4]~350_combout ),
	.dataf(!\RegFile|read_data2[12]~369_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[12]~9 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[12]~9 .lut_mask = 64'hF0F0FFFF00000F0F;
defparam \DataMem|stack_seg|write_data[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N27
cyclonev_lcell_comb \DataMem|stack_seg|write_data[13]~11 (
// Equation(s):
// \DataMem|stack_seg|write_data[13]~11_combout  = (!\Control|Decoder1~3_combout  & ((!\RegFile|read_data2[13]~371_combout ))) # (\Control|Decoder1~3_combout  & (\RegFile|read_data2[5]~352_combout ))

	.dataa(!\RegFile|read_data2[5]~352_combout ),
	.datab(!\RegFile|read_data2[13]~371_combout ),
	.datac(gnd),
	.datad(!\Control|Decoder1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[13]~11 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[13]~11 .lut_mask = 64'hCC55CC55CC55CC55;
defparam \DataMem|stack_seg|write_data[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y21_N24
cyclonev_lcell_comb \DataMem|stack_seg|write_data[14]~13 (
// Equation(s):
// \DataMem|stack_seg|write_data[14]~13_combout  = ( \RegFile|read_data2[6]~354_combout  & ( (!\RegFile|read_data2[14]~373_combout ) # (\Control|Decoder1~3_combout ) ) ) # ( !\RegFile|read_data2[6]~354_combout  & ( (!\RegFile|read_data2[14]~373_combout  & 
// !\Control|Decoder1~3_combout ) ) )

	.dataa(gnd),
	.datab(!\RegFile|read_data2[14]~373_combout ),
	.datac(!\Control|Decoder1~3_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[6]~354_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[14]~13 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[14]~13 .lut_mask = 64'hC0C0CFCFC0C0CFCF;
defparam \DataMem|stack_seg|write_data[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y21_N30
cyclonev_lcell_comb \DataMem|stack_seg|write_data[15]~15 (
// Equation(s):
// \DataMem|stack_seg|write_data[15]~15_combout  = ( \Control|Decoder1~3_combout  & ( \RegFile|read_data2[7]~356_combout  ) ) # ( !\Control|Decoder1~3_combout  & ( !\RegFile|read_data2[15]~375_combout  ) )

	.dataa(gnd),
	.datab(!\RegFile|read_data2[15]~375_combout ),
	.datac(!\RegFile|read_data2[7]~356_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|write_data[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|write_data[15]~15 .extended_lut = "off";
defparam \DataMem|stack_seg|write_data[15]~15 .lut_mask = 64'hCCCCCCCC0F0F0F0F;
defparam \DataMem|stack_seg|write_data[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DataMem|stack_seg|mem1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(!\clock~inputCLKENA0_outclk ),
	.ena0(\DataMem|stack_seg|mem1~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\DataMem|stack_seg|write_data[15]~15_combout ,\DataMem|stack_seg|write_data[14]~13_combout ,\DataMem|stack_seg|write_data[13]~11_combout ,\DataMem|stack_seg|write_data[12]~9_combout ,\DataMem|stack_seg|write_data[11]~7_combout ,
\DataMem|stack_seg|write_data[10]~5_combout ,\DataMem|stack_seg|write_data[9]~3_combout ,\DataMem|stack_seg|write_data[8]~1_combout }),
	.portaaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab9second.ram1_async_memory_ea4acf6d.hdl.mif";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DataMem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_kto1:auto_generated|ALTSYNCRAM";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4A";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4";
defparam \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N24
cyclonev_lcell_comb \DataMem|Selector0~2 (
// Equation(s):
// \DataMem|Selector0~2_combout  = ( !\ALU|O_out[17]~124_combout  & ( \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7  & ( (!\ALU|O_out[18]~133_combout  & (!\ALU|O_out[20]~145_combout  & (!\ALU|O_out[21]~151_combout  & !\ALU|O_out[19]~139_combout 
// ))) ) ) )

	.dataa(!\ALU|O_out[18]~133_combout ),
	.datab(!\ALU|O_out[20]~145_combout ),
	.datac(!\ALU|O_out[21]~151_combout ),
	.datad(!\ALU|O_out[19]~139_combout ),
	.datae(!\ALU|O_out[17]~124_combout ),
	.dataf(!\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector0~2 .extended_lut = "off";
defparam \DataMem|Selector0~2 .lut_mask = 64'h0000000080000000;
defparam \DataMem|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N42
cyclonev_lcell_comb \DataMem|Selector0~3 (
// Equation(s):
// \DataMem|Selector0~3_combout  = ( \DataMem|Selector0~2_combout  & ( (!\ALU|O_out[22]~157_combout  & !\ALU|O_out[26]~220_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|O_out[22]~157_combout ),
	.datad(!\ALU|O_out[26]~220_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector0~3 .extended_lut = "off";
defparam \DataMem|Selector0~3 .lut_mask = 64'h00000000F000F000;
defparam \DataMem|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N0
cyclonev_lcell_comb \DataMem|Selector0~0 (
// Equation(s):
// \DataMem|Selector0~0_combout  = ( \DataMem|Equal0~10_combout  & ( \DataMem|Selector0~3_combout  & ( (!\ALU|O_out[25]~176_combout  & (!\ALU|O_out[30]~208_combout  & (\ALU|O_out[28]~196_combout  & !\ALU|O_out[31]~213_combout ))) ) ) )

	.dataa(!\ALU|O_out[25]~176_combout ),
	.datab(!\ALU|O_out[30]~208_combout ),
	.datac(!\ALU|O_out[28]~196_combout ),
	.datad(!\ALU|O_out[31]~213_combout ),
	.datae(!\DataMem|Equal0~10_combout ),
	.dataf(!\DataMem|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector0~0 .extended_lut = "off";
defparam \DataMem|Selector0~0 .lut_mask = 64'h0000000000000800;
defparam \DataMem|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N24
cyclonev_lcell_comb \DataMem|stack_seg|mem1~0 (
// Equation(s):
// \DataMem|stack_seg|mem1~0_combout  = ( \ALU|O_out[1]~28_combout  & ( \ALU|O_out[0]~9_combout  & ( \Control|Decoder1~3_combout  ) ) ) # ( !\ALU|O_out[1]~28_combout  & ( \ALU|O_out[0]~9_combout  & ( (\Control|Decoder1~3_combout  & (!\ALU|Equal2~0_combout  & 
// !\ALU|O_out[1]~25_combout )) ) ) ) # ( \ALU|O_out[1]~28_combout  & ( !\ALU|O_out[0]~9_combout  & ( !\Control|Decoder1~3_combout  ) ) ) # ( !\ALU|O_out[1]~28_combout  & ( !\ALU|O_out[0]~9_combout  & ( (!\Control|Decoder1~3_combout  & 
// (!\ALU|Equal2~0_combout  & !\ALU|O_out[1]~25_combout )) ) ) )

	.dataa(!\Control|Decoder1~3_combout ),
	.datab(!\ALU|Equal2~0_combout ),
	.datac(!\ALU|O_out[1]~25_combout ),
	.datad(gnd),
	.datae(!\ALU|O_out[1]~28_combout ),
	.dataf(!\ALU|O_out[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|mem1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|mem1~0 .extended_lut = "off";
defparam \DataMem|stack_seg|mem1~0 .lut_mask = 64'h8080AAAA40405555;
defparam \DataMem|stack_seg|mem1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N9
cyclonev_lcell_comb \DataMem|data_seg|mem1~1 (
// Equation(s):
// \DataMem|data_seg|mem1~1_combout  = ( \DataMem|stack_seg|mem1~0_combout  & ( (\DataMem|data_seg|mem1~0_combout  & (\DataMem|Equal0~2_combout  & (\DataMem|Equal0~6_combout  & \DataMem|Equal0~10_combout ))) ) )

	.dataa(!\DataMem|data_seg|mem1~0_combout ),
	.datab(!\DataMem|Equal0~2_combout ),
	.datac(!\DataMem|Equal0~6_combout ),
	.datad(!\DataMem|Equal0~10_combout ),
	.datae(gnd),
	.dataf(!\DataMem|stack_seg|mem1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|data_seg|mem1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|data_seg|mem1~1 .extended_lut = "off";
defparam \DataMem|data_seg|mem1~1 .lut_mask = 64'h0000000000010001;
defparam \DataMem|data_seg|mem1~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DataMem|data_seg|mem1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(!\clock~inputCLKENA0_outclk ),
	.ena0(\DataMem|data_seg|mem1~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\DataMem|stack_seg|write_data[15]~15_combout ,\DataMem|stack_seg|write_data[14]~13_combout ,\DataMem|stack_seg|write_data[13]~11_combout ,\DataMem|stack_seg|write_data[12]~9_combout ,\DataMem|stack_seg|write_data[11]~7_combout ,
\DataMem|stack_seg|write_data[10]~5_combout ,\DataMem|stack_seg|write_data[9]~3_combout ,\DataMem|stack_seg|write_data[8]~1_combout }),
	.portaaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab9second.ram1_async_memory_87065f0.hdl.mif";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DataMem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_mko1:auto_generated|ALTSYNCRAM";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4A";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4";
defparam \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD000000280A";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N27
cyclonev_lcell_comb \LoadExt|Mux0~6 (
// Equation(s):
// \LoadExt|Mux0~6_combout  = ( !\ALU|O_out[17]~124_combout  & ( \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7  & ( (!\ALU|O_out[18]~133_combout  & (!\ALU|O_out[20]~145_combout  & (!\ALU|O_out[19]~139_combout  & !\ALU|O_out[21]~151_combout ))) ) ) 
// )

	.dataa(!\ALU|O_out[18]~133_combout ),
	.datab(!\ALU|O_out[20]~145_combout ),
	.datac(!\ALU|O_out[19]~139_combout ),
	.datad(!\ALU|O_out[21]~151_combout ),
	.datae(!\ALU|O_out[17]~124_combout ),
	.dataf(!\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LoadExt|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LoadExt|Mux0~6 .extended_lut = "off";
defparam \LoadExt|Mux0~6 .lut_mask = 64'h0000000080000000;
defparam \LoadExt|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N39
cyclonev_lcell_comb \LoadExt|Mux0~7 (
// Equation(s):
// \LoadExt|Mux0~7_combout  = ( \LoadExt|Mux0~6_combout  & ( (!\ALU|O_out[22]~157_combout  & !\ALU|O_out[26]~220_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|O_out[22]~157_combout ),
	.datad(!\ALU|O_out[26]~220_combout ),
	.datae(gnd),
	.dataf(!\LoadExt|Mux0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LoadExt|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LoadExt|Mux0~7 .extended_lut = "off";
defparam \LoadExt|Mux0~7 .lut_mask = 64'h00000000F000F000;
defparam \LoadExt|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N51
cyclonev_lcell_comb \LoadExt|Mux0~0 (
// Equation(s):
// \LoadExt|Mux0~0_combout  = ( \DataMem|Equal0~10_combout  & ( \LoadExt|Mux0~7_combout  & ( (!\ALU|O_out[25]~176_combout  & (!\ALU|O_out[31]~213_combout  & (!\ALU|O_out[30]~208_combout  & \ALU|O_out[28]~196_combout ))) ) ) )

	.dataa(!\ALU|O_out[25]~176_combout ),
	.datab(!\ALU|O_out[31]~213_combout ),
	.datac(!\ALU|O_out[30]~208_combout ),
	.datad(!\ALU|O_out[28]~196_combout ),
	.datae(!\DataMem|Equal0~10_combout ),
	.dataf(!\LoadExt|Mux0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LoadExt|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LoadExt|Mux0~0 .extended_lut = "off";
defparam \LoadExt|Mux0~0 .lut_mask = 64'h0000000000000080;
defparam \LoadExt|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N54
cyclonev_lcell_comb \LoadExt|Mux0~1 (
// Equation(s):
// \LoadExt|Mux0~1_combout  = ( !\DataMem|Selector0~0_combout  & ( \LoadExt|Mux0~0_combout  & ( (!\ALU|O_out[1]~29_combout  & ((!\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ) # (!\DataMem|Equal1~0_combout ))) ) ) ) # ( 
// \DataMem|Selector0~0_combout  & ( !\LoadExt|Mux0~0_combout  & ( (\ALU|O_out[1]~29_combout  & ((!\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ) # (!\DataMem|Equal1~0_combout ))) ) ) ) # ( !\DataMem|Selector0~0_combout  & ( 
// !\LoadExt|Mux0~0_combout  & ( (!\DataMem|Equal1~0_combout ) # ((!\ALU|O_out[1]~29_combout  & ((!\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ))) # (\ALU|O_out[1]~29_combout  & (!\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ))) ) 
// ) )

	.dataa(!\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\ALU|O_out[1]~29_combout ),
	.datac(!\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\DataMem|Equal1~0_combout ),
	.datae(!\DataMem|Selector0~0_combout ),
	.dataf(!\LoadExt|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LoadExt|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LoadExt|Mux0~1 .extended_lut = "off";
defparam \LoadExt|Mux0~1 .lut_mask = 64'hFFE23322CCC00000;
defparam \LoadExt|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N36
cyclonev_lcell_comb \LoadExt|Mux0~2 (
// Equation(s):
// \LoadExt|Mux0~2_combout  = ( !\ALU|O_out[0]~9_combout  & ( ((!\ALU|Equal2~0_combout  & !\ALU|O_out[1]~25_combout )) # (\ALU|O_out[1]~28_combout ) ) )

	.dataa(!\ALU|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\ALU|O_out[1]~25_combout ),
	.datad(!\ALU|O_out[1]~28_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LoadExt|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LoadExt|Mux0~2 .extended_lut = "off";
defparam \LoadExt|Mux0~2 .lut_mask = 64'hA0FFA0FF00000000;
defparam \LoadExt|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N42
cyclonev_lcell_comb \DataMem|stack_seg|mem0~0 (
// Equation(s):
// \DataMem|stack_seg|mem0~0_combout  = ( \DataMem|ser|Equal0~0_combout  & ( \DataMem|ser|Equal0~3_combout  & ( (\DataMem|data_seg|mem1~0_combout  & (\DataMem|ser|Equal0~1_combout  & (\LoadExt|Mux0~2_combout  & !\ALU|O_out[31]~213_combout ))) ) ) )

	.dataa(!\DataMem|data_seg|mem1~0_combout ),
	.datab(!\DataMem|ser|Equal0~1_combout ),
	.datac(!\LoadExt|Mux0~2_combout ),
	.datad(!\ALU|O_out[31]~213_combout ),
	.datae(!\DataMem|ser|Equal0~0_combout ),
	.dataf(!\DataMem|ser|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|mem0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|mem0~0 .extended_lut = "off";
defparam \DataMem|stack_seg|mem0~0 .lut_mask = 64'h0000000000000100;
defparam \DataMem|stack_seg|mem0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DataMem|stack_seg|mem0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(!\clock~inputCLKENA0_outclk ),
	.ena0(\DataMem|stack_seg|mem0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\RegFile|read_data2[7]~356_combout ,\RegFile|read_data2[6]~354_combout ,\RegFile|read_data2[5]~352_combout ,\RegFile|read_data2[4]~350_combout ,\RegFile|read_data2[3]~348_combout ,\RegFile|read_data2[2]~347_combout ,\RegFile|read_data2[1]~346_combout ,
\RegFile|read_data2[0]~345_combout }),
	.portaaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab9second.ram0_async_memory_ea4acf6d.hdl.mif";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DataMem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_jto1:auto_generated|ALTSYNCRAM";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4A";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4";
defparam \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \serial_in[7]~input (
	.i(serial_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[7]~input_o ));
// synopsys translate_off
defparam \serial_in[7]~input .bus_hold = "false";
defparam \serial_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y22_N6
cyclonev_lcell_comb \ALU|O_out[3]~46 (
// Equation(s):
// \ALU|O_out[3]~46_combout  = ( \Control|Selector9~5_combout  & ( \alu_a_mux|out[3]~3_combout  & ( (!\Control|Selector10~3_combout ) # (\alu_b_mux|out[3]~4_combout ) ) ) ) # ( !\Control|Selector9~5_combout  & ( \alu_a_mux|out[3]~3_combout  & ( 
// (\Control|Selector10~3_combout  & !\alu_b_mux|out[3]~4_combout ) ) ) ) # ( \Control|Selector9~5_combout  & ( !\alu_a_mux|out[3]~3_combout  & ( (!\Control|Selector10~3_combout  & \alu_b_mux|out[3]~4_combout ) ) ) ) # ( !\Control|Selector9~5_combout  & ( 
// !\alu_a_mux|out[3]~3_combout  & ( !\Control|Selector10~3_combout  $ (\alu_b_mux|out[3]~4_combout ) ) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(gnd),
	.datac(!\alu_b_mux|out[3]~4_combout ),
	.datad(gnd),
	.datae(!\Control|Selector9~5_combout ),
	.dataf(!\alu_a_mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[3]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[3]~46 .extended_lut = "off";
defparam \ALU|O_out[3]~46 .lut_mask = 64'hA5A50A0A5050AFAF;
defparam \ALU|O_out[3]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N54
cyclonev_lcell_comb \ALU|O_out[3]~43 (
// Equation(s):
// \ALU|O_out[3]~43_combout  = ( \ALU|O_out[1]~11_combout  & ( \ALU|O_out[1]~10_combout  & ( \alu_b_mux|out[6]~7_combout  ) ) ) # ( !\ALU|O_out[1]~11_combout  & ( \ALU|O_out[1]~10_combout  & ( \alu_b_mux|out[5]~6_combout  ) ) ) # ( \ALU|O_out[1]~11_combout  
// & ( !\ALU|O_out[1]~10_combout  & ( \alu_b_mux|out[4]~5_combout  ) ) ) # ( !\ALU|O_out[1]~11_combout  & ( !\ALU|O_out[1]~10_combout  & ( \ALU|ShiftRight1~30_combout  ) ) )

	.dataa(!\alu_b_mux|out[4]~5_combout ),
	.datab(!\alu_b_mux|out[5]~6_combout ),
	.datac(!\alu_b_mux|out[6]~7_combout ),
	.datad(!\ALU|ShiftRight1~30_combout ),
	.datae(!\ALU|O_out[1]~11_combout ),
	.dataf(!\ALU|O_out[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[3]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[3]~43 .extended_lut = "off";
defparam \ALU|O_out[3]~43 .lut_mask = 64'h00FF555533330F0F;
defparam \ALU|O_out[3]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N12
cyclonev_lcell_comb \ALU|O_out[3]~42 (
// Equation(s):
// \ALU|O_out[3]~42_combout  = ( \ALU|ShiftRight1~29_combout  & ( (!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight1~28_combout ) ) ) # ( !\ALU|ShiftRight1~29_combout  & ( (\ALU|ShiftRight1~28_combout  & \alu_a_mux|out[2]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ShiftRight1~28_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[3]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[3]~42 .extended_lut = "off";
defparam \ALU|O_out[3]~42 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU|O_out[3]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N54
cyclonev_lcell_comb \ALU|O_out[3]~40 (
// Equation(s):
// \ALU|O_out[3]~40_combout  = ( \ALU|ShiftRight0~4_combout  & ( (!\ALU|O_out[1]~15_combout  & \ALU|O_out[1]~17_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|O_out[1]~15_combout ),
	.datad(!\ALU|O_out[1]~17_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[3]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[3]~40 .extended_lut = "off";
defparam \ALU|O_out[3]~40 .lut_mask = 64'h0000000000F000F0;
defparam \ALU|O_out[3]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N42
cyclonev_lcell_comb \ALU|O_out[3]~41 (
// Equation(s):
// \ALU|O_out[3]~41_combout  = ( \ALU|ShiftRight1~27_combout  & ( (\ALU|O_out[1]~15_combout  & !\ALU|O_out[1]~17_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|O_out[1]~15_combout ),
	.datad(!\ALU|O_out[1]~17_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[3]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[3]~41 .extended_lut = "off";
defparam \ALU|O_out[3]~41 .lut_mask = 64'h000000000F000F00;
defparam \ALU|O_out[3]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N30
cyclonev_lcell_comb \ALU|O_out[3]~44 (
// Equation(s):
// \ALU|O_out[3]~44_combout  = ( !\ALU|O_out[3]~40_combout  & ( !\ALU|O_out[3]~41_combout  & ( (!\ALU|O_out[2]~13_combout ) # ((!\alu_a_mux|out[3]~3_combout  & (!\ALU|O_out[3]~43_combout )) # (\alu_a_mux|out[3]~3_combout  & ((!\ALU|O_out[3]~42_combout )))) ) 
// ) )

	.dataa(!\ALU|O_out[2]~13_combout ),
	.datab(!\ALU|O_out[3]~43_combout ),
	.datac(!\alu_a_mux|out[3]~3_combout ),
	.datad(!\ALU|O_out[3]~42_combout ),
	.datae(!\ALU|O_out[3]~40_combout ),
	.dataf(!\ALU|O_out[3]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[3]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[3]~44 .extended_lut = "off";
defparam \ALU|O_out[3]~44 .lut_mask = 64'hEFEA000000000000;
defparam \ALU|O_out[3]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N24
cyclonev_lcell_comb \ALU|O_out[3]~45 (
// Equation(s):
// \ALU|O_out[3]~45_combout  = ( \ALU|ShiftLeft0~5_combout  & ( \ALU|O_out[3]~44_combout  & ( (!\ALU|O_out[1]~22_combout  & (((!\ALU|O_out[1]~24_combout  & \alu_a_mux|out[3]~3_combout )))) # (\ALU|O_out[1]~22_combout  & (((\ALU|O_out[1]~24_combout )) # 
// (\alu_b_mux|out[3]~4_combout ))) ) ) ) # ( !\ALU|ShiftLeft0~5_combout  & ( \ALU|O_out[3]~44_combout  & ( (!\ALU|O_out[1]~24_combout  & ((!\ALU|O_out[1]~22_combout  & ((\alu_a_mux|out[3]~3_combout ))) # (\ALU|O_out[1]~22_combout  & 
// (\alu_b_mux|out[3]~4_combout )))) ) ) ) # ( \ALU|ShiftLeft0~5_combout  & ( !\ALU|O_out[3]~44_combout  & ( ((!\ALU|O_out[1]~22_combout  & ((\alu_a_mux|out[3]~3_combout ))) # (\ALU|O_out[1]~22_combout  & (\alu_b_mux|out[3]~4_combout ))) # 
// (\ALU|O_out[1]~24_combout ) ) ) ) # ( !\ALU|ShiftLeft0~5_combout  & ( !\ALU|O_out[3]~44_combout  & ( (!\ALU|O_out[1]~22_combout  & (((\alu_a_mux|out[3]~3_combout ) # (\ALU|O_out[1]~24_combout )))) # (\ALU|O_out[1]~22_combout  & 
// (\alu_b_mux|out[3]~4_combout  & (!\ALU|O_out[1]~24_combout ))) ) ) )

	.dataa(!\ALU|O_out[1]~22_combout ),
	.datab(!\alu_b_mux|out[3]~4_combout ),
	.datac(!\ALU|O_out[1]~24_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\ALU|ShiftLeft0~5_combout ),
	.dataf(!\ALU|O_out[3]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[3]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[3]~45 .extended_lut = "off";
defparam \ALU|O_out[3]~45 .lut_mask = 64'h1ABA1FBF10B015B5;
defparam \ALU|O_out[3]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N36
cyclonev_lcell_comb \DataMem|ser|s_rden_out~0 (
// Equation(s):
// \DataMem|ser|s_rden_out~0_combout  = ( \ALU|_~13_sumout  & ( \ALU|O_out[3]~45_combout  & ( (\ALU|O_out[1]~26_combout  & (\ALU|O_out[2]~39_combout  & ((!\ALU|O_out[3]~46_combout ) # (!\ALU|Equal2~0_combout )))) ) ) ) # ( !\ALU|_~13_sumout  & ( 
// \ALU|O_out[3]~45_combout  & ( (\ALU|O_out[2]~39_combout  & ((!\ALU|O_out[1]~26_combout  & ((\ALU|Equal2~0_combout ))) # (\ALU|O_out[1]~26_combout  & ((!\ALU|O_out[3]~46_combout ) # (!\ALU|Equal2~0_combout ))))) ) ) ) # ( \ALU|_~13_sumout  & ( 
// !\ALU|O_out[3]~45_combout  & ( (\ALU|O_out[2]~39_combout  & ((!\ALU|Equal2~0_combout ) # ((!\ALU|O_out[3]~46_combout  & \ALU|O_out[1]~26_combout )))) ) ) ) # ( !\ALU|_~13_sumout  & ( !\ALU|O_out[3]~45_combout  & ( (\ALU|O_out[2]~39_combout  & 
// ((!\ALU|O_out[3]~46_combout ) # ((!\ALU|O_out[1]~26_combout ) # (!\ALU|Equal2~0_combout )))) ) ) )

	.dataa(!\ALU|O_out[3]~46_combout ),
	.datab(!\ALU|O_out[1]~26_combout ),
	.datac(!\ALU|Equal2~0_combout ),
	.datad(!\ALU|O_out[2]~39_combout ),
	.datae(!\ALU|_~13_sumout ),
	.dataf(!\ALU|O_out[3]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|ser|s_rden_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|ser|s_rden_out~0 .extended_lut = "off";
defparam \DataMem|ser|s_rden_out~0 .lut_mask = 64'h00FE00F2003E0032;
defparam \DataMem|ser|s_rden_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N36
cyclonev_lcell_comb \DataMem|Selector24~1 (
// Equation(s):
// \DataMem|Selector24~1_combout  = ( \serial_in[7]~input_o  & ( \DataMem|ser|s_rden_out~0_combout  & ( (\DataMem|ser|Equal0~0_combout  & (\ALU|O_out[31]~213_combout  & (\DataMem|ser|Equal0~3_combout  & \DataMem|ser|Equal0~1_combout ))) ) ) )

	.dataa(!\DataMem|ser|Equal0~0_combout ),
	.datab(!\ALU|O_out[31]~213_combout ),
	.datac(!\DataMem|ser|Equal0~3_combout ),
	.datad(!\DataMem|ser|Equal0~1_combout ),
	.datae(!\serial_in[7]~input_o ),
	.dataf(!\DataMem|ser|s_rden_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector24~1 .extended_lut = "off";
defparam \DataMem|Selector24~1 .lut_mask = 64'h0000000000000001;
defparam \DataMem|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N51
cyclonev_lcell_comb \DataMem|data_seg|mem0~0 (
// Equation(s):
// \DataMem|data_seg|mem0~0_combout  = ( \LoadExt|Mux0~2_combout  & ( (\DataMem|Equal0~10_combout  & (\DataMem|data_seg|mem1~0_combout  & (\DataMem|Equal0~2_combout  & \DataMem|Equal0~6_combout ))) ) )

	.dataa(!\DataMem|Equal0~10_combout ),
	.datab(!\DataMem|data_seg|mem1~0_combout ),
	.datac(!\DataMem|Equal0~2_combout ),
	.datad(!\DataMem|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\LoadExt|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|data_seg|mem0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|data_seg|mem0~0 .extended_lut = "off";
defparam \DataMem|data_seg|mem0~0 .lut_mask = 64'h0000000000010001;
defparam \DataMem|data_seg|mem0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DataMem|data_seg|mem0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(!\clock~inputCLKENA0_outclk ),
	.ena0(\DataMem|data_seg|mem0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\RegFile|read_data2[7]~356_combout ,\RegFile|read_data2[6]~354_combout ,\RegFile|read_data2[5]~352_combout ,\RegFile|read_data2[4]~350_combout ,\RegFile|read_data2[3]~348_combout ,\RegFile|read_data2[2]~347_combout ,\RegFile|read_data2[1]~346_combout ,
\RegFile|read_data2[0]~345_combout }),
	.portaaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\ALU|O_out[11]~86_combout ,\ALU|O_out[10]~228_combout ,\ALU|O_out[9]~232_combout ,\ALU|O_out[8]~73_combout ,\ALU|O_out[7]~236_combout ,\ALU|O_out[6]~240_combout ,\ALU|O_out[5]~244_combout ,\ALU|O_out[4]~248_combout ,\ALU|O_out[3]~47_combout ,
\ALU|O_out[2]~39_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab9second.ram0_async_memory_87065f0.hdl.mif";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:DataMem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_lko1:auto_generated|ALTSYNCRAM";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4A";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4";
defparam \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD2B4AD0000011453";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N30
cyclonev_lcell_comb \DataMem|Selector24~4 (
// Equation(s):
// \DataMem|Selector24~4_combout  = ( !\ALU|O_out[20]~145_combout  & ( \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7  & ( (!\ALU|O_out[18]~133_combout  & (!\ALU|O_out[17]~124_combout  & (!\ALU|O_out[21]~151_combout  & !\ALU|O_out[19]~139_combout 
// ))) ) ) )

	.dataa(!\ALU|O_out[18]~133_combout ),
	.datab(!\ALU|O_out[17]~124_combout ),
	.datac(!\ALU|O_out[21]~151_combout ),
	.datad(!\ALU|O_out[19]~139_combout ),
	.datae(!\ALU|O_out[20]~145_combout ),
	.dataf(!\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector24~4 .extended_lut = "off";
defparam \DataMem|Selector24~4 .lut_mask = 64'h0000000080000000;
defparam \DataMem|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N51
cyclonev_lcell_comb \DataMem|Selector24~5 (
// Equation(s):
// \DataMem|Selector24~5_combout  = ( \DataMem|Selector24~4_combout  & ( (!\ALU|O_out[22]~157_combout  & !\ALU|O_out[26]~220_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|O_out[22]~157_combout ),
	.datad(!\ALU|O_out[26]~220_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Selector24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector24~5 .extended_lut = "off";
defparam \DataMem|Selector24~5 .lut_mask = 64'h00000000F000F000;
defparam \DataMem|Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N12
cyclonev_lcell_comb \DataMem|Selector24~0 (
// Equation(s):
// \DataMem|Selector24~0_combout  = ( !\ALU|O_out[25]~176_combout  & ( \DataMem|Selector24~5_combout  & ( (\ALU|O_out[28]~196_combout  & (!\ALU|O_out[31]~213_combout  & (\DataMem|Equal0~10_combout  & !\ALU|O_out[30]~208_combout ))) ) ) )

	.dataa(!\ALU|O_out[28]~196_combout ),
	.datab(!\ALU|O_out[31]~213_combout ),
	.datac(!\DataMem|Equal0~10_combout ),
	.datad(!\ALU|O_out[30]~208_combout ),
	.datae(!\ALU|O_out[25]~176_combout ),
	.dataf(!\DataMem|Selector24~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector24~0 .extended_lut = "off";
defparam \DataMem|Selector24~0 .lut_mask = 64'h0000000004000000;
defparam \DataMem|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N48
cyclonev_lcell_comb \LoadExt|Mux0~3 (
// Equation(s):
// \LoadExt|Mux0~3_combout  = ( \DataMem|Selector24~0_combout  & ( \LoadExt|Mux0~2_combout  ) ) # ( !\DataMem|Selector24~0_combout  & ( (\LoadExt|Mux0~2_combout  & (((\DataMem|Equal1~0_combout  & \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 )) # 
// (\DataMem|Selector24~1_combout ))) ) )

	.dataa(!\DataMem|Equal1~0_combout ),
	.datab(!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ),
	.datac(!\LoadExt|Mux0~2_combout ),
	.datad(!\DataMem|Selector24~1_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LoadExt|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LoadExt|Mux0~3 .extended_lut = "off";
defparam \LoadExt|Mux0~3 .lut_mask = 64'h010F010F0F0F0F0F;
defparam \LoadExt|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N9
cyclonev_lcell_comb \LoadExt|Mux23~0 (
// Equation(s):
// \LoadExt|Mux23~0_combout  = ( \LoadExt|Mux0~1_combout  & ( \LoadExt|Mux0~3_combout  & ( (!\Control|LoadType[1]~2_combout  & !\Control|LoadType[0]~1_combout ) ) ) ) # ( !\LoadExt|Mux0~1_combout  & ( \LoadExt|Mux0~3_combout  & ( 
// !\Control|LoadType[1]~2_combout  ) ) ) # ( \LoadExt|Mux0~1_combout  & ( !\LoadExt|Mux0~3_combout  & ( (!\Control|LoadType[1]~2_combout  & (!\Control|LoadType[0]~1_combout  & \LoadExt|Mux0~4_combout )) ) ) ) # ( !\LoadExt|Mux0~1_combout  & ( 
// !\LoadExt|Mux0~3_combout  & ( (!\Control|LoadType[1]~2_combout  & (((\ALU|O_out[0]~9_combout ) # (\LoadExt|Mux0~4_combout )) # (\Control|LoadType[0]~1_combout ))) ) ) )

	.dataa(!\Control|LoadType[1]~2_combout ),
	.datab(!\Control|LoadType[0]~1_combout ),
	.datac(!\LoadExt|Mux0~4_combout ),
	.datad(!\ALU|O_out[0]~9_combout ),
	.datae(!\LoadExt|Mux0~1_combout ),
	.dataf(!\LoadExt|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LoadExt|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LoadExt|Mux23~0 .extended_lut = "off";
defparam \LoadExt|Mux23~0 .lut_mask = 64'h2AAA0808AAAA8888;
defparam \LoadExt|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N27
cyclonev_lcell_comb \pc_to_reg_mux|out[25]~63 (
// Equation(s):
// \pc_to_reg_mux|out[25]~63_combout  = ( \DataMem|Selector6~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~93_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[25]~176_combout ))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector6~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~93_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  
// & (\ALU|O_out[25]~176_combout )))) # (\pc_to_reg_mux|out[1]~0_combout  & (((\pc_to_reg_mux|out[22]~53_combout )))) ) ) ) # ( \DataMem|Selector6~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~93_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[25]~176_combout )))) # (\pc_to_reg_mux|out[1]~0_combout  & (((!\pc_to_reg_mux|out[22]~53_combout )))) ) ) ) # ( 
// !\DataMem|Selector6~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~93_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[25]~176_combout )))) ) ) )

	.dataa(!\pc_to_reg_mux|out[1]~0_combout ),
	.datab(!\ALU|O_out[25]~176_combout ),
	.datac(!\pc_to_reg_mux|out[22]~53_combout ),
	.datad(!\PCAdder|Add0~93_sumout ),
	.datae(!\DataMem|Selector6~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[25]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[25]~63 .extended_lut = "off";
defparam \pc_to_reg_mux|out[25]~63 .lut_mask = 64'h02A252F207A757F7;
defparam \pc_to_reg_mux|out[25]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N29
dffeas \RegFile|registers[15][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][25] .is_wysiwyg = "true";
defparam \RegFile|registers[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N25
dffeas \RegFile|registers[14][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][25] .is_wysiwyg = "true";
defparam \RegFile|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N7
dffeas \RegFile|registers[12][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][25] .is_wysiwyg = "true";
defparam \RegFile|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N50
dffeas \RegFile|registers[13][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[25]~63_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][25] .is_wysiwyg = "true";
defparam \RegFile|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N48
cyclonev_lcell_comb \RegFile|read_data2[25]~270 (
// Equation(s):
// \RegFile|read_data2[25]~270_combout  = ( \RegFile|registers[13][25]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[14][25]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[15][25]~q )) ) ) ) # ( !\RegFile|registers[13][25]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[14][25]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[15][25]~q )) ) ) ) # ( \RegFile|registers[13][25]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[12][25]~q ) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[13][25]~q  & ( 
// !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & \RegFile|registers[12][25]~q ) ) ) )

	.dataa(!\RegFile|registers[15][25]~q ),
	.datab(!\RegFile|registers[14][25]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[12][25]~q ),
	.datae(!\RegFile|registers[13][25]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[25]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[25]~270 .extended_lut = "off";
defparam \RegFile|read_data2[25]~270 .lut_mask = 64'h00F00FFF35353535;
defparam \RegFile|read_data2[25]~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N30
cyclonev_lcell_comb \RegFile|read_data2[25]~271 (
// Equation(s):
// \RegFile|read_data2[25]~271_combout  = ( \RegFile|registers[5][25]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[6][25]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[7][25]~q )) ) ) ) # ( !\RegFile|registers[5][25]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[6][25]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[7][25]~q )) ) ) ) # ( \RegFile|registers[5][25]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[4][25]~q ) ) ) ) # ( !\RegFile|registers[5][25]~q  & ( 
// !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[4][25]~q  & !\InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[7][25]~q ),
	.datab(!\RegFile|registers[6][25]~q ),
	.datac(!\RegFile|registers[4][25]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[5][25]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[25]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[25]~271 .extended_lut = "off";
defparam \RegFile|read_data2[25]~271 .lut_mask = 64'h0F000FFF33553355;
defparam \RegFile|read_data2[25]~271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N42
cyclonev_lcell_comb \RegFile|read_data2[25]~272 (
// Equation(s):
// \RegFile|read_data2[25]~272_combout  = ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[2][25]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[3][25]~q ))) ) ) # ( 
// !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout  & \RegFile|registers[1][25]~q ) ) )

	.dataa(!\RegFile|registers[2][25]~q ),
	.datab(!\RegFile|registers[3][25]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[1][25]~q ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[25]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[25]~272 .extended_lut = "off";
defparam \RegFile|read_data2[25]~272 .lut_mask = 64'h000F000F53535353;
defparam \RegFile|read_data2[25]~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N18
cyclonev_lcell_comb \RegFile|read_data2[25]~273 (
// Equation(s):
// \RegFile|read_data2[25]~273_combout  = ( \RegFile|read_data2[16]~10_combout  & ( \RegFile|read_data2[25]~272_combout  & ( (!\InstructionMemory|rom~145_combout  & ((!\InstructionMemory|rom~137_combout ) # ((\RegFile|read_data2[25]~271_combout )))) # 
// (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[25]~270_combout )))) ) ) ) # ( \RegFile|read_data2[16]~10_combout  & ( !\RegFile|read_data2[25]~272_combout  & ( (!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[25]~271_combout )))) # (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[25]~270_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\RegFile|read_data2[25]~270_combout ),
	.datad(!\RegFile|read_data2[25]~271_combout ),
	.datae(!\RegFile|read_data2[16]~10_combout ),
	.dataf(!\RegFile|read_data2[25]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[25]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[25]~273 .extended_lut = "off";
defparam \RegFile|read_data2[25]~273 .lut_mask = 64'h0000034700008BCF;
defparam \RegFile|read_data2[25]~273 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N39
cyclonev_lcell_comb \alu_b_mux|out[26]~35 (
// Equation(s):
// \alu_b_mux|out[26]~35_combout  = ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~79_combout  ) ) # ( !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~79_combout  & ( (\InstructionMemory|rom~110_combout  & 
// ((!\InstructionMemory|rom~200_combout ) # ((!\Control|MemSize~0_combout ) # (\InstructionMemory|rom~209_combout )))) ) ) ) # ( !\Control|Decoder1~1_combout  & ( !\InstructionMemory|rom~79_combout  & ( (\InstructionMemory|rom~110_combout  & 
// ((!\InstructionMemory|rom~200_combout ) # ((!\Control|MemSize~0_combout ) # (\InstructionMemory|rom~209_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~200_combout ),
	.datab(!\InstructionMemory|rom~110_combout ),
	.datac(!\Control|MemSize~0_combout ),
	.datad(!\InstructionMemory|rom~209_combout ),
	.datae(!\Control|Decoder1~1_combout ),
	.dataf(!\InstructionMemory|rom~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[26]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[26]~35 .extended_lut = "off";
defparam \alu_b_mux|out[26]~35 .lut_mask = 64'h323300003233FFFF;
defparam \alu_b_mux|out[26]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N36
cyclonev_lcell_comb \alu_b_mux|out[25]~36 (
// Equation(s):
// \alu_b_mux|out[25]~36_combout  = ( \RegFile|read_data2[25]~269_combout  & ( \alu_b_mux|out[26]~35_combout  ) ) # ( !\RegFile|read_data2[25]~269_combout  & ( \alu_b_mux|out[26]~35_combout  & ( (((\InstructionMemory|rom~150_combout  & 
// \RegFile|read_data2[25]~267_combout )) # (\RegFile|read_data2[25]~273_combout )) # (\Control|WideOr5~0_combout ) ) ) ) # ( \RegFile|read_data2[25]~269_combout  & ( !\alu_b_mux|out[26]~35_combout  & ( !\Control|WideOr5~0_combout  ) ) ) # ( 
// !\RegFile|read_data2[25]~269_combout  & ( !\alu_b_mux|out[26]~35_combout  & ( (!\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~150_combout  & \RegFile|read_data2[25]~267_combout )) # (\RegFile|read_data2[25]~273_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\Control|WideOr5~0_combout ),
	.datac(!\RegFile|read_data2[25]~273_combout ),
	.datad(!\RegFile|read_data2[25]~267_combout ),
	.datae(!\RegFile|read_data2[25]~269_combout ),
	.dataf(!\alu_b_mux|out[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[25]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[25]~36 .extended_lut = "off";
defparam \alu_b_mux|out[25]~36 .lut_mask = 64'h0C4CCCCC3F7FFFFF;
defparam \alu_b_mux|out[25]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N42
cyclonev_lcell_comb \ALU|ShiftLeft0~47 (
// Equation(s):
// \ALU|ShiftLeft0~47_combout  = ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[27]~39_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[25]~36_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[24]~34_combout ))) ) ) ) # ( 
// !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[27]~39_combout  & ( (!\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[26]~37_combout ) ) ) ) # ( \alu_a_mux|out[1]~1_combout  & ( !\alu_b_mux|out[27]~39_combout  & ( (!\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[25]~36_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[24]~34_combout ))) ) ) ) # ( !\alu_a_mux|out[1]~1_combout  & ( !\alu_b_mux|out[27]~39_combout  & ( (\alu_b_mux|out[26]~37_combout  & \alu_a_mux|out[0]~0_combout ) ) ) )

	.dataa(!\alu_b_mux|out[25]~36_combout ),
	.datab(!\alu_b_mux|out[24]~34_combout ),
	.datac(!\alu_b_mux|out[26]~37_combout ),
	.datad(!\alu_a_mux|out[0]~0_combout ),
	.datae(!\alu_a_mux|out[1]~1_combout ),
	.dataf(!\alu_b_mux|out[27]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~47 .extended_lut = "off";
defparam \ALU|ShiftLeft0~47 .lut_mask = 64'h000F5533FF0F5533;
defparam \ALU|ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N6
cyclonev_lcell_comb \ALU|ShiftLeft0~48 (
// Equation(s):
// \ALU|ShiftLeft0~48_combout  = ( \ALU|ShiftLeft0~38_combout  & ( \ALU|ShiftLeft0~31_combout  & ( ((!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftLeft0~47_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~42_combout ))) # 
// (\alu_a_mux|out[3]~3_combout ) ) ) ) # ( !\ALU|ShiftLeft0~38_combout  & ( \ALU|ShiftLeft0~31_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~47_combout )))) # (\alu_a_mux|out[2]~2_combout  & 
// (((\ALU|ShiftLeft0~42_combout )) # (\alu_a_mux|out[3]~3_combout ))) ) ) ) # ( \ALU|ShiftLeft0~38_combout  & ( !\ALU|ShiftLeft0~31_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~47_combout )) # (\alu_a_mux|out[3]~3_combout ))) # 
// (\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~42_combout ))) ) ) ) # ( !\ALU|ShiftLeft0~38_combout  & ( !\ALU|ShiftLeft0~31_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & 
// ((\ALU|ShiftLeft0~47_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~42_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~42_combout ),
	.datad(!\ALU|ShiftLeft0~47_combout ),
	.datae(!\ALU|ShiftLeft0~38_combout ),
	.dataf(!\ALU|ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~48 .extended_lut = "off";
defparam \ALU|ShiftLeft0~48 .lut_mask = 64'h048C26AE159D37BF;
defparam \ALU|ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N48
cyclonev_lcell_comb \ALU|ShiftLeft0~46 (
// Equation(s):
// \ALU|ShiftLeft0~46_combout  = ( \ALU|ShiftLeft0~23_combout  & ( (!\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout ) # ((\ALU|ShiftLeft0~4_combout )))) # (\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & 
// ((\ALU|ShiftLeft0~15_combout )))) ) ) # ( !\ALU|ShiftLeft0~23_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~4_combout ))) # (\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & 
// ((\ALU|ShiftLeft0~15_combout )))) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~4_combout ),
	.datad(!\ALU|ShiftLeft0~15_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~46 .extended_lut = "off";
defparam \ALU|ShiftLeft0~46 .lut_mask = 64'h024602468ACE8ACE;
defparam \ALU|ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N51
cyclonev_lcell_comb \ALU|ShiftLeft0~49 (
// Equation(s):
// \ALU|ShiftLeft0~49_combout  = ( \ALU|ShiftLeft0~46_combout  & ( (\alu_a_mux|out[4]~4_combout ) # (\ALU|ShiftLeft0~48_combout ) ) ) # ( !\ALU|ShiftLeft0~46_combout  & ( (\ALU|ShiftLeft0~48_combout  & !\alu_a_mux|out[4]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ShiftLeft0~48_combout ),
	.datad(!\alu_a_mux|out[4]~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~49 .extended_lut = "off";
defparam \ALU|ShiftLeft0~49 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU|ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N36
cyclonev_lcell_comb \ALU|Mux36~0 (
// Equation(s):
// \ALU|Mux36~0_combout  = ( \Control|Selector9~5_combout  & ( \ALU|ShiftLeft0~49_combout  & ( (\Control|Selector10~3_combout ) # (\alu_b_mux|out[27]~39_combout ) ) ) ) # ( !\Control|Selector9~5_combout  & ( \ALU|ShiftLeft0~49_combout  & ( 
// (!\Control|Selector10~3_combout  & ((\ALU|ShiftRight1~39_combout ))) # (\Control|Selector10~3_combout  & (\ALU|ShiftRight0~17_combout )) ) ) ) # ( \Control|Selector9~5_combout  & ( !\ALU|ShiftLeft0~49_combout  & ( (\alu_b_mux|out[27]~39_combout  & 
// !\Control|Selector10~3_combout ) ) ) ) # ( !\Control|Selector9~5_combout  & ( !\ALU|ShiftLeft0~49_combout  & ( (!\Control|Selector10~3_combout  & ((\ALU|ShiftRight1~39_combout ))) # (\Control|Selector10~3_combout  & (\ALU|ShiftRight0~17_combout )) ) ) )

	.dataa(!\alu_b_mux|out[27]~39_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\ALU|ShiftRight0~17_combout ),
	.datad(!\ALU|ShiftRight1~39_combout ),
	.datae(!\Control|Selector9~5_combout ),
	.dataf(!\ALU|ShiftLeft0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux36~0 .extended_lut = "off";
defparam \ALU|Mux36~0 .lut_mask = 64'h03CF444403CF7777;
defparam \ALU|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N36
cyclonev_lcell_comb \ALU|O_out[27]~184 (
// Equation(s):
// \ALU|O_out[27]~184_combout  = ( \ALU|O_out[16]~109_combout  & ( \ALU|_~109_sumout  & ( (((\ALU|Equal2~1_combout ) # (\ALU|Mux36~0_combout )) # (\ALU|O_out[27]~183_combout )) # (\ALU|O_out[27]~182_combout ) ) ) ) # ( !\ALU|O_out[16]~109_combout  & ( 
// \ALU|_~109_sumout  & ( ((\ALU|Equal2~1_combout ) # (\ALU|O_out[27]~183_combout )) # (\ALU|O_out[27]~182_combout ) ) ) ) # ( \ALU|O_out[16]~109_combout  & ( !\ALU|_~109_sumout  & ( ((\ALU|Mux36~0_combout ) # (\ALU|O_out[27]~183_combout )) # 
// (\ALU|O_out[27]~182_combout ) ) ) ) # ( !\ALU|O_out[16]~109_combout  & ( !\ALU|_~109_sumout  & ( (\ALU|O_out[27]~183_combout ) # (\ALU|O_out[27]~182_combout ) ) ) )

	.dataa(!\ALU|O_out[27]~182_combout ),
	.datab(!\ALU|O_out[27]~183_combout ),
	.datac(!\ALU|Mux36~0_combout ),
	.datad(!\ALU|Equal2~1_combout ),
	.datae(!\ALU|O_out[16]~109_combout ),
	.dataf(!\ALU|_~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[27]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[27]~184 .extended_lut = "off";
defparam \ALU|O_out[27]~184 .lut_mask = 64'h77777F7F77FF7FFF;
defparam \ALU|O_out[27]~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N12
cyclonev_lcell_comb \branch_adder|Add0~97 (
// Equation(s):
// \branch_adder|Add0~97_sumout  = SUM(( \PCAdder|Add0~97_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~94  ))
// \branch_adder|Add0~98  = CARRY(( \PCAdder|Add0~97_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~94  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~296_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~97_sumout ),
	.cout(\branch_adder|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~97 .extended_lut = "off";
defparam \branch_adder|Add0~97 .lut_mask = 64'h0000FFBB00000F0F;
defparam \branch_adder|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N18
cyclonev_lcell_comb \pc_mux|Mux5~0 (
// Equation(s):
// \pc_mux|Mux5~0_combout  = ( \pc_src[0]~1_combout  & ( \pc_src[1]~2_combout  & ( \RegFile|read_data1[26]~179_combout  ) ) ) # ( !\pc_src[0]~1_combout  & ( \pc_src[1]~2_combout  & ( \InstructionMemory|rom~179_combout  ) ) ) # ( \pc_src[0]~1_combout  & ( 
// !\pc_src[1]~2_combout  & ( \branch_adder|Add0~97_sumout  ) ) ) # ( !\pc_src[0]~1_combout  & ( !\pc_src[1]~2_combout  & ( \PCAdder|Add0~97_sumout  ) ) )

	.dataa(!\RegFile|read_data1[26]~179_combout ),
	.datab(!\branch_adder|Add0~97_sumout ),
	.datac(!\InstructionMemory|rom~179_combout ),
	.datad(!\PCAdder|Add0~97_sumout ),
	.datae(!\pc_src[0]~1_combout ),
	.dataf(!\pc_src[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux5~0 .extended_lut = "off";
defparam \pc_mux|Mux5~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \pc_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y21_N20
dffeas \PC|pc_out[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[26] .is_wysiwyg = "true";
defparam \PC|pc_out[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N12
cyclonev_lcell_comb \PCAdder|Add0~97 (
// Equation(s):
// \PCAdder|Add0~97_sumout  = SUM(( \PC|pc_out [26] ) + ( GND ) + ( \PCAdder|Add0~94  ))
// \PCAdder|Add0~98  = CARRY(( \PC|pc_out [26] ) + ( GND ) + ( \PCAdder|Add0~94  ))

	.dataa(gnd),
	.datab(!\PC|pc_out [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~97_sumout ),
	.cout(\PCAdder|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~97 .extended_lut = "off";
defparam \PCAdder|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \PCAdder|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N15
cyclonev_lcell_comb \branch_adder|Add0~101 (
// Equation(s):
// \branch_adder|Add0~101_sumout  = SUM(( \PCAdder|Add0~101_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~98  ))
// \branch_adder|Add0~102  = CARRY(( \PCAdder|Add0~101_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~98  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~296_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~101_sumout ),
	.cout(\branch_adder|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~101 .extended_lut = "off";
defparam \branch_adder|Add0~101 .lut_mask = 64'h0000FFBB00000F0F;
defparam \branch_adder|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N36
cyclonev_lcell_comb \pc_mux|Mux4~0 (
// Equation(s):
// \pc_mux|Mux4~0_combout  = ( \pc_src[0]~1_combout  & ( \InstructionMemory|rom~179_combout  & ( (!\pc_src[1]~2_combout  & ((\branch_adder|Add0~101_sumout ))) # (\pc_src[1]~2_combout  & (\RegFile|read_data1[27]~150_combout )) ) ) ) # ( !\pc_src[0]~1_combout  
// & ( \InstructionMemory|rom~179_combout  & ( (\PCAdder|Add0~101_sumout ) # (\pc_src[1]~2_combout ) ) ) ) # ( \pc_src[0]~1_combout  & ( !\InstructionMemory|rom~179_combout  & ( (!\pc_src[1]~2_combout  & ((\branch_adder|Add0~101_sumout ))) # 
// (\pc_src[1]~2_combout  & (\RegFile|read_data1[27]~150_combout )) ) ) ) # ( !\pc_src[0]~1_combout  & ( !\InstructionMemory|rom~179_combout  & ( (!\pc_src[1]~2_combout  & \PCAdder|Add0~101_sumout ) ) ) )

	.dataa(!\pc_src[1]~2_combout ),
	.datab(!\RegFile|read_data1[27]~150_combout ),
	.datac(!\PCAdder|Add0~101_sumout ),
	.datad(!\branch_adder|Add0~101_sumout ),
	.datae(!\pc_src[0]~1_combout ),
	.dataf(!\InstructionMemory|rom~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux4~0 .extended_lut = "off";
defparam \pc_mux|Mux4~0 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \pc_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y21_N38
dffeas \PC|pc_out[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[27] .is_wysiwyg = "true";
defparam \PC|pc_out[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N15
cyclonev_lcell_comb \PCAdder|Add0~101 (
// Equation(s):
// \PCAdder|Add0~101_sumout  = SUM(( \PC|pc_out [27] ) + ( GND ) + ( \PCAdder|Add0~98  ))
// \PCAdder|Add0~102  = CARRY(( \PC|pc_out [27] ) + ( GND ) + ( \PCAdder|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~101_sumout ),
	.cout(\PCAdder|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~101 .extended_lut = "off";
defparam \PCAdder|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCAdder|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N18
cyclonev_lcell_comb \DataMem|Selector4~0 (
// Equation(s):
// \DataMem|Selector4~0_combout  = ( \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  & ( ((\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 )) # (\DataMem|Equal1~0_combout ) ) ) # ( 
// !\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  & ( (\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ) ) )

	.dataa(gnd),
	.datab(!\DataMem|Equal0~5_combout ),
	.datac(!\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\DataMem|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector4~0 .extended_lut = "off";
defparam \DataMem|Selector4~0 .lut_mask = 64'h0303030303FF03FF;
defparam \DataMem|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y21_N48
cyclonev_lcell_comb \pc_to_reg_mux|out[27]~65 (
// Equation(s):
// \pc_to_reg_mux|out[27]~65_combout  = ( \DataMem|Selector4~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~101_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[27]~184_combout ))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector4~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~101_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  
// & (\ALU|O_out[27]~184_combout )))) # (\pc_to_reg_mux|out[1]~0_combout  & (\pc_to_reg_mux|out[22]~53_combout )) ) ) ) # ( \DataMem|Selector4~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~101_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[27]~184_combout )))) # (\pc_to_reg_mux|out[1]~0_combout  & (!\pc_to_reg_mux|out[22]~53_combout )) ) ) ) # ( 
// !\DataMem|Selector4~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~101_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[27]~184_combout )))) ) ) )

	.dataa(!\pc_to_reg_mux|out[1]~0_combout ),
	.datab(!\pc_to_reg_mux|out[22]~53_combout ),
	.datac(!\ALU|O_out[27]~184_combout ),
	.datad(!\PCAdder|Add0~101_sumout ),
	.datae(!\DataMem|Selector4~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[27]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[27]~65 .extended_lut = "off";
defparam \pc_to_reg_mux|out[27]~65 .lut_mask = 64'h028A46CE139B57DF;
defparam \pc_to_reg_mux|out[27]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N24
cyclonev_lcell_comb \RegFile|registers[19][27]~feeder (
// Equation(s):
// \RegFile|registers[19][27]~feeder_combout  = ( \pc_to_reg_mux|out[27]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[27]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][27]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N25
dffeas \RegFile|registers[19][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][27] .is_wysiwyg = "true";
defparam \RegFile|registers[19][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N56
dffeas \RegFile|registers[23][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][27] .is_wysiwyg = "true";
defparam \RegFile|registers[23][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N54
cyclonev_lcell_comb \RegFile|read_data2[27]~288 (
// Equation(s):
// \RegFile|read_data2[27]~288_combout  = ( \RegFile|registers[23][27]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][27]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][27]~q ))) ) ) ) # ( !\RegFile|registers[23][27]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][27]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][27]~q ))) ) ) ) # ( \RegFile|registers[23][27]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][27]~q ) ) ) ) # ( !\RegFile|registers[23][27]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][27]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[19][27]~q ),
	.datab(!\RegFile|registers[27][27]~q ),
	.datac(!\RegFile|registers[31][27]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][27]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[27]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[27]~288 .extended_lut = "off";
defparam \RegFile|read_data2[27]~288 .lut_mask = 64'h550055FF330F330F;
defparam \RegFile|read_data2[27]~288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y21_N43
dffeas \RegFile|registers[16][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][27] .is_wysiwyg = "true";
defparam \RegFile|registers[16][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N2
dffeas \RegFile|registers[20][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][27] .is_wysiwyg = "true";
defparam \RegFile|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N0
cyclonev_lcell_comb \RegFile|read_data2[27]~285 (
// Equation(s):
// \RegFile|read_data2[27]~285_combout  = ( \RegFile|registers[20][27]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][27]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[28][27]~q )) ) ) ) # ( !\RegFile|registers[20][27]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][27]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[28][27]~q )) ) ) ) # ( \RegFile|registers[20][27]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][27]~q ) ) ) ) # ( !\RegFile|registers[20][27]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][27]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[28][27]~q ),
	.datab(!\RegFile|registers[24][27]~q ),
	.datac(!\RegFile|registers[16][27]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[20][27]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[27]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[27]~285 .extended_lut = "off";
defparam \RegFile|read_data2[27]~285 .lut_mask = 64'h0F000FFF33553355;
defparam \RegFile|read_data2[27]~285 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y19_N34
dffeas \RegFile|registers[18][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][27] .is_wysiwyg = "true";
defparam \RegFile|registers[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N38
dffeas \RegFile|registers[22][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][27] .is_wysiwyg = "true";
defparam \RegFile|registers[22][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N36
cyclonev_lcell_comb \RegFile|read_data2[27]~287 (
// Equation(s):
// \RegFile|read_data2[27]~287_combout  = ( \RegFile|registers[22][27]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][27]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][27]~q )) ) ) ) # ( !\RegFile|registers[22][27]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][27]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][27]~q )) ) ) ) # ( \RegFile|registers[22][27]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][27]~q ) ) ) ) # ( !\RegFile|registers[22][27]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][27]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[30][27]~q ),
	.datab(!\RegFile|registers[18][27]~q ),
	.datac(!\RegFile|registers[26][27]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][27]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[27]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[27]~287 .extended_lut = "off";
defparam \RegFile|read_data2[27]~287 .lut_mask = 64'h330033FF0F550F55;
defparam \RegFile|read_data2[27]~287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N33
cyclonev_lcell_comb \RegFile|registers[17][27]~feeder (
// Equation(s):
// \RegFile|registers[17][27]~feeder_combout  = ( \pc_to_reg_mux|out[27]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[27]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][27]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y20_N34
dffeas \RegFile|registers[17][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][27] .is_wysiwyg = "true";
defparam \RegFile|registers[17][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N32
dffeas \RegFile|registers[21][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[27]~65_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][27] .is_wysiwyg = "true";
defparam \RegFile|registers[21][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N30
cyclonev_lcell_comb \RegFile|read_data2[27]~286 (
// Equation(s):
// \RegFile|read_data2[27]~286_combout  = ( \RegFile|registers[21][27]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][27]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][27]~q ))) ) ) ) # ( !\RegFile|registers[21][27]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][27]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][27]~q ))) ) ) ) # ( \RegFile|registers[21][27]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][27]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[21][27]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[17][27]~q ) ) ) )

	.dataa(!\RegFile|registers[25][27]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[29][27]~q ),
	.datad(!\RegFile|registers[17][27]~q ),
	.datae(!\RegFile|registers[21][27]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[27]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[27]~286 .extended_lut = "off";
defparam \RegFile|read_data2[27]~286 .lut_mask = 64'h00CC33FF47474747;
defparam \RegFile|read_data2[27]~286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N6
cyclonev_lcell_comb \RegFile|read_data2[27]~289 (
// Equation(s):
// \RegFile|read_data2[27]~289_combout  = ( \RegFile|read_data2[27]~287_combout  & ( \RegFile|read_data2[27]~286_combout  & ( (!\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[27]~285_combout )) # (\InstructionMemory|rom~130_combout ))) # 
// (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout ) # ((\RegFile|read_data2[27]~288_combout )))) ) ) ) # ( !\RegFile|read_data2[27]~287_combout  & ( \RegFile|read_data2[27]~286_combout  & ( (!\InstructionMemory|rom~120_combout  
// & (!\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[27]~285_combout )))) # (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout ) # ((\RegFile|read_data2[27]~288_combout )))) ) ) ) # ( 
// \RegFile|read_data2[27]~287_combout  & ( !\RegFile|read_data2[27]~286_combout  & ( (!\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[27]~285_combout )) # (\InstructionMemory|rom~130_combout ))) # (\InstructionMemory|rom~120_combout  & 
// (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[27]~288_combout ))) ) ) ) # ( !\RegFile|read_data2[27]~287_combout  & ( !\RegFile|read_data2[27]~286_combout  & ( (!\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[27]~285_combout )))) # (\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[27]~288_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[27]~288_combout ),
	.datad(!\RegFile|read_data2[27]~285_combout ),
	.datae(!\RegFile|read_data2[27]~287_combout ),
	.dataf(!\RegFile|read_data2[27]~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[27]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[27]~289 .extended_lut = "off";
defparam \RegFile|read_data2[27]~289 .lut_mask = 64'h018923AB45CD67EF;
defparam \RegFile|read_data2[27]~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N54
cyclonev_lcell_comb \alu_b_mux|out[27]~38 (
// Equation(s):
// \alu_b_mux|out[27]~38_combout  = ( \Control|MemSize~0_combout  & ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~84_combout  ) ) ) # ( !\Control|MemSize~0_combout  & ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~84_combout  ) ) ) # ( 
// \Control|MemSize~0_combout  & ( !\Control|Decoder1~1_combout  & ( (\InstructionMemory|rom~110_combout  & ((!\InstructionMemory|rom~200_combout ) # (\InstructionMemory|rom~209_combout ))) ) ) ) # ( !\Control|MemSize~0_combout  & ( 
// !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~110_combout  ) ) )

	.dataa(!\InstructionMemory|rom~209_combout ),
	.datab(!\InstructionMemory|rom~200_combout ),
	.datac(!\InstructionMemory|rom~84_combout ),
	.datad(!\InstructionMemory|rom~110_combout ),
	.datae(!\Control|MemSize~0_combout ),
	.dataf(!\Control|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[27]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[27]~38 .extended_lut = "off";
defparam \alu_b_mux|out[27]~38 .lut_mask = 64'h00FF00DD0F0F0F0F;
defparam \alu_b_mux|out[27]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N12
cyclonev_lcell_comb \alu_b_mux|out[27]~39 (
// Equation(s):
// \alu_b_mux|out[27]~39_combout  = ( \alu_b_mux|out[27]~38_combout  & ( \RegFile|read_data2[27]~295_combout  ) ) # ( !\alu_b_mux|out[27]~38_combout  & ( \RegFile|read_data2[27]~295_combout  & ( !\Control|WideOr5~0_combout  ) ) ) # ( 
// \alu_b_mux|out[27]~38_combout  & ( !\RegFile|read_data2[27]~295_combout  & ( (((\RegFile|read_data2[27]~289_combout  & \InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[27]~291_combout )) # (\Control|WideOr5~0_combout ) ) ) ) # ( 
// !\alu_b_mux|out[27]~38_combout  & ( !\RegFile|read_data2[27]~295_combout  & ( (!\Control|WideOr5~0_combout  & (((\RegFile|read_data2[27]~289_combout  & \InstructionMemory|rom~150_combout )) # (\RegFile|read_data2[27]~291_combout ))) ) ) )

	.dataa(!\RegFile|read_data2[27]~289_combout ),
	.datab(!\Control|WideOr5~0_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(!\RegFile|read_data2[27]~291_combout ),
	.datae(!\alu_b_mux|out[27]~38_combout ),
	.dataf(!\RegFile|read_data2[27]~295_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[27]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[27]~39 .extended_lut = "off";
defparam \alu_b_mux|out[27]~39 .lut_mask = 64'h04CC37FFCCCCFFFF;
defparam \alu_b_mux|out[27]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N18
cyclonev_lcell_comb \ALU|ShiftRight1~18 (
// Equation(s):
// \ALU|ShiftRight1~18_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[29]~43_combout  ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[28]~41_combout  ) ) ) # ( 
// \alu_a_mux|out[0]~0_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[27]~39_combout  ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[26]~37_combout  ) ) )

	.dataa(!\alu_b_mux|out[29]~43_combout ),
	.datab(!\alu_b_mux|out[27]~39_combout ),
	.datac(!\alu_b_mux|out[26]~37_combout ),
	.datad(!\alu_b_mux|out[28]~41_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~18 .extended_lut = "off";
defparam \ALU|ShiftRight1~18 .lut_mask = 64'h0F0F333300FF5555;
defparam \ALU|ShiftRight1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y21_N0
cyclonev_lcell_comb \ALU|ShiftRight0~12 (
// Equation(s):
// \ALU|ShiftRight0~12_combout  = ( \ALU|ShiftRight1~18_combout  & ( (!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight1~21_combout ) ) ) # ( !\ALU|ShiftRight1~18_combout  & ( (\ALU|ShiftRight1~21_combout  & \alu_a_mux|out[2]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ShiftRight1~21_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~12 .extended_lut = "off";
defparam \ALU|ShiftRight0~12 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALU|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N39
cyclonev_lcell_comb \ALU|O_out[26]~177 (
// Equation(s):
// \ALU|O_out[26]~177_combout  = ( \ALU|ShiftRight0~13_combout  & ( (!\ALU|O_out[25]~170_combout  & (((!\ALU|ShiftRight0~11_combout )) # (\alu_b_mux|out[31]~47_combout ))) # (\ALU|O_out[25]~170_combout  & (((\ALU|ShiftRight0~12_combout  & 
// !\ALU|ShiftRight0~11_combout )))) ) ) # ( !\ALU|ShiftRight0~13_combout  & ( (!\ALU|O_out[25]~170_combout  & (\alu_b_mux|out[31]~47_combout  & ((\ALU|ShiftRight0~11_combout )))) # (\ALU|O_out[25]~170_combout  & (((\ALU|ShiftRight0~12_combout  & 
// !\ALU|ShiftRight0~11_combout )))) ) )

	.dataa(!\alu_b_mux|out[31]~47_combout ),
	.datab(!\ALU|O_out[25]~170_combout ),
	.datac(!\ALU|ShiftRight0~12_combout ),
	.datad(!\ALU|ShiftRight0~11_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[26]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[26]~177 .extended_lut = "off";
defparam \ALU|O_out[26]~177 .lut_mask = 64'h03440344CF44CF44;
defparam \ALU|O_out[26]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N24
cyclonev_lcell_comb \ALU|ShiftLeft0~45 (
// Equation(s):
// \ALU|ShiftLeft0~45_combout  = ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[26]~37_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[24]~34_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[23]~32_combout )) ) ) ) # ( 
// !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[26]~37_combout  & ( (!\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[25]~36_combout ) ) ) ) # ( \alu_a_mux|out[1]~1_combout  & ( !\alu_b_mux|out[26]~37_combout  & ( (!\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[24]~34_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[23]~32_combout )) ) ) ) # ( !\alu_a_mux|out[1]~1_combout  & ( !\alu_b_mux|out[26]~37_combout  & ( (\alu_b_mux|out[25]~36_combout  & \alu_a_mux|out[0]~0_combout ) ) ) )

	.dataa(!\alu_b_mux|out[23]~32_combout ),
	.datab(!\alu_b_mux|out[24]~34_combout ),
	.datac(!\alu_b_mux|out[25]~36_combout ),
	.datad(!\alu_a_mux|out[0]~0_combout ),
	.datae(!\alu_a_mux|out[1]~1_combout ),
	.dataf(!\alu_b_mux|out[26]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~45 .extended_lut = "off";
defparam \ALU|ShiftLeft0~45 .lut_mask = 64'h000F3355FF0F3355;
defparam \ALU|ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N24
cyclonev_lcell_comb \ALU|O_out[26]~178 (
// Equation(s):
// \ALU|O_out[26]~178_combout  = ( \ALU|ShiftLeft0~37_combout  & ( \ALU|ShiftLeft0~29_combout  & ( ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~45_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftLeft0~41_combout )))) # 
// (\alu_a_mux|out[3]~3_combout ) ) ) ) # ( !\ALU|ShiftLeft0~37_combout  & ( \ALU|ShiftLeft0~29_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~45_combout )) # (\alu_a_mux|out[2]~2_combout  & 
// ((\ALU|ShiftLeft0~41_combout ))))) # (\alu_a_mux|out[3]~3_combout  & (((\alu_a_mux|out[2]~2_combout )))) ) ) ) # ( \ALU|ShiftLeft0~37_combout  & ( !\ALU|ShiftLeft0~29_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftLeft0~45_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftLeft0~41_combout ))))) # (\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~37_combout  & ( !\ALU|ShiftLeft0~29_combout  & ( 
// (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~45_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftLeft0~41_combout ))))) ) ) )

	.dataa(!\alu_a_mux|out[3]~3_combout ),
	.datab(!\ALU|ShiftLeft0~45_combout ),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\ALU|ShiftLeft0~41_combout ),
	.datae(!\ALU|ShiftLeft0~37_combout ),
	.dataf(!\ALU|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[26]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[26]~178 .extended_lut = "off";
defparam \ALU|O_out[26]~178 .lut_mask = 64'h202A707A252F757F;
defparam \ALU|O_out[26]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N18
cyclonev_lcell_comb \ALU|O_out[26]~179 (
// Equation(s):
// \ALU|O_out[26]~179_combout  = ( \ALU|O_out[7]~23_combout  & ( \ALU|O_out[26]~178_combout  & ( (!\ALU|O_out[21]~119_combout ) # (\ALU|ShiftLeft0~22_combout ) ) ) ) # ( !\ALU|O_out[7]~23_combout  & ( \ALU|O_out[26]~178_combout  & ( 
// (!\ALU|O_out[21]~119_combout  & ((\ALU|O_out[26]~177_combout ))) # (\ALU|O_out[21]~119_combout  & (\alu_b_mux|out[26]~37_combout )) ) ) ) # ( \ALU|O_out[7]~23_combout  & ( !\ALU|O_out[26]~178_combout  & ( (\ALU|ShiftLeft0~22_combout  & 
// \ALU|O_out[21]~119_combout ) ) ) ) # ( !\ALU|O_out[7]~23_combout  & ( !\ALU|O_out[26]~178_combout  & ( (!\ALU|O_out[21]~119_combout  & ((\ALU|O_out[26]~177_combout ))) # (\ALU|O_out[21]~119_combout  & (\alu_b_mux|out[26]~37_combout )) ) ) )

	.dataa(!\alu_b_mux|out[26]~37_combout ),
	.datab(!\ALU|ShiftLeft0~22_combout ),
	.datac(!\ALU|O_out[21]~119_combout ),
	.datad(!\ALU|O_out[26]~177_combout ),
	.datae(!\ALU|O_out[7]~23_combout ),
	.dataf(!\ALU|O_out[26]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[26]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[26]~179 .extended_lut = "off";
defparam \ALU|O_out[26]~179 .lut_mask = 64'h05F5030305F5F3F3;
defparam \ALU|O_out[26]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N12
cyclonev_lcell_comb \ALU|O_out[26]~180 (
// Equation(s):
// \ALU|O_out[26]~180_combout  = ( \Control|Selector8~1_combout  & ( (!\Control|Selector6~2_combout  & (!\Control|Selector7~1_combout  & \Control|Selector5~1_combout )) ) )

	.dataa(gnd),
	.datab(!\Control|Selector6~2_combout ),
	.datac(!\Control|Selector7~1_combout ),
	.datad(!\Control|Selector5~1_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[26]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[26]~180 .extended_lut = "off";
defparam \ALU|O_out[26]~180 .lut_mask = 64'h0000000000C000C0;
defparam \ALU|O_out[26]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N27
cyclonev_lcell_comb \alu_a_mux|out[26]~26 (
// Equation(s):
// \alu_a_mux|out[26]~26_combout  = ( !\RegFile|Equal0~0_combout  & ( \RegFile|read_data1[26]~144_combout  & ( (!\Control|Decoder1~0_combout ) # (!\Control|WideOr1~1_combout ) ) ) )

	.dataa(!\Control|Decoder1~0_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\RegFile|read_data1[26]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[26]~26 .extended_lut = "off";
defparam \alu_a_mux|out[26]~26 .lut_mask = 64'h00000000EEEE0000;
defparam \alu_a_mux|out[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N12
cyclonev_lcell_comb \ALU|O_out[26]~181 (
// Equation(s):
// \ALU|O_out[26]~181_combout  = ( \ALU|O_out[26]~180_combout  & ( \alu_a_mux|out[26]~26_combout  & ( (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[26]~37_combout )))) # (\ALU|Equal5~0_combout ) ) ) ) # ( 
// !\ALU|O_out[26]~180_combout  & ( \alu_a_mux|out[26]~26_combout  & ( \ALU|Equal5~0_combout  ) ) ) # ( \ALU|O_out[26]~180_combout  & ( !\alu_a_mux|out[26]~26_combout  & ( (!\ALU|Equal5~0_combout  & ((!\alu_b_mux|out[26]~37_combout  & 
// (!\Control|Selector9~5_combout  & !\Control|Selector10~3_combout )) # (\alu_b_mux|out[26]~37_combout  & (!\Control|Selector9~5_combout  $ (!\Control|Selector10~3_combout ))))) ) ) )

	.dataa(!\alu_b_mux|out[26]~37_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\ALU|Equal5~0_combout ),
	.datae(!\ALU|O_out[26]~180_combout ),
	.dataf(!\alu_a_mux|out[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[26]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[26]~181 .extended_lut = "off";
defparam \ALU|O_out[26]~181 .lut_mask = 64'h0000940000FF39FF;
defparam \ALU|O_out[26]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N48
cyclonev_lcell_comb \ALU|O_out[26]~220 (
// Equation(s):
// \ALU|O_out[26]~220_combout  = ( !\ALU|Equal2~1_combout  & ( ((\ALU|O_out[26]~179_combout  & (!\ALU|Equal5~0_combout  & (\ALU|O_out[7]~48_combout  & !\ALU|Equal5~1_combout )))) # (\ALU|O_out[26]~181_combout ) ) ) # ( \ALU|Equal2~1_combout  & ( 
// (((\ALU|_~105_sumout ))) ) )

	.dataa(!\ALU|O_out[26]~179_combout ),
	.datab(!\ALU|Equal5~0_combout ),
	.datac(!\ALU|_~105_sumout ),
	.datad(!\ALU|Equal5~1_combout ),
	.datae(!\ALU|Equal2~1_combout ),
	.dataf(!\ALU|O_out[26]~181_combout ),
	.datag(!\ALU|O_out[7]~48_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[26]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[26]~220 .extended_lut = "on";
defparam \ALU|O_out[26]~220 .lut_mask = 64'h04000F0FFFFF0F0F;
defparam \ALU|O_out[26]~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N6
cyclonev_lcell_comb \DataMem|Selector5~0 (
// Equation(s):
// \DataMem|Selector5~0_combout  = ( \DataMem|Equal1~0_combout  & ( \DataMem|Equal0~5_combout  & ( (\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ) # (\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( !\DataMem|Equal1~0_combout 
//  & ( \DataMem|Equal0~5_combout  & ( \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2  ) ) ) # ( \DataMem|Equal1~0_combout  & ( !\DataMem|Equal0~5_combout  & ( \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2  ) ) )

	.dataa(!\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DataMem|Equal1~0_combout ),
	.dataf(!\DataMem|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector5~0 .extended_lut = "off";
defparam \DataMem|Selector5~0 .lut_mask = 64'h0000333355557777;
defparam \DataMem|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N3
cyclonev_lcell_comb \pc_to_reg_mux|out[26]~64 (
// Equation(s):
// \pc_to_reg_mux|out[26]~64_combout  = ( \DataMem|Selector5~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~97_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[26]~220_combout ))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector5~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (((!\pc_to_reg_mux|out[1]~0_combout  & \PCAdder|Add0~97_sumout )))) # (\pc_to_reg_mux|out[22]~53_combout  
// & (((\pc_to_reg_mux|out[1]~0_combout )) # (\ALU|O_out[26]~220_combout ))) ) ) ) # ( \DataMem|Selector5~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (((\PCAdder|Add0~97_sumout ) # (\pc_to_reg_mux|out[1]~0_combout 
// )))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[26]~220_combout  & (!\pc_to_reg_mux|out[1]~0_combout ))) ) ) ) # ( !\DataMem|Selector5~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~97_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[26]~220_combout )))) ) ) )

	.dataa(!\pc_to_reg_mux|out[22]~53_combout ),
	.datab(!\ALU|O_out[26]~220_combout ),
	.datac(!\pc_to_reg_mux|out[1]~0_combout ),
	.datad(!\PCAdder|Add0~97_sumout ),
	.datae(!\DataMem|Selector5~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[26]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[26]~64 .extended_lut = "off";
defparam \pc_to_reg_mux|out[26]~64 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \pc_to_reg_mux|out[26]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N46
dffeas \RegFile|registers[25][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][26] .is_wysiwyg = "true";
defparam \RegFile|registers[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N8
dffeas \RegFile|registers[17][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][26] .is_wysiwyg = "true";
defparam \RegFile|registers[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N44
dffeas \RegFile|registers[21][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][26] .is_wysiwyg = "true";
defparam \RegFile|registers[21][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N42
cyclonev_lcell_comb \RegFile|read_data2[26]~275 (
// Equation(s):
// \RegFile|read_data2[26]~275_combout  = ( \RegFile|registers[21][26]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][26]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][26]~q ))) ) ) ) # ( !\RegFile|registers[21][26]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][26]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][26]~q ))) ) ) ) # ( \RegFile|registers[21][26]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][26]~q ) ) ) ) # ( !\RegFile|registers[21][26]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][26]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[25][26]~q ),
	.datab(!\RegFile|registers[17][26]~q ),
	.datac(!\RegFile|registers[29][26]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[21][26]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[26]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[26]~275 .extended_lut = "off";
defparam \RegFile|read_data2[26]~275 .lut_mask = 64'h330033FF550F550F;
defparam \RegFile|read_data2[26]~275 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N47
dffeas \RegFile|registers[18][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][26] .is_wysiwyg = "true";
defparam \RegFile|registers[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N56
dffeas \RegFile|registers[22][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][26] .is_wysiwyg = "true";
defparam \RegFile|registers[22][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N54
cyclonev_lcell_comb \RegFile|read_data2[26]~276 (
// Equation(s):
// \RegFile|read_data2[26]~276_combout  = ( \RegFile|registers[22][26]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][26]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][26]~q )) ) ) ) # ( !\RegFile|registers[22][26]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[26][26]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[30][26]~q )) ) ) ) # ( \RegFile|registers[22][26]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][26]~q ) ) ) ) # ( !\RegFile|registers[22][26]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][26]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[30][26]~q ),
	.datab(!\RegFile|registers[18][26]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[26][26]~q ),
	.datae(!\RegFile|registers[22][26]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[26]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[26]~276 .extended_lut = "off";
defparam \RegFile|read_data2[26]~276 .lut_mask = 64'h30303F3F05F505F5;
defparam \RegFile|read_data2[26]~276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N25
dffeas \RegFile|registers[16][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][26] .is_wysiwyg = "true";
defparam \RegFile|registers[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N20
dffeas \RegFile|registers[20][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][26] .is_wysiwyg = "true";
defparam \RegFile|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N18
cyclonev_lcell_comb \RegFile|read_data2[26]~274 (
// Equation(s):
// \RegFile|read_data2[26]~274_combout  = ( \RegFile|registers[20][26]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][26]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][26]~q ))) ) ) ) # ( !\RegFile|registers[20][26]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][26]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][26]~q ))) ) ) ) # ( \RegFile|registers[20][26]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][26]~q ) ) ) ) # ( !\RegFile|registers[20][26]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][26]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[16][26]~q ),
	.datab(!\RegFile|registers[24][26]~q ),
	.datac(!\RegFile|registers[28][26]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[20][26]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[26]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[26]~274 .extended_lut = "off";
defparam \RegFile|read_data2[26]~274 .lut_mask = 64'h550055FF330F330F;
defparam \RegFile|read_data2[26]~274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y17_N38
dffeas \RegFile|registers[19][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][26] .is_wysiwyg = "true";
defparam \RegFile|registers[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N20
dffeas \RegFile|registers[23][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[26]~64_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][26] .is_wysiwyg = "true";
defparam \RegFile|registers[23][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N18
cyclonev_lcell_comb \RegFile|read_data2[26]~277 (
// Equation(s):
// \RegFile|read_data2[26]~277_combout  = ( \RegFile|registers[23][26]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][26]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][26]~q ))) ) ) ) # ( !\RegFile|registers[23][26]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][26]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][26]~q ))) ) ) ) # ( \RegFile|registers[23][26]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][26]~q ) ) ) ) # ( !\RegFile|registers[23][26]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][26]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[19][26]~q ),
	.datab(!\RegFile|registers[27][26]~q ),
	.datac(!\RegFile|registers[31][26]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][26]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[26]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[26]~277 .extended_lut = "off";
defparam \RegFile|read_data2[26]~277 .lut_mask = 64'h550055FF330F330F;
defparam \RegFile|read_data2[26]~277 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N45
cyclonev_lcell_comb \RegFile|read_data2[26]~278 (
// Equation(s):
// \RegFile|read_data2[26]~278_combout  = ( \RegFile|read_data2[26]~274_combout  & ( \RegFile|read_data2[26]~277_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout ) # ((\RegFile|read_data2[26]~276_combout )))) # 
// (\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[26]~275_combout )) # (\InstructionMemory|rom~130_combout ))) ) ) ) # ( !\RegFile|read_data2[26]~274_combout  & ( \RegFile|read_data2[26]~277_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[26]~276_combout )))) # (\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[26]~275_combout )) # (\InstructionMemory|rom~130_combout ))) ) ) ) # ( \RegFile|read_data2[26]~274_combout  & 
// ( !\RegFile|read_data2[26]~277_combout  & ( (!\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout ) # ((\RegFile|read_data2[26]~276_combout )))) # (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|read_data2[26]~275_combout ))) ) ) ) # ( !\RegFile|read_data2[26]~274_combout  & ( !\RegFile|read_data2[26]~277_combout  & ( (!\InstructionMemory|rom~120_combout  & (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[26]~276_combout 
// )))) # (\InstructionMemory|rom~120_combout  & (!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[26]~275_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\RegFile|read_data2[26]~275_combout ),
	.datad(!\RegFile|read_data2[26]~276_combout ),
	.datae(!\RegFile|read_data2[26]~274_combout ),
	.dataf(!\RegFile|read_data2[26]~277_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[26]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[26]~278 .extended_lut = "off";
defparam \RegFile|read_data2[26]~278 .lut_mask = 64'h04268CAE15379DBF;
defparam \RegFile|read_data2[26]~278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N6
cyclonev_lcell_comb \alu_b_mux|out[26]~37 (
// Equation(s):
// \alu_b_mux|out[26]~37_combout  = ( \RegFile|read_data2[26]~280_combout  & ( \RegFile|read_data2[26]~284_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[26]~35_combout ) ) ) ) # ( !\RegFile|read_data2[26]~280_combout  & ( 
// \RegFile|read_data2[26]~284_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[26]~35_combout ) ) ) ) # ( \RegFile|read_data2[26]~280_combout  & ( !\RegFile|read_data2[26]~284_combout  & ( (!\Control|WideOr5~0_combout ) # 
// (\alu_b_mux|out[26]~35_combout ) ) ) ) # ( !\RegFile|read_data2[26]~280_combout  & ( !\RegFile|read_data2[26]~284_combout  & ( (!\Control|WideOr5~0_combout  & (\RegFile|read_data2[26]~278_combout  & (\InstructionMemory|rom~150_combout ))) # 
// (\Control|WideOr5~0_combout  & (((\alu_b_mux|out[26]~35_combout )))) ) ) )

	.dataa(!\Control|WideOr5~0_combout ),
	.datab(!\RegFile|read_data2[26]~278_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(!\alu_b_mux|out[26]~35_combout ),
	.datae(!\RegFile|read_data2[26]~280_combout ),
	.dataf(!\RegFile|read_data2[26]~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[26]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[26]~37 .extended_lut = "off";
defparam \alu_b_mux|out[26]~37 .lut_mask = 64'h0257AAFFAAFFAAFF;
defparam \alu_b_mux|out[26]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N18
cyclonev_lcell_comb \ALU|ShiftRight1~25 (
// Equation(s):
// \ALU|ShiftRight1~25_combout  = ( \alu_b_mux|out[24]~34_combout  & ( \alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[25]~36_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[26]~37_combout )) ) ) ) # ( 
// !\alu_b_mux|out[24]~34_combout  & ( \alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[25]~36_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[26]~37_combout )) ) ) ) # ( \alu_b_mux|out[24]~34_combout  & ( 
// !\alu_a_mux|out[1]~1_combout  & ( (\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[23]~32_combout ) ) ) ) # ( !\alu_b_mux|out[24]~34_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (\alu_b_mux|out[23]~32_combout  & !\alu_a_mux|out[0]~0_combout ) ) ) )

	.dataa(!\alu_b_mux|out[23]~32_combout ),
	.datab(!\alu_b_mux|out[26]~37_combout ),
	.datac(!\alu_a_mux|out[0]~0_combout ),
	.datad(!\alu_b_mux|out[25]~36_combout ),
	.datae(!\alu_b_mux|out[24]~34_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~25 .extended_lut = "off";
defparam \ALU|ShiftRight1~25 .lut_mask = 64'h50505F5F03F303F3;
defparam \ALU|ShiftRight1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N15
cyclonev_lcell_comb \ALU|ShiftRight0~8 (
// Equation(s):
// \ALU|ShiftRight0~8_combout  = ( \ALU|ShiftRight1~24_combout  & ( (!\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~25_combout )) # (\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftRight0~3_combout ))))) # 
// (\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout )) ) ) # ( !\ALU|ShiftRight1~24_combout  & ( (!\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~25_combout )) # (\alu_a_mux|out[3]~3_combout  & 
// ((\ALU|ShiftRight0~3_combout ))))) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftRight1~25_combout ),
	.datad(!\ALU|ShiftRight0~3_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~8 .extended_lut = "off";
defparam \ALU|ShiftRight0~8 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \ALU|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N24
cyclonev_lcell_comb \ALU|O_out[7]~66 (
// Equation(s):
// \ALU|O_out[7]~66_combout  = ( \ALU|O_out[7]~65_combout  & ( \ALU|ShiftRight0~8_combout  & ( (!\alu_a_mux|out[4]~4_combout ) # ((\Control|Selector10~3_combout ) # (\ALU|ShiftRight1~34_combout )) ) ) ) # ( !\ALU|O_out[7]~65_combout  & ( 
// \ALU|ShiftRight0~8_combout  & ( (\alu_a_mux|out[4]~4_combout  & ((\Control|Selector10~3_combout ) # (\ALU|ShiftRight1~34_combout ))) ) ) ) # ( \ALU|O_out[7]~65_combout  & ( !\ALU|ShiftRight0~8_combout  & ( (!\alu_a_mux|out[4]~4_combout ) # 
// ((\ALU|ShiftRight1~34_combout  & !\Control|Selector10~3_combout )) ) ) ) # ( !\ALU|O_out[7]~65_combout  & ( !\ALU|ShiftRight0~8_combout  & ( (\alu_a_mux|out[4]~4_combout  & (\ALU|ShiftRight1~34_combout  & !\Control|Selector10~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[4]~4_combout ),
	.datac(!\ALU|ShiftRight1~34_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(!\ALU|O_out[7]~65_combout ),
	.dataf(!\ALU|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[7]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[7]~66 .extended_lut = "off";
defparam \ALU|O_out[7]~66 .lut_mask = 64'h0300CFCC0333CFFF;
defparam \ALU|O_out[7]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N18
cyclonev_lcell_comb \ALU|O_out[7]~67 (
// Equation(s):
// \ALU|O_out[7]~67_combout  = ( \ALU|ShiftLeft0~16_combout  & ( \ALU|O_out[7]~66_combout  & ( (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~50_combout ) # ((\alu_b_mux|out[7]~8_combout  & !\ALU|O_out[7]~23_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~16_combout  
// & ( \ALU|O_out[7]~66_combout  & ( (\ALU|O_out[7]~48_combout  & (!\ALU|O_out[7]~23_combout  & ((!\ALU|O_out[7]~50_combout ) # (\alu_b_mux|out[7]~8_combout )))) ) ) ) # ( \ALU|ShiftLeft0~16_combout  & ( !\ALU|O_out[7]~66_combout  & ( 
// (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~23_combout  & (\alu_b_mux|out[7]~8_combout  & \ALU|O_out[7]~50_combout )) # (\ALU|O_out[7]~23_combout  & ((!\ALU|O_out[7]~50_combout ))))) ) ) ) # ( !\ALU|ShiftLeft0~16_combout  & ( !\ALU|O_out[7]~66_combout  
// & ( (\alu_b_mux|out[7]~8_combout  & (\ALU|O_out[7]~48_combout  & (!\ALU|O_out[7]~23_combout  & \ALU|O_out[7]~50_combout ))) ) ) )

	.dataa(!\alu_b_mux|out[7]~8_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\ALU|O_out[7]~23_combout ),
	.datad(!\ALU|O_out[7]~50_combout ),
	.datae(!\ALU|ShiftLeft0~16_combout ),
	.dataf(!\ALU|O_out[7]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[7]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[7]~67 .extended_lut = "off";
defparam \ALU|O_out[7]~67 .lut_mask = 64'h0010031030103310;
defparam \ALU|O_out[7]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y20_N12
cyclonev_lcell_comb \ALU|O_out[7]~236 (
// Equation(s):
// \ALU|O_out[7]~236_combout  = ( !\ALU|O_out[7]~54_combout  & ( ((!\ALU|Equal2~1_combout  & (\alu_a_mux|out[7]~7_combout )) # (\ALU|Equal2~1_combout  & (((\ALU|_~29_sumout ))))) ) ) # ( \ALU|O_out[7]~54_combout  & ( (!\ALU|Equal2~1_combout  & 
// (!\ALU|Equal5~1_combout  & (((\ALU|O_out[7]~67_combout )) # (\ALU|O_out[7]~64_combout )))) # (\ALU|Equal2~1_combout  & ((((\ALU|_~29_sumout ))))) ) )

	.dataa(!\ALU|O_out[7]~64_combout ),
	.datab(!\ALU|Equal2~1_combout ),
	.datac(!\ALU|Equal5~1_combout ),
	.datad(!\ALU|_~29_sumout ),
	.datae(!\ALU|O_out[7]~54_combout ),
	.dataf(!\ALU|O_out[7]~67_combout ),
	.datag(!\alu_a_mux|out[7]~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[7]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[7]~236 .extended_lut = "on";
defparam \ALU|O_out[7]~236 .lut_mask = 64'h0C3F40730C3FC0F3;
defparam \ALU|O_out[7]~236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N48
cyclonev_lcell_comb \DataMem|Selector18~0 (
// Equation(s):
// \DataMem|Selector18~0_combout  = ( \DataMem|Equal1~0_combout  & ( ((\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  & \DataMem|Equal0~5_combout )) # (\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ) ) ) # ( !\DataMem|Equal1~0_combout  
// & ( (\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  & \DataMem|Equal0~5_combout ) ) )

	.dataa(gnd),
	.datab(!\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\DataMem|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector18~0 .extended_lut = "off";
defparam \DataMem|Selector18~0 .lut_mask = 64'h000F000F333F333F;
defparam \DataMem|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y22_N6
cyclonev_lcell_comb \ALU|O_out[13]~94 (
// Equation(s):
// \ALU|O_out[13]~94_combout  = ( \ALU|ShiftRight1~14_combout  & ( \ALU|ShiftRight1~15_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout )) # (\ALU|ShiftRight1~11_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// (((\ALU|ShiftRight1~12_combout ) # (\alu_a_mux|out[3]~3_combout )))) ) ) ) # ( !\ALU|ShiftRight1~14_combout  & ( \ALU|ShiftRight1~15_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout )) # (\ALU|ShiftRight1~11_combout ))) # 
// (\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout  & \ALU|ShiftRight1~12_combout )))) ) ) ) # ( \ALU|ShiftRight1~14_combout  & ( !\ALU|ShiftRight1~15_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~11_combout  & 
// (\alu_a_mux|out[3]~3_combout ))) # (\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftRight1~12_combout ) # (\alu_a_mux|out[3]~3_combout )))) ) ) ) # ( !\ALU|ShiftRight1~14_combout  & ( !\ALU|ShiftRight1~15_combout  & ( (!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftRight1~11_combout  & (\alu_a_mux|out[3]~3_combout ))) # (\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout  & \ALU|ShiftRight1~12_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\ALU|ShiftRight1~11_combout ),
	.datac(!\alu_a_mux|out[3]~3_combout ),
	.datad(!\ALU|ShiftRight1~12_combout ),
	.datae(!\ALU|ShiftRight1~14_combout ),
	.dataf(!\ALU|ShiftRight1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[13]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[13]~94 .extended_lut = "off";
defparam \ALU|O_out[13]~94 .lut_mask = 64'h02520757A2F2A7F7;
defparam \ALU|O_out[13]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N12
cyclonev_lcell_comb \ALU|O_out[13]~95 (
// Equation(s):
// \ALU|O_out[13]~95_combout  = ( \Control|Selector10~3_combout  & ( (\ALU|Equal0~1_combout  & \ALU|ShiftRight0~0_combout ) ) ) # ( !\Control|Selector10~3_combout  & ( (!\ALU|Equal0~1_combout  & (\alu_b_mux|out[31]~47_combout )) # (\ALU|Equal0~1_combout  & 
// ((\ALU|ShiftRight1~13_combout ))) ) )

	.dataa(!\alu_b_mux|out[31]~47_combout ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\ALU|ShiftRight0~0_combout ),
	.datad(!\ALU|ShiftRight1~13_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[13]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[13]~95 .extended_lut = "off";
defparam \ALU|O_out[13]~95 .lut_mask = 64'h4477447703030303;
defparam \ALU|O_out[13]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N33
cyclonev_lcell_comb \ALU|O_out[13]~96 (
// Equation(s):
// \ALU|O_out[13]~96_combout  = ( \ALU|O_out[7]~50_combout  & ( \alu_b_mux|out[13]~14_combout  ) ) # ( !\ALU|O_out[7]~50_combout  & ( (!\alu_a_mux|out[4]~4_combout  & (\ALU|O_out[13]~94_combout )) # (\alu_a_mux|out[4]~4_combout  & ((\ALU|O_out[13]~95_combout 
// ))) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\ALU|O_out[13]~94_combout ),
	.datac(!\ALU|O_out[13]~95_combout ),
	.datad(!\alu_b_mux|out[13]~14_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[7]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[13]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[13]~96 .extended_lut = "off";
defparam \ALU|O_out[13]~96 .lut_mask = 64'h2727272700FF00FF;
defparam \ALU|O_out[13]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N42
cyclonev_lcell_comb \ALU|ShiftLeft0~28 (
// Equation(s):
// \ALU|ShiftLeft0~28_combout  = ( \ALU|ShiftLeft0~10_combout  & ( \ALU|ShiftLeft0~19_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~27_combout )) # (\alu_a_mux|out[3]~3_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// ((!\alu_a_mux|out[3]~3_combout ) # ((\ALU|ShiftLeft0~9_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~10_combout  & ( \ALU|ShiftLeft0~19_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~27_combout )))) # 
// (\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout ) # ((\ALU|ShiftLeft0~9_combout )))) ) ) ) # ( \ALU|ShiftLeft0~10_combout  & ( !\ALU|ShiftLeft0~19_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~27_combout )) # 
// (\alu_a_mux|out[3]~3_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~9_combout ))) ) ) ) # ( !\ALU|ShiftLeft0~10_combout  & ( !\ALU|ShiftLeft0~19_combout  & ( (!\alu_a_mux|out[2]~2_combout  & 
// (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~27_combout )))) # (\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~9_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~9_combout ),
	.datad(!\ALU|ShiftLeft0~27_combout ),
	.datae(!\ALU|ShiftLeft0~10_combout ),
	.dataf(!\ALU|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~28 .extended_lut = "off";
defparam \ALU|ShiftLeft0~28 .lut_mask = 64'h018923AB45CD67EF;
defparam \ALU|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N6
cyclonev_lcell_comb \ALU|O_out[13]~93 (
// Equation(s):
// \ALU|O_out[13]~93_combout  = ( \alu_b_mux|out[13]~14_combout  & ( \alu_a_mux|out[13]~13_combout  & ( (\Control|Selector9~5_combout  & !\ALU|O_out[7]~48_combout ) ) ) ) # ( !\alu_b_mux|out[13]~14_combout  & ( \alu_a_mux|out[13]~13_combout  & ( 
// (!\ALU|O_out[7]~48_combout  & (!\Control|Selector10~3_combout  $ (!\Control|Selector9~5_combout ))) ) ) ) # ( \alu_b_mux|out[13]~14_combout  & ( !\alu_a_mux|out[13]~13_combout  & ( (!\ALU|O_out[7]~48_combout  & (!\Control|Selector10~3_combout  $ 
// (!\Control|Selector9~5_combout ))) ) ) ) # ( !\alu_b_mux|out[13]~14_combout  & ( !\alu_a_mux|out[13]~13_combout  & ( (!\Control|Selector10~3_combout  & (!\Control|Selector9~5_combout  & !\ALU|O_out[7]~48_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\ALU|O_out[7]~48_combout ),
	.datae(!\alu_b_mux|out[13]~14_combout ),
	.dataf(!\alu_a_mux|out[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[13]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[13]~93 .extended_lut = "off";
defparam \ALU|O_out[13]~93 .lut_mask = 64'hC0003C003C000F00;
defparam \ALU|O_out[13]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N48
cyclonev_lcell_comb \ALU|O_out[13]~97 (
// Equation(s):
// \ALU|O_out[13]~97_combout  = ( \ALU|ShiftLeft0~28_combout  & ( !\ALU|O_out[13]~93_combout  & ( (!\ALU|O_out[7]~48_combout ) # ((!\ALU|O_out[7]~23_combout  & ((!\ALU|O_out[13]~96_combout ))) # (\ALU|O_out[7]~23_combout  & (\ALU|O_out[7]~50_combout ))) ) ) 
// ) # ( !\ALU|ShiftLeft0~28_combout  & ( !\ALU|O_out[13]~93_combout  & ( (!\ALU|O_out[7]~48_combout ) # ((!\ALU|O_out[13]~96_combout ) # (\ALU|O_out[7]~23_combout )) ) ) )

	.dataa(!\ALU|O_out[7]~50_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\ALU|O_out[13]~96_combout ),
	.datad(!\ALU|O_out[7]~23_combout ),
	.datae(!\ALU|ShiftLeft0~28_combout ),
	.dataf(!\ALU|O_out[13]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[13]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[13]~97 .extended_lut = "off";
defparam \ALU|O_out[13]~97 .lut_mask = 64'hFCFFFCDD00000000;
defparam \ALU|O_out[13]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N54
cyclonev_lcell_comb \ALU|O_out[13]~98 (
// Equation(s):
// \ALU|O_out[13]~98_combout  = ( \ALU|O_out[7]~54_combout  & ( \ALU|O_out[13]~97_combout  & ( (\ALU|Equal2~1_combout  & \ALU|_~53_sumout ) ) ) ) # ( !\ALU|O_out[7]~54_combout  & ( \ALU|O_out[13]~97_combout  & ( (!\ALU|Equal2~1_combout  & 
// (\alu_a_mux|out[13]~13_combout )) # (\ALU|Equal2~1_combout  & ((\ALU|_~53_sumout ))) ) ) ) # ( \ALU|O_out[7]~54_combout  & ( !\ALU|O_out[13]~97_combout  & ( (!\ALU|Equal2~1_combout  & (\ALU|O_out[4]~55_combout )) # (\ALU|Equal2~1_combout  & 
// ((\ALU|_~53_sumout ))) ) ) ) # ( !\ALU|O_out[7]~54_combout  & ( !\ALU|O_out[13]~97_combout  & ( (!\ALU|Equal2~1_combout  & (((\ALU|O_out[4]~55_combout )) # (\alu_a_mux|out[13]~13_combout ))) # (\ALU|Equal2~1_combout  & (((\ALU|_~53_sumout )))) ) ) )

	.dataa(!\alu_a_mux|out[13]~13_combout ),
	.datab(!\ALU|Equal2~1_combout ),
	.datac(!\ALU|O_out[4]~55_combout ),
	.datad(!\ALU|_~53_sumout ),
	.datae(!\ALU|O_out[7]~54_combout ),
	.dataf(!\ALU|O_out[13]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[13]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[13]~98 .extended_lut = "off";
defparam \ALU|O_out[13]~98 .lut_mask = 64'h4C7F0C3F44770033;
defparam \ALU|O_out[13]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N51
cyclonev_lcell_comb \DataMem|Selector2~0 (
// Equation(s):
// \DataMem|Selector2~0_combout  = ( \DataMem|Equal1~0_combout  & ( ((\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & \DataMem|Equal0~5_combout )) # (\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ) ) ) # ( !\DataMem|Equal1~0_combout  
// & ( (\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  & \DataMem|Equal0~5_combout ) ) )

	.dataa(!\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.datab(gnd),
	.datac(!\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\DataMem|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector2~0 .extended_lut = "off";
defparam \DataMem|Selector2~0 .lut_mask = 64'h000F000F555F555F;
defparam \DataMem|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N36
cyclonev_lcell_comb \pc_to_reg_mux|out[13]~46 (
// Equation(s):
// \pc_to_reg_mux|out[13]~46_combout  = ( \DataMem|Selector2~0_combout  & ( ((!\pc_to_reg_mux|out[15]~29_combout  & ((\ALU|O_out[13]~98_combout ))) # (\pc_to_reg_mux|out[15]~29_combout  & (\DataMem|Selector18~0_combout ))) # (\pc_to_reg_mux|out[8]~32_combout 
// ) ) ) # ( !\DataMem|Selector2~0_combout  & ( (!\pc_to_reg_mux|out[8]~32_combout  & ((!\pc_to_reg_mux|out[15]~29_combout  & ((\ALU|O_out[13]~98_combout ))) # (\pc_to_reg_mux|out[15]~29_combout  & (\DataMem|Selector18~0_combout )))) ) )

	.dataa(!\pc_to_reg_mux|out[8]~32_combout ),
	.datab(!\pc_to_reg_mux|out[15]~29_combout ),
	.datac(!\DataMem|Selector18~0_combout ),
	.datad(!\ALU|O_out[13]~98_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[13]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[13]~46 .extended_lut = "off";
defparam \pc_to_reg_mux|out[13]~46 .lut_mask = 64'h028A028A57DF57DF;
defparam \pc_to_reg_mux|out[13]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y22_N45
cyclonev_lcell_comb \pc_to_reg_mux|out[8]~35 (
// Equation(s):
// \pc_to_reg_mux|out[8]~35_combout  = ( \pc_to_reg_mux|out[8]~32_combout  & ( (!\Control|Selector12~0_combout  & !\pc_to_reg_mux|out[15]~29_combout ) ) )

	.dataa(!\Control|Selector12~0_combout ),
	.datab(gnd),
	.datac(!\pc_to_reg_mux|out[15]~29_combout ),
	.datad(gnd),
	.datae(!\pc_to_reg_mux|out[8]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[8]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[8]~35 .extended_lut = "off";
defparam \pc_to_reg_mux|out[8]~35 .lut_mask = 64'h0000A0A00000A0A0;
defparam \pc_to_reg_mux|out[8]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N45
cyclonev_lcell_comb \pc_to_reg_mux|out[8]~36 (
// Equation(s):
// \pc_to_reg_mux|out[8]~36_combout  = ( \LoadExt|Mux0~3_combout  & ( \LoadExt|Mux0~1_combout  & ( (\pc_to_reg_mux|out[8]~35_combout  & !\Control|LoadType[1]~2_combout ) ) ) ) # ( !\LoadExt|Mux0~3_combout  & ( \LoadExt|Mux0~1_combout  & ( 
// (\pc_to_reg_mux|out[8]~35_combout  & (!\Control|LoadType[1]~2_combout  & \LoadExt|Mux0~4_combout )) ) ) ) # ( \LoadExt|Mux0~3_combout  & ( !\LoadExt|Mux0~1_combout  & ( (\pc_to_reg_mux|out[8]~35_combout  & !\Control|LoadType[1]~2_combout ) ) ) ) # ( 
// !\LoadExt|Mux0~3_combout  & ( !\LoadExt|Mux0~1_combout  & ( (\pc_to_reg_mux|out[8]~35_combout  & (!\Control|LoadType[1]~2_combout  & ((\LoadExt|Mux0~4_combout ) # (\ALU|O_out[0]~9_combout )))) ) ) )

	.dataa(!\pc_to_reg_mux|out[8]~35_combout ),
	.datab(!\ALU|O_out[0]~9_combout ),
	.datac(!\Control|LoadType[1]~2_combout ),
	.datad(!\LoadExt|Mux0~4_combout ),
	.datae(!\LoadExt|Mux0~3_combout ),
	.dataf(!\LoadExt|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[8]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[8]~36 .extended_lut = "off";
defparam \pc_to_reg_mux|out[8]~36 .lut_mask = 64'h1050505000505050;
defparam \pc_to_reg_mux|out[8]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y22_N21
cyclonev_lcell_comb \pc_to_reg_mux|out[13]~47 (
// Equation(s):
// \pc_to_reg_mux|out[13]~47_combout  = ( \pc_to_reg_mux|out[13]~46_combout  & ( \pc_to_reg_mux|out[8]~36_combout  ) ) # ( !\pc_to_reg_mux|out[13]~46_combout  & ( \pc_to_reg_mux|out[8]~36_combout  ) ) # ( \pc_to_reg_mux|out[13]~46_combout  & ( 
// !\pc_to_reg_mux|out[8]~36_combout  & ( ((\Control|Selector12~0_combout  & \PCAdder|Add0~45_sumout )) # (\pc_to_reg_mux|out[8]~34_combout ) ) ) ) # ( !\pc_to_reg_mux|out[13]~46_combout  & ( !\pc_to_reg_mux|out[8]~36_combout  & ( 
// (\Control|Selector12~0_combout  & \PCAdder|Add0~45_sumout ) ) ) )

	.dataa(!\Control|Selector12~0_combout ),
	.datab(gnd),
	.datac(!\PCAdder|Add0~45_sumout ),
	.datad(!\pc_to_reg_mux|out[8]~34_combout ),
	.datae(!\pc_to_reg_mux|out[13]~46_combout ),
	.dataf(!\pc_to_reg_mux|out[8]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[13]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[13]~47 .extended_lut = "off";
defparam \pc_to_reg_mux|out[13]~47 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \pc_to_reg_mux|out[13]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N56
dffeas \RegFile|registers[5][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[13]~47_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][13] .is_wysiwyg = "true";
defparam \RegFile|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N48
cyclonev_lcell_comb \RegFile|read_data1[13]~73 (
// Equation(s):
// \RegFile|read_data1[13]~73_combout  = ( \RegFile|registers[7][13]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[5][13]~q ) ) ) ) # ( !\RegFile|registers[7][13]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[5][13]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[7][13]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[4][13]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[6][13]~q ))) ) ) ) # ( !\RegFile|registers[7][13]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[4][13]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[6][13]~q ))) ) ) )

	.dataa(!\RegFile|registers[5][13]~q ),
	.datab(!\RegFile|registers[4][13]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[6][13]~q ),
	.datae(!\RegFile|registers[7][13]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[13]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[13]~73 .extended_lut = "off";
defparam \RegFile|read_data1[13]~73 .lut_mask = 64'h303F303F50505F5F;
defparam \RegFile|read_data1[13]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y22_N21
cyclonev_lcell_comb \RegFile|read_data1[13]~74 (
// Equation(s):
// \RegFile|read_data1[13]~74_combout  = ( \RegFile|registers[1][13]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout ) # (\RegFile|registers[3][13]~q ) ) ) ) # ( !\RegFile|registers[1][13]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[3][13]~q  & \InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[1][13]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout  & 
// \RegFile|registers[2][13]~q ) ) ) ) # ( !\RegFile|registers[1][13]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout  & \RegFile|registers[2][13]~q ) ) ) )

	.dataa(!\RegFile|registers[3][13]~q ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[2][13]~q ),
	.datad(gnd),
	.datae(!\RegFile|registers[1][13]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[13]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[13]~74 .extended_lut = "off";
defparam \RegFile|read_data1[13]~74 .lut_mask = 64'h030303031111DDDD;
defparam \RegFile|read_data1[13]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N21
cyclonev_lcell_comb \RegFile|read_data1[13]~72 (
// Equation(s):
// \RegFile|read_data1[13]~72_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[31][13]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[30][13]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[29][13]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[28][13]~q  ) ) )

	.dataa(!\RegFile|registers[29][13]~q ),
	.datab(!\RegFile|registers[28][13]~q ),
	.datac(!\RegFile|registers[30][13]~q ),
	.datad(!\RegFile|registers[31][13]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[13]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[13]~72 .extended_lut = "off";
defparam \RegFile|read_data1[13]~72 .lut_mask = 64'h333355550F0F00FF;
defparam \RegFile|read_data1[13]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N27
cyclonev_lcell_comb \RegFile|read_data1[13]~71 (
// Equation(s):
// \RegFile|read_data1[13]~71_combout  = ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[27][13]~q  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[25][13]~q ) ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[27][13]~q  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[24][13]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[26][13]~q )) ) ) ) # ( \InstructionMemory|rom~159_combout  & ( 
// !\RegFile|registers[27][13]~q  & ( (\RegFile|registers[25][13]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\RegFile|registers[27][13]~q  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[24][13]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[26][13]~q )) ) ) )

	.dataa(!\RegFile|registers[25][13]~q ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[26][13]~q ),
	.datad(!\RegFile|registers[24][13]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\RegFile|registers[27][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[13]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[13]~71 .extended_lut = "off";
defparam \RegFile|read_data1[13]~71 .lut_mask = 64'h03CF444403CF7777;
defparam \RegFile|read_data1[13]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N54
cyclonev_lcell_comb \RegFile|read_data1[13]~75 (
// Equation(s):
// \RegFile|read_data1[13]~75_combout  = ( \RegFile|read_data1[13]~72_combout  & ( \RegFile|read_data1[13]~71_combout  & ( ((!\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[13]~74_combout ))) # (\InstructionMemory|rom~174_combout  & 
// (\RegFile|read_data1[13]~73_combout ))) # (\InstructionMemory|rom~179_combout ) ) ) ) # ( !\RegFile|read_data1[13]~72_combout  & ( \RegFile|read_data1[13]~71_combout  & ( (!\InstructionMemory|rom~179_combout  & ((!\InstructionMemory|rom~174_combout  & 
// ((\RegFile|read_data1[13]~74_combout ))) # (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[13]~73_combout )))) # (\InstructionMemory|rom~179_combout  & (((!\InstructionMemory|rom~174_combout )))) ) ) ) # ( \RegFile|read_data1[13]~72_combout  & 
// ( !\RegFile|read_data1[13]~71_combout  & ( (!\InstructionMemory|rom~179_combout  & ((!\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[13]~74_combout ))) # (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[13]~73_combout )))) # 
// (\InstructionMemory|rom~179_combout  & (((\InstructionMemory|rom~174_combout )))) ) ) ) # ( !\RegFile|read_data1[13]~72_combout  & ( !\RegFile|read_data1[13]~71_combout  & ( (!\InstructionMemory|rom~179_combout  & ((!\InstructionMemory|rom~174_combout  & 
// ((\RegFile|read_data1[13]~74_combout ))) # (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[13]~73_combout )))) ) ) )

	.dataa(!\RegFile|read_data1[13]~73_combout ),
	.datab(!\InstructionMemory|rom~179_combout ),
	.datac(!\InstructionMemory|rom~174_combout ),
	.datad(!\RegFile|read_data1[13]~74_combout ),
	.datae(!\RegFile|read_data1[13]~72_combout ),
	.dataf(!\RegFile|read_data1[13]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[13]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[13]~75 .extended_lut = "off";
defparam \RegFile|read_data1[13]~75 .lut_mask = 64'h04C407C734F437F7;
defparam \RegFile|read_data1[13]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y26_N51
cyclonev_lcell_comb \alu_a_mux|out[13]~13 (
// Equation(s):
// \alu_a_mux|out[13]~13_combout  = ( \Control|WideOr1~1_combout  & ( \RegFile|read_data1[13]~75_combout  & ( (!\RegFile|Equal0~0_combout  & !\Control|Decoder1~0_combout ) ) ) ) # ( !\Control|WideOr1~1_combout  & ( \RegFile|read_data1[13]~75_combout  & ( 
// !\RegFile|Equal0~0_combout  ) ) )

	.dataa(!\RegFile|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\Control|Decoder1~0_combout ),
	.datad(gnd),
	.datae(!\Control|WideOr1~1_combout ),
	.dataf(!\RegFile|read_data1[13]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[13]~13 .extended_lut = "off";
defparam \alu_a_mux|out[13]~13 .lut_mask = 64'h00000000AAAAA0A0;
defparam \alu_a_mux|out[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N21
cyclonev_lcell_comb \ALU|O_out[24]~164 (
// Equation(s):
// \ALU|O_out[24]~164_combout  = ( \ALU|Equal2~1_combout  & ( \ALU|_~97_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|_~97_sumout ),
	.datae(gnd),
	.dataf(!\ALU|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[24]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[24]~164 .extended_lut = "off";
defparam \ALU|O_out[24]~164 .lut_mask = 64'h0000000000FF00FF;
defparam \ALU|O_out[24]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N54
cyclonev_lcell_comb \ALU|O_out[24]~169 (
// Equation(s):
// \ALU|O_out[24]~169_combout  = ( \ALU|O_out[24]~164_combout  & ( \ALU|O_out[24]~166_combout  ) ) # ( !\ALU|O_out[24]~164_combout  & ( \ALU|O_out[24]~166_combout  & ( ((\ALU|O_out[17]~122_combout  & ((\ALU|O_out[24]~167_combout ) # (\ALU|O_out[7]~48_combout 
// )))) # (\ALU|O_out[24]~168_combout ) ) ) ) # ( \ALU|O_out[24]~164_combout  & ( !\ALU|O_out[24]~166_combout  ) ) # ( !\ALU|O_out[24]~164_combout  & ( !\ALU|O_out[24]~166_combout  & ( ((\ALU|O_out[24]~167_combout  & \ALU|O_out[17]~122_combout )) # 
// (\ALU|O_out[24]~168_combout ) ) ) )

	.dataa(!\ALU|O_out[24]~168_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\ALU|O_out[24]~167_combout ),
	.datad(!\ALU|O_out[17]~122_combout ),
	.datae(!\ALU|O_out[24]~164_combout ),
	.dataf(!\ALU|O_out[24]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[24]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[24]~169 .extended_lut = "off";
defparam \ALU|O_out[24]~169 .lut_mask = 64'h555FFFFF557FFFFF;
defparam \ALU|O_out[24]~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N15
cyclonev_lcell_comb \DataMem|Selector7~0 (
// Equation(s):
// \DataMem|Selector7~0_combout  = ( \DataMem|Equal1~0_combout  & ( ((\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) # ( 
// !\DataMem|Equal1~0_combout  & ( (\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) )

	.dataa(!\DataMem|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\DataMem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector7~0 .extended_lut = "off";
defparam \DataMem|Selector7~0 .lut_mask = 64'h0505050505FF05FF;
defparam \DataMem|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N57
cyclonev_lcell_comb \pc_to_reg_mux|out[24]~62 (
// Equation(s):
// \pc_to_reg_mux|out[24]~62_combout  = ( \DataMem|Selector7~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~89_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[24]~169_combout )))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector7~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~89_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & 
// ((\ALU|O_out[24]~169_combout ))))) # (\pc_to_reg_mux|out[1]~0_combout  & (((\pc_to_reg_mux|out[22]~53_combout )))) ) ) ) # ( \DataMem|Selector7~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~89_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[24]~169_combout ))))) # (\pc_to_reg_mux|out[1]~0_combout  & (((!\pc_to_reg_mux|out[22]~53_combout )))) ) ) ) # ( 
// !\DataMem|Selector7~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~89_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[24]~169_combout ))))) ) ) )

	.dataa(!\pc_to_reg_mux|out[1]~0_combout ),
	.datab(!\PCAdder|Add0~89_sumout ),
	.datac(!\pc_to_reg_mux|out[22]~53_combout ),
	.datad(!\ALU|O_out[24]~169_combout ),
	.datae(!\DataMem|Selector7~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[24]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[24]~62 .extended_lut = "off";
defparam \pc_to_reg_mux|out[24]~62 .lut_mask = 64'h202A707A252F757F;
defparam \pc_to_reg_mux|out[24]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N3
cyclonev_lcell_comb \RegFile|registers[24][24]~feeder (
// Equation(s):
// \RegFile|registers[24][24]~feeder_combout  = \pc_to_reg_mux|out[24]~62_combout 

	.dataa(!\pc_to_reg_mux|out[24]~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][24]~feeder .lut_mask = 64'h5555555555555555;
defparam \RegFile|registers[24][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N5
dffeas \RegFile|registers[24][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][24] .is_wysiwyg = "true";
defparam \RegFile|registers[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N17
dffeas \RegFile|registers[16][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][24] .is_wysiwyg = "true";
defparam \RegFile|registers[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N8
dffeas \RegFile|registers[20][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][24] .is_wysiwyg = "true";
defparam \RegFile|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N6
cyclonev_lcell_comb \RegFile|read_data2[24]~252 (
// Equation(s):
// \RegFile|read_data2[24]~252_combout  = ( \RegFile|registers[20][24]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][24]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][24]~q ))) ) ) ) # ( !\RegFile|registers[20][24]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[24][24]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[28][24]~q ))) ) ) ) # ( \RegFile|registers[20][24]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[16][24]~q ) ) ) ) # ( !\RegFile|registers[20][24]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][24]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[24][24]~q ),
	.datab(!\RegFile|registers[16][24]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[28][24]~q ),
	.datae(!\RegFile|registers[20][24]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[24]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[24]~252 .extended_lut = "off";
defparam \RegFile|read_data2[24]~252 .lut_mask = 64'h30303F3F505F505F;
defparam \RegFile|read_data2[24]~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N3
cyclonev_lcell_comb \RegFile|registers[19][24]~feeder (
// Equation(s):
// \RegFile|registers[19][24]~feeder_combout  = ( \pc_to_reg_mux|out[24]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[24]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[19][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[19][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[19][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[19][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y19_N4
dffeas \RegFile|registers[19][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[19][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][24] .is_wysiwyg = "true";
defparam \RegFile|registers[19][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N26
dffeas \RegFile|registers[23][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][24] .is_wysiwyg = "true";
defparam \RegFile|registers[23][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N24
cyclonev_lcell_comb \RegFile|read_data2[24]~255 (
// Equation(s):
// \RegFile|read_data2[24]~255_combout  = ( \RegFile|registers[23][24]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][24]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[31][24]~q )) ) ) ) # ( !\RegFile|registers[23][24]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[27][24]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[31][24]~q )) ) ) ) # ( \RegFile|registers[23][24]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][24]~q ) ) ) ) # ( !\RegFile|registers[23][24]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][24]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[19][24]~q ),
	.datab(!\RegFile|registers[31][24]~q ),
	.datac(!\RegFile|registers[27][24]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][24]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[24]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[24]~255 .extended_lut = "off";
defparam \RegFile|read_data2[24]~255 .lut_mask = 64'h550055FF0F330F33;
defparam \RegFile|read_data2[24]~255 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N6
cyclonev_lcell_comb \RegFile|registers[17][24]~feeder (
// Equation(s):
// \RegFile|registers[17][24]~feeder_combout  = ( \pc_to_reg_mux|out[24]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[24]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N7
dffeas \RegFile|registers[17][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][24] .is_wysiwyg = "true";
defparam \RegFile|registers[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N2
dffeas \RegFile|registers[21][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][24] .is_wysiwyg = "true";
defparam \RegFile|registers[21][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N0
cyclonev_lcell_comb \RegFile|read_data2[24]~253 (
// Equation(s):
// \RegFile|read_data2[24]~253_combout  = ( \RegFile|registers[21][24]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][24]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][24]~q ))) ) ) ) # ( !\RegFile|registers[21][24]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[25][24]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[29][24]~q ))) ) ) ) # ( \RegFile|registers[21][24]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][24]~q ) ) ) ) # ( !\RegFile|registers[21][24]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][24]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[17][24]~q ),
	.datab(!\RegFile|registers[25][24]~q ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\RegFile|registers[29][24]~q ),
	.datae(!\RegFile|registers[21][24]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[24]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[24]~253 .extended_lut = "off";
defparam \RegFile|read_data2[24]~253 .lut_mask = 64'h50505F5F303F303F;
defparam \RegFile|read_data2[24]~253 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N39
cyclonev_lcell_comb \RegFile|registers[18][24]~feeder (
// Equation(s):
// \RegFile|registers[18][24]~feeder_combout  = ( \pc_to_reg_mux|out[24]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[24]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][24]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N40
dffeas \RegFile|registers[18][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][24] .is_wysiwyg = "true";
defparam \RegFile|registers[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N20
dffeas \RegFile|registers[22][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[24]~62_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][24] .is_wysiwyg = "true";
defparam \RegFile|registers[22][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N18
cyclonev_lcell_comb \RegFile|read_data2[24]~254 (
// Equation(s):
// \RegFile|read_data2[24]~254_combout  = ( \RegFile|registers[22][24]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][24]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[30][24]~q ))) ) ) ) # ( !\RegFile|registers[22][24]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][24]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[30][24]~q ))) ) ) ) # ( \RegFile|registers[22][24]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][24]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[22][24]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[18][24]~q ) ) ) )

	.dataa(!\RegFile|registers[26][24]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[30][24]~q ),
	.datad(!\RegFile|registers[18][24]~q ),
	.datae(!\RegFile|registers[22][24]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[24]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[24]~254 .extended_lut = "off";
defparam \RegFile|read_data2[24]~254 .lut_mask = 64'h00CC33FF47474747;
defparam \RegFile|read_data2[24]~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N42
cyclonev_lcell_comb \RegFile|read_data2[24]~256 (
// Equation(s):
// \RegFile|read_data2[24]~256_combout  = ( \RegFile|read_data2[24]~253_combout  & ( \RegFile|read_data2[24]~254_combout  & ( (!\InstructionMemory|rom~120_combout  & (((\InstructionMemory|rom~130_combout )) # (\RegFile|read_data2[24]~252_combout ))) # 
// (\InstructionMemory|rom~120_combout  & (((!\InstructionMemory|rom~130_combout ) # (\RegFile|read_data2[24]~255_combout )))) ) ) ) # ( !\RegFile|read_data2[24]~253_combout  & ( \RegFile|read_data2[24]~254_combout  & ( (!\InstructionMemory|rom~120_combout  
// & (((\InstructionMemory|rom~130_combout )) # (\RegFile|read_data2[24]~252_combout ))) # (\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[24]~255_combout  & \InstructionMemory|rom~130_combout )))) ) ) ) # ( \RegFile|read_data2[24]~253_combout  
// & ( !\RegFile|read_data2[24]~254_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[24]~252_combout  & ((!\InstructionMemory|rom~130_combout )))) # (\InstructionMemory|rom~120_combout  & (((!\InstructionMemory|rom~130_combout ) # 
// (\RegFile|read_data2[24]~255_combout )))) ) ) ) # ( !\RegFile|read_data2[24]~253_combout  & ( !\RegFile|read_data2[24]~254_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[24]~252_combout  & ((!\InstructionMemory|rom~130_combout 
// )))) # (\InstructionMemory|rom~120_combout  & (((\RegFile|read_data2[24]~255_combout  & \InstructionMemory|rom~130_combout )))) ) ) )

	.dataa(!\RegFile|read_data2[24]~252_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[24]~255_combout ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|read_data2[24]~253_combout ),
	.dataf(!\RegFile|read_data2[24]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[24]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[24]~256 .extended_lut = "off";
defparam \RegFile|read_data2[24]~256 .lut_mask = 64'h4403770344CF77CF;
defparam \RegFile|read_data2[24]~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N15
cyclonev_lcell_comb \alu_b_mux|out[24]~33 (
// Equation(s):
// \alu_b_mux|out[24]~33_combout  = ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~68_combout  ) ) # ( !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~68_combout  & ( (\InstructionMemory|rom~110_combout  & (((!\Control|MemSize~0_combout ) 
// # (!\InstructionMemory|rom~200_combout )) # (\InstructionMemory|rom~209_combout ))) ) ) ) # ( !\Control|Decoder1~1_combout  & ( !\InstructionMemory|rom~68_combout  & ( (\InstructionMemory|rom~110_combout  & (((!\Control|MemSize~0_combout ) # 
// (!\InstructionMemory|rom~200_combout )) # (\InstructionMemory|rom~209_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~110_combout ),
	.datab(!\InstructionMemory|rom~209_combout ),
	.datac(!\Control|MemSize~0_combout ),
	.datad(!\InstructionMemory|rom~200_combout ),
	.datae(!\Control|Decoder1~1_combout ),
	.dataf(!\InstructionMemory|rom~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[24]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[24]~33 .extended_lut = "off";
defparam \alu_b_mux|out[24]~33 .lut_mask = 64'h555100005551FFFF;
defparam \alu_b_mux|out[24]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N6
cyclonev_lcell_comb \alu_b_mux|out[24]~34 (
// Equation(s):
// \alu_b_mux|out[24]~34_combout  = ( \RegFile|read_data2[24]~258_combout  & ( \RegFile|read_data2[24]~262_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[24]~33_combout ) ) ) ) # ( !\RegFile|read_data2[24]~258_combout  & ( 
// \RegFile|read_data2[24]~262_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[24]~33_combout ) ) ) ) # ( \RegFile|read_data2[24]~258_combout  & ( !\RegFile|read_data2[24]~262_combout  & ( (!\Control|WideOr5~0_combout ) # 
// (\alu_b_mux|out[24]~33_combout ) ) ) ) # ( !\RegFile|read_data2[24]~258_combout  & ( !\RegFile|read_data2[24]~262_combout  & ( (!\Control|WideOr5~0_combout  & (\InstructionMemory|rom~150_combout  & (\RegFile|read_data2[24]~256_combout ))) # 
// (\Control|WideOr5~0_combout  & (((\alu_b_mux|out[24]~33_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\RegFile|read_data2[24]~256_combout ),
	.datac(!\alu_b_mux|out[24]~33_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\RegFile|read_data2[24]~258_combout ),
	.dataf(!\RegFile|read_data2[24]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[24]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[24]~34 .extended_lut = "off";
defparam \alu_b_mux|out[24]~34 .lut_mask = 64'h110FFF0FFF0FFF0F;
defparam \alu_b_mux|out[24]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y22_N18
cyclonev_lcell_comb \ALU|ShiftRight1~2 (
// Equation(s):
// \ALU|ShiftRight1~2_combout  = ( \alu_b_mux|out[26]~37_combout  & ( \alu_b_mux|out[27]~39_combout  & ( ((!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[24]~34_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[25]~36_combout )))) # 
// (\alu_a_mux|out[1]~1_combout ) ) ) ) # ( !\alu_b_mux|out[26]~37_combout  & ( \alu_b_mux|out[27]~39_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[24]~34_combout  & ((!\alu_a_mux|out[1]~1_combout )))) # (\alu_a_mux|out[0]~0_combout  & 
// (((\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[25]~36_combout )))) ) ) ) # ( \alu_b_mux|out[26]~37_combout  & ( !\alu_b_mux|out[27]~39_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[24]~34_combout ))) 
// # (\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[25]~36_combout  & !\alu_a_mux|out[1]~1_combout )))) ) ) ) # ( !\alu_b_mux|out[26]~37_combout  & ( !\alu_b_mux|out[27]~39_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[24]~34_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[25]~36_combout ))))) ) ) )

	.dataa(!\alu_b_mux|out[24]~34_combout ),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_b_mux|out[25]~36_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_b_mux|out[26]~37_combout ),
	.dataf(!\alu_b_mux|out[27]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~2 .extended_lut = "off";
defparam \ALU|ShiftRight1~2 .lut_mask = 64'h470047CC473347FF;
defparam \ALU|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N36
cyclonev_lcell_comb \ALU|ShiftRight1~8 (
// Equation(s):
// \ALU|ShiftRight1~8_combout  = ( \alu_a_mux|out[0]~0_combout  & ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[15]~16_combout  ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[14]~15_combout  ) ) ) # ( 
// \alu_a_mux|out[0]~0_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[13]~14_combout  ) ) ) # ( !\alu_a_mux|out[0]~0_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[12]~13_combout  ) ) )

	.dataa(!\alu_b_mux|out[15]~16_combout ),
	.datab(!\alu_b_mux|out[12]~13_combout ),
	.datac(!\alu_b_mux|out[14]~15_combout ),
	.datad(!\alu_b_mux|out[13]~14_combout ),
	.datae(!\alu_a_mux|out[0]~0_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~8 .extended_lut = "off";
defparam \ALU|ShiftRight1~8 .lut_mask = 64'h333300FF0F0F5555;
defparam \ALU|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y21_N18
cyclonev_lcell_comb \ALU|O_out[12]~88 (
// Equation(s):
// \ALU|O_out[12]~88_combout  = ( \ALU|ShiftRight1~8_combout  & ( \ALU|ShiftRight1~0_combout  & ( (!\alu_a_mux|out[2]~2_combout ) # ((!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~1_combout )) # (\alu_a_mux|out[3]~3_combout  & 
// ((\ALU|ShiftRight1~2_combout )))) ) ) ) # ( !\ALU|ShiftRight1~8_combout  & ( \ALU|ShiftRight1~0_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\alu_a_mux|out[3]~3_combout )))) # (\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & 
// (\ALU|ShiftRight1~1_combout )) # (\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftRight1~2_combout ))))) ) ) ) # ( \ALU|ShiftRight1~8_combout  & ( !\ALU|ShiftRight1~0_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout )))) # 
// (\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~1_combout )) # (\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftRight1~2_combout ))))) ) ) ) # ( !\ALU|ShiftRight1~8_combout  & ( !\ALU|ShiftRight1~0_combout  & ( 
// (\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~1_combout )) # (\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftRight1~2_combout ))))) ) ) )

	.dataa(!\ALU|ShiftRight1~1_combout ),
	.datab(!\ALU|ShiftRight1~2_combout ),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\ALU|ShiftRight1~8_combout ),
	.dataf(!\ALU|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[12]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[12]~88 .extended_lut = "off";
defparam \ALU|O_out[12]~88 .lut_mask = 64'h0503F50305F3F5F3;
defparam \ALU|O_out[12]~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y21_N0
cyclonev_lcell_comb \ALU|O_out[12]~90 (
// Equation(s):
// \ALU|O_out[12]~90_combout  = ( \ALU|O_out[12]~88_combout  & ( (!\ALU|O_out[7]~50_combout  & ((!\alu_a_mux|out[4]~4_combout ) # ((\ALU|O_out[12]~89_combout )))) # (\ALU|O_out[7]~50_combout  & (((\alu_b_mux|out[12]~13_combout )))) ) ) # ( 
// !\ALU|O_out[12]~88_combout  & ( (!\ALU|O_out[7]~50_combout  & (\alu_a_mux|out[4]~4_combout  & ((\ALU|O_out[12]~89_combout )))) # (\ALU|O_out[7]~50_combout  & (((\alu_b_mux|out[12]~13_combout )))) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\alu_b_mux|out[12]~13_combout ),
	.datac(!\ALU|O_out[7]~50_combout ),
	.datad(!\ALU|O_out[12]~89_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[12]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[12]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[12]~90 .extended_lut = "off";
defparam \ALU|O_out[12]~90 .lut_mask = 64'h03530353A3F3A3F3;
defparam \ALU|O_out[12]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N48
cyclonev_lcell_comb \ALU|O_out[12]~91 (
// Equation(s):
// \ALU|O_out[12]~91_combout  = ( \ALU|O_out[7]~50_combout  & ( \ALU|ShiftLeft0~26_combout  & ( (!\ALU|O_out[12]~87_combout  & (((!\ALU|O_out[7]~48_combout ) # (!\ALU|O_out[12]~90_combout )) # (\ALU|O_out[7]~23_combout ))) ) ) ) # ( !\ALU|O_out[7]~50_combout 
//  & ( \ALU|ShiftLeft0~26_combout  & ( (!\ALU|O_out[12]~87_combout  & ((!\ALU|O_out[7]~48_combout ) # ((!\ALU|O_out[7]~23_combout  & !\ALU|O_out[12]~90_combout )))) ) ) ) # ( \ALU|O_out[7]~50_combout  & ( !\ALU|ShiftLeft0~26_combout  & ( 
// (!\ALU|O_out[12]~87_combout  & (((!\ALU|O_out[7]~48_combout ) # (!\ALU|O_out[12]~90_combout )) # (\ALU|O_out[7]~23_combout ))) ) ) ) # ( !\ALU|O_out[7]~50_combout  & ( !\ALU|ShiftLeft0~26_combout  & ( (!\ALU|O_out[12]~87_combout  & 
// (((!\ALU|O_out[7]~48_combout ) # (!\ALU|O_out[12]~90_combout )) # (\ALU|O_out[7]~23_combout ))) ) ) )

	.dataa(!\ALU|O_out[7]~23_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\ALU|O_out[12]~87_combout ),
	.datad(!\ALU|O_out[12]~90_combout ),
	.datae(!\ALU|O_out[7]~50_combout ),
	.dataf(!\ALU|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[12]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[12]~91 .extended_lut = "off";
defparam \ALU|O_out[12]~91 .lut_mask = 64'hF0D0F0D0E0C0F0D0;
defparam \ALU|O_out[12]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N6
cyclonev_lcell_comb \ALU|O_out[12]~92 (
// Equation(s):
// \ALU|O_out[12]~92_combout  = ( \ALU|O_out[7]~54_combout  & ( \ALU|Equal2~1_combout  & ( \ALU|_~49_sumout  ) ) ) # ( !\ALU|O_out[7]~54_combout  & ( \ALU|Equal2~1_combout  & ( \ALU|_~49_sumout  ) ) ) # ( \ALU|O_out[7]~54_combout  & ( !\ALU|Equal2~1_combout  
// & ( (\ALU|O_out[4]~55_combout  & !\ALU|O_out[12]~91_combout ) ) ) ) # ( !\ALU|O_out[7]~54_combout  & ( !\ALU|Equal2~1_combout  & ( ((\ALU|O_out[4]~55_combout  & !\ALU|O_out[12]~91_combout )) # (\alu_a_mux|out[12]~12_combout ) ) ) )

	.dataa(!\ALU|O_out[4]~55_combout ),
	.datab(!\alu_a_mux|out[12]~12_combout ),
	.datac(!\ALU|O_out[12]~91_combout ),
	.datad(!\ALU|_~49_sumout ),
	.datae(!\ALU|O_out[7]~54_combout ),
	.dataf(!\ALU|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[12]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[12]~92 .extended_lut = "off";
defparam \ALU|O_out[12]~92 .lut_mask = 64'h7373505000FF00FF;
defparam \ALU|O_out[12]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N12
cyclonev_lcell_comb \DataMem|Selector3~0 (
// Equation(s):
// \DataMem|Selector3~0_combout  = ( \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  & ( ((\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  & \DataMem|Equal0~5_combout )) # (\DataMem|Equal1~0_combout ) ) ) # ( 
// !\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  & ( (\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  & \DataMem|Equal0~5_combout ) ) )

	.dataa(!\DataMem|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\DataMem|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector3~0 .extended_lut = "off";
defparam \DataMem|Selector3~0 .lut_mask = 64'h000F000F555F555F;
defparam \DataMem|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N57
cyclonev_lcell_comb \DataMem|Selector19~0 (
// Equation(s):
// \DataMem|Selector19~0_combout  = ( \DataMem|Equal1~0_combout  & ( ((\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 )) # (\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ) ) ) # ( !\DataMem|Equal1~0_combout  
// & ( (\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ) ) )

	.dataa(!\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ),
	.datab(gnd),
	.datac(!\DataMem|Equal0~5_combout ),
	.datad(!\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ),
	.datae(gnd),
	.dataf(!\DataMem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector19~0 .extended_lut = "off";
defparam \DataMem|Selector19~0 .lut_mask = 64'h000F000F555F555F;
defparam \DataMem|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N15
cyclonev_lcell_comb \pc_to_reg_mux|out[12]~44 (
// Equation(s):
// \pc_to_reg_mux|out[12]~44_combout  = ( \DataMem|Selector3~0_combout  & ( \DataMem|Selector19~0_combout  & ( ((\pc_to_reg_mux|out[8]~32_combout ) # (\ALU|O_out[12]~92_combout )) # (\pc_to_reg_mux|out[15]~29_combout ) ) ) ) # ( !\DataMem|Selector3~0_combout 
//  & ( \DataMem|Selector19~0_combout  & ( (!\pc_to_reg_mux|out[8]~32_combout  & ((\ALU|O_out[12]~92_combout ) # (\pc_to_reg_mux|out[15]~29_combout ))) ) ) ) # ( \DataMem|Selector3~0_combout  & ( !\DataMem|Selector19~0_combout  & ( 
// ((!\pc_to_reg_mux|out[15]~29_combout  & \ALU|O_out[12]~92_combout )) # (\pc_to_reg_mux|out[8]~32_combout ) ) ) ) # ( !\DataMem|Selector3~0_combout  & ( !\DataMem|Selector19~0_combout  & ( (!\pc_to_reg_mux|out[15]~29_combout  & (\ALU|O_out[12]~92_combout  
// & !\pc_to_reg_mux|out[8]~32_combout )) ) ) )

	.dataa(!\pc_to_reg_mux|out[15]~29_combout ),
	.datab(!\ALU|O_out[12]~92_combout ),
	.datac(gnd),
	.datad(!\pc_to_reg_mux|out[8]~32_combout ),
	.datae(!\DataMem|Selector3~0_combout ),
	.dataf(!\DataMem|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[12]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[12]~44 .extended_lut = "off";
defparam \pc_to_reg_mux|out[12]~44 .lut_mask = 64'h220022FF770077FF;
defparam \pc_to_reg_mux|out[12]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y22_N6
cyclonev_lcell_comb \pc_to_reg_mux|out[12]~45 (
// Equation(s):
// \pc_to_reg_mux|out[12]~45_combout  = ( \pc_to_reg_mux|out[12]~44_combout  & ( \pc_to_reg_mux|out[8]~36_combout  ) ) # ( !\pc_to_reg_mux|out[12]~44_combout  & ( \pc_to_reg_mux|out[8]~36_combout  ) ) # ( \pc_to_reg_mux|out[12]~44_combout  & ( 
// !\pc_to_reg_mux|out[8]~36_combout  & ( ((\Control|Selector12~0_combout  & \PCAdder|Add0~41_sumout )) # (\pc_to_reg_mux|out[8]~34_combout ) ) ) ) # ( !\pc_to_reg_mux|out[12]~44_combout  & ( !\pc_to_reg_mux|out[8]~36_combout  & ( 
// (\Control|Selector12~0_combout  & \PCAdder|Add0~41_sumout ) ) ) )

	.dataa(!\Control|Selector12~0_combout ),
	.datab(!\PCAdder|Add0~41_sumout ),
	.datac(!\pc_to_reg_mux|out[8]~34_combout ),
	.datad(gnd),
	.datae(!\pc_to_reg_mux|out[12]~44_combout ),
	.dataf(!\pc_to_reg_mux|out[8]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[12]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[12]~45 .extended_lut = "off";
defparam \pc_to_reg_mux|out[12]~45 .lut_mask = 64'h11111F1FFFFFFFFF;
defparam \pc_to_reg_mux|out[12]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N50
dffeas \RegFile|registers[6][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[12]~45_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[6][12] .is_wysiwyg = "true";
defparam \RegFile|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y24_N3
cyclonev_lcell_comb \RegFile|read_data1[12]~68 (
// Equation(s):
// \RegFile|read_data1[12]~68_combout  = ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[5][12]~q  & ( (!\InstructionMemory|rom~169_combout ) # (\RegFile|registers[7][12]~q ) ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[5][12]~q  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[4][12]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[6][12]~q )) ) ) ) # ( \InstructionMemory|rom~159_combout  & ( 
// !\RegFile|registers[5][12]~q  & ( (\InstructionMemory|rom~169_combout  & \RegFile|registers[7][12]~q ) ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\RegFile|registers[5][12]~q  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[4][12]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[6][12]~q )) ) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\RegFile|registers[6][12]~q ),
	.datac(!\RegFile|registers[4][12]~q ),
	.datad(!\RegFile|registers[7][12]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\RegFile|registers[5][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[12]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[12]~68 .extended_lut = "off";
defparam \RegFile|read_data1[12]~68 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \RegFile|read_data1[12]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N9
cyclonev_lcell_comb \RegFile|read_data1[12]~67 (
// Equation(s):
// \RegFile|read_data1[12]~67_combout  = ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[31][12]~q  & ( (\RegFile|registers[29][12]~q ) # (\InstructionMemory|rom~169_combout ) ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[31][12]~q  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[28][12]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[30][12]~q ))) ) ) ) # ( \InstructionMemory|rom~159_combout  & ( 
// !\RegFile|registers[31][12]~q  & ( (!\InstructionMemory|rom~169_combout  & \RegFile|registers[29][12]~q ) ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\RegFile|registers[31][12]~q  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[28][12]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[30][12]~q ))) ) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\RegFile|registers[28][12]~q ),
	.datac(!\RegFile|registers[29][12]~q ),
	.datad(!\RegFile|registers[30][12]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\RegFile|registers[31][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[12]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[12]~67 .extended_lut = "off";
defparam \RegFile|read_data1[12]~67 .lut_mask = 64'h22770A0A22775F5F;
defparam \RegFile|read_data1[12]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N0
cyclonev_lcell_comb \RegFile|read_data1[12]~69 (
// Equation(s):
// \RegFile|read_data1[12]~69_combout  = ( \RegFile|registers[1][12]~q  & ( (!\InstructionMemory|rom~159_combout  & (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[2][12]~q )))) # (\InstructionMemory|rom~159_combout  & 
// ((!\InstructionMemory|rom~169_combout ) # ((\RegFile|registers[3][12]~q )))) ) ) # ( !\RegFile|registers[1][12]~q  & ( (\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[2][12]~q ))) # 
// (\InstructionMemory|rom~159_combout  & (\RegFile|registers[3][12]~q )))) ) )

	.dataa(!\InstructionMemory|rom~159_combout ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[3][12]~q ),
	.datad(!\RegFile|registers[2][12]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[12]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[12]~69 .extended_lut = "off";
defparam \RegFile|read_data1[12]~69 .lut_mask = 64'h0123012345674567;
defparam \RegFile|read_data1[12]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N27
cyclonev_lcell_comb \RegFile|read_data1[12]~66 (
// Equation(s):
// \RegFile|read_data1[12]~66_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[27][12]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[25][12]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[26][12]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[24][12]~q  ) ) )

	.dataa(!\RegFile|registers[26][12]~q ),
	.datab(!\RegFile|registers[24][12]~q ),
	.datac(!\RegFile|registers[25][12]~q ),
	.datad(!\RegFile|registers[27][12]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[12]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[12]~66 .extended_lut = "off";
defparam \RegFile|read_data1[12]~66 .lut_mask = 64'h333355550F0F00FF;
defparam \RegFile|read_data1[12]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y22_N39
cyclonev_lcell_comb \RegFile|read_data1[12]~70 (
// Equation(s):
// \RegFile|read_data1[12]~70_combout  = ( \InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[12]~66_combout  & ( (!\InstructionMemory|rom~174_combout ) # (\RegFile|read_data1[12]~67_combout ) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[12]~66_combout  & ( (!\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[12]~69_combout ))) # (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[12]~68_combout )) ) ) ) # ( \InstructionMemory|rom~179_combout  & ( 
// !\RegFile|read_data1[12]~66_combout  & ( (\RegFile|read_data1[12]~67_combout  & \InstructionMemory|rom~174_combout ) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( !\RegFile|read_data1[12]~66_combout  & ( (!\InstructionMemory|rom~174_combout  & 
// ((\RegFile|read_data1[12]~69_combout ))) # (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[12]~68_combout )) ) ) )

	.dataa(!\RegFile|read_data1[12]~68_combout ),
	.datab(!\RegFile|read_data1[12]~67_combout ),
	.datac(!\InstructionMemory|rom~174_combout ),
	.datad(!\RegFile|read_data1[12]~69_combout ),
	.datae(!\InstructionMemory|rom~179_combout ),
	.dataf(!\RegFile|read_data1[12]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[12]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[12]~70 .extended_lut = "off";
defparam \RegFile|read_data1[12]~70 .lut_mask = 64'h05F5030305F5F3F3;
defparam \RegFile|read_data1[12]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N15
cyclonev_lcell_comb \InstructionMemory|rom~304 (
// Equation(s):
// \InstructionMemory|rom~304_combout  = ( \InstructionMemory|rom~67_combout  & ( \InstructionMemory|rom~66_combout  & ( \PC|pc_out [9] ) ) ) # ( !\InstructionMemory|rom~67_combout  & ( \InstructionMemory|rom~66_combout  ) ) # ( 
// !\InstructionMemory|rom~67_combout  & ( !\InstructionMemory|rom~66_combout  & ( !\PC|pc_out [9] ) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~67_combout ),
	.dataf(!\InstructionMemory|rom~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~304 .extended_lut = "off";
defparam \InstructionMemory|rom~304 .lut_mask = 64'hAAAA0000FFFF5555;
defparam \InstructionMemory|rom~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N18
cyclonev_lcell_comb \branch_adder|Add0~25 (
// Equation(s):
// \branch_adder|Add0~25_sumout  = SUM(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~302_combout )) ) + ( \PCAdder|Add0~25_sumout  ) + ( \branch_adder|Add0~22  ))
// \branch_adder|Add0~26  = CARRY(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~302_combout )) ) + ( \PCAdder|Add0~25_sumout  ) + ( \branch_adder|Add0~22  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~302_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCAdder|Add0~25_sumout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~25_sumout ),
	.cout(\branch_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~25 .extended_lut = "off";
defparam \branch_adder|Add0~25 .lut_mask = 64'h0000FF0000000404;
defparam \branch_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N21
cyclonev_lcell_comb \branch_adder|Add0~29 (
// Equation(s):
// \branch_adder|Add0~29_sumout  = SUM(( \PCAdder|Add0~29_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~303_combout )) ) + ( \branch_adder|Add0~26  ))
// \branch_adder|Add0~30  = CARRY(( \PCAdder|Add0~29_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~303_combout )) ) + ( \branch_adder|Add0~26  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~303_combout ),
	.datad(!\PCAdder|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\branch_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~29_sumout ),
	.cout(\branch_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~29 .extended_lut = "off";
defparam \branch_adder|Add0~29 .lut_mask = 64'h0000FBFB000000FF;
defparam \branch_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N24
cyclonev_lcell_comb \branch_adder|Add0~33 (
// Equation(s):
// \branch_adder|Add0~33_sumout  = SUM(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~304_combout )) ) + ( \PCAdder|Add0~33_sumout  ) + ( \branch_adder|Add0~30  ))
// \branch_adder|Add0~34  = CARRY(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~304_combout )) ) + ( \PCAdder|Add0~33_sumout  ) + ( \branch_adder|Add0~30  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~304_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCAdder|Add0~33_sumout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~33_sumout ),
	.cout(\branch_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~33 .extended_lut = "off";
defparam \branch_adder|Add0~33 .lut_mask = 64'h0000FF0000000404;
defparam \branch_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N27
cyclonev_lcell_comb \branch_adder|Add0~37 (
// Equation(s):
// \branch_adder|Add0~37_sumout  = SUM(( \PCAdder|Add0~37_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~305_combout )) ) + ( \branch_adder|Add0~34  ))
// \branch_adder|Add0~38  = CARRY(( \PCAdder|Add0~37_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~305_combout )) ) + ( \branch_adder|Add0~34  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~305_combout ),
	.datad(!\PCAdder|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\branch_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~37_sumout ),
	.cout(\branch_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~37 .extended_lut = "off";
defparam \branch_adder|Add0~37 .lut_mask = 64'h0000FBFB000000FF;
defparam \branch_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N30
cyclonev_lcell_comb \branch_adder|Add0~41 (
// Equation(s):
// \branch_adder|Add0~41_sumout  = SUM(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~305_combout )) ) + ( \PCAdder|Add0~41_sumout  ) + ( \branch_adder|Add0~38  ))
// \branch_adder|Add0~42  = CARRY(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~305_combout )) ) + ( \PCAdder|Add0~41_sumout  ) + ( \branch_adder|Add0~38  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~41_sumout ),
	.datad(!\InstructionMemory|rom~305_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\branch_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~41_sumout ),
	.cout(\branch_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~41 .extended_lut = "off";
defparam \branch_adder|Add0~41 .lut_mask = 64'h0000F0F000000044;
defparam \branch_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N15
cyclonev_lcell_comb \pc_mux|Mux19~0 (
// Equation(s):
// \pc_mux|Mux19~0_combout  = ( !\pc_src[1]~2_combout  & ( (((!\pc_src[0]~1_combout  & (\PCAdder|Add0~41_sumout )) # (\pc_src[0]~1_combout  & ((\branch_adder|Add0~41_sumout ))))) ) ) # ( \pc_src[1]~2_combout  & ( ((!\pc_src[0]~1_combout  & 
// (((\InstructionMemory|rom~79_combout )))) # (\pc_src[0]~1_combout  & (\RegFile|read_data1[12]~70_combout  & ((!\RegFile|Equal0~0_combout ))))) ) )

	.dataa(!\RegFile|read_data1[12]~70_combout ),
	.datab(!\InstructionMemory|rom~79_combout ),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(!\branch_adder|Add0~41_sumout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(!\PCAdder|Add0~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux19~0 .extended_lut = "on";
defparam \pc_mux|Mux19~0 .lut_mask = 64'h0F0F333300FF5050;
defparam \pc_mux|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N18
cyclonev_lcell_comb \PC|pc_out[12]~10 (
// Equation(s):
// \PC|pc_out[12]~10_combout  = ( !\pc_mux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pc_mux|Mux19~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|pc_out[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|pc_out[12]~10 .extended_lut = "off";
defparam \PC|pc_out[12]~10 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \PC|pc_out[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N20
dffeas \PC|pc_out[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|pc_out[12]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[12] .is_wysiwyg = "true";
defparam \PC|pc_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N33
cyclonev_lcell_comb \PCAdder|Add0~45 (
// Equation(s):
// \PCAdder|Add0~45_sumout  = SUM(( !\PC|pc_out [13] ) + ( GND ) + ( \PCAdder|Add0~42  ))
// \PCAdder|Add0~46  = CARRY(( !\PC|pc_out [13] ) + ( GND ) + ( \PCAdder|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~45_sumout ),
	.cout(\PCAdder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~45 .extended_lut = "off";
defparam \PCAdder|Add0~45 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \PCAdder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N33
cyclonev_lcell_comb \branch_adder|Add0~45 (
// Equation(s):
// \branch_adder|Add0~45_sumout  = SUM(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~80_combout )) ) + ( \PCAdder|Add0~45_sumout  ) + ( \branch_adder|Add0~42  ))
// \branch_adder|Add0~46  = CARRY(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~80_combout )) ) + ( \PCAdder|Add0~45_sumout  ) + ( \branch_adder|Add0~42  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~80_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCAdder|Add0~45_sumout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~45_sumout ),
	.cout(\branch_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~45 .extended_lut = "off";
defparam \branch_adder|Add0~45 .lut_mask = 64'h0000FF0000000404;
defparam \branch_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N24
cyclonev_lcell_comb \pc_mux|Mux18~0 (
// Equation(s):
// \pc_mux|Mux18~0_combout  = ( !\pc_src[1]~2_combout  & ( (((!\pc_src[0]~1_combout  & ((\PCAdder|Add0~45_sumout ))) # (\pc_src[0]~1_combout  & (\branch_adder|Add0~45_sumout )))) ) ) # ( \pc_src[1]~2_combout  & ( ((!\pc_src[0]~1_combout  & 
// (\InstructionMemory|rom~84_combout )) # (\pc_src[0]~1_combout  & (((!\RegFile|Equal0~0_combout  & \RegFile|read_data1[13]~75_combout ))))) ) )

	.dataa(!\branch_adder|Add0~45_sumout ),
	.datab(!\InstructionMemory|rom~84_combout ),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(!\RegFile|read_data1[13]~75_combout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(!\PCAdder|Add0~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux18~0 .extended_lut = "on";
defparam \pc_mux|Mux18~0 .lut_mask = 64'h0F0F3333555500F0;
defparam \pc_mux|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N45
cyclonev_lcell_comb \PC|pc_out[13]~11 (
// Equation(s):
// \PC|pc_out[13]~11_combout  = ( !\pc_mux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_mux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|pc_out[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|pc_out[13]~11 .extended_lut = "off";
defparam \PC|pc_out[13]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC|pc_out[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N47
dffeas \PC|pc_out[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|pc_out[13]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[13] .is_wysiwyg = "true";
defparam \PC|pc_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N36
cyclonev_lcell_comb \PCAdder|Add0~49 (
// Equation(s):
// \PCAdder|Add0~49_sumout  = SUM(( !\PC|pc_out [14] ) + ( GND ) + ( \PCAdder|Add0~46  ))
// \PCAdder|Add0~50  = CARRY(( !\PC|pc_out [14] ) + ( GND ) + ( \PCAdder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~49_sumout ),
	.cout(\PCAdder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~49 .extended_lut = "off";
defparam \PCAdder|Add0~49 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \PCAdder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N24
cyclonev_lcell_comb \ALU|O_out[14]~99 (
// Equation(s):
// \ALU|O_out[14]~99_combout  = ( \alu_a_mux|out[14]~14_combout  & ( (!\ALU|O_out[7]~48_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[14]~15_combout ))))) ) ) # ( !\alu_a_mux|out[14]~14_combout  & ( 
// (!\ALU|O_out[7]~48_combout  & ((!\alu_b_mux|out[14]~15_combout  & (!\Control|Selector10~3_combout  & !\Control|Selector9~5_combout )) # (\alu_b_mux|out[14]~15_combout  & (!\Control|Selector10~3_combout  $ (!\Control|Selector9~5_combout ))))) ) )

	.dataa(!\alu_b_mux|out[14]~15_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\Control|Selector9~5_combout ),
	.datae(!\alu_a_mux|out[14]~14_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[14]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[14]~99 .extended_lut = "off";
defparam \ALU|O_out[14]~99 .lut_mask = 64'h844008C4844008C4;
defparam \ALU|O_out[14]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N24
cyclonev_lcell_comb \ALU|O_out[14]~100 (
// Equation(s):
// \ALU|O_out[14]~100_combout  = ( \alu_a_mux|out[3]~3_combout  & ( \ALU|ShiftRight1~23_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~22_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~18_combout ))) ) ) ) # ( 
// !\alu_a_mux|out[3]~3_combout  & ( \ALU|ShiftRight1~23_combout  & ( (\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight1~19_combout ) ) ) ) # ( \alu_a_mux|out[3]~3_combout  & ( !\ALU|ShiftRight1~23_combout  & ( (!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftRight1~22_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~18_combout ))) ) ) ) # ( !\alu_a_mux|out[3]~3_combout  & ( !\ALU|ShiftRight1~23_combout  & ( (\ALU|ShiftRight1~19_combout  & !\alu_a_mux|out[2]~2_combout ) ) ) )

	.dataa(!\ALU|ShiftRight1~19_combout ),
	.datab(!\alu_a_mux|out[2]~2_combout ),
	.datac(!\ALU|ShiftRight1~22_combout ),
	.datad(!\ALU|ShiftRight1~18_combout ),
	.datae(!\alu_a_mux|out[3]~3_combout ),
	.dataf(!\ALU|ShiftRight1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[14]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[14]~100 .extended_lut = "off";
defparam \ALU|O_out[14]~100 .lut_mask = 64'h44440C3F77770C3F;
defparam \ALU|O_out[14]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N0
cyclonev_lcell_comb \ALU|O_out[14]~101 (
// Equation(s):
// \ALU|O_out[14]~101_combout  = ( \alu_b_mux|out[30]~45_combout  & ( \alu_a_mux|out[1]~1_combout  & ( (\alu_b_mux|out[31]~47_combout  & !\Control|Selector10~3_combout ) ) ) ) # ( !\alu_b_mux|out[30]~45_combout  & ( \alu_a_mux|out[1]~1_combout  & ( 
// (\alu_b_mux|out[31]~47_combout  & !\Control|Selector10~3_combout ) ) ) ) # ( \alu_b_mux|out[30]~45_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (!\ALU|Equal0~1_combout  & (((\alu_b_mux|out[31]~47_combout  & !\Control|Selector10~3_combout )))) # 
// (\ALU|Equal0~1_combout  & ((!\alu_a_mux|out[0]~0_combout ) # ((\alu_b_mux|out[31]~47_combout )))) ) ) ) # ( !\alu_b_mux|out[30]~45_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (\alu_b_mux|out[31]~47_combout  & ((!\ALU|Equal0~1_combout  & 
// ((!\Control|Selector10~3_combout ))) # (\ALU|Equal0~1_combout  & (\alu_a_mux|out[0]~0_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\alu_b_mux|out[31]~47_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(!\alu_b_mux|out[30]~45_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[14]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[14]~101 .extended_lut = "off";
defparam \ALU|O_out[14]~101 .lut_mask = 64'h0D012F230F000F00;
defparam \ALU|O_out[14]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N42
cyclonev_lcell_comb \ALU|O_out[14]~102 (
// Equation(s):
// \ALU|O_out[14]~102_combout  = ( \ALU|O_out[7]~50_combout  & ( \ALU|O_out[14]~101_combout  & ( \alu_b_mux|out[14]~15_combout  ) ) ) # ( !\ALU|O_out[7]~50_combout  & ( \ALU|O_out[14]~101_combout  & ( (\ALU|O_out[14]~100_combout ) # 
// (\alu_a_mux|out[4]~4_combout ) ) ) ) # ( \ALU|O_out[7]~50_combout  & ( !\ALU|O_out[14]~101_combout  & ( \alu_b_mux|out[14]~15_combout  ) ) ) # ( !\ALU|O_out[7]~50_combout  & ( !\ALU|O_out[14]~101_combout  & ( (!\alu_a_mux|out[4]~4_combout  & 
// \ALU|O_out[14]~100_combout ) ) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\ALU|O_out[14]~100_combout ),
	.datac(!\alu_b_mux|out[14]~15_combout ),
	.datad(gnd),
	.datae(!\ALU|O_out[7]~50_combout ),
	.dataf(!\ALU|O_out[14]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[14]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[14]~102 .extended_lut = "off";
defparam \ALU|O_out[14]~102 .lut_mask = 64'h22220F0F77770F0F;
defparam \ALU|O_out[14]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N12
cyclonev_lcell_comb \ALU|O_out[14]~103 (
// Equation(s):
// \ALU|O_out[14]~103_combout  = ( \ALU|O_out[7]~50_combout  & ( \ALU|ShiftLeft0~30_combout  & ( (!\ALU|O_out[14]~99_combout  & ((!\ALU|O_out[14]~102_combout ) # ((!\ALU|O_out[7]~48_combout ) # (\ALU|O_out[7]~23_combout )))) ) ) ) # ( 
// !\ALU|O_out[7]~50_combout  & ( \ALU|ShiftLeft0~30_combout  & ( (!\ALU|O_out[14]~99_combout  & ((!\ALU|O_out[7]~48_combout ) # ((!\ALU|O_out[14]~102_combout  & !\ALU|O_out[7]~23_combout )))) ) ) ) # ( \ALU|O_out[7]~50_combout  & ( 
// !\ALU|ShiftLeft0~30_combout  & ( (!\ALU|O_out[14]~99_combout  & ((!\ALU|O_out[14]~102_combout ) # ((!\ALU|O_out[7]~48_combout ) # (\ALU|O_out[7]~23_combout )))) ) ) ) # ( !\ALU|O_out[7]~50_combout  & ( !\ALU|ShiftLeft0~30_combout  & ( 
// (!\ALU|O_out[14]~99_combout  & ((!\ALU|O_out[14]~102_combout ) # ((!\ALU|O_out[7]~48_combout ) # (\ALU|O_out[7]~23_combout )))) ) ) )

	.dataa(!\ALU|O_out[14]~99_combout ),
	.datab(!\ALU|O_out[14]~102_combout ),
	.datac(!\ALU|O_out[7]~23_combout ),
	.datad(!\ALU|O_out[7]~48_combout ),
	.datae(!\ALU|O_out[7]~50_combout ),
	.dataf(!\ALU|ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[14]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[14]~103 .extended_lut = "off";
defparam \ALU|O_out[14]~103 .lut_mask = 64'hAA8AAA8AAA80AA8A;
defparam \ALU|O_out[14]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N18
cyclonev_lcell_comb \ALU|O_out[14]~104 (
// Equation(s):
// \ALU|O_out[14]~104_combout  = ( \ALU|_~57_sumout  & ( \ALU|O_out[14]~103_combout  & ( ((!\ALU|O_out[7]~54_combout  & \alu_a_mux|out[14]~14_combout )) # (\ALU|Equal2~1_combout ) ) ) ) # ( !\ALU|_~57_sumout  & ( \ALU|O_out[14]~103_combout  & ( 
// (!\ALU|O_out[7]~54_combout  & (\alu_a_mux|out[14]~14_combout  & !\ALU|Equal2~1_combout )) ) ) ) # ( \ALU|_~57_sumout  & ( !\ALU|O_out[14]~103_combout  & ( (((!\ALU|O_out[7]~54_combout  & \alu_a_mux|out[14]~14_combout )) # (\ALU|Equal2~1_combout )) # 
// (\ALU|O_out[4]~55_combout ) ) ) ) # ( !\ALU|_~57_sumout  & ( !\ALU|O_out[14]~103_combout  & ( (!\ALU|Equal2~1_combout  & (((!\ALU|O_out[7]~54_combout  & \alu_a_mux|out[14]~14_combout )) # (\ALU|O_out[4]~55_combout ))) ) ) )

	.dataa(!\ALU|O_out[4]~55_combout ),
	.datab(!\ALU|O_out[7]~54_combout ),
	.datac(!\alu_a_mux|out[14]~14_combout ),
	.datad(!\ALU|Equal2~1_combout ),
	.datae(!\ALU|_~57_sumout ),
	.dataf(!\ALU|O_out[14]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[14]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[14]~104 .extended_lut = "off";
defparam \ALU|O_out[14]~104 .lut_mask = 64'h5D005DFF0C000CFF;
defparam \ALU|O_out[14]~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N3
cyclonev_lcell_comb \DataMem|Selector17~0 (
// Equation(s):
// \DataMem|Selector17~0_combout  = ( \DataMem|Equal1~0_combout  & ( ((\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 )) # (\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ) ) ) # ( !\DataMem|Equal1~0_combout  
// & ( (\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ) ) )

	.dataa(!\DataMem|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.datae(gnd),
	.dataf(!\DataMem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector17~0 .extended_lut = "off";
defparam \DataMem|Selector17~0 .lut_mask = 64'h005500550F5F0F5F;
defparam \DataMem|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N48
cyclonev_lcell_comb \DataMem|Selector1~0 (
// Equation(s):
// \DataMem|Selector1~0_combout  = ( \DataMem|Equal1~0_combout  & ( \DataMem|Equal0~5_combout  & ( (\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ) # (\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ) ) ) ) # ( !\DataMem|Equal1~0_combout 
//  & ( \DataMem|Equal0~5_combout  & ( \DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6  ) ) ) # ( \DataMem|Equal1~0_combout  & ( !\DataMem|Equal0~5_combout  & ( \DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DataMem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\DataMem|Equal1~0_combout ),
	.dataf(!\DataMem|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector1~0 .extended_lut = "off";
defparam \DataMem|Selector1~0 .lut_mask = 64'h000000FF0F0F0FFF;
defparam \DataMem|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N42
cyclonev_lcell_comb \pc_to_reg_mux|out[14]~48 (
// Equation(s):
// \pc_to_reg_mux|out[14]~48_combout  = ( \DataMem|Selector1~0_combout  & ( ((!\pc_to_reg_mux|out[15]~29_combout  & (\ALU|O_out[14]~104_combout )) # (\pc_to_reg_mux|out[15]~29_combout  & ((\DataMem|Selector17~0_combout )))) # 
// (\pc_to_reg_mux|out[8]~32_combout ) ) ) # ( !\DataMem|Selector1~0_combout  & ( (!\pc_to_reg_mux|out[8]~32_combout  & ((!\pc_to_reg_mux|out[15]~29_combout  & (\ALU|O_out[14]~104_combout )) # (\pc_to_reg_mux|out[15]~29_combout  & 
// ((\DataMem|Selector17~0_combout ))))) ) )

	.dataa(!\pc_to_reg_mux|out[8]~32_combout ),
	.datab(!\pc_to_reg_mux|out[15]~29_combout ),
	.datac(!\ALU|O_out[14]~104_combout ),
	.datad(!\DataMem|Selector17~0_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[14]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[14]~48 .extended_lut = "off";
defparam \pc_to_reg_mux|out[14]~48 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \pc_to_reg_mux|out[14]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y22_N39
cyclonev_lcell_comb \pc_to_reg_mux|out[14]~49 (
// Equation(s):
// \pc_to_reg_mux|out[14]~49_combout  = ( \pc_to_reg_mux|out[14]~48_combout  & ( \pc_to_reg_mux|out[8]~36_combout  ) ) # ( !\pc_to_reg_mux|out[14]~48_combout  & ( \pc_to_reg_mux|out[8]~36_combout  ) ) # ( \pc_to_reg_mux|out[14]~48_combout  & ( 
// !\pc_to_reg_mux|out[8]~36_combout  & ( ((\PCAdder|Add0~49_sumout  & \Control|Selector12~0_combout )) # (\pc_to_reg_mux|out[8]~34_combout ) ) ) ) # ( !\pc_to_reg_mux|out[14]~48_combout  & ( !\pc_to_reg_mux|out[8]~36_combout  & ( (\PCAdder|Add0~49_sumout  & 
// \Control|Selector12~0_combout ) ) ) )

	.dataa(!\pc_to_reg_mux|out[8]~34_combout ),
	.datab(gnd),
	.datac(!\PCAdder|Add0~49_sumout ),
	.datad(!\Control|Selector12~0_combout ),
	.datae(!\pc_to_reg_mux|out[14]~48_combout ),
	.dataf(!\pc_to_reg_mux|out[8]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[14]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[14]~49 .extended_lut = "off";
defparam \pc_to_reg_mux|out[14]~49 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \pc_to_reg_mux|out[14]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N38
dffeas \RegFile|registers[25][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[14]~49_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][14] .is_wysiwyg = "true";
defparam \RegFile|registers[25][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y26_N33
cyclonev_lcell_comb \RegFile|read_data1[14]~76 (
// Equation(s):
// \RegFile|read_data1[14]~76_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[27][14]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[26][14]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[25][14]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[24][14]~q  ) ) )

	.dataa(!\RegFile|registers[25][14]~q ),
	.datab(!\RegFile|registers[26][14]~q ),
	.datac(!\RegFile|registers[27][14]~q ),
	.datad(!\RegFile|registers[24][14]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[14]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[14]~76 .extended_lut = "off";
defparam \RegFile|read_data1[14]~76 .lut_mask = 64'h00FF555533330F0F;
defparam \RegFile|read_data1[14]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y26_N27
cyclonev_lcell_comb \RegFile|read_data1[14]~77 (
// Equation(s):
// \RegFile|read_data1[14]~77_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[31][14]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[30][14]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[29][14]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[28][14]~q  ) ) )

	.dataa(!\RegFile|registers[31][14]~q ),
	.datab(!\RegFile|registers[29][14]~q ),
	.datac(!\RegFile|registers[30][14]~q ),
	.datad(!\RegFile|registers[28][14]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[14]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[14]~77 .extended_lut = "off";
defparam \RegFile|read_data1[14]~77 .lut_mask = 64'h00FF33330F0F5555;
defparam \RegFile|read_data1[14]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y24_N27
cyclonev_lcell_comb \RegFile|read_data1[14]~79 (
// Equation(s):
// \RegFile|read_data1[14]~79_combout  = ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][14]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[3][14]~q ))) ) ) # ( 
// !\InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout  & \RegFile|registers[2][14]~q ) ) )

	.dataa(!\RegFile|registers[1][14]~q ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[3][14]~q ),
	.datad(!\RegFile|registers[2][14]~q ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[14]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[14]~79 .extended_lut = "off";
defparam \RegFile|read_data1[14]~79 .lut_mask = 64'h0033003347474747;
defparam \RegFile|read_data1[14]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y27_N30
cyclonev_lcell_comb \RegFile|read_data1[14]~78 (
// Equation(s):
// \RegFile|read_data1[14]~78_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[7][14]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[6][14]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[5][14]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[4][14]~q  ) ) )

	.dataa(!\RegFile|registers[6][14]~q ),
	.datab(!\RegFile|registers[5][14]~q ),
	.datac(!\RegFile|registers[7][14]~q ),
	.datad(!\RegFile|registers[4][14]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[14]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[14]~78 .extended_lut = "off";
defparam \RegFile|read_data1[14]~78 .lut_mask = 64'h00FF333355550F0F;
defparam \RegFile|read_data1[14]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y26_N36
cyclonev_lcell_comb \RegFile|read_data1[14]~80 (
// Equation(s):
// \RegFile|read_data1[14]~80_combout  = ( \InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[14]~78_combout  & ( (!\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[14]~76_combout )) # (\InstructionMemory|rom~174_combout  & 
// ((\RegFile|read_data1[14]~77_combout ))) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[14]~78_combout  & ( (\RegFile|read_data1[14]~79_combout ) # (\InstructionMemory|rom~174_combout ) ) ) ) # ( \InstructionMemory|rom~179_combout  
// & ( !\RegFile|read_data1[14]~78_combout  & ( (!\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[14]~76_combout )) # (\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[14]~77_combout ))) ) ) ) # ( !\InstructionMemory|rom~179_combout  & 
// ( !\RegFile|read_data1[14]~78_combout  & ( (!\InstructionMemory|rom~174_combout  & \RegFile|read_data1[14]~79_combout ) ) ) )

	.dataa(!\RegFile|read_data1[14]~76_combout ),
	.datab(!\RegFile|read_data1[14]~77_combout ),
	.datac(!\InstructionMemory|rom~174_combout ),
	.datad(!\RegFile|read_data1[14]~79_combout ),
	.datae(!\InstructionMemory|rom~179_combout ),
	.dataf(!\RegFile|read_data1[14]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[14]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[14]~80 .extended_lut = "off";
defparam \RegFile|read_data1[14]~80 .lut_mask = 64'h00F053530FFF5353;
defparam \RegFile|read_data1[14]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N36
cyclonev_lcell_comb \branch_adder|Add0~49 (
// Equation(s):
// \branch_adder|Add0~49_sumout  = SUM(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~297_combout )) ) + ( \PCAdder|Add0~49_sumout  ) + ( \branch_adder|Add0~46  ))
// \branch_adder|Add0~50  = CARRY(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~297_combout )) ) + ( \PCAdder|Add0~49_sumout  ) + ( \branch_adder|Add0~46  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~297_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCAdder|Add0~49_sumout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~49_sumout ),
	.cout(\branch_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~49 .extended_lut = "off";
defparam \branch_adder|Add0~49 .lut_mask = 64'h0000FF0000000404;
defparam \branch_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N24
cyclonev_lcell_comb \pc_mux|Mux17~0 (
// Equation(s):
// \pc_mux|Mux17~0_combout  = ( !\pc_src[1]~2_combout  & ( (((!\pc_src[0]~1_combout  & (\PCAdder|Add0~49_sumout )) # (\pc_src[0]~1_combout  & ((\branch_adder|Add0~49_sumout ))))) ) ) # ( \pc_src[1]~2_combout  & ( ((!\pc_src[0]~1_combout  & 
// (((\InstructionMemory|rom~93_combout )))) # (\pc_src[0]~1_combout  & (\RegFile|read_data1[14]~80_combout  & ((!\RegFile|Equal0~0_combout ))))) ) )

	.dataa(!\RegFile|read_data1[14]~80_combout ),
	.datab(!\InstructionMemory|rom~93_combout ),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(!\branch_adder|Add0~49_sumout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(!\PCAdder|Add0~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux17~0 .extended_lut = "on";
defparam \pc_mux|Mux17~0 .lut_mask = 64'h0F0F333300FF5050;
defparam \pc_mux|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N42
cyclonev_lcell_comb \PC|pc_out[14]~12 (
// Equation(s):
// \PC|pc_out[14]~12_combout  = ( !\pc_mux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_mux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|pc_out[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|pc_out[14]~12 .extended_lut = "off";
defparam \PC|pc_out[14]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC|pc_out[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N44
dffeas \PC|pc_out[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|pc_out[14]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[14] .is_wysiwyg = "true";
defparam \PC|pc_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N39
cyclonev_lcell_comb \PCAdder|Add0~53 (
// Equation(s):
// \PCAdder|Add0~53_sumout  = SUM(( !\PC|pc_out [15] ) + ( GND ) + ( \PCAdder|Add0~50  ))
// \PCAdder|Add0~54  = CARRY(( !\PC|pc_out [15] ) + ( GND ) + ( \PCAdder|Add0~50  ))

	.dataa(!\PC|pc_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~53_sumout ),
	.cout(\PCAdder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~53 .extended_lut = "off";
defparam \PCAdder|Add0~53 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \PCAdder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N0
cyclonev_lcell_comb \ALU|O_out[15]~105 (
// Equation(s):
// \ALU|O_out[15]~105_combout  = ( \alu_b_mux|out[15]~16_combout  & ( !\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_a_mux|out[15]~15_combout ))) ) ) # ( !\alu_b_mux|out[15]~16_combout  & ( (!\Control|Selector10~3_combout  & 
// (!\Control|Selector9~5_combout  $ (\alu_a_mux|out[15]~15_combout ))) # (\Control|Selector10~3_combout  & (!\Control|Selector9~5_combout  & \alu_a_mux|out[15]~15_combout )) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(gnd),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\alu_a_mux|out[15]~15_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|out[15]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[15]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[15]~105 .extended_lut = "off";
defparam \ALU|O_out[15]~105 .lut_mask = 64'hA05AA05A5A0F5A0F;
defparam \ALU|O_out[15]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y21_N48
cyclonev_lcell_comb \ALU|ShiftRight1~37 (
// Equation(s):
// \ALU|ShiftRight1~37_combout  = ( \ALU|ShiftRight1~25_combout  & ( \ALU|ShiftRight1~24_combout  & ( ((!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~28_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~26_combout ))) # 
// (\alu_a_mux|out[3]~3_combout ) ) ) ) # ( !\ALU|ShiftRight1~25_combout  & ( \ALU|ShiftRight1~24_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~28_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftRight1~26_combout )))) # (\alu_a_mux|out[3]~3_combout  & (((\alu_a_mux|out[2]~2_combout )))) ) ) ) # ( \ALU|ShiftRight1~25_combout  & ( !\ALU|ShiftRight1~24_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & 
// ((\ALU|ShiftRight1~28_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~26_combout )))) # (\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout )))) ) ) ) # ( !\ALU|ShiftRight1~25_combout  & ( !\ALU|ShiftRight1~24_combout  & ( 
// (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~28_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~26_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[3]~3_combout ),
	.datab(!\ALU|ShiftRight1~26_combout ),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\ALU|ShiftRight1~28_combout ),
	.datae(!\ALU|ShiftRight1~25_combout ),
	.dataf(!\ALU|ShiftRight1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~37 .extended_lut = "off";
defparam \ALU|ShiftRight1~37 .lut_mask = 64'h02A252F207A757F7;
defparam \ALU|ShiftRight1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N24
cyclonev_lcell_comb \ALU|ShiftRight0~16 (
// Equation(s):
// \ALU|ShiftRight0~16_combout  = ( \ALU|ShiftRight1~37_combout  & ( (!\alu_a_mux|out[4]~4_combout ) # ((\ALU|Equal0~1_combout  & (\alu_b_mux|out[31]~47_combout  & \ALU|Equal0~0_combout ))) ) ) # ( !\ALU|ShiftRight1~37_combout  & ( 
// (\alu_a_mux|out[4]~4_combout  & (\ALU|Equal0~1_combout  & (\alu_b_mux|out[31]~47_combout  & \ALU|Equal0~0_combout ))) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\alu_b_mux|out[31]~47_combout ),
	.datad(!\ALU|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~16 .extended_lut = "off";
defparam \ALU|ShiftRight0~16 .lut_mask = 64'h00010001AAABAAAB;
defparam \ALU|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N42
cyclonev_lcell_comb \ALU|ShiftRight1~38 (
// Equation(s):
// \ALU|ShiftRight1~38_combout  = ( \ALU|ShiftRight1~37_combout  & ( (!\alu_a_mux|out[4]~4_combout ) # (\alu_b_mux|out[31]~47_combout ) ) ) # ( !\ALU|ShiftRight1~37_combout  & ( (\alu_a_mux|out[4]~4_combout  & \alu_b_mux|out[31]~47_combout ) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(gnd),
	.datac(!\alu_b_mux|out[31]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~38 .extended_lut = "off";
defparam \ALU|ShiftRight1~38 .lut_mask = 64'h05050505AFAFAFAF;
defparam \ALU|ShiftRight1~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N24
cyclonev_lcell_comb \ALU|Mux48~0 (
// Equation(s):
// \ALU|Mux48~0_combout  = ( !\Control|Selector9~5_combout  & ( ((!\Control|Selector10~3_combout  & (\ALU|ShiftRight1~38_combout )) # (\Control|Selector10~3_combout  & (((\ALU|ShiftRight0~16_combout ))))) ) ) # ( \Control|Selector9~5_combout  & ( 
// (!\Control|Selector10~3_combout  & ((((\alu_b_mux|out[15]~16_combout ))))) # (\Control|Selector10~3_combout  & (\ALU|ShiftLeft0~32_combout  & (!\alu_a_mux|out[4]~4_combout ))) ) )

	.dataa(!\ALU|ShiftLeft0~32_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\alu_a_mux|out[4]~4_combout ),
	.datad(!\ALU|ShiftRight0~16_combout ),
	.datae(!\Control|Selector9~5_combout ),
	.dataf(!\alu_b_mux|out[15]~16_combout ),
	.datag(!\ALU|ShiftRight1~38_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux48~0 .extended_lut = "on";
defparam \ALU|Mux48~0 .lut_mask = 64'h0C3F10100C3FDCDC;
defparam \ALU|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N33
cyclonev_lcell_comb \ALU|O_out[15]~106 (
// Equation(s):
// \ALU|O_out[15]~106_combout  = ( \ALU|Mux48~0_combout  & ( (\ALU|O_out[16]~84_combout  & ((!\ALU|Equal5~0_combout ) # (\alu_a_mux|out[15]~15_combout ))) ) ) # ( !\ALU|Mux48~0_combout  & ( (\ALU|Equal5~0_combout  & (\ALU|O_out[16]~84_combout  & 
// \alu_a_mux|out[15]~15_combout )) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal5~0_combout ),
	.datac(!\ALU|O_out[16]~84_combout ),
	.datad(!\alu_a_mux|out[15]~15_combout ),
	.datae(gnd),
	.dataf(!\ALU|Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[15]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[15]~106 .extended_lut = "off";
defparam \ALU|O_out[15]~106 .lut_mask = 64'h000300030C0F0C0F;
defparam \ALU|O_out[15]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N12
cyclonev_lcell_comb \ALU|O_out[15]~107 (
// Equation(s):
// \ALU|O_out[15]~107_combout  = ( \ALU|O_out[15]~106_combout  & ( (!\ALU|Equal2~1_combout ) # (\ALU|_~61_sumout ) ) ) # ( !\ALU|O_out[15]~106_combout  & ( (!\ALU|Equal2~1_combout  & (((\ALU|Equal3~0_combout  & \ALU|O_out[15]~105_combout )))) # 
// (\ALU|Equal2~1_combout  & (\ALU|_~61_sumout )) ) )

	.dataa(!\ALU|_~61_sumout ),
	.datab(!\ALU|Equal2~1_combout ),
	.datac(!\ALU|Equal3~0_combout ),
	.datad(!\ALU|O_out[15]~105_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[15]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[15]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[15]~107 .extended_lut = "off";
defparam \ALU|O_out[15]~107 .lut_mask = 64'h111D111DDDDDDDDD;
defparam \ALU|O_out[15]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N0
cyclonev_lcell_comb \pc_to_reg_mux|out[15]~50 (
// Equation(s):
// \pc_to_reg_mux|out[15]~50_combout  = ( \LoadExt|Mux0~0_combout  & ( (!\pc_to_reg_mux|out[15]~29_combout  & !\ALU|O_out[15]~107_combout ) ) ) # ( !\LoadExt|Mux0~0_combout  & ( (!\pc_to_reg_mux|out[15]~29_combout  & (!\ALU|O_out[15]~107_combout )) # 
// (\pc_to_reg_mux|out[15]~29_combout  & (((!\DataMem|Equal1~0_combout ) # (!\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 )))) ) )

	.dataa(!\pc_to_reg_mux|out[15]~29_combout ),
	.datab(!\ALU|O_out[15]~107_combout ),
	.datac(!\DataMem|Equal1~0_combout ),
	.datad(!\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\LoadExt|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[15]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[15]~50 .extended_lut = "off";
defparam \pc_to_reg_mux|out[15]~50 .lut_mask = 64'hDDD8DDD888888888;
defparam \pc_to_reg_mux|out[15]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N30
cyclonev_lcell_comb \pc_to_reg_mux|out[15]~51 (
// Equation(s):
// \pc_to_reg_mux|out[15]~51_combout  = ( \pc_to_reg_mux|out[15]~50_combout  & ( \LoadExt|Mux0~1_combout  & ( (\PCAdder|Add0~53_sumout  & \Control|Selector12~0_combout ) ) ) ) # ( !\pc_to_reg_mux|out[15]~50_combout  & ( \LoadExt|Mux0~1_combout  & ( 
// (!\Control|Selector12~0_combout  & ((!\Control|LoadType[1]~0_combout ))) # (\Control|Selector12~0_combout  & (\PCAdder|Add0~53_sumout )) ) ) ) # ( \pc_to_reg_mux|out[15]~50_combout  & ( !\LoadExt|Mux0~1_combout  & ( (!\Control|Selector12~0_combout  & 
// (\pc_to_reg_mux|out[15]~29_combout  & ((\Control|LoadType[1]~0_combout )))) # (\Control|Selector12~0_combout  & (((\PCAdder|Add0~53_sumout )))) ) ) ) # ( !\pc_to_reg_mux|out[15]~50_combout  & ( !\LoadExt|Mux0~1_combout  & ( (!\Control|Selector12~0_combout 
//  & (((!\Control|LoadType[1]~0_combout )) # (\pc_to_reg_mux|out[15]~29_combout ))) # (\Control|Selector12~0_combout  & (((\PCAdder|Add0~53_sumout )))) ) ) )

	.dataa(!\pc_to_reg_mux|out[15]~29_combout ),
	.datab(!\PCAdder|Add0~53_sumout ),
	.datac(!\Control|Selector12~0_combout ),
	.datad(!\Control|LoadType[1]~0_combout ),
	.datae(!\pc_to_reg_mux|out[15]~50_combout ),
	.dataf(!\LoadExt|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[15]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[15]~51 .extended_lut = "off";
defparam \pc_to_reg_mux|out[15]~51 .lut_mask = 64'hF3530353F3030303;
defparam \pc_to_reg_mux|out[15]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N6
cyclonev_lcell_comb \pc_to_reg_mux|out[15]~52 (
// Equation(s):
// \pc_to_reg_mux|out[15]~52_combout  = ( \LoadExt|Mux0~5_combout  & ( \pc_to_reg_mux|out[15]~51_combout  ) ) # ( !\LoadExt|Mux0~5_combout  & ( \pc_to_reg_mux|out[15]~51_combout  ) ) # ( !\LoadExt|Mux0~5_combout  & ( !\pc_to_reg_mux|out[15]~51_combout  & ( 
// (!\Control|Selector12~0_combout  & (!\InstructionMemory|rom~200_combout  & (\Control|LoadType[1]~0_combout  & !\pc_to_reg_mux|out[15]~29_combout ))) ) ) )

	.dataa(!\Control|Selector12~0_combout ),
	.datab(!\InstructionMemory|rom~200_combout ),
	.datac(!\Control|LoadType[1]~0_combout ),
	.datad(!\pc_to_reg_mux|out[15]~29_combout ),
	.datae(!\LoadExt|Mux0~5_combout ),
	.dataf(!\pc_to_reg_mux|out[15]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[15]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[15]~52 .extended_lut = "off";
defparam \pc_to_reg_mux|out[15]~52 .lut_mask = 64'h08000000FFFFFFFF;
defparam \pc_to_reg_mux|out[15]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N36
cyclonev_lcell_comb \RegFile|registers[29][15]~feeder (
// Equation(s):
// \RegFile|registers[29][15]~feeder_combout  = ( \pc_to_reg_mux|out[15]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[15]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[29][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[29][15]~feeder .extended_lut = "off";
defparam \RegFile|registers[29][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[29][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N38
dffeas \RegFile|registers[29][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[29][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[29][15] .is_wysiwyg = "true";
defparam \RegFile|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N12
cyclonev_lcell_comb \RegFile|read_data1[15]~82 (
// Equation(s):
// \RegFile|read_data1[15]~82_combout  = ( \RegFile|registers[31][15]~q  & ( \InstructionMemory|rom~169_combout  & ( (\InstructionMemory|rom~159_combout ) # (\RegFile|registers[30][15]~q ) ) ) ) # ( !\RegFile|registers[31][15]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[30][15]~q  & !\InstructionMemory|rom~159_combout ) ) ) ) # ( \RegFile|registers[31][15]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[28][15]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[29][15]~q )) ) ) ) # ( !\RegFile|registers[31][15]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[28][15]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[29][15]~q )) ) ) )

	.dataa(!\RegFile|registers[29][15]~q ),
	.datab(!\RegFile|registers[30][15]~q ),
	.datac(!\RegFile|registers[28][15]~q ),
	.datad(!\InstructionMemory|rom~159_combout ),
	.datae(!\RegFile|registers[31][15]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[15]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[15]~82 .extended_lut = "off";
defparam \RegFile|read_data1[15]~82 .lut_mask = 64'h0F550F55330033FF;
defparam \RegFile|read_data1[15]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N6
cyclonev_lcell_comb \RegFile|read_data1[15]~81 (
// Equation(s):
// \RegFile|read_data1[15]~81_combout  = ( \RegFile|registers[27][15]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[25][15]~q ) ) ) ) # ( !\RegFile|registers[27][15]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[25][15]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[27][15]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[24][15]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[26][15]~q )) ) ) ) # ( !\RegFile|registers[27][15]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[24][15]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[26][15]~q )) ) ) )

	.dataa(!\RegFile|registers[26][15]~q ),
	.datab(!\RegFile|registers[25][15]~q ),
	.datac(!\RegFile|registers[24][15]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\RegFile|registers[27][15]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[15]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[15]~81 .extended_lut = "off";
defparam \RegFile|read_data1[15]~81 .lut_mask = 64'h0F550F55330033FF;
defparam \RegFile|read_data1[15]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N21
cyclonev_lcell_comb \RegFile|read_data1[15]~84 (
// Equation(s):
// \RegFile|read_data1[15]~84_combout  = ( \RegFile|registers[1][15]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout ) # (\RegFile|registers[3][15]~q ) ) ) ) # ( !\RegFile|registers[1][15]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[3][15]~q  & \InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[1][15]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[2][15]~q  & 
// \InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[1][15]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[2][15]~q  & \InstructionMemory|rom~169_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RegFile|registers[3][15]~q ),
	.datac(!\RegFile|registers[2][15]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\RegFile|registers[1][15]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[15]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[15]~84 .extended_lut = "off";
defparam \RegFile|read_data1[15]~84 .lut_mask = 64'h000F000F0033FF33;
defparam \RegFile|read_data1[15]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N48
cyclonev_lcell_comb \RegFile|read_data1[15]~83 (
// Equation(s):
// \RegFile|read_data1[15]~83_combout  = ( \RegFile|registers[7][15]~q  & ( \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[5][15]~q ) # (\InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[7][15]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & \RegFile|registers[5][15]~q ) ) ) ) # ( \RegFile|registers[7][15]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[4][15]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[6][15]~q )) ) ) ) # ( !\RegFile|registers[7][15]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[4][15]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[6][15]~q )) ) ) )

	.dataa(!\RegFile|registers[6][15]~q ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[4][15]~q ),
	.datad(!\RegFile|registers[5][15]~q ),
	.datae(!\RegFile|registers[7][15]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[15]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[15]~83 .extended_lut = "off";
defparam \RegFile|read_data1[15]~83 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \RegFile|read_data1[15]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N12
cyclonev_lcell_comb \RegFile|read_data1[15]~85 (
// Equation(s):
// \RegFile|read_data1[15]~85_combout  = ( \InstructionMemory|rom~174_combout  & ( \InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[15]~82_combout  ) ) ) # ( !\InstructionMemory|rom~174_combout  & ( \InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[15]~81_combout  ) ) ) # ( \InstructionMemory|rom~174_combout  & ( !\InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[15]~83_combout  ) ) ) # ( !\InstructionMemory|rom~174_combout  & ( !\InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[15]~84_combout  ) ) )

	.dataa(!\RegFile|read_data1[15]~82_combout ),
	.datab(!\RegFile|read_data1[15]~81_combout ),
	.datac(!\RegFile|read_data1[15]~84_combout ),
	.datad(!\RegFile|read_data1[15]~83_combout ),
	.datae(!\InstructionMemory|rom~174_combout ),
	.dataf(!\InstructionMemory|rom~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[15]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[15]~85 .extended_lut = "off";
defparam \RegFile|read_data1[15]~85 .lut_mask = 64'h0F0F00FF33335555;
defparam \RegFile|read_data1[15]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N0
cyclonev_lcell_comb \RegFile|read_data1[15]~186 (
// Equation(s):
// \RegFile|read_data1[15]~186_combout  = ( !\RegFile|Equal0~0_combout  & ( \RegFile|read_data1[15]~85_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\RegFile|read_data1[15]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[15]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[15]~186 .extended_lut = "off";
defparam \RegFile|read_data1[15]~186 .lut_mask = 64'h00000000FFFF0000;
defparam \RegFile|read_data1[15]~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N39
cyclonev_lcell_comb \branch_adder|Add0~53 (
// Equation(s):
// \branch_adder|Add0~53_sumout  = SUM(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~298_combout )) ) + ( \PCAdder|Add0~53_sumout  ) + ( \branch_adder|Add0~50  ))
// \branch_adder|Add0~54  = CARRY(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~298_combout )) ) + ( \PCAdder|Add0~53_sumout  ) + ( \branch_adder|Add0~50  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~298_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCAdder|Add0~53_sumout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~53_sumout ),
	.cout(\branch_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~53 .extended_lut = "off";
defparam \branch_adder|Add0~53 .lut_mask = 64'h0000FF0000000404;
defparam \branch_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N48
cyclonev_lcell_comb \pc_mux|Mux16~0 (
// Equation(s):
// \pc_mux|Mux16~0_combout  = ( \pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\RegFile|read_data1[15]~186_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\branch_adder|Add0~53_sumout  ) ) ) # ( \pc_src[1]~2_combout  & ( 
// !\pc_src[0]~1_combout  & ( !\InstructionMemory|rom~104_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( !\pc_src[0]~1_combout  & ( !\PCAdder|Add0~53_sumout  ) ) )

	.dataa(!\RegFile|read_data1[15]~186_combout ),
	.datab(!\PCAdder|Add0~53_sumout ),
	.datac(!\InstructionMemory|rom~104_combout ),
	.datad(!\branch_adder|Add0~53_sumout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux16~0 .extended_lut = "off";
defparam \pc_mux|Mux16~0 .lut_mask = 64'hCCCCF0F0FF00AAAA;
defparam \pc_mux|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N50
dffeas \PC|pc_out[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[15] .is_wysiwyg = "true";
defparam \PC|pc_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N42
cyclonev_lcell_comb \PCAdder|Add0~57 (
// Equation(s):
// \PCAdder|Add0~57_sumout  = SUM(( !\PC|pc_out [16] ) + ( GND ) + ( \PCAdder|Add0~54  ))
// \PCAdder|Add0~58  = CARRY(( !\PC|pc_out [16] ) + ( GND ) + ( \PCAdder|Add0~54  ))

	.dataa(gnd),
	.datab(!\PC|pc_out [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~57_sumout ),
	.cout(\PCAdder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~57 .extended_lut = "off";
defparam \PCAdder|Add0~57 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \PCAdder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N45
cyclonev_lcell_comb \PCAdder|Add0~61 (
// Equation(s):
// \PCAdder|Add0~61_sumout  = SUM(( !\PC|pc_out [17] ) + ( GND ) + ( \PCAdder|Add0~58  ))
// \PCAdder|Add0~62  = CARRY(( !\PC|pc_out [17] ) + ( GND ) + ( \PCAdder|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~61_sumout ),
	.cout(\PCAdder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~61 .extended_lut = "off";
defparam \PCAdder|Add0~61 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \PCAdder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N48
cyclonev_lcell_comb \PCAdder|Add0~65 (
// Equation(s):
// \PCAdder|Add0~65_sumout  = SUM(( !\PC|pc_out [18] ) + ( GND ) + ( \PCAdder|Add0~62  ))
// \PCAdder|Add0~66  = CARRY(( !\PC|pc_out [18] ) + ( GND ) + ( \PCAdder|Add0~62  ))

	.dataa(gnd),
	.datab(!\PC|pc_out [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~65_sumout ),
	.cout(\PCAdder|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~65 .extended_lut = "off";
defparam \PCAdder|Add0~65 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \PCAdder|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N51
cyclonev_lcell_comb \PCAdder|Add0~69 (
// Equation(s):
// \PCAdder|Add0~69_sumout  = SUM(( !\PC|pc_out [19] ) + ( GND ) + ( \PCAdder|Add0~66  ))
// \PCAdder|Add0~70  = CARRY(( !\PC|pc_out [19] ) + ( GND ) + ( \PCAdder|Add0~66  ))

	.dataa(!\PC|pc_out [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~69_sumout ),
	.cout(\PCAdder|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~69 .extended_lut = "off";
defparam \PCAdder|Add0~69 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \PCAdder|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N54
cyclonev_lcell_comb \PCAdder|Add0~73 (
// Equation(s):
// \PCAdder|Add0~73_sumout  = SUM(( !\PC|pc_out [20] ) + ( GND ) + ( \PCAdder|Add0~70  ))
// \PCAdder|Add0~74  = CARRY(( !\PC|pc_out [20] ) + ( GND ) + ( \PCAdder|Add0~70  ))

	.dataa(gnd),
	.datab(!\PC|pc_out [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~73_sumout ),
	.cout(\PCAdder|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~73 .extended_lut = "off";
defparam \PCAdder|Add0~73 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \PCAdder|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N57
cyclonev_lcell_comb \PCAdder|Add0~77 (
// Equation(s):
// \PCAdder|Add0~77_sumout  = SUM(( !\PC|pc_out [21] ) + ( GND ) + ( \PCAdder|Add0~74  ))
// \PCAdder|Add0~78  = CARRY(( !\PC|pc_out [21] ) + ( GND ) + ( \PCAdder|Add0~74  ))

	.dataa(!\PC|pc_out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~77_sumout ),
	.cout(\PCAdder|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~77 .extended_lut = "off";
defparam \PCAdder|Add0~77 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \PCAdder|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N0
cyclonev_lcell_comb \DataMem|Selector9~0 (
// Equation(s):
// \DataMem|Selector9~0_combout  = ( \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  & ( ((\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 )) # (\DataMem|Equal1~0_combout ) ) ) # ( 
// !\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  & ( (\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ) ) )

	.dataa(!\DataMem|Equal0~5_combout ),
	.datab(!\DataMem|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.datae(gnd),
	.dataf(!\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector9~0 .extended_lut = "off";
defparam \DataMem|Selector9~0 .lut_mask = 64'h0055005533773377;
defparam \DataMem|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N33
cyclonev_lcell_comb \pc_to_reg_mux|out[22]~60 (
// Equation(s):
// \pc_to_reg_mux|out[22]~60_combout  = ( \DataMem|Selector9~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~81_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[22]~157_combout )))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector9~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~81_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & 
// ((\ALU|O_out[22]~157_combout ))))) # (\pc_to_reg_mux|out[1]~0_combout  & (\pc_to_reg_mux|out[22]~53_combout )) ) ) ) # ( \DataMem|Selector9~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~81_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[22]~157_combout ))))) # (\pc_to_reg_mux|out[1]~0_combout  & (!\pc_to_reg_mux|out[22]~53_combout )) ) ) ) # ( 
// !\DataMem|Selector9~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~81_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[22]~157_combout ))))) ) ) )

	.dataa(!\pc_to_reg_mux|out[1]~0_combout ),
	.datab(!\pc_to_reg_mux|out[22]~53_combout ),
	.datac(!\PCAdder|Add0~81_sumout ),
	.datad(!\ALU|O_out[22]~157_combout ),
	.datae(!\DataMem|Selector9~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[22]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[22]~60 .extended_lut = "off";
defparam \pc_to_reg_mux|out[22]~60 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \pc_to_reg_mux|out[22]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N51
cyclonev_lcell_comb \RegFile|registers[5][22]~feeder (
// Equation(s):
// \RegFile|registers[5][22]~feeder_combout  = ( \pc_to_reg_mux|out[22]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[5][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[5][22]~feeder .extended_lut = "off";
defparam \RegFile|registers[5][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[5][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N53
dffeas \RegFile|registers[5][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[5][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[5][22] .is_wysiwyg = "true";
defparam \RegFile|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N24
cyclonev_lcell_comb \RegFile|read_data2[22]~238 (
// Equation(s):
// \RegFile|read_data2[22]~238_combout  = ( \RegFile|registers[7][22]~q  & ( \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[6][22]~q ) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[7][22]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & \RegFile|registers[6][22]~q ) ) ) ) # ( \RegFile|registers[7][22]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[4][22]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[5][22]~q )) ) ) ) # ( !\RegFile|registers[7][22]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[4][22]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[5][22]~q )) ) ) )

	.dataa(!\RegFile|registers[5][22]~q ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|registers[4][22]~q ),
	.datad(!\RegFile|registers[6][22]~q ),
	.datae(!\RegFile|registers[7][22]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[22]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[22]~238 .extended_lut = "off";
defparam \RegFile|read_data2[22]~238 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \RegFile|read_data2[22]~238 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y23_N52
dffeas \RegFile|registers[12][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][22] .is_wysiwyg = "true";
defparam \RegFile|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N31
dffeas \RegFile|registers[15][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][22] .is_wysiwyg = "true";
defparam \RegFile|registers[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y23_N47
dffeas \RegFile|registers[13][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][22] .is_wysiwyg = "true";
defparam \RegFile|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y23_N32
dffeas \RegFile|registers[14][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[22]~60_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][22] .is_wysiwyg = "true";
defparam \RegFile|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N30
cyclonev_lcell_comb \RegFile|read_data2[22]~237 (
// Equation(s):
// \RegFile|read_data2[22]~237_combout  = ( \RegFile|registers[14][22]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[15][22]~q ) ) ) ) # ( !\RegFile|registers[14][22]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[15][22]~q  & \InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[14][22]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][22]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][22]~q ))) ) ) ) # ( !\RegFile|registers[14][22]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[12][22]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[13][22]~q ))) ) ) )

	.dataa(!\RegFile|registers[12][22]~q ),
	.datab(!\RegFile|registers[15][22]~q ),
	.datac(!\RegFile|registers[13][22]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[14][22]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[22]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[22]~237 .extended_lut = "off";
defparam \RegFile|read_data2[22]~237 .lut_mask = 64'h550F550F0033FF33;
defparam \RegFile|read_data2[22]~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N0
cyclonev_lcell_comb \RegFile|read_data2[22]~239 (
// Equation(s):
// \RegFile|read_data2[22]~239_combout  = ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[2][22]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[3][22]~q )) ) ) # ( 
// !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout  & \RegFile|registers[1][22]~q ) ) )

	.dataa(!\RegFile|registers[3][22]~q ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|registers[2][22]~q ),
	.datad(!\RegFile|registers[1][22]~q ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[22]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[22]~239 .extended_lut = "off";
defparam \RegFile|read_data2[22]~239 .lut_mask = 64'h003300331D1D1D1D;
defparam \RegFile|read_data2[22]~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N36
cyclonev_lcell_comb \RegFile|read_data2[22]~240 (
// Equation(s):
// \RegFile|read_data2[22]~240_combout  = ( \RegFile|read_data2[22]~239_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & ((!\InstructionMemory|rom~137_combout ) # ((\RegFile|read_data2[22]~238_combout )))) # 
// (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[22]~237_combout )))) ) ) ) # ( !\RegFile|read_data2[22]~239_combout  & ( \RegFile|read_data2[16]~10_combout  & ( (!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[22]~238_combout ))) # (\InstructionMemory|rom~145_combout  & (((\RegFile|read_data2[22]~237_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\RegFile|read_data2[22]~238_combout ),
	.datad(!\RegFile|read_data2[22]~237_combout ),
	.datae(!\RegFile|read_data2[22]~239_combout ),
	.dataf(!\RegFile|read_data2[16]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[22]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[22]~240 .extended_lut = "off";
defparam \RegFile|read_data2[22]~240 .lut_mask = 64'h0000000004378CBF;
defparam \RegFile|read_data2[22]~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N12
cyclonev_lcell_comb \alu_b_mux|out[22]~29 (
// Equation(s):
// \alu_b_mux|out[22]~29_combout  = ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~57_combout  ) ) # ( !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~57_combout  & ( (\InstructionMemory|rom~110_combout  & 
// (((!\InstructionMemory|rom~200_combout ) # (!\Control|MemSize~0_combout )) # (\InstructionMemory|rom~209_combout ))) ) ) ) # ( !\Control|Decoder1~1_combout  & ( !\InstructionMemory|rom~57_combout  & ( (\InstructionMemory|rom~110_combout  & 
// (((!\InstructionMemory|rom~200_combout ) # (!\Control|MemSize~0_combout )) # (\InstructionMemory|rom~209_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~110_combout ),
	.datab(!\InstructionMemory|rom~209_combout ),
	.datac(!\InstructionMemory|rom~200_combout ),
	.datad(!\Control|MemSize~0_combout ),
	.datae(!\Control|Decoder1~1_combout ),
	.dataf(!\InstructionMemory|rom~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[22]~29 .extended_lut = "off";
defparam \alu_b_mux|out[22]~29 .lut_mask = 64'h555100005551FFFF;
defparam \alu_b_mux|out[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y23_N12
cyclonev_lcell_comb \alu_b_mux|out[22]~30 (
// Equation(s):
// \alu_b_mux|out[22]~30_combout  = ( \Control|WideOr5~0_combout  & ( \alu_b_mux|out[22]~29_combout  ) ) # ( !\Control|WideOr5~0_combout  & ( \alu_b_mux|out[22]~29_combout  & ( (((\InstructionMemory|rom~150_combout  & \RegFile|read_data2[22]~234_combout )) # 
// (\RegFile|read_data2[22]~236_combout )) # (\RegFile|read_data2[22]~240_combout ) ) ) ) # ( !\Control|WideOr5~0_combout  & ( !\alu_b_mux|out[22]~29_combout  & ( (((\InstructionMemory|rom~150_combout  & \RegFile|read_data2[22]~234_combout )) # 
// (\RegFile|read_data2[22]~236_combout )) # (\RegFile|read_data2[22]~240_combout ) ) ) )

	.dataa(!\RegFile|read_data2[22]~240_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[22]~234_combout ),
	.datad(!\RegFile|read_data2[22]~236_combout ),
	.datae(!\Control|WideOr5~0_combout ),
	.dataf(!\alu_b_mux|out[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[22]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[22]~30 .extended_lut = "off";
defparam \alu_b_mux|out[22]~30 .lut_mask = 64'h57FF000057FFFFFF;
defparam \alu_b_mux|out[22]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N0
cyclonev_lcell_comb \ALU|ShiftRight1~26 (
// Equation(s):
// \ALU|ShiftRight1~26_combout  = ( \alu_b_mux|out[21]~28_combout  & ( \alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[22]~30_combout ) ) ) ) # ( !\alu_b_mux|out[21]~28_combout  & ( \alu_a_mux|out[1]~1_combout  & ( 
// (\alu_b_mux|out[22]~30_combout  & \alu_a_mux|out[0]~0_combout ) ) ) ) # ( \alu_b_mux|out[21]~28_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[19]~24_combout ))) # (\alu_a_mux|out[0]~0_combout  & 
// (\alu_b_mux|out[20]~26_combout )) ) ) ) # ( !\alu_b_mux|out[21]~28_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[19]~24_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[20]~26_combout )) ) ) 
// )

	.dataa(!\alu_b_mux|out[22]~30_combout ),
	.datab(!\alu_b_mux|out[20]~26_combout ),
	.datac(!\alu_a_mux|out[0]~0_combout ),
	.datad(!\alu_b_mux|out[19]~24_combout ),
	.datae(!\alu_b_mux|out[21]~28_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~26 .extended_lut = "off";
defparam \ALU|ShiftRight1~26 .lut_mask = 64'h03F303F30505F5F5;
defparam \ALU|ShiftRight1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N45
cyclonev_lcell_comb \ALU|ShiftRight0~15 (
// Equation(s):
// \ALU|ShiftRight0~15_combout  = ( \ALU|ShiftRight1~25_combout  & ( (\ALU|ShiftRight1~26_combout ) # (\alu_a_mux|out[2]~2_combout ) ) ) # ( !\ALU|ShiftRight1~25_combout  & ( (!\alu_a_mux|out[2]~2_combout  & \ALU|ShiftRight1~26_combout ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ShiftRight1~26_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~15 .extended_lut = "off";
defparam \ALU|ShiftRight0~15 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \ALU|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N3
cyclonev_lcell_comb \ALU|ShiftRight1~35 (
// Equation(s):
// \ALU|ShiftRight1~35_combout  = ( \ALU|ShiftRight1~24_combout  & ( (\ALU|Equal0~1_combout ) # (\alu_b_mux|out[31]~47_combout ) ) ) # ( !\ALU|ShiftRight1~24_combout  & ( (\alu_b_mux|out[31]~47_combout  & !\ALU|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_b_mux|out[31]~47_combout ),
	.datad(!\ALU|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~35 .extended_lut = "off";
defparam \ALU|ShiftRight1~35 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ALU|ShiftRight1~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N21
cyclonev_lcell_comb \ALU|ShiftRight1~36 (
// Equation(s):
// \ALU|ShiftRight1~36_combout  = ( \ALU|O_out[3]~42_combout  & ( (!\alu_a_mux|out[4]~4_combout  & (((!\alu_a_mux|out[3]~3_combout )) # (\ALU|ShiftRight0~15_combout ))) # (\alu_a_mux|out[4]~4_combout  & (((\ALU|ShiftRight1~35_combout )))) ) ) # ( 
// !\ALU|O_out[3]~42_combout  & ( (!\alu_a_mux|out[4]~4_combout  & (\ALU|ShiftRight0~15_combout  & (\alu_a_mux|out[3]~3_combout ))) # (\alu_a_mux|out[4]~4_combout  & (((\ALU|ShiftRight1~35_combout )))) ) )

	.dataa(!\ALU|ShiftRight0~15_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\alu_a_mux|out[4]~4_combout ),
	.datad(!\ALU|ShiftRight1~35_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[3]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~36 .extended_lut = "off";
defparam \ALU|ShiftRight1~36 .lut_mask = 64'h101F101FD0DFD0DF;
defparam \ALU|ShiftRight1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N48
cyclonev_lcell_comb \ALU|ShiftRight0~18 (
// Equation(s):
// \ALU|ShiftRight0~18_combout  = ( !\alu_a_mux|out[2]~2_combout  & ( (!\alu_a_mux|out[4]~4_combout  & ((!\alu_a_mux|out[3]~3_combout  & (((\ALU|O_out[3]~42_combout )))) # (\alu_a_mux|out[3]~3_combout  & (((\ALU|ShiftRight0~15_combout )))))) # 
// (\alu_a_mux|out[4]~4_combout  & (!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~24_combout ))) ) ) # ( \alu_a_mux|out[2]~2_combout  & ( (!\alu_a_mux|out[4]~4_combout  & ((!\alu_a_mux|out[3]~3_combout  & (((\ALU|O_out[3]~42_combout )))) # 
// (\alu_a_mux|out[3]~3_combout  & (((\ALU|ShiftRight0~15_combout )))))) # (\alu_a_mux|out[4]~4_combout  & (!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight0~3_combout ))) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftRight0~3_combout ),
	.datad(!\ALU|ShiftRight0~15_combout ),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\ALU|O_out[3]~42_combout ),
	.datag(!\ALU|ShiftRight1~24_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~18 .extended_lut = "on";
defparam \ALU|ShiftRight0~18 .lut_mask = 64'h042604268CAE8CAE;
defparam \ALU|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N12
cyclonev_lcell_comb \ALU|ShiftLeft0~24 (
// Equation(s):
// \ALU|ShiftLeft0~24_combout  = ( \ALU|ShiftLeft0~15_combout  & ( \ALU|ShiftLeft0~23_combout  & ( (!\alu_a_mux|out[4]~4_combout  & ((!\alu_a_mux|out[3]~3_combout ) # ((!\alu_a_mux|out[2]~2_combout  & \ALU|ShiftLeft0~4_combout )))) ) ) ) # ( 
// !\ALU|ShiftLeft0~15_combout  & ( \ALU|ShiftLeft0~23_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[4]~4_combout  & ((!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~4_combout )))) ) ) ) # ( \ALU|ShiftLeft0~15_combout  & ( 
// !\ALU|ShiftLeft0~23_combout  & ( (!\alu_a_mux|out[4]~4_combout  & ((!\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout  & \ALU|ShiftLeft0~4_combout )) # (\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout )))) ) ) ) # ( 
// !\ALU|ShiftLeft0~15_combout  & ( !\ALU|ShiftLeft0~23_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~4_combout  & !\alu_a_mux|out[4]~4_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~4_combout ),
	.datad(!\alu_a_mux|out[4]~4_combout ),
	.datae(!\ALU|ShiftLeft0~15_combout ),
	.dataf(!\ALU|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~24 .extended_lut = "off";
defparam \ALU|ShiftLeft0~24 .lut_mask = 64'h020046008A00CE00;
defparam \ALU|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N24
cyclonev_lcell_comb \ALU|Mux52~0 (
// Equation(s):
// \ALU|Mux52~0_combout  = ( \ALU|ShiftRight0~18_combout  & ( \ALU|ShiftLeft0~24_combout  & ( ((!\Control|Selector9~5_combout  & ((\ALU|ShiftRight1~36_combout ))) # (\Control|Selector9~5_combout  & (\alu_b_mux|out[11]~61_combout ))) # 
// (\Control|Selector10~3_combout ) ) ) ) # ( !\ALU|ShiftRight0~18_combout  & ( \ALU|ShiftLeft0~24_combout  & ( (!\Control|Selector10~3_combout  & ((!\Control|Selector9~5_combout  & ((\ALU|ShiftRight1~36_combout ))) # (\Control|Selector9~5_combout  & 
// (\alu_b_mux|out[11]~61_combout )))) # (\Control|Selector10~3_combout  & (((\Control|Selector9~5_combout )))) ) ) ) # ( \ALU|ShiftRight0~18_combout  & ( !\ALU|ShiftLeft0~24_combout  & ( (!\Control|Selector10~3_combout  & ((!\Control|Selector9~5_combout  & 
// ((\ALU|ShiftRight1~36_combout ))) # (\Control|Selector9~5_combout  & (\alu_b_mux|out[11]~61_combout )))) # (\Control|Selector10~3_combout  & (((!\Control|Selector9~5_combout )))) ) ) ) # ( !\ALU|ShiftRight0~18_combout  & ( !\ALU|ShiftLeft0~24_combout  & ( 
// (!\Control|Selector10~3_combout  & ((!\Control|Selector9~5_combout  & ((\ALU|ShiftRight1~36_combout ))) # (\Control|Selector9~5_combout  & (\alu_b_mux|out[11]~61_combout )))) ) ) )

	.dataa(!\alu_b_mux|out[11]~61_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\ALU|ShiftRight1~36_combout ),
	.datad(!\Control|Selector9~5_combout ),
	.datae(!\ALU|ShiftRight0~18_combout ),
	.dataf(!\ALU|ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux52~0 .extended_lut = "off";
defparam \ALU|Mux52~0 .lut_mask = 64'h0C443F440C773F77;
defparam \ALU|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N9
cyclonev_lcell_comb \ALU|O_out[11]~85 (
// Equation(s):
// \ALU|O_out[11]~85_combout  = ( \ALU|Mux52~0_combout  & ( (\ALU|O_out[16]~84_combout  & ((!\ALU|Equal5~0_combout ) # (\alu_a_mux|out[11]~11_combout ))) ) ) # ( !\ALU|Mux52~0_combout  & ( (\ALU|Equal5~0_combout  & (\ALU|O_out[16]~84_combout  & 
// \alu_a_mux|out[11]~11_combout )) ) )

	.dataa(!\ALU|Equal5~0_combout ),
	.datab(!\ALU|O_out[16]~84_combout ),
	.datac(!\alu_a_mux|out[11]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Mux52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[11]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[11]~85 .extended_lut = "off";
defparam \ALU|O_out[11]~85 .lut_mask = 64'h0101010123232323;
defparam \ALU|O_out[11]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y21_N12
cyclonev_lcell_comb \ALU|O_out[11]~86 (
// Equation(s):
// \ALU|O_out[11]~86_combout  = ( \ALU|O_out[11]~85_combout  & ( (!\ALU|Equal2~1_combout ) # (\ALU|_~45_sumout ) ) ) # ( !\ALU|O_out[11]~85_combout  & ( (!\ALU|Equal2~1_combout  & ((\ALU|O_out[11]~83_combout ))) # (\ALU|Equal2~1_combout  & (\ALU|_~45_sumout 
// )) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal2~1_combout ),
	.datac(!\ALU|_~45_sumout ),
	.datad(!\ALU|O_out[11]~83_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[11]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[11]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[11]~86 .extended_lut = "off";
defparam \ALU|O_out[11]~86 .lut_mask = 64'h03CF03CFCFCFCFCF;
defparam \ALU|O_out[11]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N27
cyclonev_lcell_comb \DataMem|Selector20~0 (
// Equation(s):
// \DataMem|Selector20~0_combout  = ( \DataMem|Equal1~0_combout  & ( \DataMem|Equal0~5_combout  & ( (\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ) # (\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( 
// !\DataMem|Equal1~0_combout  & ( \DataMem|Equal0~5_combout  & ( \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  ) ) ) # ( \DataMem|Equal1~0_combout  & ( !\DataMem|Equal0~5_combout  & ( \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3  ) 
// ) )

	.dataa(gnd),
	.datab(!\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.datad(gnd),
	.datae(!\DataMem|Equal1~0_combout ),
	.dataf(!\DataMem|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector20~0 .extended_lut = "off";
defparam \DataMem|Selector20~0 .lut_mask = 64'h00000F0F33333F3F;
defparam \DataMem|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N33
cyclonev_lcell_comb \pc_to_reg_mux|out[11]~42 (
// Equation(s):
// \pc_to_reg_mux|out[11]~42_combout  = ( \DataMem|Selector4~0_combout  & ( ((!\pc_to_reg_mux|out[15]~29_combout  & (\ALU|O_out[11]~86_combout )) # (\pc_to_reg_mux|out[15]~29_combout  & ((\DataMem|Selector20~0_combout )))) # (\pc_to_reg_mux|out[8]~32_combout 
// ) ) ) # ( !\DataMem|Selector4~0_combout  & ( (!\pc_to_reg_mux|out[8]~32_combout  & ((!\pc_to_reg_mux|out[15]~29_combout  & (\ALU|O_out[11]~86_combout )) # (\pc_to_reg_mux|out[15]~29_combout  & ((\DataMem|Selector20~0_combout ))))) ) )

	.dataa(!\pc_to_reg_mux|out[8]~32_combout ),
	.datab(!\pc_to_reg_mux|out[15]~29_combout ),
	.datac(!\ALU|O_out[11]~86_combout ),
	.datad(!\DataMem|Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[11]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[11]~42 .extended_lut = "off";
defparam \pc_to_reg_mux|out[11]~42 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \pc_to_reg_mux|out[11]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y22_N54
cyclonev_lcell_comb \pc_to_reg_mux|out[11]~43 (
// Equation(s):
// \pc_to_reg_mux|out[11]~43_combout  = ( \pc_to_reg_mux|out[11]~42_combout  & ( \pc_to_reg_mux|out[8]~36_combout  ) ) # ( !\pc_to_reg_mux|out[11]~42_combout  & ( \pc_to_reg_mux|out[8]~36_combout  ) ) # ( \pc_to_reg_mux|out[11]~42_combout  & ( 
// !\pc_to_reg_mux|out[8]~36_combout  & ( ((\PCAdder|Add0~37_sumout  & \Control|Selector12~0_combout )) # (\pc_to_reg_mux|out[8]~34_combout ) ) ) ) # ( !\pc_to_reg_mux|out[11]~42_combout  & ( !\pc_to_reg_mux|out[8]~36_combout  & ( (\PCAdder|Add0~37_sumout  & 
// \Control|Selector12~0_combout ) ) ) )

	.dataa(!\pc_to_reg_mux|out[8]~34_combout ),
	.datab(!\PCAdder|Add0~37_sumout ),
	.datac(!\Control|Selector12~0_combout ),
	.datad(gnd),
	.datae(!\pc_to_reg_mux|out[11]~42_combout ),
	.dataf(!\pc_to_reg_mux|out[8]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[11]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[11]~43 .extended_lut = "off";
defparam \pc_to_reg_mux|out[11]~43 .lut_mask = 64'h03035757FFFFFFFF;
defparam \pc_to_reg_mux|out[11]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y21_N53
dffeas \RegFile|registers[11][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][11] .is_wysiwyg = "true";
defparam \RegFile|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N42
cyclonev_lcell_comb \RegFile|registers[8][11]~feeder (
// Equation(s):
// \RegFile|registers[8][11]~feeder_combout  = ( \pc_to_reg_mux|out[11]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[11]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][11]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y21_N43
dffeas \RegFile|registers[8][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][11] .is_wysiwyg = "true";
defparam \RegFile|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y21_N31
dffeas \RegFile|registers[10][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][11] .is_wysiwyg = "true";
defparam \RegFile|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N59
dffeas \RegFile|registers[9][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[11]~43_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][11] .is_wysiwyg = "true";
defparam \RegFile|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y21_N57
cyclonev_lcell_comb \RegFile|read_data2[11]~118 (
// Equation(s):
// \RegFile|read_data2[11]~118_combout  = ( \RegFile|registers[9][11]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[10][11]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[11][11]~q )) ) ) ) # ( !\RegFile|registers[9][11]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & ((\RegFile|registers[10][11]~q ))) # (\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[11][11]~q )) ) ) ) # ( \RegFile|registers[9][11]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[8][11]~q ) ) ) ) # ( !\RegFile|registers[9][11]~q  & ( 
// !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[8][11]~q  & !\InstructionMemory|rom~120_combout ) ) ) )

	.dataa(!\RegFile|registers[11][11]~q ),
	.datab(!\RegFile|registers[8][11]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[10][11]~q ),
	.datae(!\RegFile|registers[9][11]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[11]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[11]~118 .extended_lut = "off";
defparam \RegFile|read_data2[11]~118 .lut_mask = 64'h30303F3F05F505F5;
defparam \RegFile|read_data2[11]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N48
cyclonev_lcell_comb \RegFile|read_data2[11]~119 (
// Equation(s):
// \RegFile|read_data2[11]~119_combout  = ( \RegFile|read_data2[11]~118_combout  & ( !\InstructionMemory|rom~150_combout  & ( (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|read_data2[11]~118_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[11]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[11]~119 .extended_lut = "off";
defparam \RegFile|read_data2[11]~119 .lut_mask = 64'h00000F0000000000;
defparam \RegFile|read_data2[11]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N12
cyclonev_lcell_comb \alu_b_mux|out[11]~61 (
// Equation(s):
// \alu_b_mux|out[11]~61_combout  = ( !\Control|WideOr5~0_combout  & ( ((((\InstructionMemory|rom~150_combout  & \RegFile|read_data2[11]~117_combout )) # (\RegFile|read_data2[11]~119_combout )) # (\RegFile|read_data2[11]~123_combout )) ) ) # ( 
// \Control|WideOr5~0_combout  & ( ((\InstructionMemory|rom~84_combout  & (!\Control|Decoder1~1_combout ))) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\InstructionMemory|rom~84_combout ),
	.datac(!\Control|Decoder1~1_combout ),
	.datad(!\RegFile|read_data2[11]~119_combout ),
	.datae(!\Control|WideOr5~0_combout ),
	.dataf(!\RegFile|read_data2[11]~117_combout ),
	.datag(!\RegFile|read_data2[11]~123_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[11]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[11]~61 .extended_lut = "on";
defparam \alu_b_mux|out[11]~61 .lut_mask = 64'h0FFF30305FFF3030;
defparam \alu_b_mux|out[11]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N24
cyclonev_lcell_comb \ALU|ShiftLeft0~29 (
// Equation(s):
// \ALU|ShiftLeft0~29_combout  = ( \alu_b_mux|out[13]~14_combout  & ( \alu_b_mux|out[12]~13_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[14]~15_combout )) # (\alu_a_mux|out[1]~1_combout ))) # (\alu_a_mux|out[0]~0_combout  & 
// ((!\alu_a_mux|out[1]~1_combout ) # ((\alu_b_mux|out[11]~61_combout )))) ) ) ) # ( !\alu_b_mux|out[13]~14_combout  & ( \alu_b_mux|out[12]~13_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[14]~15_combout )) # (\alu_a_mux|out[1]~1_combout 
// ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[11]~61_combout ))) ) ) ) # ( \alu_b_mux|out[13]~14_combout  & ( !\alu_b_mux|out[12]~13_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (!\alu_a_mux|out[1]~1_combout  & 
// ((\alu_b_mux|out[14]~15_combout )))) # (\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout ) # ((\alu_b_mux|out[11]~61_combout )))) ) ) ) # ( !\alu_b_mux|out[13]~14_combout  & ( !\alu_b_mux|out[12]~13_combout  & ( (!\alu_a_mux|out[0]~0_combout  
// & (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[14]~15_combout )))) # (\alu_a_mux|out[0]~0_combout  & (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[11]~61_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\alu_a_mux|out[1]~1_combout ),
	.datac(!\alu_b_mux|out[11]~61_combout ),
	.datad(!\alu_b_mux|out[14]~15_combout ),
	.datae(!\alu_b_mux|out[13]~14_combout ),
	.dataf(!\alu_b_mux|out[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~29 .extended_lut = "off";
defparam \ALU|ShiftLeft0~29 .lut_mask = 64'h018945CD23AB67EF;
defparam \ALU|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N0
cyclonev_lcell_comb \ALU|ShiftLeft0~30 (
// Equation(s):
// \ALU|ShiftLeft0~30_combout  = ( \alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~29_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~21_combout )) # (\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~12_combout ))) ) ) ) # ( 
// !\alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~29_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~13_combout ) ) ) ) # ( \alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~29_combout  & ( (!\alu_a_mux|out[3]~3_combout  & 
// (\ALU|ShiftLeft0~21_combout )) # (\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~12_combout ))) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~29_combout  & ( (\alu_a_mux|out[3]~3_combout  & \ALU|ShiftLeft0~13_combout ) ) ) )

	.dataa(!\ALU|ShiftLeft0~21_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~13_combout ),
	.datad(!\ALU|ShiftLeft0~12_combout ),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\ALU|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~30 .extended_lut = "off";
defparam \ALU|ShiftLeft0~30 .lut_mask = 64'h03034477CFCF4477;
defparam \ALU|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N54
cyclonev_lcell_comb \ALU|O_out[30]~204 (
// Equation(s):
// \ALU|O_out[30]~204_combout  = ( \ALU|O_out[30]~187_combout  & ( \ALU|ShiftLeft0~41_combout  & ( (!\ALU|O_out[30]~186_combout  & (\alu_b_mux|out[29]~43_combout )) # (\ALU|O_out[30]~186_combout  & ((\alu_b_mux|out[27]~39_combout ))) ) ) ) # ( 
// !\ALU|O_out[30]~187_combout  & ( \ALU|ShiftLeft0~41_combout  & ( (!\ALU|O_out[30]~186_combout ) # (\alu_b_mux|out[28]~41_combout ) ) ) ) # ( \ALU|O_out[30]~187_combout  & ( !\ALU|ShiftLeft0~41_combout  & ( (!\ALU|O_out[30]~186_combout  & 
// (\alu_b_mux|out[29]~43_combout )) # (\ALU|O_out[30]~186_combout  & ((\alu_b_mux|out[27]~39_combout ))) ) ) ) # ( !\ALU|O_out[30]~187_combout  & ( !\ALU|ShiftLeft0~41_combout  & ( (\alu_b_mux|out[28]~41_combout  & \ALU|O_out[30]~186_combout ) ) ) )

	.dataa(!\alu_b_mux|out[29]~43_combout ),
	.datab(!\alu_b_mux|out[28]~41_combout ),
	.datac(!\ALU|O_out[30]~186_combout ),
	.datad(!\alu_b_mux|out[27]~39_combout ),
	.datae(!\ALU|O_out[30]~187_combout ),
	.dataf(!\ALU|ShiftLeft0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[30]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[30]~204 .extended_lut = "off";
defparam \ALU|O_out[30]~204 .lut_mask = 64'h0303505FF3F3505F;
defparam \ALU|O_out[30]~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N54
cyclonev_lcell_comb \ALU|O_out[30]~205 (
// Equation(s):
// \ALU|O_out[30]~205_combout  = ( \ALU|ShiftLeft0~37_combout  & ( \ALU|ShiftLeft0~45_combout  & ( ((!\ALU|O_out[30]~189_combout  & (\ALU|ShiftLeft0~30_combout )) # (\ALU|O_out[30]~189_combout  & ((\ALU|O_out[30]~204_combout )))) # 
// (\ALU|O_out[30]~190_combout ) ) ) ) # ( !\ALU|ShiftLeft0~37_combout  & ( \ALU|ShiftLeft0~45_combout  & ( (!\ALU|O_out[30]~189_combout  & (((\ALU|ShiftLeft0~30_combout )) # (\ALU|O_out[30]~190_combout ))) # (\ALU|O_out[30]~189_combout  & 
// (!\ALU|O_out[30]~190_combout  & ((\ALU|O_out[30]~204_combout )))) ) ) ) # ( \ALU|ShiftLeft0~37_combout  & ( !\ALU|ShiftLeft0~45_combout  & ( (!\ALU|O_out[30]~189_combout  & (!\ALU|O_out[30]~190_combout  & (\ALU|ShiftLeft0~30_combout ))) # 
// (\ALU|O_out[30]~189_combout  & (((\ALU|O_out[30]~204_combout )) # (\ALU|O_out[30]~190_combout ))) ) ) ) # ( !\ALU|ShiftLeft0~37_combout  & ( !\ALU|ShiftLeft0~45_combout  & ( (!\ALU|O_out[30]~190_combout  & ((!\ALU|O_out[30]~189_combout  & 
// (\ALU|ShiftLeft0~30_combout )) # (\ALU|O_out[30]~189_combout  & ((\ALU|O_out[30]~204_combout ))))) ) ) )

	.dataa(!\ALU|O_out[30]~189_combout ),
	.datab(!\ALU|O_out[30]~190_combout ),
	.datac(!\ALU|ShiftLeft0~30_combout ),
	.datad(!\ALU|O_out[30]~204_combout ),
	.datae(!\ALU|ShiftLeft0~37_combout ),
	.dataf(!\ALU|ShiftLeft0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[30]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[30]~205 .extended_lut = "off";
defparam \ALU|O_out[30]~205 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \ALU|O_out[30]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N54
cyclonev_lcell_comb \ALU|O_out[30]~206 (
// Equation(s):
// \ALU|O_out[30]~206_combout  = ( \alu_b_mux|out[30]~45_combout  & ( \ALU|O_out[30]~205_combout  & ( ((!\ALU|O_out[30]~192_combout  & (\alu_a_mux|out[30]~30_combout )) # (\ALU|O_out[30]~192_combout  & ((\ALU|O_out[30]~203_combout )))) # 
// (\ALU|O_out[30]~193_combout ) ) ) ) # ( !\alu_b_mux|out[30]~45_combout  & ( \ALU|O_out[30]~205_combout  & ( (!\ALU|O_out[30]~192_combout  & (((\ALU|O_out[30]~193_combout )) # (\alu_a_mux|out[30]~30_combout ))) # (\ALU|O_out[30]~192_combout  & 
// (((!\ALU|O_out[30]~193_combout  & \ALU|O_out[30]~203_combout )))) ) ) ) # ( \alu_b_mux|out[30]~45_combout  & ( !\ALU|O_out[30]~205_combout  & ( (!\ALU|O_out[30]~192_combout  & (\alu_a_mux|out[30]~30_combout  & (!\ALU|O_out[30]~193_combout ))) # 
// (\ALU|O_out[30]~192_combout  & (((\ALU|O_out[30]~203_combout ) # (\ALU|O_out[30]~193_combout )))) ) ) ) # ( !\alu_b_mux|out[30]~45_combout  & ( !\ALU|O_out[30]~205_combout  & ( (!\ALU|O_out[30]~193_combout  & ((!\ALU|O_out[30]~192_combout  & 
// (\alu_a_mux|out[30]~30_combout )) # (\ALU|O_out[30]~192_combout  & ((\ALU|O_out[30]~203_combout ))))) ) ) )

	.dataa(!\ALU|O_out[30]~192_combout ),
	.datab(!\alu_a_mux|out[30]~30_combout ),
	.datac(!\ALU|O_out[30]~193_combout ),
	.datad(!\ALU|O_out[30]~203_combout ),
	.datae(!\alu_b_mux|out[30]~45_combout ),
	.dataf(!\ALU|O_out[30]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[30]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[30]~206 .extended_lut = "off";
defparam \ALU|O_out[30]~206 .lut_mask = 64'h207025752A7A2F7F;
defparam \ALU|O_out[30]~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N27
cyclonev_lcell_comb \ALU|_~117 (
// Equation(s):
// \ALU|_~117_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[29]~43_combout  $ (((!\RegFile|read_data1[29]~162_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~115  ) + ( \ALU|_~114  ))
// \ALU|_~118  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[29]~43_combout  $ (((!\RegFile|read_data1[29]~162_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~115  ) + ( \ALU|_~114  ))
// \ALU|_~119  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[29]~162_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[29]~43_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_b_mux|out[29]~43_combout ),
	.datad(!\RegFile|read_data1[29]~162_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~114 ),
	.sharein(\ALU|_~115 ),
	.combout(),
	.sumout(\ALU|_~117_sumout ),
	.cout(\ALU|_~118 ),
	.shareout(\ALU|_~119 ));
// synopsys translate_off
defparam \ALU|_~117 .extended_lut = "off";
defparam \ALU|_~117 .lut_mask = 64'h000000820000C369;
defparam \ALU|_~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N30
cyclonev_lcell_comb \ALU|_~121 (
// Equation(s):
// \ALU|_~121_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[30]~45_combout  $ (((!\RegFile|read_data1[30]~168_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~119  ) + ( \ALU|_~118  ))
// \ALU|_~122  = CARRY(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[30]~45_combout  $ (((!\RegFile|read_data1[30]~168_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~119  ) + ( \ALU|_~118  ))
// \ALU|_~123  = SHARE((!\Control|WideOr1~2_combout  & (\RegFile|read_data1[30]~168_combout  & (!\Control|Selector9~5_combout  $ (\alu_b_mux|out[30]~45_combout )))))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\alu_b_mux|out[30]~45_combout ),
	.datad(!\RegFile|read_data1[30]~168_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~118 ),
	.sharein(\ALU|_~119 ),
	.combout(),
	.sumout(\ALU|_~121_sumout ),
	.cout(\ALU|_~122 ),
	.shareout(\ALU|_~123 ));
// synopsys translate_off
defparam \ALU|_~121 .extended_lut = "off";
defparam \ALU|_~121 .lut_mask = 64'h000000820000C369;
defparam \ALU|_~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N15
cyclonev_lcell_comb \ALU|O_out[30]~208 (
// Equation(s):
// \ALU|O_out[30]~208_combout  = ( \ALU|_~121_sumout  & ( ((!\ALU|O_out[1]~26_combout  & ((\ALU|O_out[30]~206_combout ) # (\ALU|Equal2~0_combout )))) # (\ALU|O_out[30]~207_combout ) ) ) # ( !\ALU|_~121_sumout  & ( ((!\ALU|Equal2~0_combout  & 
// (!\ALU|O_out[1]~26_combout  & \ALU|O_out[30]~206_combout ))) # (\ALU|O_out[30]~207_combout ) ) )

	.dataa(!\ALU|Equal2~0_combout ),
	.datab(!\ALU|O_out[1]~26_combout ),
	.datac(!\ALU|O_out[30]~207_combout ),
	.datad(!\ALU|O_out[30]~206_combout ),
	.datae(gnd),
	.dataf(!\ALU|_~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[30]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[30]~208 .extended_lut = "off";
defparam \ALU|O_out[30]~208 .lut_mask = 64'h0F8F0F8F4FCF4FCF;
defparam \ALU|O_out[30]~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N18
cyclonev_lcell_comb \branch_adder|Add0~105 (
// Equation(s):
// \branch_adder|Add0~105_sumout  = SUM(( \PCAdder|Add0~105_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~102  ))
// \branch_adder|Add0~106  = CARRY(( \PCAdder|Add0~105_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~102  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~296_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~105_sumout ),
	.cout(\branch_adder|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~105 .extended_lut = "off";
defparam \branch_adder|Add0~105 .lut_mask = 64'h0000FFBB00000F0F;
defparam \branch_adder|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N21
cyclonev_lcell_comb \branch_adder|Add0~109 (
// Equation(s):
// \branch_adder|Add0~109_sumout  = SUM(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \PCAdder|Add0~109_sumout  ) + ( \branch_adder|Add0~106  ))
// \branch_adder|Add0~110  = CARRY(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \PCAdder|Add0~109_sumout  ) + ( \branch_adder|Add0~106  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~296_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCAdder|Add0~109_sumout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~109_sumout ),
	.cout(\branch_adder|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~109 .extended_lut = "off";
defparam \branch_adder|Add0~109 .lut_mask = 64'h0000FF0000000404;
defparam \branch_adder|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N57
cyclonev_lcell_comb \pc_mux|Mux2~0 (
// Equation(s):
// \pc_mux|Mux2~0_combout  = ( \RegFile|read_data1[29]~162_combout  & ( (!\pc_src[0]~1_combout  & (((\PCAdder|Add0~109_sumout )))) # (\pc_src[0]~1_combout  & (((\branch_adder|Add0~109_sumout )) # (\pc_src[1]~2_combout ))) ) ) # ( 
// !\RegFile|read_data1[29]~162_combout  & ( (!\pc_src[0]~1_combout  & (((\PCAdder|Add0~109_sumout )))) # (\pc_src[0]~1_combout  & (!\pc_src[1]~2_combout  & ((\branch_adder|Add0~109_sumout )))) ) )

	.dataa(!\pc_src[0]~1_combout ),
	.datab(!\pc_src[1]~2_combout ),
	.datac(!\PCAdder|Add0~109_sumout ),
	.datad(!\branch_adder|Add0~109_sumout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[29]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux2~0 .extended_lut = "off";
defparam \pc_mux|Mux2~0 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \pc_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y21_N59
dffeas \PC|pc_out[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[29] .is_wysiwyg = "true";
defparam \PC|pc_out[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N18
cyclonev_lcell_comb \PCAdder|Add0~105 (
// Equation(s):
// \PCAdder|Add0~105_sumout  = SUM(( \PC|pc_out [28] ) + ( GND ) + ( \PCAdder|Add0~102  ))
// \PCAdder|Add0~106  = CARRY(( \PC|pc_out [28] ) + ( GND ) + ( \PCAdder|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~105_sumout ),
	.cout(\PCAdder|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~105 .extended_lut = "off";
defparam \PCAdder|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCAdder|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N21
cyclonev_lcell_comb \PCAdder|Add0~109 (
// Equation(s):
// \PCAdder|Add0~109_sumout  = SUM(( \PC|pc_out [29] ) + ( GND ) + ( \PCAdder|Add0~106  ))
// \PCAdder|Add0~110  = CARRY(( \PC|pc_out [29] ) + ( GND ) + ( \PCAdder|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~109_sumout ),
	.cout(\PCAdder|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~109 .extended_lut = "off";
defparam \PCAdder|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCAdder|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N24
cyclonev_lcell_comb \branch_adder|Add0~113 (
// Equation(s):
// \branch_adder|Add0~113_sumout  = SUM(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \PCAdder|Add0~113_sumout  ) + ( \branch_adder|Add0~110  ))
// \branch_adder|Add0~114  = CARRY(( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \PCAdder|Add0~113_sumout  ) + ( \branch_adder|Add0~110  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~296_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCAdder|Add0~113_sumout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~113_sumout ),
	.cout(\branch_adder|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~113 .extended_lut = "off";
defparam \branch_adder|Add0~113 .lut_mask = 64'h0000FF0000000404;
defparam \branch_adder|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N54
cyclonev_lcell_comb \pc_mux|Mux1~0 (
// Equation(s):
// \pc_mux|Mux1~0_combout  = ( \branch_adder|Add0~113_sumout  & ( (!\pc_src[0]~1_combout  & (((\PCAdder|Add0~113_sumout )))) # (\pc_src[0]~1_combout  & ((!\pc_src[1]~2_combout ) # ((\RegFile|read_data1[30]~168_combout )))) ) ) # ( 
// !\branch_adder|Add0~113_sumout  & ( (!\pc_src[0]~1_combout  & (((\PCAdder|Add0~113_sumout )))) # (\pc_src[0]~1_combout  & (\pc_src[1]~2_combout  & ((\RegFile|read_data1[30]~168_combout )))) ) )

	.dataa(!\pc_src[0]~1_combout ),
	.datab(!\pc_src[1]~2_combout ),
	.datac(!\PCAdder|Add0~113_sumout ),
	.datad(!\RegFile|read_data1[30]~168_combout ),
	.datae(gnd),
	.dataf(!\branch_adder|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux1~0 .extended_lut = "off";
defparam \pc_mux|Mux1~0 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \pc_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y21_N56
dffeas \PC|pc_out[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[30] .is_wysiwyg = "true";
defparam \PC|pc_out[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N24
cyclonev_lcell_comb \PCAdder|Add0~113 (
// Equation(s):
// \PCAdder|Add0~113_sumout  = SUM(( \PC|pc_out [30] ) + ( GND ) + ( \PCAdder|Add0~110  ))
// \PCAdder|Add0~114  = CARRY(( \PC|pc_out [30] ) + ( GND ) + ( \PCAdder|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~113_sumout ),
	.cout(\PCAdder|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~113 .extended_lut = "off";
defparam \PCAdder|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCAdder|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N42
cyclonev_lcell_comb \pc_to_reg_mux|out[30]~68 (
// Equation(s):
// \pc_to_reg_mux|out[30]~68_combout  = ( \DataMem|Selector1~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~113_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[30]~208_combout ))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector1~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~113_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  
// & (\ALU|O_out[30]~208_combout )))) # (\pc_to_reg_mux|out[1]~0_combout  & (((\pc_to_reg_mux|out[22]~53_combout )))) ) ) ) # ( \DataMem|Selector1~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~113_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[30]~208_combout )))) # (\pc_to_reg_mux|out[1]~0_combout  & (((!\pc_to_reg_mux|out[22]~53_combout )))) ) ) ) # ( 
// !\DataMem|Selector1~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~113_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[30]~208_combout )))) ) ) )

	.dataa(!\ALU|O_out[30]~208_combout ),
	.datab(!\pc_to_reg_mux|out[1]~0_combout ),
	.datac(!\pc_to_reg_mux|out[22]~53_combout ),
	.datad(!\PCAdder|Add0~113_sumout ),
	.datae(!\DataMem|Selector1~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[30]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[30]~68 .extended_lut = "off";
defparam \pc_to_reg_mux|out[30]~68 .lut_mask = 64'h04C434F407C737F7;
defparam \pc_to_reg_mux|out[30]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y21_N20
dffeas \RegFile|registers[11][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][30] .is_wysiwyg = "true";
defparam \RegFile|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N39
cyclonev_lcell_comb \RegFile|registers[10][30]~feeder (
// Equation(s):
// \RegFile|registers[10][30]~feeder_combout  = ( \pc_to_reg_mux|out[30]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[30]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][30]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y21_N40
dffeas \RegFile|registers[10][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][30] .is_wysiwyg = "true";
defparam \RegFile|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N42
cyclonev_lcell_comb \RegFile|registers[9][30]~feeder (
// Equation(s):
// \RegFile|registers[9][30]~feeder_combout  = ( \pc_to_reg_mux|out[30]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[30]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[9][30]~feeder .extended_lut = "off";
defparam \RegFile|registers[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y21_N44
dffeas \RegFile|registers[9][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][30] .is_wysiwyg = "true";
defparam \RegFile|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y21_N53
dffeas \RegFile|registers[8][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[30]~68_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][30] .is_wysiwyg = "true";
defparam \RegFile|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y21_N21
cyclonev_lcell_comb \RegFile|read_data2[30]~323 (
// Equation(s):
// \RegFile|read_data2[30]~323_combout  = ( \RegFile|registers[8][30]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[9][30]~q ))) # (\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[11][30]~q )) ) ) ) # ( !\RegFile|registers[8][30]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & ((\RegFile|registers[9][30]~q ))) # (\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[11][30]~q )) ) ) ) # ( \RegFile|registers[8][30]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout ) # (\RegFile|registers[10][30]~q ) ) ) ) # ( !\RegFile|registers[8][30]~q  & ( 
// !\InstructionMemory|rom~120_combout  & ( (\RegFile|registers[10][30]~q  & \InstructionMemory|rom~130_combout ) ) ) )

	.dataa(!\RegFile|registers[11][30]~q ),
	.datab(!\RegFile|registers[10][30]~q ),
	.datac(!\RegFile|registers[9][30]~q ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|registers[8][30]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[30]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[30]~323 .extended_lut = "off";
defparam \RegFile|read_data2[30]~323 .lut_mask = 64'h0033FF330F550F55;
defparam \RegFile|read_data2[30]~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y21_N36
cyclonev_lcell_comb \RegFile|read_data2[30]~324 (
// Equation(s):
// \RegFile|read_data2[30]~324_combout  = ( \RegFile|read_data2[30]~323_combout  & ( !\InstructionMemory|rom~150_combout  & ( (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[30]~323_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[30]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[30]~324 .extended_lut = "off";
defparam \RegFile|read_data2[30]~324 .lut_mask = 64'h0000505000000000;
defparam \RegFile|read_data2[30]~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N15
cyclonev_lcell_comb \alu_b_mux|out[30]~44 (
// Equation(s):
// \alu_b_mux|out[30]~44_combout  = ( \InstructionMemory|rom~107_combout  & ( \Control|Decoder1~1_combout  ) ) # ( \InstructionMemory|rom~107_combout  & ( !\Control|Decoder1~1_combout  & ( (\InstructionMemory|rom~110_combout  & 
// ((!\InstructionMemory|rom~200_combout ) # ((!\Control|MemSize~0_combout ) # (\InstructionMemory|rom~209_combout )))) ) ) ) # ( !\InstructionMemory|rom~107_combout  & ( !\Control|Decoder1~1_combout  & ( (\InstructionMemory|rom~110_combout  & 
// ((!\InstructionMemory|rom~200_combout ) # ((!\Control|MemSize~0_combout ) # (\InstructionMemory|rom~209_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~110_combout ),
	.datab(!\InstructionMemory|rom~200_combout ),
	.datac(!\Control|MemSize~0_combout ),
	.datad(!\InstructionMemory|rom~209_combout ),
	.datae(!\InstructionMemory|rom~107_combout ),
	.dataf(!\Control|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[30]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[30]~44 .extended_lut = "off";
defparam \alu_b_mux|out[30]~44 .lut_mask = 64'h545554550000FFFF;
defparam \alu_b_mux|out[30]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y21_N48
cyclonev_lcell_comb \alu_b_mux|out[30]~45 (
// Equation(s):
// \alu_b_mux|out[30]~45_combout  = ( \alu_b_mux|out[30]~44_combout  & ( \RegFile|read_data2[30]~328_combout  ) ) # ( !\alu_b_mux|out[30]~44_combout  & ( \RegFile|read_data2[30]~328_combout  & ( !\Control|WideOr5~0_combout  ) ) ) # ( 
// \alu_b_mux|out[30]~44_combout  & ( !\RegFile|read_data2[30]~328_combout  & ( (((\InstructionMemory|rom~150_combout  & \RegFile|read_data2[30]~322_combout )) # (\RegFile|read_data2[30]~324_combout )) # (\Control|WideOr5~0_combout ) ) ) ) # ( 
// !\alu_b_mux|out[30]~44_combout  & ( !\RegFile|read_data2[30]~328_combout  & ( (!\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~150_combout  & \RegFile|read_data2[30]~322_combout )) # (\RegFile|read_data2[30]~324_combout ))) ) ) )

	.dataa(!\Control|WideOr5~0_combout ),
	.datab(!\RegFile|read_data2[30]~324_combout ),
	.datac(!\InstructionMemory|rom~150_combout ),
	.datad(!\RegFile|read_data2[30]~322_combout ),
	.datae(!\alu_b_mux|out[30]~44_combout ),
	.dataf(!\RegFile|read_data2[30]~328_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[30]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[30]~45 .extended_lut = "off";
defparam \alu_b_mux|out[30]~45 .lut_mask = 64'h222A777FAAAAFFFF;
defparam \alu_b_mux|out[30]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y21_N54
cyclonev_lcell_comb \ALU|ShiftRight1~13 (
// Equation(s):
// \ALU|ShiftRight1~13_combout  = ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[31]~47_combout  ) ) # ( !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[29]~43_combout )) # (\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[30]~45_combout ))) ) )

	.dataa(!\alu_b_mux|out[29]~43_combout ),
	.datab(!\alu_b_mux|out[31]~47_combout ),
	.datac(!\alu_b_mux|out[30]~45_combout ),
	.datad(!\alu_a_mux|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~13 .extended_lut = "off";
defparam \ALU|ShiftRight1~13 .lut_mask = 64'h550F550F33333333;
defparam \ALU|ShiftRight1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y21_N6
cyclonev_lcell_comb \ALU|ShiftRight1~32 (
// Equation(s):
// \ALU|ShiftRight1~32_combout  = ( \ALU|ShiftRight1~11_combout  & ( \ALU|ShiftRight1~14_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # ((!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~13_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// (\alu_b_mux|out[31]~47_combout ))) ) ) ) # ( !\ALU|ShiftRight1~11_combout  & ( \ALU|ShiftRight1~14_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftRight1~13_combout  & \alu_a_mux|out[3]~3_combout )))) # (\alu_a_mux|out[2]~2_combout  & 
// (((!\alu_a_mux|out[3]~3_combout )) # (\alu_b_mux|out[31]~47_combout ))) ) ) ) # ( \ALU|ShiftRight1~11_combout  & ( !\ALU|ShiftRight1~14_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftRight1~13_combout )))) # 
// (\alu_a_mux|out[2]~2_combout  & (\alu_b_mux|out[31]~47_combout  & ((\alu_a_mux|out[3]~3_combout )))) ) ) ) # ( !\ALU|ShiftRight1~11_combout  & ( !\ALU|ShiftRight1~14_combout  & ( (\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & 
// ((\ALU|ShiftRight1~13_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\alu_b_mux|out[31]~47_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_b_mux|out[31]~47_combout ),
	.datac(!\ALU|ShiftRight1~13_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\ALU|ShiftRight1~11_combout ),
	.dataf(!\ALU|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~32 .extended_lut = "off";
defparam \ALU|ShiftRight1~32 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \ALU|ShiftRight1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y21_N36
cyclonev_lcell_comb \ALU|ShiftRight0~6 (
// Equation(s):
// \ALU|ShiftRight0~6_combout  = ( \ALU|ShiftRight1~11_combout  & ( \ALU|ShiftRight1~14_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # ((!\alu_a_mux|out[2]~2_combout  & \ALU|ShiftRight0~0_combout )) ) ) ) # ( !\ALU|ShiftRight1~11_combout  & ( 
// \ALU|ShiftRight1~14_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight0~0_combout  & \alu_a_mux|out[3]~3_combout )) # (\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout ))) ) ) ) # ( \ALU|ShiftRight1~11_combout  & ( 
// !\ALU|ShiftRight1~14_combout  & ( (!\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftRight0~0_combout ))) ) ) ) # ( !\ALU|ShiftRight1~11_combout  & ( !\ALU|ShiftRight1~14_combout  & ( (!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftRight0~0_combout  & \alu_a_mux|out[3]~3_combout )) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(gnd),
	.datac(!\ALU|ShiftRight0~0_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\ALU|ShiftRight1~11_combout ),
	.dataf(!\ALU|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~6 .extended_lut = "off";
defparam \ALU|ShiftRight0~6 .lut_mask = 64'h000AAA0A550AFF0A;
defparam \ALU|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y22_N12
cyclonev_lcell_comb \ALU|O_out[5]~57 (
// Equation(s):
// \ALU|O_out[5]~57_combout  = ( \ALU|ShiftRight1~10_combout  & ( \ALU|ShiftRight1~16_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # ((!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~15_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftRight1~12_combout ))) ) ) ) # ( !\ALU|ShiftRight1~10_combout  & ( \ALU|ShiftRight1~16_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((\alu_a_mux|out[2]~2_combout )))) # (\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & 
// ((\ALU|ShiftRight1~15_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~12_combout )))) ) ) ) # ( \ALU|ShiftRight1~10_combout  & ( !\ALU|ShiftRight1~16_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout )))) # 
// (\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~15_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~12_combout )))) ) ) ) # ( !\ALU|ShiftRight1~10_combout  & ( !\ALU|ShiftRight1~16_combout  & ( 
// (\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~15_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~12_combout )))) ) ) )

	.dataa(!\ALU|ShiftRight1~12_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftRight1~15_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(!\ALU|ShiftRight1~10_combout ),
	.dataf(!\ALU|ShiftRight1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[5]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[5]~57 .extended_lut = "off";
defparam \ALU|O_out[5]~57 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \ALU|O_out[5]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y22_N18
cyclonev_lcell_comb \ALU|O_out[5]~58 (
// Equation(s):
// \ALU|O_out[5]~58_combout  = ( \ALU|ShiftRight0~6_combout  & ( \ALU|O_out[5]~57_combout  & ( (!\alu_a_mux|out[4]~4_combout ) # ((\Control|Selector10~3_combout ) # (\ALU|ShiftRight1~32_combout )) ) ) ) # ( !\ALU|ShiftRight0~6_combout  & ( 
// \ALU|O_out[5]~57_combout  & ( (!\alu_a_mux|out[4]~4_combout ) # ((\ALU|ShiftRight1~32_combout  & !\Control|Selector10~3_combout )) ) ) ) # ( \ALU|ShiftRight0~6_combout  & ( !\ALU|O_out[5]~57_combout  & ( (\alu_a_mux|out[4]~4_combout  & 
// ((\Control|Selector10~3_combout ) # (\ALU|ShiftRight1~32_combout ))) ) ) ) # ( !\ALU|ShiftRight0~6_combout  & ( !\ALU|O_out[5]~57_combout  & ( (\alu_a_mux|out[4]~4_combout  & (\ALU|ShiftRight1~32_combout  & !\Control|Selector10~3_combout )) ) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(gnd),
	.datac(!\ALU|ShiftRight1~32_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(!\ALU|ShiftRight0~6_combout ),
	.dataf(!\ALU|O_out[5]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[5]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[5]~58 .extended_lut = "off";
defparam \ALU|O_out[5]~58 .lut_mask = 64'h05000555AFAAAFFF;
defparam \ALU|O_out[5]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y22_N12
cyclonev_lcell_comb \ALU|O_out[5]~59 (
// Equation(s):
// \ALU|O_out[5]~59_combout  = ( \alu_b_mux|out[5]~6_combout  & ( \ALU|O_out[5]~58_combout  & ( (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~23_combout ) # ((\ALU|ShiftLeft0~11_combout  & !\ALU|O_out[7]~50_combout )))) ) ) ) # ( !\alu_b_mux|out[5]~6_combout 
//  & ( \ALU|O_out[5]~58_combout  & ( (\ALU|O_out[7]~48_combout  & (!\ALU|O_out[7]~50_combout  & ((!\ALU|O_out[7]~23_combout ) # (\ALU|ShiftLeft0~11_combout )))) ) ) ) # ( \alu_b_mux|out[5]~6_combout  & ( !\ALU|O_out[5]~58_combout  & ( 
// (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~23_combout  & ((\ALU|O_out[7]~50_combout ))) # (\ALU|O_out[7]~23_combout  & (\ALU|ShiftLeft0~11_combout  & !\ALU|O_out[7]~50_combout )))) ) ) ) # ( !\alu_b_mux|out[5]~6_combout  & ( !\ALU|O_out[5]~58_combout  
// & ( (\ALU|O_out[7]~23_combout  & (\ALU|O_out[7]~48_combout  & (\ALU|ShiftLeft0~11_combout  & !\ALU|O_out[7]~50_combout ))) ) ) )

	.dataa(!\ALU|O_out[7]~23_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\ALU|ShiftLeft0~11_combout ),
	.datad(!\ALU|O_out[7]~50_combout ),
	.datae(!\alu_b_mux|out[5]~6_combout ),
	.dataf(!\ALU|O_out[5]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[5]~59 .extended_lut = "off";
defparam \ALU|O_out[5]~59 .lut_mask = 64'h0100012223002322;
defparam \ALU|O_out[5]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y22_N0
cyclonev_lcell_comb \ALU|O_out[5]~244 (
// Equation(s):
// \ALU|O_out[5]~244_combout  = ( !\ALU|O_out[7]~54_combout  & ( ((!\ALU|Equal2~1_combout  & (((\alu_a_mux|out[5]~5_combout )))) # (\ALU|Equal2~1_combout  & (\ALU|_~21_sumout ))) ) ) # ( \ALU|O_out[7]~54_combout  & ( (!\ALU|Equal2~1_combout  & 
// (((!\ALU|Equal5~1_combout  & ((\ALU|O_out[5]~59_combout ) # (\ALU|O_out[5]~56_combout )))))) # (\ALU|Equal2~1_combout  & (\ALU|_~21_sumout )) ) )

	.dataa(!\ALU|_~21_sumout ),
	.datab(!\ALU|O_out[5]~56_combout ),
	.datac(!\ALU|Equal5~1_combout ),
	.datad(!\ALU|Equal2~1_combout ),
	.datae(!\ALU|O_out[7]~54_combout ),
	.dataf(!\ALU|O_out[5]~59_combout ),
	.datag(!\alu_a_mux|out[5]~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[5]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[5]~244 .extended_lut = "on";
defparam \ALU|O_out[5]~244 .lut_mask = 64'h0F5530550F55F055;
defparam \ALU|O_out[5]~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N54
cyclonev_lcell_comb \pc_to_reg_mux|out[4]~11 (
// Equation(s):
// \pc_to_reg_mux|out[4]~11_combout  = ( \ALU|O_out[0]~9_combout  & ( (\Control|LoadType[1]~0_combout  & !\InstructionMemory|rom~189_combout ) ) )

	.dataa(gnd),
	.datab(!\Control|LoadType[1]~0_combout ),
	.datac(!\InstructionMemory|rom~189_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|O_out[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[4]~11 .extended_lut = "off";
defparam \pc_to_reg_mux|out[4]~11 .lut_mask = 64'h0000000030303030;
defparam \pc_to_reg_mux|out[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N9
cyclonev_lcell_comb \pc_to_reg_mux|out[4]~1 (
// Equation(s):
// \pc_to_reg_mux|out[4]~1_combout  = ( !\ALU|O_out[1]~29_combout  & ( \Control|LoadType[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|LoadType[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|O_out[1]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[4]~1 .extended_lut = "off";
defparam \pc_to_reg_mux|out[4]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \pc_to_reg_mux|out[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N0
cyclonev_lcell_comb \pc_to_reg_mux|out[4]~9 (
// Equation(s):
// \pc_to_reg_mux|out[4]~9_combout  = ( \DataMem|ser|Equal0~1_combout  & ( \DataMem|ser|Equal0~3_combout  & ( (\DataMem|ser|Equal0~0_combout  & ((!\ALU|O_out[31]~213_combout ) # (\DataMem|ser|s_rden_out~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\ALU|O_out[31]~213_combout ),
	.datac(!\DataMem|ser|s_rden_out~0_combout ),
	.datad(!\DataMem|ser|Equal0~0_combout ),
	.datae(!\DataMem|ser|Equal0~1_combout ),
	.dataf(!\DataMem|ser|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[4]~9 .extended_lut = "off";
defparam \pc_to_reg_mux|out[4]~9 .lut_mask = 64'h00000000000000CF;
defparam \pc_to_reg_mux|out[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \serial_in[5]~input (
	.i(serial_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[5]~input_o ));
// synopsys translate_off
defparam \serial_in[5]~input .bus_hold = "false";
defparam \serial_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N12
cyclonev_lcell_comb \ALU|O_out[2]~219 (
// Equation(s):
// \ALU|O_out[2]~219_combout  = (!\ALU|Equal2~0_combout  & !\ALU|O_out[1]~26_combout )

	.dataa(!\ALU|Equal2~0_combout ),
	.datab(!\ALU|O_out[1]~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[2]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[2]~219 .extended_lut = "off";
defparam \ALU|O_out[2]~219 .lut_mask = 64'h8888888888888888;
defparam \ALU|O_out[2]~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N27
cyclonev_lcell_comb \DataMem|Equal0~13 (
// Equation(s):
// \DataMem|Equal0~13_combout  = ( !\ALU|O_out[30]~207_combout  & ( (!\ALU|O_out[17]~124_combout  & ((!\ALU|O_out[30]~206_combout ) # (!\ALU|O_out[2]~219_combout ))) ) )

	.dataa(gnd),
	.datab(!\ALU|O_out[30]~206_combout ),
	.datac(!\ALU|O_out[2]~219_combout ),
	.datad(!\ALU|O_out[17]~124_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[30]~207_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~13 .extended_lut = "off";
defparam \DataMem|Equal0~13 .lut_mask = 64'hFC00FC0000000000;
defparam \DataMem|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N0
cyclonev_lcell_comb \DataMem|Equal0~7 (
// Equation(s):
// \DataMem|Equal0~7_combout  = ( \DataMem|Equal0~13_combout  & ( !\ALU|O_out[18]~133_combout  & ( (!\ALU|O_out[19]~139_combout  & ((!\ALU|Equal2~0_combout ) # ((!\ALU|_~121_sumout ) # (\ALU|O_out[1]~26_combout )))) ) ) )

	.dataa(!\ALU|Equal2~0_combout ),
	.datab(!\ALU|O_out[1]~26_combout ),
	.datac(!\ALU|_~121_sumout ),
	.datad(!\ALU|O_out[19]~139_combout ),
	.datae(!\DataMem|Equal0~13_combout ),
	.dataf(!\ALU|O_out[18]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~7 .extended_lut = "off";
defparam \DataMem|Equal0~7 .lut_mask = 64'h0000FB0000000000;
defparam \DataMem|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N18
cyclonev_lcell_comb \ALU|O_out[29]~197 (
// Equation(s):
// \ALU|O_out[29]~197_combout  = ( \ALU|ShiftRight1~13_combout  & ( \ALU|ShiftRight0~0_combout  & ( (!\alu_a_mux|out[4]~4_combout  & (((!\Control|Selector10~3_combout  & \alu_b_mux|out[31]~47_combout )) # (\ALU|Equal0~1_combout ))) # 
// (\alu_a_mux|out[4]~4_combout  & (!\Control|Selector10~3_combout  & (\alu_b_mux|out[31]~47_combout ))) ) ) ) # ( !\ALU|ShiftRight1~13_combout  & ( \ALU|ShiftRight0~0_combout  & ( (!\Control|Selector10~3_combout  & (\alu_b_mux|out[31]~47_combout  & 
// ((!\ALU|Equal0~1_combout ) # (\alu_a_mux|out[4]~4_combout )))) # (\Control|Selector10~3_combout  & (!\alu_a_mux|out[4]~4_combout  & ((\ALU|Equal0~1_combout )))) ) ) ) # ( \ALU|ShiftRight1~13_combout  & ( !\ALU|ShiftRight0~0_combout  & ( 
// (!\Control|Selector10~3_combout  & (((!\alu_a_mux|out[4]~4_combout  & \ALU|Equal0~1_combout )) # (\alu_b_mux|out[31]~47_combout ))) ) ) ) # ( !\ALU|ShiftRight1~13_combout  & ( !\ALU|ShiftRight0~0_combout  & ( (!\Control|Selector10~3_combout  & 
// (\alu_b_mux|out[31]~47_combout  & ((!\ALU|Equal0~1_combout ) # (\alu_a_mux|out[4]~4_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\alu_b_mux|out[31]~47_combout ),
	.datad(!\ALU|Equal0~1_combout ),
	.datae(!\ALU|ShiftRight1~13_combout ),
	.dataf(!\ALU|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[29]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[29]~197 .extended_lut = "off";
defparam \ALU|O_out[29]~197 .lut_mask = 64'h0C040C8C0C260CAE;
defparam \ALU|O_out[29]~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y21_N24
cyclonev_lcell_comb \ALU|O_out[29]~198 (
// Equation(s):
// \ALU|O_out[29]~198_combout  = ( \ALU|O_out[30]~187_combout  & ( \ALU|ShiftLeft0~40_combout  & ( (!\ALU|O_out[30]~186_combout  & ((\alu_b_mux|out[28]~41_combout ))) # (\ALU|O_out[30]~186_combout  & (\alu_b_mux|out[26]~37_combout )) ) ) ) # ( 
// !\ALU|O_out[30]~187_combout  & ( \ALU|ShiftLeft0~40_combout  & ( (!\ALU|O_out[30]~186_combout ) # (\alu_b_mux|out[27]~39_combout ) ) ) ) # ( \ALU|O_out[30]~187_combout  & ( !\ALU|ShiftLeft0~40_combout  & ( (!\ALU|O_out[30]~186_combout  & 
// ((\alu_b_mux|out[28]~41_combout ))) # (\ALU|O_out[30]~186_combout  & (\alu_b_mux|out[26]~37_combout )) ) ) ) # ( !\ALU|O_out[30]~187_combout  & ( !\ALU|ShiftLeft0~40_combout  & ( (\alu_b_mux|out[27]~39_combout  & \ALU|O_out[30]~186_combout ) ) ) )

	.dataa(!\alu_b_mux|out[26]~37_combout ),
	.datab(!\alu_b_mux|out[27]~39_combout ),
	.datac(!\ALU|O_out[30]~186_combout ),
	.datad(!\alu_b_mux|out[28]~41_combout ),
	.datae(!\ALU|O_out[30]~187_combout ),
	.dataf(!\ALU|ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[29]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[29]~198 .extended_lut = "off";
defparam \ALU|O_out[29]~198 .lut_mask = 64'h030305F5F3F305F5;
defparam \ALU|O_out[29]~198 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N30
cyclonev_lcell_comb \ALU|O_out[29]~199 (
// Equation(s):
// \ALU|O_out[29]~199_combout  = ( \ALU|O_out[29]~198_combout  & ( \ALU|ShiftLeft0~28_combout  & ( (!\ALU|O_out[30]~190_combout ) # ((!\ALU|O_out[30]~189_combout  & ((\ALU|ShiftLeft0~44_combout ))) # (\ALU|O_out[30]~189_combout  & (\ALU|ShiftLeft0~36_combout 
// ))) ) ) ) # ( !\ALU|O_out[29]~198_combout  & ( \ALU|ShiftLeft0~28_combout  & ( (!\ALU|O_out[30]~190_combout  & (((!\ALU|O_out[30]~189_combout )))) # (\ALU|O_out[30]~190_combout  & ((!\ALU|O_out[30]~189_combout  & ((\ALU|ShiftLeft0~44_combout ))) # 
// (\ALU|O_out[30]~189_combout  & (\ALU|ShiftLeft0~36_combout )))) ) ) ) # ( \ALU|O_out[29]~198_combout  & ( !\ALU|ShiftLeft0~28_combout  & ( (!\ALU|O_out[30]~190_combout  & (((\ALU|O_out[30]~189_combout )))) # (\ALU|O_out[30]~190_combout  & 
// ((!\ALU|O_out[30]~189_combout  & ((\ALU|ShiftLeft0~44_combout ))) # (\ALU|O_out[30]~189_combout  & (\ALU|ShiftLeft0~36_combout )))) ) ) ) # ( !\ALU|O_out[29]~198_combout  & ( !\ALU|ShiftLeft0~28_combout  & ( (\ALU|O_out[30]~190_combout  & 
// ((!\ALU|O_out[30]~189_combout  & ((\ALU|ShiftLeft0~44_combout ))) # (\ALU|O_out[30]~189_combout  & (\ALU|ShiftLeft0~36_combout )))) ) ) )

	.dataa(!\ALU|ShiftLeft0~36_combout ),
	.datab(!\ALU|O_out[30]~190_combout ),
	.datac(!\ALU|O_out[30]~189_combout ),
	.datad(!\ALU|ShiftLeft0~44_combout ),
	.datae(!\ALU|O_out[29]~198_combout ),
	.dataf(!\ALU|ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[29]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[29]~199 .extended_lut = "off";
defparam \ALU|O_out[29]~199 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \ALU|O_out[29]~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y20_N18
cyclonev_lcell_comb \ALU|O_out[29]~200 (
// Equation(s):
// \ALU|O_out[29]~200_combout  = ( \ALU|O_out[29]~197_combout  & ( \ALU|O_out[29]~199_combout  & ( (!\ALU|O_out[30]~193_combout  & (((\alu_a_mux|out[29]~29_combout ) # (\ALU|O_out[30]~192_combout )))) # (\ALU|O_out[30]~193_combout  & 
// (((!\ALU|O_out[30]~192_combout )) # (\alu_b_mux|out[29]~43_combout ))) ) ) ) # ( !\ALU|O_out[29]~197_combout  & ( \ALU|O_out[29]~199_combout  & ( (!\ALU|O_out[30]~193_combout  & (((!\ALU|O_out[30]~192_combout  & \alu_a_mux|out[29]~29_combout )))) # 
// (\ALU|O_out[30]~193_combout  & (((!\ALU|O_out[30]~192_combout )) # (\alu_b_mux|out[29]~43_combout ))) ) ) ) # ( \ALU|O_out[29]~197_combout  & ( !\ALU|O_out[29]~199_combout  & ( (!\ALU|O_out[30]~193_combout  & (((\alu_a_mux|out[29]~29_combout ) # 
// (\ALU|O_out[30]~192_combout )))) # (\ALU|O_out[30]~193_combout  & (\alu_b_mux|out[29]~43_combout  & (\ALU|O_out[30]~192_combout ))) ) ) ) # ( !\ALU|O_out[29]~197_combout  & ( !\ALU|O_out[29]~199_combout  & ( (!\ALU|O_out[30]~193_combout  & 
// (((!\ALU|O_out[30]~192_combout  & \alu_a_mux|out[29]~29_combout )))) # (\ALU|O_out[30]~193_combout  & (\alu_b_mux|out[29]~43_combout  & (\ALU|O_out[30]~192_combout ))) ) ) )

	.dataa(!\alu_b_mux|out[29]~43_combout ),
	.datab(!\ALU|O_out[30]~193_combout ),
	.datac(!\ALU|O_out[30]~192_combout ),
	.datad(!\alu_a_mux|out[29]~29_combout ),
	.datae(!\ALU|O_out[29]~197_combout ),
	.dataf(!\ALU|O_out[29]~199_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[29]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[29]~200 .extended_lut = "off";
defparam \ALU|O_out[29]~200 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \ALU|O_out[29]~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N30
cyclonev_lcell_comb \DataMem|Equal0~11 (
// Equation(s):
// \DataMem|Equal0~11_combout  = ( \ALU|O_out[16]~109_combout  & ( \ALU|O_out[29]~200_combout  & ( (!\ALU|O_out[27]~182_combout  & (!\ALU|O_out[27]~183_combout  & (!\ALU|Mux36~0_combout  & !\ALU|O_out[2]~219_combout ))) ) ) ) # ( !\ALU|O_out[16]~109_combout  
// & ( \ALU|O_out[29]~200_combout  & ( (!\ALU|O_out[27]~182_combout  & (!\ALU|O_out[27]~183_combout  & !\ALU|O_out[2]~219_combout )) ) ) ) # ( \ALU|O_out[16]~109_combout  & ( !\ALU|O_out[29]~200_combout  & ( (!\ALU|O_out[27]~182_combout  & 
// (!\ALU|O_out[27]~183_combout  & !\ALU|Mux36~0_combout )) ) ) ) # ( !\ALU|O_out[16]~109_combout  & ( !\ALU|O_out[29]~200_combout  & ( (!\ALU|O_out[27]~182_combout  & !\ALU|O_out[27]~183_combout ) ) ) )

	.dataa(!\ALU|O_out[27]~182_combout ),
	.datab(!\ALU|O_out[27]~183_combout ),
	.datac(!\ALU|Mux36~0_combout ),
	.datad(!\ALU|O_out[2]~219_combout ),
	.datae(!\ALU|O_out[16]~109_combout ),
	.dataf(!\ALU|O_out[29]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~11 .extended_lut = "off";
defparam \DataMem|Equal0~11 .lut_mask = 64'h8888808088008000;
defparam \DataMem|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N48
cyclonev_lcell_comb \DataMem|Equal0~12 (
// Equation(s):
// \DataMem|Equal0~12_combout  = ( \DataMem|Equal0~11_combout  & ( !\ALU|O_out[29]~201_combout  ) )

	.dataa(gnd),
	.datab(!\ALU|O_out[29]~201_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DataMem|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~12 .extended_lut = "off";
defparam \DataMem|Equal0~12 .lut_mask = 64'h00000000CCCCCCCC;
defparam \DataMem|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N18
cyclonev_lcell_comb \DataMem|Equal0~3 (
// Equation(s):
// \DataMem|Equal0~3_combout  = ( \ALU|_~117_sumout  & ( \DataMem|Equal0~12_combout  & ( (!\ALU|O_out[1]~26_combout  & (!\ALU|Equal2~0_combout  & ((!\ALU|_~109_sumout ) # (!\ALU|Equal2~1_combout )))) # (\ALU|O_out[1]~26_combout  & ((!\ALU|_~109_sumout ) # 
// ((!\ALU|Equal2~1_combout )))) ) ) ) # ( !\ALU|_~117_sumout  & ( \DataMem|Equal0~12_combout  & ( (!\ALU|_~109_sumout ) # (!\ALU|Equal2~1_combout ) ) ) )

	.dataa(!\ALU|O_out[1]~26_combout ),
	.datab(!\ALU|_~109_sumout ),
	.datac(!\ALU|Equal2~0_combout ),
	.datad(!\ALU|Equal2~1_combout ),
	.datae(!\ALU|_~117_sumout ),
	.dataf(!\DataMem|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~3 .extended_lut = "off";
defparam \DataMem|Equal0~3 .lut_mask = 64'h00000000FFCCF5C4;
defparam \DataMem|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N42
cyclonev_lcell_comb \DataMem|Equal0~9 (
// Equation(s):
// \DataMem|Equal0~9_combout  = ( \DataMem|Equal0~8_combout  & ( \DataMem|Equal0~3_combout  & ( (!\ALU|O_out[23]~163_combout  & (!\ALU|O_out[20]~145_combout  & (\DataMem|Equal0~7_combout  & !\ALU|O_out[26]~220_combout ))) ) ) )

	.dataa(!\ALU|O_out[23]~163_combout ),
	.datab(!\ALU|O_out[20]~145_combout ),
	.datac(!\DataMem|Equal0~7_combout ),
	.datad(!\ALU|O_out[26]~220_combout ),
	.datae(!\DataMem|Equal0~8_combout ),
	.dataf(!\DataMem|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~9 .extended_lut = "off";
defparam \DataMem|Equal0~9 .lut_mask = 64'h0000000000000800;
defparam \DataMem|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N24
cyclonev_lcell_comb \pc_to_reg_mux|out[4]~7 (
// Equation(s):
// \pc_to_reg_mux|out[4]~7_combout  = ( \DataMem|Equal0~9_combout  & ( \DataMem|Equal0~6_combout  ) ) # ( !\DataMem|Equal0~9_combout  & ( \DataMem|Equal0~6_combout  & ( (\DataMem|ser|Equal0~1_combout  & (\DataMem|ser|Equal0~0_combout  & 
// (\DataMem|ser|Equal0~3_combout  & \ALU|O_out[31]~213_combout ))) ) ) ) # ( \DataMem|Equal0~9_combout  & ( !\DataMem|Equal0~6_combout  & ( (\DataMem|ser|Equal0~1_combout  & (\DataMem|ser|Equal0~0_combout  & (\DataMem|ser|Equal0~3_combout  & 
// \ALU|O_out[31]~213_combout ))) ) ) ) # ( !\DataMem|Equal0~9_combout  & ( !\DataMem|Equal0~6_combout  & ( (\DataMem|ser|Equal0~1_combout  & (\DataMem|ser|Equal0~0_combout  & (\DataMem|ser|Equal0~3_combout  & \ALU|O_out[31]~213_combout ))) ) ) )

	.dataa(!\DataMem|ser|Equal0~1_combout ),
	.datab(!\DataMem|ser|Equal0~0_combout ),
	.datac(!\DataMem|ser|Equal0~3_combout ),
	.datad(!\ALU|O_out[31]~213_combout ),
	.datae(!\DataMem|Equal0~9_combout ),
	.dataf(!\DataMem|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[4]~7 .extended_lut = "off";
defparam \pc_to_reg_mux|out[4]~7 .lut_mask = 64'h000100010001FFFF;
defparam \pc_to_reg_mux|out[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N9
cyclonev_lcell_comb \pc_to_reg_mux|out[4]~8 (
// Equation(s):
// \pc_to_reg_mux|out[4]~8_combout  = ( \DataMem|ser|Equal0~1_combout  & ( \DataMem|ser|Equal0~3_combout  & ( (\DataMem|ser|Equal0~0_combout  & (\ALU|O_out[31]~213_combout  & !\DataMem|ser|s_rden_out~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\DataMem|ser|Equal0~0_combout ),
	.datac(!\ALU|O_out[31]~213_combout ),
	.datad(!\DataMem|ser|s_rden_out~0_combout ),
	.datae(!\DataMem|ser|Equal0~1_combout ),
	.dataf(!\DataMem|ser|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[4]~8 .extended_lut = "off";
defparam \pc_to_reg_mux|out[4]~8 .lut_mask = 64'h0000000000000300;
defparam \pc_to_reg_mux|out[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N36
cyclonev_lcell_comb \pc_to_reg_mux|out[5]~23 (
// Equation(s):
// \pc_to_reg_mux|out[5]~23_combout  = ( \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5  & ( \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5  & ( (!\pc_to_reg_mux|out[4]~9_combout  & (((\pc_to_reg_mux|out[4]~7_combout  & 
// !\pc_to_reg_mux|out[4]~8_combout )))) # (\pc_to_reg_mux|out[4]~9_combout  & (((!\pc_to_reg_mux|out[4]~7_combout ) # (\pc_to_reg_mux|out[4]~8_combout )) # (\serial_in[5]~input_o ))) ) ) ) # ( !\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5  & ( 
// \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5  & ( (\pc_to_reg_mux|out[4]~9_combout  & (((!\pc_to_reg_mux|out[4]~7_combout ) # (\pc_to_reg_mux|out[4]~8_combout )) # (\serial_in[5]~input_o ))) ) ) ) # ( 
// \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5  & ( !\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5  & ( (\pc_to_reg_mux|out[4]~7_combout  & (!\pc_to_reg_mux|out[4]~8_combout  & ((!\pc_to_reg_mux|out[4]~9_combout ) # 
// (\serial_in[5]~input_o )))) ) ) ) # ( !\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5  & ( !\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5  & ( (\pc_to_reg_mux|out[4]~9_combout  & (\serial_in[5]~input_o  & 
// (\pc_to_reg_mux|out[4]~7_combout  & !\pc_to_reg_mux|out[4]~8_combout ))) ) ) )

	.dataa(!\pc_to_reg_mux|out[4]~9_combout ),
	.datab(!\serial_in[5]~input_o ),
	.datac(!\pc_to_reg_mux|out[4]~7_combout ),
	.datad(!\pc_to_reg_mux|out[4]~8_combout ),
	.datae(!\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[5]~23 .extended_lut = "off";
defparam \pc_to_reg_mux|out[5]~23 .lut_mask = 64'h01000B0051555B55;
defparam \pc_to_reg_mux|out[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N12
cyclonev_lcell_comb \DataMem|Selector10~0 (
// Equation(s):
// \DataMem|Selector10~0_combout  = ( \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  & ( ((\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 )) # (\DataMem|Equal1~0_combout ) ) ) # ( 
// !\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  & ( (\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ) ) )

	.dataa(!\DataMem|Equal0~5_combout ),
	.datab(!\DataMem|Equal1~0_combout ),
	.datac(!\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector10~0 .extended_lut = "off";
defparam \DataMem|Selector10~0 .lut_mask = 64'h0505050537373737;
defparam \DataMem|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N6
cyclonev_lcell_comb \pc_to_reg_mux|out[5]~24 (
// Equation(s):
// \pc_to_reg_mux|out[5]~24_combout  = ( \pc_to_reg_mux|out[5]~23_combout  & ( \DataMem|Selector10~0_combout  & ( (!\pc_to_reg_mux|out[4]~11_combout ) # ((!\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector18~0_combout ))) # 
// (\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector2~0_combout ))) ) ) ) # ( !\pc_to_reg_mux|out[5]~23_combout  & ( \DataMem|Selector10~0_combout  & ( (!\pc_to_reg_mux|out[4]~11_combout  & (((\pc_to_reg_mux|out[4]~1_combout )))) # 
// (\pc_to_reg_mux|out[4]~11_combout  & ((!\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector18~0_combout ))) # (\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector2~0_combout )))) ) ) ) # ( \pc_to_reg_mux|out[5]~23_combout  & ( 
// !\DataMem|Selector10~0_combout  & ( (!\pc_to_reg_mux|out[4]~11_combout  & (((!\pc_to_reg_mux|out[4]~1_combout )))) # (\pc_to_reg_mux|out[4]~11_combout  & ((!\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector18~0_combout ))) # 
// (\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector2~0_combout )))) ) ) ) # ( !\pc_to_reg_mux|out[5]~23_combout  & ( !\DataMem|Selector10~0_combout  & ( (\pc_to_reg_mux|out[4]~11_combout  & ((!\pc_to_reg_mux|out[4]~1_combout  & 
// ((\DataMem|Selector18~0_combout ))) # (\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector2~0_combout )))) ) ) )

	.dataa(!\DataMem|Selector2~0_combout ),
	.datab(!\pc_to_reg_mux|out[4]~11_combout ),
	.datac(!\pc_to_reg_mux|out[4]~1_combout ),
	.datad(!\DataMem|Selector18~0_combout ),
	.datae(!\pc_to_reg_mux|out[5]~23_combout ),
	.dataf(!\DataMem|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[5]~24 .extended_lut = "off";
defparam \pc_to_reg_mux|out[5]~24 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \pc_to_reg_mux|out[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N12
cyclonev_lcell_comb \pc_to_reg_mux|out[5]~25 (
// Equation(s):
// \pc_to_reg_mux|out[5]~25_combout  = ( \Control|Selector12~0_combout  & ( \pc_to_reg_mux|out[5]~24_combout  & ( \PCAdder|Add0~13_sumout  ) ) ) # ( !\Control|Selector12~0_combout  & ( \pc_to_reg_mux|out[5]~24_combout  & ( (\ALU|O_out[5]~244_combout ) # 
// (\Control|WideOr5~2_combout ) ) ) ) # ( \Control|Selector12~0_combout  & ( !\pc_to_reg_mux|out[5]~24_combout  & ( \PCAdder|Add0~13_sumout  ) ) ) # ( !\Control|Selector12~0_combout  & ( !\pc_to_reg_mux|out[5]~24_combout  & ( (!\Control|WideOr5~2_combout  & 
// \ALU|O_out[5]~244_combout ) ) ) )

	.dataa(!\Control|WideOr5~2_combout ),
	.datab(!\ALU|O_out[5]~244_combout ),
	.datac(!\PCAdder|Add0~13_sumout ),
	.datad(gnd),
	.datae(!\Control|Selector12~0_combout ),
	.dataf(!\pc_to_reg_mux|out[5]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[5]~25 .extended_lut = "off";
defparam \pc_to_reg_mux|out[5]~25 .lut_mask = 64'h22220F0F77770F0F;
defparam \pc_to_reg_mux|out[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y24_N34
dffeas \RegFile|registers[11][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][5] .is_wysiwyg = "true";
defparam \RegFile|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y24_N13
dffeas \RegFile|registers[8][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][5] .is_wysiwyg = "true";
defparam \RegFile|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N53
dffeas \RegFile|registers[10][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][5] .is_wysiwyg = "true";
defparam \RegFile|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N38
dffeas \RegFile|registers[9][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[5]~25_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][5] .is_wysiwyg = "true";
defparam \RegFile|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N36
cyclonev_lcell_comb \RegFile|read_data2[5]~56 (
// Equation(s):
// \RegFile|read_data2[5]~56_combout  = ( \RegFile|registers[9][5]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout ) # (\RegFile|registers[11][5]~q ) ) ) ) # ( !\RegFile|registers[9][5]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[11][5]~q  & \InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[9][5]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[8][5]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[10][5]~q ))) ) ) ) # ( !\RegFile|registers[9][5]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// (\RegFile|registers[8][5]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[10][5]~q ))) ) ) )

	.dataa(!\RegFile|registers[11][5]~q ),
	.datab(!\RegFile|registers[8][5]~q ),
	.datac(!\RegFile|registers[10][5]~q ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|registers[9][5]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~56 .extended_lut = "off";
defparam \RegFile|read_data2[5]~56 .lut_mask = 64'h330F330F0055FF55;
defparam \RegFile|read_data2[5]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N48
cyclonev_lcell_comb \RegFile|read_data2[5]~57 (
// Equation(s):
// \RegFile|read_data2[5]~57_combout  = ( \RegFile|read_data2[5]~56_combout  & ( !\InstructionMemory|rom~150_combout  & ( (!\InstructionMemory|rom~137_combout  & \InstructionMemory|rom~145_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|read_data2[5]~56_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[5]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[5]~57 .extended_lut = "off";
defparam \RegFile|read_data2[5]~57 .lut_mask = 64'h000000F000000000;
defparam \RegFile|read_data2[5]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y24_N42
cyclonev_lcell_comb \alu_b_mux|out[5]~54 (
// Equation(s):
// \alu_b_mux|out[5]~54_combout  = ( \RegFile|read_data2[5]~55_combout  & ( \RegFile|read_data2[5]~351_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~46_combout ) ) ) ) # ( !\RegFile|read_data2[5]~55_combout  & ( 
// \RegFile|read_data2[5]~351_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~46_combout ) ) ) ) # ( \RegFile|read_data2[5]~55_combout  & ( !\RegFile|read_data2[5]~351_combout  & ( (!\Control|WideOr5~0_combout  & 
// (((\RegFile|read_data2[5]~57_combout )) # (\InstructionMemory|rom~150_combout ))) # (\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~46_combout )))) ) ) ) # ( !\RegFile|read_data2[5]~55_combout  & ( !\RegFile|read_data2[5]~351_combout  & ( 
// (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[5]~57_combout ))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~46_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\InstructionMemory|rom~46_combout ),
	.datac(!\RegFile|read_data2[5]~57_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\RegFile|read_data2[5]~55_combout ),
	.dataf(!\RegFile|read_data2[5]~351_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[5]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[5]~54 .extended_lut = "off";
defparam \alu_b_mux|out[5]~54 .lut_mask = 64'h0F335F33FF33FF33;
defparam \alu_b_mux|out[5]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y24_N42
cyclonev_lcell_comb \ALU|ShiftRight1~17 (
// Equation(s):
// \ALU|ShiftRight1~17_combout  = ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[8]~9_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[9]~11_combout )) ) ) ) # ( 
// !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[7]~8_combout ) ) ) ) # ( \alu_a_mux|out[1]~1_combout  & ( !\alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[8]~9_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[9]~11_combout )) ) ) ) # ( !\alu_a_mux|out[1]~1_combout  & ( !\alu_b_mux|out[6]~7_combout  & ( (\alu_b_mux|out[7]~8_combout  & \alu_a_mux|out[0]~0_combout ) ) ) )

	.dataa(!\alu_b_mux|out[9]~11_combout ),
	.datab(!\alu_b_mux|out[8]~9_combout ),
	.datac(!\alu_b_mux|out[7]~8_combout ),
	.datad(!\alu_a_mux|out[0]~0_combout ),
	.datae(!\alu_a_mux|out[1]~1_combout ),
	.dataf(!\alu_b_mux|out[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~17 .extended_lut = "off";
defparam \ALU|ShiftRight1~17 .lut_mask = 64'h000F3355FF0F3355;
defparam \ALU|ShiftRight1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N48
cyclonev_lcell_comb \ALU|O_out[6]~61 (
// Equation(s):
// \ALU|O_out[6]~61_combout  = ( \ALU|ShiftRight1~17_combout  & ( \ALU|ShiftRight1~20_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # ((!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~19_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftRight1~23_combout ))) ) ) ) # ( !\ALU|ShiftRight1~17_combout  & ( \ALU|ShiftRight1~20_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftRight1~19_combout )))) # (\alu_a_mux|out[2]~2_combout  & 
// ((!\alu_a_mux|out[3]~3_combout ) # ((\ALU|ShiftRight1~23_combout )))) ) ) ) # ( \ALU|ShiftRight1~17_combout  & ( !\ALU|ShiftRight1~20_combout  & ( (!\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout ) # ((\ALU|ShiftRight1~19_combout )))) # 
// (\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~23_combout ))) ) ) ) # ( !\ALU|ShiftRight1~17_combout  & ( !\ALU|ShiftRight1~20_combout  & ( (\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & 
// ((\ALU|ShiftRight1~19_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~23_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftRight1~23_combout ),
	.datad(!\ALU|ShiftRight1~19_combout ),
	.datae(!\ALU|ShiftRight1~17_combout ),
	.dataf(!\ALU|ShiftRight1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[6]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[6]~61 .extended_lut = "off";
defparam \ALU|O_out[6]~61 .lut_mask = 64'h012389AB4567CDEF;
defparam \ALU|O_out[6]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y23_N54
cyclonev_lcell_comb \ALU|O_out[6]~62 (
// Equation(s):
// \ALU|O_out[6]~62_combout  = ( \ALU|O_out[6]~61_combout  & ( (!\alu_a_mux|out[4]~4_combout ) # ((!\Control|Selector10~3_combout  & ((\ALU|ShiftRight1~33_combout ))) # (\Control|Selector10~3_combout  & (\ALU|ShiftRight0~7_combout ))) ) ) # ( 
// !\ALU|O_out[6]~61_combout  & ( (\alu_a_mux|out[4]~4_combout  & ((!\Control|Selector10~3_combout  & ((\ALU|ShiftRight1~33_combout ))) # (\Control|Selector10~3_combout  & (\ALU|ShiftRight0~7_combout )))) ) )

	.dataa(!\ALU|ShiftRight0~7_combout ),
	.datab(!\ALU|ShiftRight1~33_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\alu_a_mux|out[4]~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[6]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[6]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[6]~62 .extended_lut = "off";
defparam \ALU|O_out[6]~62 .lut_mask = 64'h00350035FF35FF35;
defparam \ALU|O_out[6]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y23_N33
cyclonev_lcell_comb \ALU|O_out[6]~63 (
// Equation(s):
// \ALU|O_out[6]~63_combout  = ( \ALU|ShiftLeft0~14_combout  & ( \ALU|O_out[6]~62_combout  & ( (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~50_combout ) # ((!\ALU|O_out[7]~23_combout  & \alu_b_mux|out[6]~7_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~14_combout  
// & ( \ALU|O_out[6]~62_combout  & ( (!\ALU|O_out[7]~23_combout  & (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~50_combout ) # (\alu_b_mux|out[6]~7_combout )))) ) ) ) # ( \ALU|ShiftLeft0~14_combout  & ( !\ALU|O_out[6]~62_combout  & ( 
// (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~23_combout  & (\alu_b_mux|out[6]~7_combout  & \ALU|O_out[7]~50_combout )) # (\ALU|O_out[7]~23_combout  & ((!\ALU|O_out[7]~50_combout ))))) ) ) ) # ( !\ALU|ShiftLeft0~14_combout  & ( !\ALU|O_out[6]~62_combout  
// & ( (!\ALU|O_out[7]~23_combout  & (\alu_b_mux|out[6]~7_combout  & (\ALU|O_out[7]~48_combout  & \ALU|O_out[7]~50_combout ))) ) ) )

	.dataa(!\ALU|O_out[7]~23_combout ),
	.datab(!\alu_b_mux|out[6]~7_combout ),
	.datac(!\ALU|O_out[7]~48_combout ),
	.datad(!\ALU|O_out[7]~50_combout ),
	.datae(!\ALU|ShiftLeft0~14_combout ),
	.dataf(!\ALU|O_out[6]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[6]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[6]~63 .extended_lut = "off";
defparam \ALU|O_out[6]~63 .lut_mask = 64'h000205020A020F02;
defparam \ALU|O_out[6]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y23_N48
cyclonev_lcell_comb \ALU|O_out[6]~240 (
// Equation(s):
// \ALU|O_out[6]~240_combout  = ( !\ALU|O_out[7]~54_combout  & ( ((!\ALU|Equal2~1_combout  & (\alu_a_mux|out[6]~6_combout )) # (\ALU|Equal2~1_combout  & (((\ALU|_~25_sumout ))))) ) ) # ( \ALU|O_out[7]~54_combout  & ( (!\ALU|Equal2~1_combout  & 
// (!\ALU|Equal5~1_combout  & (((\ALU|O_out[6]~63_combout )) # (\ALU|O_out[6]~60_combout )))) # (\ALU|Equal2~1_combout  & ((((\ALU|_~25_sumout ))))) ) )

	.dataa(!\ALU|O_out[6]~60_combout ),
	.datab(!\ALU|Equal2~1_combout ),
	.datac(!\ALU|Equal5~1_combout ),
	.datad(!\ALU|_~25_sumout ),
	.datae(!\ALU|O_out[7]~54_combout ),
	.dataf(!\ALU|O_out[6]~63_combout ),
	.datag(!\alu_a_mux|out[6]~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[6]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[6]~240 .extended_lut = "on";
defparam \ALU|O_out[6]~240 .lut_mask = 64'h0C3F40730C3FC0F3;
defparam \ALU|O_out[6]~240 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N35
cyclonev_io_ibuf \serial_in[6]~input (
	.i(serial_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[6]~input_o ));
// synopsys translate_off
defparam \serial_in[6]~input .bus_hold = "false";
defparam \serial_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N54
cyclonev_lcell_comb \pc_to_reg_mux|out[6]~26 (
// Equation(s):
// \pc_to_reg_mux|out[6]~26_combout  = ( \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  & ( \pc_to_reg_mux|out[4]~7_combout  & ( (!\pc_to_reg_mux|out[4]~9_combout  & (((!\pc_to_reg_mux|out[4]~8_combout )))) # (\pc_to_reg_mux|out[4]~9_combout  & 
// ((!\pc_to_reg_mux|out[4]~8_combout  & (\serial_in[6]~input_o )) # (\pc_to_reg_mux|out[4]~8_combout  & ((\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ))))) ) ) ) # ( !\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  & ( 
// \pc_to_reg_mux|out[4]~7_combout  & ( (\pc_to_reg_mux|out[4]~9_combout  & ((!\pc_to_reg_mux|out[4]~8_combout  & (\serial_in[6]~input_o )) # (\pc_to_reg_mux|out[4]~8_combout  & ((\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ))))) ) ) ) # ( 
// \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  & ( !\pc_to_reg_mux|out[4]~7_combout  & ( (\pc_to_reg_mux|out[4]~9_combout  & \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ) ) ) ) # ( 
// !\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  & ( !\pc_to_reg_mux|out[4]~7_combout  & ( (\pc_to_reg_mux|out[4]~9_combout  & \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ) ) ) )

	.dataa(!\pc_to_reg_mux|out[4]~9_combout ),
	.datab(!\serial_in[6]~input_o ),
	.datac(!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\pc_to_reg_mux|out[4]~8_combout ),
	.datae(!\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\pc_to_reg_mux|out[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[6]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[6]~26 .extended_lut = "off";
defparam \pc_to_reg_mux|out[6]~26 .lut_mask = 64'h050505051105BB05;
defparam \pc_to_reg_mux|out[6]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N18
cyclonev_lcell_comb \pc_to_reg_mux|out[6]~27 (
// Equation(s):
// \pc_to_reg_mux|out[6]~27_combout  = ( \DataMem|Selector9~0_combout  & ( \pc_to_reg_mux|out[6]~26_combout  & ( (!\pc_to_reg_mux|out[4]~11_combout ) # ((!\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector17~0_combout )) # (\pc_to_reg_mux|out[4]~1_combout 
//  & ((\DataMem|Selector1~0_combout )))) ) ) ) # ( !\DataMem|Selector9~0_combout  & ( \pc_to_reg_mux|out[6]~26_combout  & ( (!\pc_to_reg_mux|out[4]~11_combout  & (((!\pc_to_reg_mux|out[4]~1_combout )))) # (\pc_to_reg_mux|out[4]~11_combout  & 
// ((!\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector17~0_combout )) # (\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector1~0_combout ))))) ) ) ) # ( \DataMem|Selector9~0_combout  & ( !\pc_to_reg_mux|out[6]~26_combout  & ( 
// (!\pc_to_reg_mux|out[4]~11_combout  & (((\pc_to_reg_mux|out[4]~1_combout )))) # (\pc_to_reg_mux|out[4]~11_combout  & ((!\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector17~0_combout )) # (\pc_to_reg_mux|out[4]~1_combout  & 
// ((\DataMem|Selector1~0_combout ))))) ) ) ) # ( !\DataMem|Selector9~0_combout  & ( !\pc_to_reg_mux|out[6]~26_combout  & ( (\pc_to_reg_mux|out[4]~11_combout  & ((!\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector17~0_combout )) # 
// (\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector1~0_combout ))))) ) ) )

	.dataa(!\DataMem|Selector17~0_combout ),
	.datab(!\pc_to_reg_mux|out[4]~11_combout ),
	.datac(!\pc_to_reg_mux|out[4]~1_combout ),
	.datad(!\DataMem|Selector1~0_combout ),
	.datae(!\DataMem|Selector9~0_combout ),
	.dataf(!\pc_to_reg_mux|out[6]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[6]~27 .extended_lut = "off";
defparam \pc_to_reg_mux|out[6]~27 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \pc_to_reg_mux|out[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N57
cyclonev_lcell_comb \pc_to_reg_mux|out[6]~28 (
// Equation(s):
// \pc_to_reg_mux|out[6]~28_combout  = ( \pc_to_reg_mux|out[6]~27_combout  & ( (!\Control|Selector12~0_combout  & (((\ALU|O_out[6]~240_combout )) # (\Control|WideOr5~2_combout ))) # (\Control|Selector12~0_combout  & (((\PCAdder|Add0~17_sumout )))) ) ) # ( 
// !\pc_to_reg_mux|out[6]~27_combout  & ( (!\Control|Selector12~0_combout  & (!\Control|WideOr5~2_combout  & ((\ALU|O_out[6]~240_combout )))) # (\Control|Selector12~0_combout  & (((\PCAdder|Add0~17_sumout )))) ) )

	.dataa(!\Control|WideOr5~2_combout ),
	.datab(!\Control|Selector12~0_combout ),
	.datac(!\PCAdder|Add0~17_sumout ),
	.datad(!\ALU|O_out[6]~240_combout ),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[6]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[6]~28 .extended_lut = "off";
defparam \pc_to_reg_mux|out[6]~28 .lut_mask = 64'h038B038B47CF47CF;
defparam \pc_to_reg_mux|out[6]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y20_N58
dffeas \RegFile|registers[10][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][6] .is_wysiwyg = "true";
defparam \RegFile|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y23_N5
dffeas \RegFile|registers[8][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][6] .is_wysiwyg = "true";
defparam \RegFile|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N4
dffeas \RegFile|registers[11][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][6] .is_wysiwyg = "true";
defparam \RegFile|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y23_N8
dffeas \RegFile|registers[9][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[6]~28_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][6] .is_wysiwyg = "true";
defparam \RegFile|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y23_N6
cyclonev_lcell_comb \RegFile|read_data2[6]~66 (
// Equation(s):
// \RegFile|read_data2[6]~66_combout  = ( \RegFile|registers[9][6]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[10][6]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[11][6]~q 
// ))) ) ) ) # ( !\RegFile|registers[9][6]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & (\RegFile|registers[10][6]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[11][6]~q ))) ) ) ) # ( 
// \RegFile|registers[9][6]~q  & ( !\InstructionMemory|rom~130_combout  & ( (\RegFile|registers[8][6]~q ) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[9][6]~q  & ( !\InstructionMemory|rom~130_combout  & ( 
// (!\InstructionMemory|rom~120_combout  & \RegFile|registers[8][6]~q ) ) ) )

	.dataa(!\InstructionMemory|rom~120_combout ),
	.datab(!\RegFile|registers[10][6]~q ),
	.datac(!\RegFile|registers[8][6]~q ),
	.datad(!\RegFile|registers[11][6]~q ),
	.datae(!\RegFile|registers[9][6]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~66 .extended_lut = "off";
defparam \RegFile|read_data2[6]~66 .lut_mask = 64'h0A0A5F5F22772277;
defparam \RegFile|read_data2[6]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y23_N42
cyclonev_lcell_comb \RegFile|read_data2[6]~67 (
// Equation(s):
// \RegFile|read_data2[6]~67_combout  = ( \RegFile|read_data2[6]~66_combout  & ( (\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~150_combout  & !\InstructionMemory|rom~137_combout )) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[6]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[6]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[6]~67 .extended_lut = "off";
defparam \RegFile|read_data2[6]~67 .lut_mask = 64'h0000000044004400;
defparam \RegFile|read_data2[6]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N12
cyclonev_lcell_comb \alu_b_mux|out[6]~55 (
// Equation(s):
// \alu_b_mux|out[6]~55_combout  = ( \RegFile|read_data2[6]~65_combout  & ( \RegFile|read_data2[6]~353_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~57_combout ) ) ) ) # ( !\RegFile|read_data2[6]~65_combout  & ( 
// \RegFile|read_data2[6]~353_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~57_combout ) ) ) ) # ( \RegFile|read_data2[6]~65_combout  & ( !\RegFile|read_data2[6]~353_combout  & ( (!\Control|WideOr5~0_combout  & 
// (((\InstructionMemory|rom~150_combout ) # (\RegFile|read_data2[6]~67_combout )))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~57_combout )) ) ) ) # ( !\RegFile|read_data2[6]~65_combout  & ( !\RegFile|read_data2[6]~353_combout  & ( 
// (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[6]~67_combout ))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~57_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~57_combout ),
	.datab(!\Control|WideOr5~0_combout ),
	.datac(!\RegFile|read_data2[6]~67_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(!\RegFile|read_data2[6]~65_combout ),
	.dataf(!\RegFile|read_data2[6]~353_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[6]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[6]~55 .extended_lut = "off";
defparam \alu_b_mux|out[6]~55 .lut_mask = 64'h1D1D1DDDDDDDDDDD;
defparam \alu_b_mux|out[6]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N0
cyclonev_lcell_comb \ALU|O_out[8]~68 (
// Equation(s):
// \ALU|O_out[8]~68_combout  = ( \alu_a_mux|out[8]~8_combout  & ( (!\ALU|O_out[7]~48_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[8]~9_combout ))))) ) ) # ( !\alu_a_mux|out[8]~8_combout  & ( 
// (!\ALU|O_out[7]~48_combout  & ((!\Control|Selector9~5_combout  & (!\Control|Selector10~3_combout  $ (\alu_b_mux|out[8]~9_combout ))) # (\Control|Selector9~5_combout  & (!\Control|Selector10~3_combout  & \alu_b_mux|out[8]~9_combout )))) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\alu_b_mux|out[8]~9_combout ),
	.datad(!\ALU|O_out[7]~48_combout ),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[8]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[8]~68 .extended_lut = "off";
defparam \ALU|O_out[8]~68 .lut_mask = 64'h8600860065006500;
defparam \ALU|O_out[8]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N18
cyclonev_lcell_comb \ALU|O_out[8]~70 (
// Equation(s):
// \ALU|O_out[8]~70_combout  = ( \ALU|ShiftRight1~2_combout  & ( \ALU|ShiftRight1~3_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # ((\alu_b_mux|out[31]~47_combout  & !\Control|Selector10~3_combout )) ) ) ) # ( !\ALU|ShiftRight1~2_combout  & ( 
// \ALU|ShiftRight1~3_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (\alu_a_mux|out[2]~2_combout )) # (\alu_a_mux|out[3]~3_combout  & (((\alu_b_mux|out[31]~47_combout  & !\Control|Selector10~3_combout )))) ) ) ) # ( \ALU|ShiftRight1~2_combout  & ( 
// !\ALU|ShiftRight1~3_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (!\alu_a_mux|out[2]~2_combout )) # (\alu_a_mux|out[3]~3_combout  & (((\alu_b_mux|out[31]~47_combout  & !\Control|Selector10~3_combout )))) ) ) ) # ( !\ALU|ShiftRight1~2_combout  & ( 
// !\ALU|ShiftRight1~3_combout  & ( (\alu_b_mux|out[31]~47_combout  & (!\Control|Selector10~3_combout  & \alu_a_mux|out[3]~3_combout )) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_b_mux|out[31]~47_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\ALU|ShiftRight1~2_combout ),
	.dataf(!\ALU|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[8]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[8]~70 .extended_lut = "off";
defparam \ALU|O_out[8]~70 .lut_mask = 64'h0030AA305530FF30;
defparam \ALU|O_out[8]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y22_N30
cyclonev_lcell_comb \ALU|ShiftRight1~7 (
// Equation(s):
// \ALU|ShiftRight1~7_combout  = ( \alu_b_mux|out[10]~12_combout  & ( \alu_b_mux|out[11]~61_combout  & ( ((!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[8]~9_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[9]~11_combout ))) # 
// (\alu_a_mux|out[1]~1_combout ) ) ) ) # ( !\alu_b_mux|out[10]~12_combout  & ( \alu_b_mux|out[11]~61_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout  & \alu_b_mux|out[8]~9_combout )))) # (\alu_a_mux|out[0]~0_combout  & 
// (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[9]~11_combout ))) ) ) ) # ( \alu_b_mux|out[10]~12_combout  & ( !\alu_b_mux|out[11]~61_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[8]~9_combout ) # (\alu_a_mux|out[1]~1_combout )))) # 
// (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[9]~11_combout  & (!\alu_a_mux|out[1]~1_combout ))) ) ) ) # ( !\alu_b_mux|out[10]~12_combout  & ( !\alu_b_mux|out[11]~61_combout  & ( (!\alu_a_mux|out[1]~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[8]~9_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[9]~11_combout )))) ) ) )

	.dataa(!\alu_b_mux|out[9]~11_combout ),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_a_mux|out[1]~1_combout ),
	.datad(!\alu_b_mux|out[8]~9_combout ),
	.datae(!\alu_b_mux|out[10]~12_combout ),
	.dataf(!\alu_b_mux|out[11]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~7 .extended_lut = "off";
defparam \ALU|ShiftRight1~7 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \ALU|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N24
cyclonev_lcell_comb \ALU|O_out[8]~69 (
// Equation(s):
// \ALU|O_out[8]~69_combout  = ( \ALU|ShiftRight1~1_combout  & ( \ALU|ShiftRight1~7_combout  & ( (!\alu_a_mux|out[2]~2_combout ) # ((!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftRight1~8_combout ))) # (\alu_a_mux|out[3]~3_combout  & 
// (\ALU|ShiftRight1~0_combout ))) ) ) ) # ( !\ALU|ShiftRight1~1_combout  & ( \ALU|ShiftRight1~7_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout )) # (\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & 
// ((\ALU|ShiftRight1~8_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~0_combout )))) ) ) ) # ( \ALU|ShiftRight1~1_combout  & ( !\ALU|ShiftRight1~7_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout )) # 
// (\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftRight1~8_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~0_combout )))) ) ) ) # ( !\ALU|ShiftRight1~1_combout  & ( !\ALU|ShiftRight1~7_combout  & ( 
// (\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftRight1~8_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~0_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftRight1~0_combout ),
	.datad(!\ALU|ShiftRight1~8_combout ),
	.datae(!\ALU|ShiftRight1~1_combout ),
	.dataf(!\ALU|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[8]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[8]~69 .extended_lut = "off";
defparam \ALU|O_out[8]~69 .lut_mask = 64'h0145236789CDABEF;
defparam \ALU|O_out[8]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N6
cyclonev_lcell_comb \ALU|O_out[8]~71 (
// Equation(s):
// \ALU|O_out[8]~71_combout  = ( \ALU|O_out[7]~50_combout  & ( \ALU|O_out[8]~69_combout  & ( \alu_b_mux|out[8]~9_combout  ) ) ) # ( !\ALU|O_out[7]~50_combout  & ( \ALU|O_out[8]~69_combout  & ( (!\alu_a_mux|out[4]~4_combout ) # (\ALU|O_out[8]~70_combout ) ) ) 
// ) # ( \ALU|O_out[7]~50_combout  & ( !\ALU|O_out[8]~69_combout  & ( \alu_b_mux|out[8]~9_combout  ) ) ) # ( !\ALU|O_out[7]~50_combout  & ( !\ALU|O_out[8]~69_combout  & ( (\ALU|O_out[8]~70_combout  & \alu_a_mux|out[4]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu_b_mux|out[8]~9_combout ),
	.datac(!\ALU|O_out[8]~70_combout ),
	.datad(!\alu_a_mux|out[4]~4_combout ),
	.datae(!\ALU|O_out[7]~50_combout ),
	.dataf(!\ALU|O_out[8]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[8]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[8]~71 .extended_lut = "off";
defparam \ALU|O_out[8]~71 .lut_mask = 64'h000F3333FF0F3333;
defparam \ALU|O_out[8]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N30
cyclonev_lcell_comb \ALU|O_out[8]~72 (
// Equation(s):
// \ALU|O_out[8]~72_combout  = ( \ALU|ShiftLeft0~18_combout  & ( \ALU|O_out[8]~71_combout  & ( (!\ALU|O_out[8]~68_combout  & ((!\ALU|O_out[7]~48_combout ) # ((\ALU|O_out[7]~23_combout  & \ALU|O_out[7]~50_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~18_combout  & 
// ( \ALU|O_out[8]~71_combout  & ( (!\ALU|O_out[8]~68_combout  & ((!\ALU|O_out[7]~48_combout ) # (\ALU|O_out[7]~23_combout ))) ) ) ) # ( \ALU|ShiftLeft0~18_combout  & ( !\ALU|O_out[8]~71_combout  & ( (!\ALU|O_out[8]~68_combout  & ((!\ALU|O_out[7]~23_combout 
// ) # ((!\ALU|O_out[7]~48_combout ) # (\ALU|O_out[7]~50_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~18_combout  & ( !\ALU|O_out[8]~71_combout  & ( !\ALU|O_out[8]~68_combout  ) ) )

	.dataa(!\ALU|O_out[8]~68_combout ),
	.datab(!\ALU|O_out[7]~23_combout ),
	.datac(!\ALU|O_out[7]~50_combout ),
	.datad(!\ALU|O_out[7]~48_combout ),
	.datae(!\ALU|ShiftLeft0~18_combout ),
	.dataf(!\ALU|O_out[8]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[8]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[8]~72 .extended_lut = "off";
defparam \ALU|O_out[8]~72 .lut_mask = 64'hAAAAAA8AAA22AA02;
defparam \ALU|O_out[8]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N0
cyclonev_lcell_comb \ALU|O_out[8]~73 (
// Equation(s):
// \ALU|O_out[8]~73_combout  = ( \ALU|_~33_sumout  & ( \ALU|O_out[8]~72_combout  & ( ((!\ALU|O_out[7]~54_combout  & \alu_a_mux|out[8]~8_combout )) # (\ALU|Equal2~1_combout ) ) ) ) # ( !\ALU|_~33_sumout  & ( \ALU|O_out[8]~72_combout  & ( 
// (!\ALU|O_out[7]~54_combout  & (!\ALU|Equal2~1_combout  & \alu_a_mux|out[8]~8_combout )) ) ) ) # ( \ALU|_~33_sumout  & ( !\ALU|O_out[8]~72_combout  & ( (((!\ALU|O_out[7]~54_combout  & \alu_a_mux|out[8]~8_combout )) # (\ALU|O_out[4]~55_combout )) # 
// (\ALU|Equal2~1_combout ) ) ) ) # ( !\ALU|_~33_sumout  & ( !\ALU|O_out[8]~72_combout  & ( (!\ALU|Equal2~1_combout  & (((!\ALU|O_out[7]~54_combout  & \alu_a_mux|out[8]~8_combout )) # (\ALU|O_out[4]~55_combout ))) ) ) )

	.dataa(!\ALU|O_out[7]~54_combout ),
	.datab(!\ALU|Equal2~1_combout ),
	.datac(!\alu_a_mux|out[8]~8_combout ),
	.datad(!\ALU|O_out[4]~55_combout ),
	.datae(!\ALU|_~33_sumout ),
	.dataf(!\ALU|O_out[8]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[8]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[8]~73 .extended_lut = "off";
defparam \ALU|O_out[8]~73 .lut_mask = 64'h08CC3BFF08083B3B;
defparam \ALU|O_out[8]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N39
cyclonev_lcell_comb \pc_to_reg_mux|out[8]~33 (
// Equation(s):
// \pc_to_reg_mux|out[8]~33_combout  = ( \DataMem|Selector7~0_combout  & ( ((!\pc_to_reg_mux|out[15]~29_combout  & (\ALU|O_out[8]~73_combout )) # (\pc_to_reg_mux|out[15]~29_combout  & ((\DataMem|Selector23~0_combout )))) # (\pc_to_reg_mux|out[8]~32_combout ) 
// ) ) # ( !\DataMem|Selector7~0_combout  & ( (!\pc_to_reg_mux|out[8]~32_combout  & ((!\pc_to_reg_mux|out[15]~29_combout  & (\ALU|O_out[8]~73_combout )) # (\pc_to_reg_mux|out[15]~29_combout  & ((\DataMem|Selector23~0_combout ))))) ) )

	.dataa(!\pc_to_reg_mux|out[8]~32_combout ),
	.datab(!\pc_to_reg_mux|out[15]~29_combout ),
	.datac(!\ALU|O_out[8]~73_combout ),
	.datad(!\DataMem|Selector23~0_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[8]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[8]~33 .extended_lut = "off";
defparam \pc_to_reg_mux|out[8]~33 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \pc_to_reg_mux|out[8]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y22_N51
cyclonev_lcell_comb \pc_to_reg_mux|out[8]~37 (
// Equation(s):
// \pc_to_reg_mux|out[8]~37_combout  = ( \pc_to_reg_mux|out[8]~36_combout  ) # ( !\pc_to_reg_mux|out[8]~36_combout  & ( (!\Control|Selector12~0_combout  & (((\pc_to_reg_mux|out[8]~33_combout  & \pc_to_reg_mux|out[8]~34_combout )))) # 
// (\Control|Selector12~0_combout  & (((\pc_to_reg_mux|out[8]~33_combout  & \pc_to_reg_mux|out[8]~34_combout )) # (\PCAdder|Add0~25_sumout ))) ) )

	.dataa(!\Control|Selector12~0_combout ),
	.datab(!\PCAdder|Add0~25_sumout ),
	.datac(!\pc_to_reg_mux|out[8]~33_combout ),
	.datad(!\pc_to_reg_mux|out[8]~34_combout ),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[8]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[8]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[8]~37 .extended_lut = "off";
defparam \pc_to_reg_mux|out[8]~37 .lut_mask = 64'h111F111FFFFFFFFF;
defparam \pc_to_reg_mux|out[8]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y22_N23
dffeas \RegFile|registers[1][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[8]~37_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][8] .is_wysiwyg = "true";
defparam \RegFile|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y24_N18
cyclonev_lcell_comb \RegFile|read_data1[8]~46 (
// Equation(s):
// \RegFile|read_data1[8]~46_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[3][8]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[1][8]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[2][8]~q  ) ) )

	.dataa(gnd),
	.datab(!\RegFile|registers[1][8]~q ),
	.datac(!\RegFile|registers[2][8]~q ),
	.datad(!\RegFile|registers[3][8]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[8]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[8]~46 .extended_lut = "off";
defparam \RegFile|read_data1[8]~46 .lut_mask = 64'h00000F0F333300FF;
defparam \RegFile|read_data1[8]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N12
cyclonev_lcell_comb \RegFile|read_data1[8]~45 (
// Equation(s):
// \RegFile|read_data1[8]~45_combout  = ( \RegFile|registers[7][8]~q  & ( \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[5][8]~q ) # (\InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[7][8]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & \RegFile|registers[5][8]~q ) ) ) ) # ( \RegFile|registers[7][8]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[4][8]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[6][8]~q ))) ) ) ) # ( !\RegFile|registers[7][8]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[4][8]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[6][8]~q ))) ) ) )

	.dataa(!\RegFile|registers[4][8]~q ),
	.datab(!\RegFile|registers[6][8]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[5][8]~q ),
	.datae(!\RegFile|registers[7][8]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[8]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[8]~45 .extended_lut = "off";
defparam \RegFile|read_data1[8]~45 .lut_mask = 64'h5353535300F00FFF;
defparam \RegFile|read_data1[8]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N6
cyclonev_lcell_comb \RegFile|read_data1[8]~44 (
// Equation(s):
// \RegFile|read_data1[8]~44_combout  = ( \RegFile|registers[31][8]~q  & ( \InstructionMemory|rom~169_combout  & ( (\InstructionMemory|rom~159_combout ) # (\RegFile|registers[30][8]~q ) ) ) ) # ( !\RegFile|registers[31][8]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[30][8]~q  & !\InstructionMemory|rom~159_combout ) ) ) ) # ( \RegFile|registers[31][8]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[28][8]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[29][8]~q )) ) ) ) # ( !\RegFile|registers[31][8]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[28][8]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[29][8]~q )) ) ) )

	.dataa(!\RegFile|registers[30][8]~q ),
	.datab(!\RegFile|registers[29][8]~q ),
	.datac(!\InstructionMemory|rom~159_combout ),
	.datad(!\RegFile|registers[28][8]~q ),
	.datae(!\RegFile|registers[31][8]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[8]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[8]~44 .extended_lut = "off";
defparam \RegFile|read_data1[8]~44 .lut_mask = 64'h03F303F350505F5F;
defparam \RegFile|read_data1[8]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N48
cyclonev_lcell_comb \RegFile|read_data1[8]~43 (
// Equation(s):
// \RegFile|read_data1[8]~43_combout  = ( \RegFile|registers[27][8]~q  & ( \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[26][8]~q ) # (\InstructionMemory|rom~159_combout ) ) ) ) # ( !\RegFile|registers[27][8]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & \RegFile|registers[26][8]~q ) ) ) ) # ( \RegFile|registers[27][8]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[24][8]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[25][8]~q ))) ) ) ) # ( !\RegFile|registers[27][8]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[24][8]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[25][8]~q ))) ) ) )

	.dataa(!\RegFile|registers[24][8]~q ),
	.datab(!\RegFile|registers[25][8]~q ),
	.datac(!\InstructionMemory|rom~159_combout ),
	.datad(!\RegFile|registers[26][8]~q ),
	.datae(!\RegFile|registers[27][8]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[8]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[8]~43 .extended_lut = "off";
defparam \RegFile|read_data1[8]~43 .lut_mask = 64'h5353535300F00FFF;
defparam \RegFile|read_data1[8]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N3
cyclonev_lcell_comb \RegFile|read_data1[8]~47 (
// Equation(s):
// \RegFile|read_data1[8]~47_combout  = ( \InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[8]~43_combout  & ( (!\InstructionMemory|rom~174_combout ) # (\RegFile|read_data1[8]~44_combout ) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[8]~43_combout  & ( (!\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[8]~46_combout )) # (\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[8]~45_combout ))) ) ) ) # ( \InstructionMemory|rom~179_combout  & ( 
// !\RegFile|read_data1[8]~43_combout  & ( (\RegFile|read_data1[8]~44_combout  & \InstructionMemory|rom~174_combout ) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( !\RegFile|read_data1[8]~43_combout  & ( (!\InstructionMemory|rom~174_combout  & 
// (\RegFile|read_data1[8]~46_combout )) # (\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[8]~45_combout ))) ) ) )

	.dataa(!\RegFile|read_data1[8]~46_combout ),
	.datab(!\RegFile|read_data1[8]~45_combout ),
	.datac(!\RegFile|read_data1[8]~44_combout ),
	.datad(!\InstructionMemory|rom~174_combout ),
	.datae(!\InstructionMemory|rom~179_combout ),
	.dataf(!\RegFile|read_data1[8]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[8]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[8]~47 .extended_lut = "off";
defparam \RegFile|read_data1[8]~47 .lut_mask = 64'h5533000F5533FF0F;
defparam \RegFile|read_data1[8]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y24_N30
cyclonev_lcell_comb \alu_a_mux|out[8]~8 (
// Equation(s):
// \alu_a_mux|out[8]~8_combout  = ( \Control|Decoder1~0_combout  & ( (!\RegFile|Equal0~0_combout  & (!\Control|WideOr1~1_combout  & \RegFile|read_data1[8]~47_combout )) ) ) # ( !\Control|Decoder1~0_combout  & ( (!\RegFile|Equal0~0_combout  & 
// \RegFile|read_data1[8]~47_combout ) ) )

	.dataa(gnd),
	.datab(!\RegFile|Equal0~0_combout ),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(!\RegFile|read_data1[8]~47_combout ),
	.datae(gnd),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[8]~8 .extended_lut = "off";
defparam \alu_a_mux|out[8]~8 .lut_mask = 64'h00CC00CC00C000C0;
defparam \alu_a_mux|out[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y22_N54
cyclonev_lcell_comb \ALU|ShiftRight0~10 (
// Equation(s):
// \ALU|ShiftRight0~10_combout  = ( \ALU|ShiftRight1~12_combout  & ( (!\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight1~11_combout ) ) ) # ( !\ALU|ShiftRight1~12_combout  & ( (\alu_a_mux|out[2]~2_combout  & \ALU|ShiftRight1~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\ALU|ShiftRight1~11_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~10 .extended_lut = "off";
defparam \ALU|ShiftRight0~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ALU|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y21_N18
cyclonev_lcell_comb \ALU|O_out[9]~75 (
// Equation(s):
// \ALU|O_out[9]~75_combout  = ( \ALU|ShiftRight0~9_combout  & ( \ALU|ShiftRight0~1_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # ((!\Control|Selector10~3_combout  & (\alu_b_mux|out[31]~47_combout )) # (\Control|Selector10~3_combout  & 
// ((!\alu_a_mux|out[4]~4_combout )))) ) ) ) # ( !\ALU|ShiftRight0~9_combout  & ( \ALU|ShiftRight0~1_combout  & ( (!\Control|Selector10~3_combout  & (\alu_b_mux|out[31]~47_combout  & (\alu_a_mux|out[3]~3_combout ))) # (\Control|Selector10~3_combout  & 
// (((!\alu_a_mux|out[3]~3_combout ) # (!\alu_a_mux|out[4]~4_combout )))) ) ) ) # ( \ALU|ShiftRight0~9_combout  & ( !\ALU|ShiftRight0~1_combout  & ( (!\Control|Selector10~3_combout  & ((!\alu_a_mux|out[3]~3_combout ) # (\alu_b_mux|out[31]~47_combout ))) ) ) 
// ) # ( !\ALU|ShiftRight0~9_combout  & ( !\ALU|ShiftRight0~1_combout  & ( (!\Control|Selector10~3_combout  & (\alu_b_mux|out[31]~47_combout  & \alu_a_mux|out[3]~3_combout )) ) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(!\alu_b_mux|out[31]~47_combout ),
	.datac(!\alu_a_mux|out[3]~3_combout ),
	.datad(!\alu_a_mux|out[4]~4_combout ),
	.datae(!\ALU|ShiftRight0~9_combout ),
	.dataf(!\ALU|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[9]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[9]~75 .extended_lut = "off";
defparam \ALU|O_out[9]~75 .lut_mask = 64'h0202A2A25752F7F2;
defparam \ALU|O_out[9]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y22_N24
cyclonev_lcell_comb \ALU|O_out[9]~77 (
// Equation(s):
// \ALU|O_out[9]~77_combout  = ( \ALU|O_out[9]~75_combout  & ( \ALU|ShiftRight1~16_combout  & ( (!\ALU|O_out[10]~76_combout ) # ((!\ALU|ShiftRight0~11_combout  & (\ALU|ShiftRight1~15_combout )) # (\ALU|ShiftRight0~11_combout  & ((\ALU|ShiftRight0~10_combout 
// )))) ) ) ) # ( !\ALU|O_out[9]~75_combout  & ( \ALU|ShiftRight1~16_combout  & ( (!\ALU|ShiftRight0~11_combout  & (((!\ALU|O_out[10]~76_combout )) # (\ALU|ShiftRight1~15_combout ))) # (\ALU|ShiftRight0~11_combout  & (((\ALU|ShiftRight0~10_combout  & 
// \ALU|O_out[10]~76_combout )))) ) ) ) # ( \ALU|O_out[9]~75_combout  & ( !\ALU|ShiftRight1~16_combout  & ( (!\ALU|ShiftRight0~11_combout  & (\ALU|ShiftRight1~15_combout  & ((\ALU|O_out[10]~76_combout )))) # (\ALU|ShiftRight0~11_combout  & 
// (((!\ALU|O_out[10]~76_combout ) # (\ALU|ShiftRight0~10_combout )))) ) ) ) # ( !\ALU|O_out[9]~75_combout  & ( !\ALU|ShiftRight1~16_combout  & ( (\ALU|O_out[10]~76_combout  & ((!\ALU|ShiftRight0~11_combout  & (\ALU|ShiftRight1~15_combout )) # 
// (\ALU|ShiftRight0~11_combout  & ((\ALU|ShiftRight0~10_combout ))))) ) ) )

	.dataa(!\ALU|ShiftRight1~15_combout ),
	.datab(!\ALU|ShiftRight0~11_combout ),
	.datac(!\ALU|ShiftRight0~10_combout ),
	.datad(!\ALU|O_out[10]~76_combout ),
	.datae(!\ALU|O_out[9]~75_combout ),
	.dataf(!\ALU|ShiftRight1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[9]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[9]~77 .extended_lut = "off";
defparam \ALU|O_out[9]~77 .lut_mask = 64'h00473347CC47FF47;
defparam \ALU|O_out[9]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y22_N48
cyclonev_lcell_comb \ALU|O_out[9]~78 (
// Equation(s):
// \ALU|O_out[9]~78_combout  = ( \ALU|ShiftLeft0~20_combout  & ( \ALU|O_out[9]~77_combout  & ( (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~50_combout ) # ((!\ALU|O_out[7]~23_combout  & \alu_b_mux|out[9]~11_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~20_combout 
//  & ( \ALU|O_out[9]~77_combout  & ( (!\ALU|O_out[7]~23_combout  & (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~50_combout ) # (\alu_b_mux|out[9]~11_combout )))) ) ) ) # ( \ALU|ShiftLeft0~20_combout  & ( !\ALU|O_out[9]~77_combout  & ( 
// (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~23_combout  & (\ALU|O_out[7]~50_combout  & \alu_b_mux|out[9]~11_combout )) # (\ALU|O_out[7]~23_combout  & (!\ALU|O_out[7]~50_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~20_combout  & ( !\ALU|O_out[9]~77_combout  & 
// ( (!\ALU|O_out[7]~23_combout  & (\ALU|O_out[7]~48_combout  & (\ALU|O_out[7]~50_combout  & \alu_b_mux|out[9]~11_combout ))) ) ) )

	.dataa(!\ALU|O_out[7]~23_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\ALU|O_out[7]~50_combout ),
	.datad(!\alu_b_mux|out[9]~11_combout ),
	.datae(!\ALU|ShiftLeft0~20_combout ),
	.dataf(!\ALU|O_out[9]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[9]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[9]~78 .extended_lut = "off";
defparam \ALU|O_out[9]~78 .lut_mask = 64'h0002101220223032;
defparam \ALU|O_out[9]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y22_N42
cyclonev_lcell_comb \ALU|O_out[9]~232 (
// Equation(s):
// \ALU|O_out[9]~232_combout  = ( !\ALU|O_out[7]~54_combout  & ( (!\ALU|Equal2~1_combout  & (((\alu_a_mux|out[9]~9_combout )))) # (\ALU|Equal2~1_combout  & ((((\ALU|_~37_sumout ))))) ) ) # ( \ALU|O_out[7]~54_combout  & ( (!\ALU|Equal2~1_combout  & 
// (!\ALU|Equal5~1_combout  & (((\ALU|O_out[9]~78_combout )) # (\ALU|O_out[9]~74_combout )))) # (\ALU|Equal2~1_combout  & ((((\ALU|_~37_sumout ))))) ) )

	.dataa(!\ALU|Equal2~1_combout ),
	.datab(!\ALU|O_out[9]~74_combout ),
	.datac(!\ALU|Equal5~1_combout ),
	.datad(!\ALU|_~37_sumout ),
	.datae(!\ALU|O_out[7]~54_combout ),
	.dataf(!\ALU|O_out[9]~78_combout ),
	.datag(!\alu_a_mux|out[9]~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[9]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[9]~232 .extended_lut = "on";
defparam \ALU|O_out[9]~232 .lut_mask = 64'h0A5F20750A5FA0F5;
defparam \ALU|O_out[9]~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N24
cyclonev_lcell_comb \DataMem|Selector22~0 (
// Equation(s):
// \DataMem|Selector22~0_combout  = ( \DataMem|Equal1~0_combout  & ( ((\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1  & \DataMem|Equal0~5_combout )) # (\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 ) ) ) # ( !\DataMem|Equal1~0_combout  
// & ( (\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1  & \DataMem|Equal0~5_combout ) ) )

	.dataa(gnd),
	.datab(!\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\DataMem|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector22~0 .extended_lut = "off";
defparam \DataMem|Selector22~0 .lut_mask = 64'h003300330F3F0F3F;
defparam \DataMem|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N45
cyclonev_lcell_comb \pc_to_reg_mux|out[9]~38 (
// Equation(s):
// \pc_to_reg_mux|out[9]~38_combout  = ( \DataMem|Selector22~0_combout  & ( (!\pc_to_reg_mux|out[8]~32_combout  & (((\ALU|O_out[9]~232_combout )) # (\pc_to_reg_mux|out[15]~29_combout ))) # (\pc_to_reg_mux|out[8]~32_combout  & (((\DataMem|Selector6~0_combout 
// )))) ) ) # ( !\DataMem|Selector22~0_combout  & ( (!\pc_to_reg_mux|out[8]~32_combout  & (!\pc_to_reg_mux|out[15]~29_combout  & (\ALU|O_out[9]~232_combout ))) # (\pc_to_reg_mux|out[8]~32_combout  & (((\DataMem|Selector6~0_combout )))) ) )

	.dataa(!\pc_to_reg_mux|out[8]~32_combout ),
	.datab(!\pc_to_reg_mux|out[15]~29_combout ),
	.datac(!\ALU|O_out[9]~232_combout ),
	.datad(!\DataMem|Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[9]~38 .extended_lut = "off";
defparam \pc_to_reg_mux|out[9]~38 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \pc_to_reg_mux|out[9]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y22_N33
cyclonev_lcell_comb \pc_to_reg_mux|out[9]~39 (
// Equation(s):
// \pc_to_reg_mux|out[9]~39_combout  = ( \pc_to_reg_mux|out[9]~38_combout  & ( \pc_to_reg_mux|out[8]~36_combout  ) ) # ( !\pc_to_reg_mux|out[9]~38_combout  & ( \pc_to_reg_mux|out[8]~36_combout  ) ) # ( \pc_to_reg_mux|out[9]~38_combout  & ( 
// !\pc_to_reg_mux|out[8]~36_combout  & ( ((\PCAdder|Add0~29_sumout  & \Control|Selector12~0_combout )) # (\pc_to_reg_mux|out[8]~34_combout ) ) ) ) # ( !\pc_to_reg_mux|out[9]~38_combout  & ( !\pc_to_reg_mux|out[8]~36_combout  & ( (\PCAdder|Add0~29_sumout  & 
// \Control|Selector12~0_combout ) ) ) )

	.dataa(!\pc_to_reg_mux|out[8]~34_combout ),
	.datab(gnd),
	.datac(!\PCAdder|Add0~29_sumout ),
	.datad(!\Control|Selector12~0_combout ),
	.datae(!\pc_to_reg_mux|out[9]~38_combout ),
	.dataf(!\pc_to_reg_mux|out[8]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[9]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[9]~39 .extended_lut = "off";
defparam \pc_to_reg_mux|out[9]~39 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \pc_to_reg_mux|out[9]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y22_N17
dffeas \RegFile|registers[1][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][9] .is_wysiwyg = "true";
defparam \RegFile|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y22_N12
cyclonev_lcell_comb \RegFile|read_data2[9]~100 (
// Equation(s):
// \RegFile|read_data2[9]~100_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[3][9]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[2][9]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[1][9]~q  ) ) )

	.dataa(gnd),
	.datab(!\RegFile|registers[1][9]~q ),
	.datac(!\RegFile|registers[2][9]~q ),
	.datad(!\RegFile|registers[3][9]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[9]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[9]~100 .extended_lut = "off";
defparam \RegFile|read_data2[9]~100 .lut_mask = 64'h000033330F0F00FF;
defparam \RegFile|read_data2[9]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y24_N24
cyclonev_lcell_comb \RegFile|read_data2[9]~99 (
// Equation(s):
// \RegFile|read_data2[9]~99_combout  = ( \RegFile|registers[5][9]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout ) # (\RegFile|registers[7][9]~q ) ) ) ) # ( !\RegFile|registers[5][9]~q  & ( 
// \InstructionMemory|rom~120_combout  & ( (\RegFile|registers[7][9]~q  & \InstructionMemory|rom~130_combout ) ) ) ) # ( \RegFile|registers[5][9]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[4][9]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[6][9]~q )) ) ) ) # ( !\RegFile|registers[5][9]~q  & ( !\InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & 
// ((\RegFile|registers[4][9]~q ))) # (\InstructionMemory|rom~130_combout  & (\RegFile|registers[6][9]~q )) ) ) )

	.dataa(!\RegFile|registers[6][9]~q ),
	.datab(!\RegFile|registers[7][9]~q ),
	.datac(!\InstructionMemory|rom~130_combout ),
	.datad(!\RegFile|registers[4][9]~q ),
	.datae(!\RegFile|registers[5][9]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[9]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[9]~99 .extended_lut = "off";
defparam \RegFile|read_data2[9]~99 .lut_mask = 64'h05F505F50303F3F3;
defparam \RegFile|read_data2[9]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y24_N23
dffeas \RegFile|registers[12][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[12][9] .is_wysiwyg = "true";
defparam \RegFile|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N41
dffeas \RegFile|registers[13][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[13][9] .is_wysiwyg = "true";
defparam \RegFile|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N34
dffeas \RegFile|registers[15][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_to_reg_mux|out[9]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[15][9] .is_wysiwyg = "true";
defparam \RegFile|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y24_N11
dffeas \RegFile|registers[14][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[9]~39_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[14][9] .is_wysiwyg = "true";
defparam \RegFile|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y24_N9
cyclonev_lcell_comb \RegFile|read_data2[9]~98 (
// Equation(s):
// \RegFile|read_data2[9]~98_combout  = ( \RegFile|registers[14][9]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & (\RegFile|registers[13][9]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[15][9]~q 
// ))) ) ) ) # ( !\RegFile|registers[14][9]~q  & ( \InstructionMemory|rom~120_combout  & ( (!\InstructionMemory|rom~130_combout  & (\RegFile|registers[13][9]~q )) # (\InstructionMemory|rom~130_combout  & ((\RegFile|registers[15][9]~q ))) ) ) ) # ( 
// \RegFile|registers[14][9]~q  & ( !\InstructionMemory|rom~120_combout  & ( (\InstructionMemory|rom~130_combout ) # (\RegFile|registers[12][9]~q ) ) ) ) # ( !\RegFile|registers[14][9]~q  & ( !\InstructionMemory|rom~120_combout  & ( 
// (\RegFile|registers[12][9]~q  & !\InstructionMemory|rom~130_combout ) ) ) )

	.dataa(!\RegFile|registers[12][9]~q ),
	.datab(!\RegFile|registers[13][9]~q ),
	.datac(!\RegFile|registers[15][9]~q ),
	.datad(!\InstructionMemory|rom~130_combout ),
	.datae(!\RegFile|registers[14][9]~q ),
	.dataf(!\InstructionMemory|rom~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[9]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[9]~98 .extended_lut = "off";
defparam \RegFile|read_data2[9]~98 .lut_mask = 64'h550055FF330F330F;
defparam \RegFile|read_data2[9]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y26_N54
cyclonev_lcell_comb \RegFile|read_data2[9]~101 (
// Equation(s):
// \RegFile|read_data2[9]~101_combout  = ( \RegFile|read_data2[16]~10_combout  & ( \RegFile|read_data2[9]~98_combout  & ( ((!\InstructionMemory|rom~137_combout  & (\RegFile|read_data2[9]~100_combout )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|read_data2[9]~99_combout )))) # (\InstructionMemory|rom~145_combout ) ) ) ) # ( \RegFile|read_data2[16]~10_combout  & ( !\RegFile|read_data2[9]~98_combout  & ( (!\InstructionMemory|rom~145_combout  & ((!\InstructionMemory|rom~137_combout  & 
// (\RegFile|read_data2[9]~100_combout )) # (\InstructionMemory|rom~137_combout  & ((\RegFile|read_data2[9]~99_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|read_data2[9]~100_combout ),
	.datad(!\RegFile|read_data2[9]~99_combout ),
	.datae(!\RegFile|read_data2[16]~10_combout ),
	.dataf(!\RegFile|read_data2[9]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[9]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[9]~101 .extended_lut = "off";
defparam \RegFile|read_data2[9]~101 .lut_mask = 64'h0000082A00005D7F;
defparam \RegFile|read_data2[9]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y26_N36
cyclonev_lcell_comb \alu_b_mux|out[9]~11 (
// Equation(s):
// \alu_b_mux|out[9]~11_combout  = ( \InstructionMemory|rom~150_combout  & ( \RegFile|read_data2[9]~95_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[9]~10_combout ) ) ) ) # ( !\InstructionMemory|rom~150_combout  & ( 
// \RegFile|read_data2[9]~95_combout  & ( ((!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[9]~97_combout ) # (\RegFile|read_data2[9]~101_combout )))) # (\alu_b_mux|out[9]~10_combout ) ) ) ) # ( \InstructionMemory|rom~150_combout  & ( 
// !\RegFile|read_data2[9]~95_combout  & ( ((!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[9]~97_combout ) # (\RegFile|read_data2[9]~101_combout )))) # (\alu_b_mux|out[9]~10_combout ) ) ) ) # ( !\InstructionMemory|rom~150_combout  & ( 
// !\RegFile|read_data2[9]~95_combout  & ( ((!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[9]~97_combout ) # (\RegFile|read_data2[9]~101_combout )))) # (\alu_b_mux|out[9]~10_combout ) ) ) )

	.dataa(!\RegFile|read_data2[9]~101_combout ),
	.datab(!\Control|WideOr5~0_combout ),
	.datac(!\alu_b_mux|out[9]~10_combout ),
	.datad(!\RegFile|read_data2[9]~97_combout ),
	.datae(!\InstructionMemory|rom~150_combout ),
	.dataf(!\RegFile|read_data2[9]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[9]~11 .extended_lut = "off";
defparam \alu_b_mux|out[9]~11 .lut_mask = 64'h4FCF4FCF4FCFCFCF;
defparam \alu_b_mux|out[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y24_N24
cyclonev_lcell_comb \ALU|ShiftLeft0~23 (
// Equation(s):
// \ALU|ShiftLeft0~23_combout  = ( \alu_b_mux|out[8]~9_combout  & ( \alu_b_mux|out[11]~61_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[9]~11_combout )))) # (\alu_a_mux|out[0]~0_combout  & 
// (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[10]~12_combout ))) ) ) ) # ( !\alu_b_mux|out[8]~9_combout  & ( \alu_b_mux|out[11]~61_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((!\alu_a_mux|out[1]~1_combout ) # (\alu_b_mux|out[9]~11_combout )))) # 
// (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[10]~12_combout  & (!\alu_a_mux|out[1]~1_combout ))) ) ) ) # ( \alu_b_mux|out[8]~9_combout  & ( !\alu_b_mux|out[11]~61_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout  & 
// \alu_b_mux|out[9]~11_combout )))) # (\alu_a_mux|out[0]~0_combout  & (((\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[10]~12_combout ))) ) ) ) # ( !\alu_b_mux|out[8]~9_combout  & ( !\alu_b_mux|out[11]~61_combout  & ( (!\alu_a_mux|out[0]~0_combout  & 
// (((\alu_a_mux|out[1]~1_combout  & \alu_b_mux|out[9]~11_combout )))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[10]~12_combout  & (!\alu_a_mux|out[1]~1_combout ))) ) ) )

	.dataa(!\alu_b_mux|out[10]~12_combout ),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_a_mux|out[1]~1_combout ),
	.datad(!\alu_b_mux|out[9]~11_combout ),
	.datae(!\alu_b_mux|out[8]~9_combout ),
	.dataf(!\alu_b_mux|out[11]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~23 .extended_lut = "off";
defparam \ALU|ShiftLeft0~23 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \ALU|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N54
cyclonev_lcell_comb \ALU|ShiftLeft0~32 (
// Equation(s):
// \ALU|ShiftLeft0~32_combout  = ( \ALU|ShiftLeft0~15_combout  & ( \ALU|ShiftLeft0~31_combout  & ( (!\alu_a_mux|out[2]~2_combout ) # ((!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~23_combout ))) # (\alu_a_mux|out[3]~3_combout  & 
// (\ALU|ShiftLeft0~4_combout ))) ) ) ) # ( !\ALU|ShiftLeft0~15_combout  & ( \ALU|ShiftLeft0~31_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout )) # (\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & 
// ((\ALU|ShiftLeft0~23_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~4_combout )))) ) ) ) # ( \ALU|ShiftLeft0~15_combout  & ( !\ALU|ShiftLeft0~31_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout )) # 
// (\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~23_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~4_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~15_combout  & ( !\ALU|ShiftLeft0~31_combout  & ( 
// (\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~23_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~4_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~4_combout ),
	.datad(!\ALU|ShiftLeft0~23_combout ),
	.datae(!\ALU|ShiftLeft0~15_combout ),
	.dataf(!\ALU|ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~32 .extended_lut = "off";
defparam \ALU|ShiftLeft0~32 .lut_mask = 64'h0145236789CDABEF;
defparam \ALU|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N12
cyclonev_lcell_comb \ALU|O_out[31]~210 (
// Equation(s):
// \ALU|O_out[31]~210_combout  = ( \alu_a_mux|out[4]~4_combout  & ( \alu_b_mux|out[31]~47_combout  & ( !\Control|Selector10~3_combout  ) ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( \alu_b_mux|out[31]~47_combout  & ( (!\Control|Selector10~3_combout ) # 
// ((!\Control|Selector9~5_combout  & (\ALU|Equal0~0_combout  & \ALU|Equal0~1_combout ))) ) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\ALU|Equal0~0_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\ALU|Equal0~1_combout ),
	.datae(!\alu_a_mux|out[4]~4_combout ),
	.dataf(!\alu_b_mux|out[31]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[31]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[31]~210 .extended_lut = "off";
defparam \ALU|O_out[31]~210 .lut_mask = 64'h00000000F0F2F0F0;
defparam \ALU|O_out[31]~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N36
cyclonev_lcell_comb \ALU|ShiftLeft0~50 (
// Equation(s):
// \ALU|ShiftLeft0~50_combout  = ( \alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[29]~43_combout  & ( (!\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[28]~41_combout ) ) ) ) # ( !\alu_a_mux|out[1]~1_combout  & ( \alu_b_mux|out[29]~43_combout  & ( 
// (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[31]~47_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[30]~45_combout )) ) ) ) # ( \alu_a_mux|out[1]~1_combout  & ( !\alu_b_mux|out[29]~43_combout  & ( (\alu_b_mux|out[28]~41_combout  & 
// \alu_a_mux|out[0]~0_combout ) ) ) ) # ( !\alu_a_mux|out[1]~1_combout  & ( !\alu_b_mux|out[29]~43_combout  & ( (!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[31]~47_combout ))) # (\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[30]~45_combout )) ) ) )

	.dataa(!\alu_b_mux|out[28]~41_combout ),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_b_mux|out[30]~45_combout ),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(!\alu_a_mux|out[1]~1_combout ),
	.dataf(!\alu_b_mux|out[29]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~50 .extended_lut = "off";
defparam \ALU|ShiftLeft0~50 .lut_mask = 64'h03CF111103CFDDDD;
defparam \ALU|ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N42
cyclonev_lcell_comb \ALU|ShiftLeft0~51 (
// Equation(s):
// \ALU|ShiftLeft0~51_combout  = ( \alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~47_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~38_combout ) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~47_combout  & ( 
// (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~50_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~42_combout )) ) ) ) # ( \alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~47_combout  & ( (\alu_a_mux|out[3]~3_combout  & 
// \ALU|ShiftLeft0~38_combout ) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~47_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~50_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~42_combout )) ) ) )

	.dataa(!\ALU|ShiftLeft0~42_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~38_combout ),
	.datad(!\ALU|ShiftLeft0~50_combout ),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\ALU|ShiftLeft0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~51 .extended_lut = "off";
defparam \ALU|ShiftLeft0~51 .lut_mask = 64'h11DD030311DDCFCF;
defparam \ALU|ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N18
cyclonev_lcell_comb \ALU|O_out[31]~211 (
// Equation(s):
// \ALU|O_out[31]~211_combout  = ( \alu_a_mux|out[4]~4_combout  & ( \ALU|ShiftLeft0~51_combout  & ( (!\ALU|Equal5~0_combout  & (((\ALU|O_out[7]~23_combout  & \ALU|ShiftLeft0~32_combout )) # (\ALU|O_out[31]~210_combout ))) ) ) ) # ( 
// !\alu_a_mux|out[4]~4_combout  & ( \ALU|ShiftLeft0~51_combout  & ( (!\ALU|Equal5~0_combout  & ((\ALU|O_out[31]~210_combout ) # (\ALU|O_out[7]~23_combout ))) ) ) ) # ( \alu_a_mux|out[4]~4_combout  & ( !\ALU|ShiftLeft0~51_combout  & ( (!\ALU|Equal5~0_combout 
//  & (((\ALU|O_out[7]~23_combout  & \ALU|ShiftLeft0~32_combout )) # (\ALU|O_out[31]~210_combout ))) ) ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( !\ALU|ShiftLeft0~51_combout  & ( (!\ALU|Equal5~0_combout  & \ALU|O_out[31]~210_combout ) ) ) )

	.dataa(!\ALU|Equal5~0_combout ),
	.datab(!\ALU|O_out[7]~23_combout ),
	.datac(!\ALU|ShiftLeft0~32_combout ),
	.datad(!\ALU|O_out[31]~210_combout ),
	.datae(!\alu_a_mux|out[4]~4_combout ),
	.dataf(!\ALU|ShiftLeft0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[31]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[31]~211 .extended_lut = "off";
defparam \ALU|O_out[31]~211 .lut_mask = 64'h00AA02AA22AA02AA;
defparam \ALU|O_out[31]~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N54
cyclonev_lcell_comb \RegFile|read_data1[31]~171 (
// Equation(s):
// \RegFile|read_data1[31]~171_combout  = ( \RegFile|registers[6][31]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][31]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][31]~q )) ) ) ) # ( !\RegFile|registers[6][31]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][31]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][31]~q )) ) ) ) # ( \RegFile|registers[6][31]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[4][31]~q ) ) ) ) # ( !\RegFile|registers[6][31]~q  & ( 
// !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[4][31]~q  & !\InstructionMemory|rom~169_combout ) ) ) )

	.dataa(!\RegFile|registers[4][31]~q ),
	.datab(!\RegFile|registers[7][31]~q ),
	.datac(!\RegFile|registers[5][31]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\RegFile|registers[6][31]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[31]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[31]~171 .extended_lut = "off";
defparam \RegFile|read_data1[31]~171 .lut_mask = 64'h550055FF0F330F33;
defparam \RegFile|read_data1[31]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N54
cyclonev_lcell_comb \RegFile|read_data1[31]~170 (
// Equation(s):
// \RegFile|read_data1[31]~170_combout  = ( \RegFile|registers[31][31]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[29][31]~q ) ) ) ) # ( !\RegFile|registers[31][31]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[29][31]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[31][31]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[28][31]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[30][31]~q )) ) ) ) # ( !\RegFile|registers[31][31]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[28][31]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[30][31]~q )) ) ) )

	.dataa(!\RegFile|registers[29][31]~q ),
	.datab(!\RegFile|registers[30][31]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[28][31]~q ),
	.datae(!\RegFile|registers[31][31]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[31]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[31]~170 .extended_lut = "off";
defparam \RegFile|read_data1[31]~170 .lut_mask = 64'h03F303F350505F5F;
defparam \RegFile|read_data1[31]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N9
cyclonev_lcell_comb \RegFile|read_data1[31]~172 (
// Equation(s):
// \RegFile|read_data1[31]~172_combout  = ( \RegFile|registers[3][31]~q  & ( (!\InstructionMemory|rom~159_combout  & (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[2][31]~q )))) # (\InstructionMemory|rom~159_combout  & 
// (((\RegFile|registers[1][31]~q )) # (\InstructionMemory|rom~169_combout ))) ) ) # ( !\RegFile|registers[3][31]~q  & ( (!\InstructionMemory|rom~159_combout  & (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[2][31]~q )))) # 
// (\InstructionMemory|rom~159_combout  & (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][31]~q ))) ) )

	.dataa(!\InstructionMemory|rom~159_combout ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[1][31]~q ),
	.datad(!\RegFile|registers[2][31]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[31]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[31]~172 .extended_lut = "off";
defparam \RegFile|read_data1[31]~172 .lut_mask = 64'h0426042615371537;
defparam \RegFile|read_data1[31]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N36
cyclonev_lcell_comb \RegFile|read_data1[31]~173 (
// Equation(s):
// \RegFile|read_data1[31]~173_combout  = ( \InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[31]~172_combout  & ( (\InstructionMemory|rom~174_combout  & \RegFile|read_data1[31]~170_combout ) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[31]~172_combout  & ( (!\InstructionMemory|rom~174_combout ) # (\RegFile|read_data1[31]~171_combout ) ) ) ) # ( \InstructionMemory|rom~179_combout  & ( !\RegFile|read_data1[31]~172_combout  & ( (\InstructionMemory|rom~174_combout  & 
// \RegFile|read_data1[31]~170_combout ) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( !\RegFile|read_data1[31]~172_combout  & ( (\RegFile|read_data1[31]~171_combout  & \InstructionMemory|rom~174_combout ) ) ) )

	.dataa(!\RegFile|read_data1[31]~171_combout ),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~174_combout ),
	.datad(!\RegFile|read_data1[31]~170_combout ),
	.datae(!\InstructionMemory|rom~179_combout ),
	.dataf(!\RegFile|read_data1[31]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[31]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[31]~173 .extended_lut = "off";
defparam \RegFile|read_data1[31]~173 .lut_mask = 64'h0505000FF5F5000F;
defparam \RegFile|read_data1[31]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N42
cyclonev_lcell_comb \RegFile|read_data1[31]~169 (
// Equation(s):
// \RegFile|read_data1[31]~169_combout  = ( \RegFile|registers[26][31]~q  & ( \RegFile|registers[24][31]~q  & ( (!\InstructionMemory|rom~159_combout ) # ((!\InstructionMemory|rom~169_combout  & (\RegFile|registers[25][31]~q )) # 
// (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[27][31]~q )))) ) ) ) # ( !\RegFile|registers[26][31]~q  & ( \RegFile|registers[24][31]~q  & ( (!\InstructionMemory|rom~169_combout  & (((!\InstructionMemory|rom~159_combout )) # 
// (\RegFile|registers[25][31]~q ))) # (\InstructionMemory|rom~169_combout  & (((\RegFile|registers[27][31]~q  & \InstructionMemory|rom~159_combout )))) ) ) ) # ( \RegFile|registers[26][31]~q  & ( !\RegFile|registers[24][31]~q  & ( 
// (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[25][31]~q  & ((\InstructionMemory|rom~159_combout )))) # (\InstructionMemory|rom~169_combout  & (((!\InstructionMemory|rom~159_combout ) # (\RegFile|registers[27][31]~q )))) ) ) ) # ( 
// !\RegFile|registers[26][31]~q  & ( !\RegFile|registers[24][31]~q  & ( (\InstructionMemory|rom~159_combout  & ((!\InstructionMemory|rom~169_combout  & (\RegFile|registers[25][31]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[27][31]~q 
// ))))) ) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\RegFile|registers[25][31]~q ),
	.datac(!\RegFile|registers[27][31]~q ),
	.datad(!\InstructionMemory|rom~159_combout ),
	.datae(!\RegFile|registers[26][31]~q ),
	.dataf(!\RegFile|registers[24][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[31]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[31]~169 .extended_lut = "off";
defparam \RegFile|read_data1[31]~169 .lut_mask = 64'h00275527AA27FF27;
defparam \RegFile|read_data1[31]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N9
cyclonev_lcell_comb \RegFile|read_data1[31]~174 (
// Equation(s):
// \RegFile|read_data1[31]~174_combout  = ( \RegFile|read_data1[31]~169_combout  & ( (!\RegFile|Equal0~0_combout  & ((\RegFile|read_data1[11]~53_combout ) # (\RegFile|read_data1[31]~173_combout ))) ) ) # ( !\RegFile|read_data1[31]~169_combout  & ( 
// (\RegFile|read_data1[31]~173_combout  & !\RegFile|Equal0~0_combout ) ) )

	.dataa(!\RegFile|read_data1[31]~173_combout ),
	.datab(!\RegFile|Equal0~0_combout ),
	.datac(!\RegFile|read_data1[11]~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[31]~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[31]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[31]~174 .extended_lut = "off";
defparam \RegFile|read_data1[31]~174 .lut_mask = 64'h444444444C4C4C4C;
defparam \RegFile|read_data1[31]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N15
cyclonev_lcell_comb \alu_a_mux|out[31]~31 (
// Equation(s):
// \alu_a_mux|out[31]~31_combout  = ( !\Control|WideOr1~2_combout  & ( \RegFile|read_data1[31]~174_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|read_data1[31]~174_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[31]~31 .extended_lut = "off";
defparam \alu_a_mux|out[31]~31 .lut_mask = 64'h0F0F0F0F00000000;
defparam \alu_a_mux|out[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N30
cyclonev_lcell_comb \ALU|O_out[31]~209 (
// Equation(s):
// \ALU|O_out[31]~209_combout  = ( \alu_a_mux|out[31]~31_combout  & ( \ALU|Equal5~0_combout  ) )

	.dataa(gnd),
	.datab(!\ALU|Equal5~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[31]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[31]~209 .extended_lut = "off";
defparam \ALU|O_out[31]~209 .lut_mask = 64'h0000000033333333;
defparam \ALU|O_out[31]~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N57
cyclonev_lcell_comb \ALU|O_out[31]~212 (
// Equation(s):
// \ALU|O_out[31]~212_combout  = ( \alu_a_mux|out[31]~31_combout  & ( (\ALU|Equal3~0_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[31]~47_combout ))))) ) ) # ( !\alu_a_mux|out[31]~31_combout  & ( 
// (\ALU|Equal3~0_combout  & ((!\alu_b_mux|out[31]~47_combout  & (!\Control|Selector9~5_combout  & !\Control|Selector10~3_combout )) # (\alu_b_mux|out[31]~47_combout  & (!\Control|Selector9~5_combout  $ (!\Control|Selector10~3_combout ))))) ) )

	.dataa(!\ALU|Equal3~0_combout ),
	.datab(!\alu_b_mux|out[31]~47_combout ),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[31]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[31]~212 .extended_lut = "off";
defparam \ALU|O_out[31]~212 .lut_mask = 64'h4110411005410541;
defparam \ALU|O_out[31]~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N33
cyclonev_lcell_comb \ALU|_~125 (
// Equation(s):
// \ALU|_~125_sumout  = SUM(( !\Control|Selector9~5_combout  $ (!\alu_b_mux|out[31]~47_combout  $ (((!\RegFile|read_data1[31]~174_combout ) # (\Control|WideOr1~2_combout )))) ) + ( \ALU|_~123  ) + ( \ALU|_~122  ))

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(!\Control|Selector9~5_combout ),
	.datac(!\RegFile|read_data1[31]~174_combout ),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|_~122 ),
	.sharein(\ALU|_~123 ),
	.combout(),
	.sumout(\ALU|_~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|_~125 .extended_lut = "off";
defparam \ALU|_~125 .lut_mask = 64'h000000000000C639;
defparam \ALU|_~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N24
cyclonev_lcell_comb \ALU|O_out[31]~213 (
// Equation(s):
// \ALU|O_out[31]~213_combout  = ( \ALU|O_out[31]~212_combout  & ( \ALU|_~125_sumout  ) ) # ( !\ALU|O_out[31]~212_combout  & ( \ALU|_~125_sumout  & ( ((\ALU|O_out[16]~84_combout  & ((\ALU|O_out[31]~209_combout ) # (\ALU|O_out[31]~211_combout )))) # 
// (\ALU|Equal2~1_combout ) ) ) ) # ( \ALU|O_out[31]~212_combout  & ( !\ALU|_~125_sumout  ) ) # ( !\ALU|O_out[31]~212_combout  & ( !\ALU|_~125_sumout  & ( (!\ALU|Equal2~1_combout  & (\ALU|O_out[16]~84_combout  & ((\ALU|O_out[31]~209_combout ) # 
// (\ALU|O_out[31]~211_combout )))) ) ) )

	.dataa(!\ALU|Equal2~1_combout ),
	.datab(!\ALU|O_out[16]~84_combout ),
	.datac(!\ALU|O_out[31]~211_combout ),
	.datad(!\ALU|O_out[31]~209_combout ),
	.datae(!\ALU|O_out[31]~212_combout ),
	.dataf(!\ALU|_~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[31]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[31]~213 .extended_lut = "off";
defparam \ALU|O_out[31]~213 .lut_mask = 64'h0222FFFF5777FFFF;
defparam \ALU|O_out[31]~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N27
cyclonev_lcell_comb \branch_adder|Add0~117 (
// Equation(s):
// \branch_adder|Add0~117_sumout  = SUM(( \PCAdder|Add0~117_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~114  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~296_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~117 .extended_lut = "off";
defparam \branch_adder|Add0~117 .lut_mask = 64'h0000FFBB00000F0F;
defparam \branch_adder|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N39
cyclonev_lcell_comb \pc_mux|Mux0~0 (
// Equation(s):
// \pc_mux|Mux0~0_combout  = ( \PCAdder|Add0~117_sumout  & ( (!\pc_src[0]~1_combout ) # ((!\pc_src[1]~2_combout  & ((\branch_adder|Add0~117_sumout ))) # (\pc_src[1]~2_combout  & (\RegFile|read_data1[31]~174_combout ))) ) ) # ( !\PCAdder|Add0~117_sumout  & ( 
// (\pc_src[0]~1_combout  & ((!\pc_src[1]~2_combout  & ((\branch_adder|Add0~117_sumout ))) # (\pc_src[1]~2_combout  & (\RegFile|read_data1[31]~174_combout )))) ) )

	.dataa(!\pc_src[0]~1_combout ),
	.datab(!\pc_src[1]~2_combout ),
	.datac(!\RegFile|read_data1[31]~174_combout ),
	.datad(!\branch_adder|Add0~117_sumout ),
	.datae(gnd),
	.dataf(!\PCAdder|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux0~0 .extended_lut = "off";
defparam \pc_mux|Mux0~0 .lut_mask = 64'h01450145ABEFABEF;
defparam \pc_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y21_N41
dffeas \PC|pc_out[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[31] .is_wysiwyg = "true";
defparam \PC|pc_out[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N27
cyclonev_lcell_comb \PCAdder|Add0~117 (
// Equation(s):
// \PCAdder|Add0~117_sumout  = SUM(( \PC|pc_out [31] ) + ( GND ) + ( \PCAdder|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCAdder|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCAdder|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PCAdder|Add0~117 .extended_lut = "off";
defparam \PCAdder|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCAdder|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N45
cyclonev_lcell_comb \DataMem|Selector0~1 (
// Equation(s):
// \DataMem|Selector0~1_combout  = ( \DataMem|Equal1~0_combout  & ( (!\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7  & !\DataMem|Selector0~0_combout ) ) ) # ( !\DataMem|Equal1~0_combout  & ( !\DataMem|Selector0~0_combout  ) )

	.dataa(!\DataMem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DataMem|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector0~1 .extended_lut = "off";
defparam \DataMem|Selector0~1 .lut_mask = 64'hFF00FF00AA00AA00;
defparam \DataMem|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N24
cyclonev_lcell_comb \pc_to_reg_mux|out[31]~69 (
// Equation(s):
// \pc_to_reg_mux|out[31]~69_combout  = ( \DataMem|Selector0~1_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (!\pc_to_reg_mux|out[1]~0_combout  & ((\PCAdder|Add0~117_sumout )))) # (\pc_to_reg_mux|out[22]~53_combout  & 
// (((\ALU|O_out[31]~213_combout )) # (\pc_to_reg_mux|out[1]~0_combout ))) ) ) ) # ( !\DataMem|Selector0~1_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~117_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  
// & (\ALU|O_out[31]~213_combout ))) # (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( \DataMem|Selector0~1_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~117_sumout ))) # 
// (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[31]~213_combout )))) ) ) ) # ( !\DataMem|Selector0~1_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (((\PCAdder|Add0~117_sumout )) # (\pc_to_reg_mux|out[1]~0_combout ))) 
// # (\pc_to_reg_mux|out[22]~53_combout  & (!\pc_to_reg_mux|out[1]~0_combout  & (\ALU|O_out[31]~213_combout ))) ) ) )

	.dataa(!\pc_to_reg_mux|out[22]~53_combout ),
	.datab(!\pc_to_reg_mux|out[1]~0_combout ),
	.datac(!\ALU|O_out[31]~213_combout ),
	.datad(!\PCAdder|Add0~117_sumout ),
	.datae(!\DataMem|Selector0~1_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[31]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[31]~69 .extended_lut = "off";
defparam \pc_to_reg_mux|out[31]~69 .lut_mask = 64'h26AE048C37BF159D;
defparam \pc_to_reg_mux|out[31]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y21_N10
dffeas \RegFile|registers[8][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][31] .is_wysiwyg = "true";
defparam \RegFile|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y21_N8
dffeas \RegFile|registers[11][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][31] .is_wysiwyg = "true";
defparam \RegFile|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N30
cyclonev_lcell_comb \RegFile|registers[9][31]~feeder (
// Equation(s):
// \RegFile|registers[9][31]~feeder_combout  = ( \pc_to_reg_mux|out[31]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[31]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[9][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[9][31]~feeder .extended_lut = "off";
defparam \RegFile|registers[9][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[9][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N31
dffeas \RegFile|registers[9][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][31] .is_wysiwyg = "true";
defparam \RegFile|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y21_N2
dffeas \RegFile|registers[10][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[31]~69_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][31] .is_wysiwyg = "true";
defparam \RegFile|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y21_N0
cyclonev_lcell_comb \RegFile|read_data2[31]~338 (
// Equation(s):
// \RegFile|read_data2[31]~338_combout  = ( \RegFile|registers[10][31]~q  & ( \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout ) # (\RegFile|registers[11][31]~q ) ) ) ) # ( !\RegFile|registers[10][31]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[11][31]~q  & \InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[10][31]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[8][31]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[9][31]~q ))) ) ) ) # ( !\RegFile|registers[10][31]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[8][31]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[9][31]~q ))) ) ) )

	.dataa(!\RegFile|registers[8][31]~q ),
	.datab(!\RegFile|registers[11][31]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[9][31]~q ),
	.datae(!\RegFile|registers[10][31]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[31]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[31]~338 .extended_lut = "off";
defparam \RegFile|read_data2[31]~338 .lut_mask = 64'h505F505F0303F3F3;
defparam \RegFile|read_data2[31]~338 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y21_N9
cyclonev_lcell_comb \RegFile|read_data2[31]~339 (
// Equation(s):
// \RegFile|read_data2[31]~339_combout  = ( \RegFile|read_data2[31]~338_combout  & ( !\InstructionMemory|rom~150_combout  & ( (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|read_data2[31]~338_combout ),
	.dataf(!\InstructionMemory|rom~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[31]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[31]~339 .extended_lut = "off";
defparam \RegFile|read_data2[31]~339 .lut_mask = 64'h0000550000000000;
defparam \RegFile|read_data2[31]~339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y22_N24
cyclonev_lcell_comb \alu_b_mux|out[31]~46 (
// Equation(s):
// \alu_b_mux|out[31]~46_combout  = ( \Control|Decoder1~1_combout  & ( \Control|WideOr5~0_combout  & ( \InstructionMemory|rom~110_combout  ) ) ) # ( !\Control|Decoder1~1_combout  & ( \Control|WideOr5~0_combout  & ( (\InstructionMemory|rom~110_combout  & 
// ((!\InstructionMemory|rom~200_combout ) # ((!\Control|MemSize~0_combout ) # (\InstructionMemory|rom~209_combout )))) ) ) )

	.dataa(!\InstructionMemory|rom~110_combout ),
	.datab(!\InstructionMemory|rom~200_combout ),
	.datac(!\InstructionMemory|rom~209_combout ),
	.datad(!\Control|MemSize~0_combout ),
	.datae(!\Control|Decoder1~1_combout ),
	.dataf(!\Control|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[31]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[31]~46 .extended_lut = "off";
defparam \alu_b_mux|out[31]~46 .lut_mask = 64'h0000000055455555;
defparam \alu_b_mux|out[31]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y21_N12
cyclonev_lcell_comb \alu_b_mux|out[31]~47 (
// Equation(s):
// \alu_b_mux|out[31]~47_combout  = ( \alu_b_mux|out[31]~46_combout  & ( \RegFile|read_data2[31]~332_combout  ) ) # ( !\alu_b_mux|out[31]~46_combout  & ( \RegFile|read_data2[31]~332_combout  & ( !\Control|WideOr5~0_combout  ) ) ) # ( 
// \alu_b_mux|out[31]~46_combout  & ( !\RegFile|read_data2[31]~332_combout  ) ) # ( !\alu_b_mux|out[31]~46_combout  & ( !\RegFile|read_data2[31]~332_combout  & ( (!\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~150_combout  & 
// \RegFile|read_data2[31]~337_combout )) # (\RegFile|read_data2[31]~339_combout ))) ) ) )

	.dataa(!\Control|WideOr5~0_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[31]~339_combout ),
	.datad(!\RegFile|read_data2[31]~337_combout ),
	.datae(!\alu_b_mux|out[31]~46_combout ),
	.dataf(!\RegFile|read_data2[31]~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[31]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[31]~47 .extended_lut = "off";
defparam \alu_b_mux|out[31]~47 .lut_mask = 64'h0A2AFFFFAAAAFFFF;
defparam \alu_b_mux|out[31]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y21_N30
cyclonev_lcell_comb \ALU|ShiftRight1~34 (
// Equation(s):
// \ALU|ShiftRight1~34_combout  = ( \ALU|ShiftRight1~25_combout  & ( \ALU|ShiftRight1~24_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # (\alu_b_mux|out[31]~47_combout ) ) ) ) # ( !\ALU|ShiftRight1~25_combout  & ( \ALU|ShiftRight1~24_combout  & ( 
// (!\alu_a_mux|out[3]~3_combout  & (\alu_a_mux|out[2]~2_combout )) # (\alu_a_mux|out[3]~3_combout  & ((\alu_b_mux|out[31]~47_combout ))) ) ) ) # ( \ALU|ShiftRight1~25_combout  & ( !\ALU|ShiftRight1~24_combout  & ( (!\alu_a_mux|out[3]~3_combout  & 
// (!\alu_a_mux|out[2]~2_combout )) # (\alu_a_mux|out[3]~3_combout  & ((\alu_b_mux|out[31]~47_combout ))) ) ) ) # ( !\ALU|ShiftRight1~25_combout  & ( !\ALU|ShiftRight1~24_combout  & ( (\alu_a_mux|out[3]~3_combout  & \alu_b_mux|out[31]~47_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[2]~2_combout ),
	.datac(!\alu_a_mux|out[3]~3_combout ),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(!\ALU|ShiftRight1~25_combout ),
	.dataf(!\ALU|ShiftRight1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~34 .extended_lut = "off";
defparam \ALU|ShiftRight1~34 .lut_mask = 64'h000FC0CF303FF0FF;
defparam \ALU|ShiftRight1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y21_N6
cyclonev_lcell_comb \ALU|O_out[23]~158 (
// Equation(s):
// \ALU|O_out[23]~158_combout  = ( \alu_a_mux|out[4]~4_combout  & ( \alu_b_mux|out[31]~47_combout  & ( !\Control|Selector10~3_combout  ) ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( \alu_b_mux|out[31]~47_combout  & ( (!\Control|Selector10~3_combout  & 
// (\ALU|ShiftRight1~34_combout )) # (\Control|Selector10~3_combout  & ((\ALU|ShiftRight0~8_combout ))) ) ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( !\alu_b_mux|out[31]~47_combout  & ( (!\Control|Selector10~3_combout  & (\ALU|ShiftRight1~34_combout )) # 
// (\Control|Selector10~3_combout  & ((\ALU|ShiftRight0~8_combout ))) ) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(!\ALU|ShiftRight1~34_combout ),
	.datac(gnd),
	.datad(!\ALU|ShiftRight0~8_combout ),
	.datae(!\alu_a_mux|out[4]~4_combout ),
	.dataf(!\alu_b_mux|out[31]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[23]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[23]~158 .extended_lut = "off";
defparam \ALU|O_out[23]~158 .lut_mask = 64'h227700002277AAAA;
defparam \ALU|O_out[23]~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y20_N30
cyclonev_lcell_comb \ALU|O_out[23]~159 (
// Equation(s):
// \ALU|O_out[23]~159_combout  = ( \ALU|ShiftLeft0~38_combout  & ( \ALU|ShiftLeft0~31_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\alu_a_mux|out[3]~3_combout )) # (\ALU|ShiftLeft0~42_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// (((!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~23_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~38_combout  & ( \ALU|ShiftLeft0~31_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\alu_a_mux|out[3]~3_combout )) # (\ALU|ShiftLeft0~42_combout ))) # 
// (\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~23_combout  & \alu_a_mux|out[3]~3_combout )))) ) ) ) # ( \ALU|ShiftLeft0~38_combout  & ( !\ALU|ShiftLeft0~31_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~42_combout  & 
// ((!\alu_a_mux|out[3]~3_combout )))) # (\alu_a_mux|out[2]~2_combout  & (((!\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~23_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~38_combout  & ( !\ALU|ShiftLeft0~31_combout  & ( (!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftLeft0~42_combout  & ((!\alu_a_mux|out[3]~3_combout )))) # (\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftLeft0~23_combout  & \alu_a_mux|out[3]~3_combout )))) ) ) )

	.dataa(!\ALU|ShiftLeft0~42_combout ),
	.datab(!\ALU|ShiftLeft0~23_combout ),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\ALU|ShiftLeft0~38_combout ),
	.dataf(!\ALU|ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[23]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[23]~159 .extended_lut = "off";
defparam \ALU|O_out[23]~159 .lut_mask = 64'h50035F0350F35FF3;
defparam \ALU|O_out[23]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N54
cyclonev_lcell_comb \ALU|O_out[23]~160 (
// Equation(s):
// \ALU|O_out[23]~160_combout  = ( \ALU|O_out[21]~119_combout  & ( \ALU|ShiftLeft0~16_combout  & ( (\alu_b_mux|out[23]~32_combout ) # (\ALU|O_out[7]~23_combout ) ) ) ) # ( !\ALU|O_out[21]~119_combout  & ( \ALU|ShiftLeft0~16_combout  & ( 
// (!\ALU|O_out[7]~23_combout  & (\ALU|O_out[23]~158_combout )) # (\ALU|O_out[7]~23_combout  & ((\ALU|O_out[23]~159_combout ))) ) ) ) # ( \ALU|O_out[21]~119_combout  & ( !\ALU|ShiftLeft0~16_combout  & ( (!\ALU|O_out[7]~23_combout  & 
// \alu_b_mux|out[23]~32_combout ) ) ) ) # ( !\ALU|O_out[21]~119_combout  & ( !\ALU|ShiftLeft0~16_combout  & ( (!\ALU|O_out[7]~23_combout  & (\ALU|O_out[23]~158_combout )) # (\ALU|O_out[7]~23_combout  & ((\ALU|O_out[23]~159_combout ))) ) ) )

	.dataa(!\ALU|O_out[23]~158_combout ),
	.datab(!\ALU|O_out[7]~23_combout ),
	.datac(!\alu_b_mux|out[23]~32_combout ),
	.datad(!\ALU|O_out[23]~159_combout ),
	.datae(!\ALU|O_out[21]~119_combout ),
	.dataf(!\ALU|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[23]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[23]~160 .extended_lut = "off";
defparam \ALU|O_out[23]~160 .lut_mask = 64'h44770C0C44773F3F;
defparam \ALU|O_out[23]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N27
cyclonev_lcell_comb \ALU|O_out[23]~161 (
// Equation(s):
// \ALU|O_out[23]~161_combout  = ( !\ALU|O_out[7]~48_combout  & ( (!\alu_a_mux|out[23]~23_combout  & ((!\alu_b_mux|out[23]~32_combout  & (!\Control|Selector9~5_combout  & !\Control|Selector10~3_combout )) # (\alu_b_mux|out[23]~32_combout  & 
// (!\Control|Selector9~5_combout  $ (!\Control|Selector10~3_combout ))))) # (\alu_a_mux|out[23]~23_combout  & (!\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_b_mux|out[23]~32_combout ))))) ) )

	.dataa(!\alu_a_mux|out[23]~23_combout ),
	.datab(!\alu_b_mux|out[23]~32_combout ),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[23]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[23]~161 .extended_lut = "off";
defparam \ALU|O_out[23]~161 .lut_mask = 64'h8761876100000000;
defparam \ALU|O_out[23]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N42
cyclonev_lcell_comb \ALU|O_out[23]~163 (
// Equation(s):
// \ALU|O_out[23]~163_combout  = ( \ALU|O_out[23]~162_combout  ) # ( !\ALU|O_out[23]~162_combout  & ( (\ALU|O_out[17]~122_combout  & (((\ALU|O_out[7]~48_combout  & \ALU|O_out[23]~160_combout )) # (\ALU|O_out[23]~161_combout ))) ) )

	.dataa(!\ALU|O_out[7]~48_combout ),
	.datab(!\ALU|O_out[17]~122_combout ),
	.datac(!\ALU|O_out[23]~160_combout ),
	.datad(!\ALU|O_out[23]~161_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[23]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[23]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[23]~163 .extended_lut = "off";
defparam \ALU|O_out[23]~163 .lut_mask = 64'h01330133FFFFFFFF;
defparam \ALU|O_out[23]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N21
cyclonev_lcell_comb \DataMem|Selector8~0 (
// Equation(s):
// \DataMem|Selector8~0_combout  = ( \DataMem|Equal1~0_combout  & ( \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  ) ) # ( !\DataMem|Equal1~0_combout  & ( \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ( 
// (\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  & \DataMem|Equal0~5_combout ) ) ) ) # ( \DataMem|Equal1~0_combout  & ( !\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ( (\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  & 
// \DataMem|Equal0~5_combout ) ) ) ) # ( !\DataMem|Equal1~0_combout  & ( !\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ( (\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  & \DataMem|Equal0~5_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\DataMem|Equal0~5_combout ),
	.datae(!\DataMem|Equal1~0_combout ),
	.dataf(!\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector8~0 .extended_lut = "off";
defparam \DataMem|Selector8~0 .lut_mask = 64'h000F000F000FFFFF;
defparam \DataMem|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N15
cyclonev_lcell_comb \pc_to_reg_mux|out[23]~61 (
// Equation(s):
// \pc_to_reg_mux|out[23]~61_combout  = ( \DataMem|Selector8~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~85_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[23]~163_combout ))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector8~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~85_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  
// & (\ALU|O_out[23]~163_combout )))) # (\pc_to_reg_mux|out[1]~0_combout  & (\pc_to_reg_mux|out[22]~53_combout )) ) ) ) # ( \DataMem|Selector8~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~85_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[23]~163_combout )))) # (\pc_to_reg_mux|out[1]~0_combout  & (!\pc_to_reg_mux|out[22]~53_combout )) ) ) ) # ( 
// !\DataMem|Selector8~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~85_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[23]~163_combout )))) ) ) )

	.dataa(!\pc_to_reg_mux|out[1]~0_combout ),
	.datab(!\pc_to_reg_mux|out[22]~53_combout ),
	.datac(!\ALU|O_out[23]~163_combout ),
	.datad(!\PCAdder|Add0~85_sumout ),
	.datae(!\DataMem|Selector8~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[23]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[23]~61 .extended_lut = "off";
defparam \pc_to_reg_mux|out[23]~61 .lut_mask = 64'h028A46CE139B57DF;
defparam \pc_to_reg_mux|out[23]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N21
cyclonev_lcell_comb \RegFile|registers[27][23]~feeder (
// Equation(s):
// \RegFile|registers[27][23]~feeder_combout  = ( \pc_to_reg_mux|out[23]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[23]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[27][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[27][23]~feeder .extended_lut = "off";
defparam \RegFile|registers[27][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[27][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N23
dffeas \RegFile|registers[27][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[27][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][23] .is_wysiwyg = "true";
defparam \RegFile|registers[27][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N0
cyclonev_lcell_comb \RegFile|read_data1[23]~124 (
// Equation(s):
// \RegFile|read_data1[23]~124_combout  = ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[24][23]~q  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[25][23]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[27][23]~q )) ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[24][23]~q  & ( (!\InstructionMemory|rom~169_combout ) # (\RegFile|registers[26][23]~q ) ) ) ) # ( \InstructionMemory|rom~159_combout  & ( 
// !\RegFile|registers[24][23]~q  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[25][23]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[27][23]~q )) ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( 
// !\RegFile|registers[24][23]~q  & ( (\RegFile|registers[26][23]~q  & \InstructionMemory|rom~169_combout ) ) ) )

	.dataa(!\RegFile|registers[27][23]~q ),
	.datab(!\RegFile|registers[26][23]~q ),
	.datac(!\RegFile|registers[25][23]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\RegFile|registers[24][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[23]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[23]~124 .extended_lut = "off";
defparam \RegFile|read_data1[23]~124 .lut_mask = 64'h00330F55FF330F55;
defparam \RegFile|read_data1[23]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N36
cyclonev_lcell_comb \RegFile|read_data1[23]~126 (
// Equation(s):
// \RegFile|read_data1[23]~126_combout  = ( \RegFile|registers[6][23]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][23]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][23]~q )) ) ) ) # ( !\RegFile|registers[6][23]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][23]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][23]~q )) ) ) ) # ( \RegFile|registers[6][23]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[4][23]~q ) ) ) ) # ( !\RegFile|registers[6][23]~q  & ( 
// !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[4][23]~q  & !\InstructionMemory|rom~169_combout ) ) ) )

	.dataa(!\RegFile|registers[4][23]~q ),
	.datab(!\RegFile|registers[7][23]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[5][23]~q ),
	.datae(!\RegFile|registers[6][23]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[23]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[23]~126 .extended_lut = "off";
defparam \RegFile|read_data1[23]~126 .lut_mask = 64'h50505F5F03F303F3;
defparam \RegFile|read_data1[23]~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N48
cyclonev_lcell_comb \RegFile|read_data1[23]~125 (
// Equation(s):
// \RegFile|read_data1[23]~125_combout  = ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[29][23]~q  & ( (!\InstructionMemory|rom~159_combout  & (\RegFile|registers[30][23]~q )) # (\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[31][23]~q ))) ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[29][23]~q  & ( (\InstructionMemory|rom~159_combout ) # (\RegFile|registers[28][23]~q ) ) ) ) # ( \InstructionMemory|rom~169_combout  & ( 
// !\RegFile|registers[29][23]~q  & ( (!\InstructionMemory|rom~159_combout  & (\RegFile|registers[30][23]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[31][23]~q ))) ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( 
// !\RegFile|registers[29][23]~q  & ( (\RegFile|registers[28][23]~q  & !\InstructionMemory|rom~159_combout ) ) ) )

	.dataa(!\RegFile|registers[30][23]~q ),
	.datab(!\RegFile|registers[31][23]~q ),
	.datac(!\RegFile|registers[28][23]~q ),
	.datad(!\InstructionMemory|rom~159_combout ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\RegFile|registers[29][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[23]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[23]~125 .extended_lut = "off";
defparam \RegFile|read_data1[23]~125 .lut_mask = 64'h0F0055330FFF5533;
defparam \RegFile|read_data1[23]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N24
cyclonev_lcell_comb \RegFile|read_data1[23]~127 (
// Equation(s):
// \RegFile|read_data1[23]~127_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[3][23]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[1][23]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[2][23]~q  ) ) )

	.dataa(gnd),
	.datab(!\RegFile|registers[2][23]~q ),
	.datac(!\RegFile|registers[3][23]~q ),
	.datad(!\RegFile|registers[1][23]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[23]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[23]~127 .extended_lut = "off";
defparam \RegFile|read_data1[23]~127 .lut_mask = 64'h0000333300FF0F0F;
defparam \RegFile|read_data1[23]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N45
cyclonev_lcell_comb \RegFile|read_data1[23]~128 (
// Equation(s):
// \RegFile|read_data1[23]~128_combout  = ( \InstructionMemory|rom~174_combout  & ( \InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[23]~125_combout  ) ) ) # ( \InstructionMemory|rom~174_combout  & ( !\InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[23]~126_combout  ) ) ) # ( !\InstructionMemory|rom~174_combout  & ( !\InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[23]~127_combout  ) ) )

	.dataa(gnd),
	.datab(!\RegFile|read_data1[23]~126_combout ),
	.datac(!\RegFile|read_data1[23]~125_combout ),
	.datad(!\RegFile|read_data1[23]~127_combout ),
	.datae(!\InstructionMemory|rom~174_combout ),
	.dataf(!\InstructionMemory|rom~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[23]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[23]~128 .extended_lut = "off";
defparam \RegFile|read_data1[23]~128 .lut_mask = 64'h00FF333300000F0F;
defparam \RegFile|read_data1[23]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N57
cyclonev_lcell_comb \RegFile|read_data1[23]~129 (
// Equation(s):
// \RegFile|read_data1[23]~129_combout  = ( \RegFile|read_data1[23]~124_combout  & ( \RegFile|read_data1[23]~128_combout  & ( !\RegFile|Equal0~0_combout  ) ) ) # ( !\RegFile|read_data1[23]~124_combout  & ( \RegFile|read_data1[23]~128_combout  & ( 
// !\RegFile|Equal0~0_combout  ) ) ) # ( \RegFile|read_data1[23]~124_combout  & ( !\RegFile|read_data1[23]~128_combout  & ( (\RegFile|read_data1[11]~53_combout  & !\RegFile|Equal0~0_combout ) ) ) )

	.dataa(!\RegFile|read_data1[11]~53_combout ),
	.datab(gnd),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data1[23]~124_combout ),
	.dataf(!\RegFile|read_data1[23]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[23]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[23]~129 .extended_lut = "off";
defparam \RegFile|read_data1[23]~129 .lut_mask = 64'h00005050F0F0F0F0;
defparam \RegFile|read_data1[23]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N39
cyclonev_lcell_comb \alu_a_mux|out[23]~23 (
// Equation(s):
// \alu_a_mux|out[23]~23_combout  = ( \RegFile|read_data1[23]~129_combout  & ( (!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\Control|Decoder1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[23]~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[23]~23 .extended_lut = "off";
defparam \alu_a_mux|out[23]~23 .lut_mask = 64'h00000000EEEEEEEE;
defparam \alu_a_mux|out[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N24
cyclonev_lcell_comb \ALU|O_out[23]~162 (
// Equation(s):
// \ALU|O_out[23]~162_combout  = ( \ALU|_~93_sumout  & ( ((\alu_a_mux|out[23]~23_combout  & \ALU|O_out[16]~110_combout )) # (\ALU|Equal2~1_combout ) ) ) # ( !\ALU|_~93_sumout  & ( (\alu_a_mux|out[23]~23_combout  & \ALU|O_out[16]~110_combout ) ) )

	.dataa(!\alu_a_mux|out[23]~23_combout ),
	.datab(gnd),
	.datac(!\ALU|O_out[16]~110_combout ),
	.datad(!\ALU|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|_~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[23]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[23]~162 .extended_lut = "off";
defparam \ALU|O_out[23]~162 .lut_mask = 64'h0505050505FF05FF;
defparam \ALU|O_out[23]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N9
cyclonev_lcell_comb \ALU|O_out[23]~217 (
// Equation(s):
// \ALU|O_out[23]~217_combout  = ( \ALU|O_out[23]~161_combout  & ( \ALU|O_out[17]~122_combout  ) ) # ( !\ALU|O_out[23]~161_combout  & ( (\ALU|O_out[7]~48_combout  & (\ALU|O_out[17]~122_combout  & \ALU|O_out[23]~160_combout )) ) )

	.dataa(!\ALU|O_out[7]~48_combout ),
	.datab(!\ALU|O_out[17]~122_combout ),
	.datac(gnd),
	.datad(!\ALU|O_out[23]~160_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[23]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[23]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[23]~217 .extended_lut = "off";
defparam \ALU|O_out[23]~217 .lut_mask = 64'h0011001133333333;
defparam \ALU|O_out[23]~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N24
cyclonev_lcell_comb \DataMem|ser|Equal0~2 (
// Equation(s):
// \DataMem|ser|Equal0~2_combout  = ( \ALU|_~97_sumout  & ( \ALU|O_out[16]~112_combout  & ( (\ALU|O_out[16]~109_combout  & (\ALU|Mux47~0_combout  & ((!\ALU|O_out[24]~218_combout ) # (\ALU|Equal2~1_combout )))) ) ) ) # ( !\ALU|_~97_sumout  & ( 
// \ALU|O_out[16]~112_combout  & ( (\ALU|O_out[16]~109_combout  & (\ALU|Mux47~0_combout  & !\ALU|O_out[24]~218_combout )) ) ) ) # ( \ALU|_~97_sumout  & ( !\ALU|O_out[16]~112_combout  & ( (!\ALU|O_out[24]~218_combout ) # (\ALU|Equal2~1_combout ) ) ) ) # ( 
// !\ALU|_~97_sumout  & ( !\ALU|O_out[16]~112_combout  & ( !\ALU|O_out[24]~218_combout  ) ) )

	.dataa(!\ALU|Equal2~1_combout ),
	.datab(!\ALU|O_out[16]~109_combout ),
	.datac(!\ALU|Mux47~0_combout ),
	.datad(!\ALU|O_out[24]~218_combout ),
	.datae(!\ALU|_~97_sumout ),
	.dataf(!\ALU|O_out[16]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|ser|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|ser|Equal0~2 .extended_lut = "off";
defparam \DataMem|ser|Equal0~2 .lut_mask = 64'hFF00FF5503000301;
defparam \DataMem|ser|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N3
cyclonev_lcell_comb \ALU|O_out[22]~216 (
// Equation(s):
// \ALU|O_out[22]~216_combout  = ( \ALU|O_out[22]~154_combout  & ( (\ALU|O_out[17]~122_combout  & ((\ALU|O_out[22]~155_combout ) # (\ALU|O_out[7]~48_combout ))) ) ) # ( !\ALU|O_out[22]~154_combout  & ( (\ALU|O_out[17]~122_combout  & 
// (!\ALU|O_out[7]~48_combout  & \ALU|O_out[22]~155_combout )) ) )

	.dataa(!\ALU|O_out[17]~122_combout ),
	.datab(gnd),
	.datac(!\ALU|O_out[7]~48_combout ),
	.datad(!\ALU|O_out[22]~155_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[22]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[22]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[22]~216 .extended_lut = "off";
defparam \ALU|O_out[22]~216 .lut_mask = 64'h0050005005550555;
defparam \ALU|O_out[22]~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N30
cyclonev_lcell_comb \DataMem|ser|Equal0~3 (
// Equation(s):
// \DataMem|ser|Equal0~3_combout  = ( \ALU|O_out[22]~156_combout  & ( \ALU|O_out[30]~208_combout  & ( (\DataMem|ser|Equal0~2_combout  & ((\ALU|O_out[23]~217_combout ) # (\ALU|O_out[23]~162_combout ))) ) ) ) # ( !\ALU|O_out[22]~156_combout  & ( 
// \ALU|O_out[30]~208_combout  & ( (\DataMem|ser|Equal0~2_combout  & (\ALU|O_out[22]~216_combout  & ((\ALU|O_out[23]~217_combout ) # (\ALU|O_out[23]~162_combout )))) ) ) )

	.dataa(!\ALU|O_out[23]~162_combout ),
	.datab(!\ALU|O_out[23]~217_combout ),
	.datac(!\DataMem|ser|Equal0~2_combout ),
	.datad(!\ALU|O_out[22]~216_combout ),
	.datae(!\ALU|O_out[22]~156_combout ),
	.dataf(!\ALU|O_out[30]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|ser|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|ser|Equal0~3 .extended_lut = "off";
defparam \DataMem|ser|Equal0~3 .lut_mask = 64'h0000000000070707;
defparam \DataMem|ser|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N12
cyclonev_lcell_comb \DataMem|stack_seg|mem1~1 (
// Equation(s):
// \DataMem|stack_seg|mem1~1_combout  = ( \DataMem|data_seg|mem1~0_combout  & ( \DataMem|stack_seg|mem1~0_combout  & ( (\DataMem|ser|Equal0~3_combout  & (\DataMem|ser|Equal0~0_combout  & (\DataMem|ser|Equal0~1_combout  & !\ALU|O_out[31]~213_combout ))) ) ) )

	.dataa(!\DataMem|ser|Equal0~3_combout ),
	.datab(!\DataMem|ser|Equal0~0_combout ),
	.datac(!\DataMem|ser|Equal0~1_combout ),
	.datad(!\ALU|O_out[31]~213_combout ),
	.datae(!\DataMem|data_seg|mem1~0_combout ),
	.dataf(!\DataMem|stack_seg|mem1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|stack_seg|mem1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|stack_seg|mem1~1 .extended_lut = "off";
defparam \DataMem|stack_seg|mem1~1 .lut_mask = 64'h0000000000000100;
defparam \DataMem|stack_seg|mem1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N54
cyclonev_lcell_comb \DataMem|Selector23~0 (
// Equation(s):
// \DataMem|Selector23~0_combout  = ( \DataMem|Equal1~0_combout  & ( ((\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) # ( 
// !\DataMem|Equal1~0_combout  & ( (\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) )

	.dataa(!\DataMem|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\DataMem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector23~0 .extended_lut = "off";
defparam \DataMem|Selector23~0 .lut_mask = 64'h005500550F5F0F5F;
defparam \DataMem|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \serial_ready_in~input (
	.i(serial_ready_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_ready_in~input_o ));
// synopsys translate_off
defparam \serial_ready_in~input .bus_hold = "false";
defparam \serial_ready_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \serial_in[0]~input (
	.i(serial_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[0]~input_o ));
// synopsys translate_off
defparam \serial_in[0]~input .bus_hold = "false";
defparam \serial_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \serial_valid_in~input (
	.i(serial_valid_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_valid_in~input_o ));
// synopsys translate_off
defparam \serial_valid_in~input .bus_hold = "false";
defparam \serial_valid_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N27
cyclonev_lcell_comb \DataMem|Selector31~0 (
// Equation(s):
// \DataMem|Selector31~0_combout  = ( !\ALU|O_out[3]~47_combout  & ( \ALU|O_out[2]~39_combout  & ( \serial_in[0]~input_o  ) ) ) # ( \ALU|O_out[3]~47_combout  & ( !\ALU|O_out[2]~39_combout  & ( \serial_ready_in~input_o  ) ) ) # ( !\ALU|O_out[3]~47_combout  & 
// ( !\ALU|O_out[2]~39_combout  & ( \serial_valid_in~input_o  ) ) )

	.dataa(!\serial_ready_in~input_o ),
	.datab(!\serial_in[0]~input_o ),
	.datac(gnd),
	.datad(!\serial_valid_in~input_o ),
	.datae(!\ALU|O_out[3]~47_combout ),
	.dataf(!\ALU|O_out[2]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector31~0 .extended_lut = "off";
defparam \DataMem|Selector31~0 .lut_mask = 64'h00FF555533330000;
defparam \DataMem|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N57
cyclonev_lcell_comb \DataMem|ser|Equal0~4 (
// Equation(s):
// \DataMem|ser|Equal0~4_combout  = ( \DataMem|ser|Equal0~3_combout  & ( (\ALU|O_out[31]~213_combout  & (\DataMem|ser|Equal0~1_combout  & \DataMem|ser|Equal0~0_combout )) ) )

	.dataa(!\ALU|O_out[31]~213_combout ),
	.datab(gnd),
	.datac(!\DataMem|ser|Equal0~1_combout ),
	.datad(!\DataMem|ser|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\DataMem|ser|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|ser|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|ser|Equal0~4 .extended_lut = "off";
defparam \DataMem|ser|Equal0~4 .lut_mask = 64'h0000000000050005;
defparam \DataMem|ser|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N36
cyclonev_lcell_comb \DataMem|Selector31~1 (
// Equation(s):
// \DataMem|Selector31~1_combout  = ( \DataMem|Equal0~5_combout  & ( \DataMem|ser|Equal0~4_combout  & ( (!\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  & (!\DataMem|Selector31~0_combout  & ((!\DataMem|Equal1~0_combout ) # 
// (!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout )))) ) ) ) # ( !\DataMem|Equal0~5_combout  & ( \DataMem|ser|Equal0~4_combout  & ( (!\DataMem|Selector31~0_combout  & ((!\DataMem|Equal1~0_combout ) # 
// (!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) ) # ( \DataMem|Equal0~5_combout  & ( !\DataMem|ser|Equal0~4_combout  & ( (!\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// ((!\DataMem|Equal1~0_combout ) # (!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) ) # ( !\DataMem|Equal0~5_combout  & ( !\DataMem|ser|Equal0~4_combout  & ( (!\DataMem|Equal1~0_combout ) # 
// (!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\DataMem|Equal1~0_combout ),
	.datac(!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\DataMem|Selector31~0_combout ),
	.datae(!\DataMem|Equal0~5_combout ),
	.dataf(!\DataMem|ser|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector31~1 .extended_lut = "off";
defparam \DataMem|Selector31~1 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \DataMem|Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N21
cyclonev_lcell_comb \LoadExt|Mux7~0 (
// Equation(s):
// \LoadExt|Mux7~0_combout  = ( \DataMem|Selector31~1_combout  & ( \DataMem|Selector15~0_combout  & ( (!\ALU|O_out[0]~9_combout  & (((!\ALU|O_out[1]~29_combout )))) # (\ALU|O_out[0]~9_combout  & ((!\ALU|O_out[1]~29_combout  & ((\DataMem|Selector7~0_combout 
// ))) # (\ALU|O_out[1]~29_combout  & (\DataMem|Selector23~0_combout )))) ) ) ) # ( !\DataMem|Selector31~1_combout  & ( \DataMem|Selector15~0_combout  & ( (!\ALU|O_out[0]~9_combout ) # ((!\ALU|O_out[1]~29_combout  & ((\DataMem|Selector7~0_combout ))) # 
// (\ALU|O_out[1]~29_combout  & (\DataMem|Selector23~0_combout ))) ) ) ) # ( \DataMem|Selector31~1_combout  & ( !\DataMem|Selector15~0_combout  & ( (\ALU|O_out[0]~9_combout  & ((!\ALU|O_out[1]~29_combout  & ((\DataMem|Selector7~0_combout ))) # 
// (\ALU|O_out[1]~29_combout  & (\DataMem|Selector23~0_combout )))) ) ) ) # ( !\DataMem|Selector31~1_combout  & ( !\DataMem|Selector15~0_combout  & ( (!\ALU|O_out[0]~9_combout  & (((\ALU|O_out[1]~29_combout )))) # (\ALU|O_out[0]~9_combout  & 
// ((!\ALU|O_out[1]~29_combout  & ((\DataMem|Selector7~0_combout ))) # (\ALU|O_out[1]~29_combout  & (\DataMem|Selector23~0_combout )))) ) ) )

	.dataa(!\ALU|O_out[0]~9_combout ),
	.datab(!\DataMem|Selector23~0_combout ),
	.datac(!\DataMem|Selector7~0_combout ),
	.datad(!\ALU|O_out[1]~29_combout ),
	.datae(!\DataMem|Selector31~1_combout ),
	.dataf(!\DataMem|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LoadExt|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LoadExt|Mux7~0 .extended_lut = "off";
defparam \LoadExt|Mux7~0 .lut_mask = 64'h05BB0511AFBBAF11;
defparam \LoadExt|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N36
cyclonev_lcell_comb \pc_mux|Mux31~0 (
// Equation(s):
// \pc_mux|Mux31~0_combout  = ( \pc_src[0]~1_combout  & ( !\RegFile|read_data1[0]~175_combout  ) )

	.dataa(gnd),
	.datab(!\RegFile|read_data1[0]~175_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux31~0 .extended_lut = "off";
defparam \pc_mux|Mux31~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \pc_mux|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N38
dffeas \PC|pc_out[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc_src[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[0] .is_wysiwyg = "true";
defparam \PC|pc_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N15
cyclonev_lcell_comb \pc_to_reg_mux|out[0]~4 (
// Equation(s):
// \pc_to_reg_mux|out[0]~4_combout  = ( \ALU|O_out[0]~9_combout  & ( (!\Control|Selector12~0_combout  & (!\Control|WideOr5~2_combout )) # (\Control|Selector12~0_combout  & ((\PC|pc_out [0]))) ) ) # ( !\ALU|O_out[0]~9_combout  & ( (\PC|pc_out [0] & 
// \Control|Selector12~0_combout ) ) )

	.dataa(!\Control|WideOr5~2_combout ),
	.datab(!\PC|pc_out [0]),
	.datac(!\Control|Selector12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|O_out[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[0]~4 .extended_lut = "off";
defparam \pc_to_reg_mux|out[0]~4 .lut_mask = 64'h03030303A3A3A3A3;
defparam \pc_to_reg_mux|out[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N15
cyclonev_lcell_comb \pc_to_reg_mux|out[0]~2 (
// Equation(s):
// \pc_to_reg_mux|out[0]~2_combout  = ( \Control|LoadType[0]~1_combout  & ( (\pc_to_reg_mux|out[1]~0_combout  & \pc_to_reg_mux|out[4]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\pc_to_reg_mux|out[1]~0_combout ),
	.datac(!\pc_to_reg_mux|out[4]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|LoadType[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[0]~2 .extended_lut = "off";
defparam \pc_to_reg_mux|out[0]~2 .lut_mask = 64'h0000000003030303;
defparam \pc_to_reg_mux|out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N45
cyclonev_lcell_comb \pc_to_reg_mux|out[0]~3 (
// Equation(s):
// \pc_to_reg_mux|out[0]~3_combout  = ( \ALU|O_out[1]~29_combout  & ( (\pc_to_reg_mux|out[1]~0_combout  & ((!\Control|LoadType[1]~0_combout ) # (\InstructionMemory|rom~189_combout ))) ) ) # ( !\ALU|O_out[1]~29_combout  & ( (!\Control|LoadType[1]~0_combout  & 
// \pc_to_reg_mux|out[1]~0_combout ) ) )

	.dataa(!\InstructionMemory|rom~189_combout ),
	.datab(!\Control|LoadType[1]~0_combout ),
	.datac(!\pc_to_reg_mux|out[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|O_out[1]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[0]~3 .extended_lut = "off";
defparam \pc_to_reg_mux|out[0]~3 .lut_mask = 64'h0C0C0C0C0D0D0D0D;
defparam \pc_to_reg_mux|out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N6
cyclonev_lcell_comb \pc_to_reg_mux|out[0]~5 (
// Equation(s):
// \pc_to_reg_mux|out[0]~5_combout  = ( \DataMem|Selector15~0_combout  & ( (!\pc_to_reg_mux|out[0]~4_combout  & (!\pc_to_reg_mux|out[0]~2_combout  & ((!\pc_to_reg_mux|out[0]~3_combout ) # (\DataMem|Selector31~1_combout )))) ) ) # ( 
// !\DataMem|Selector15~0_combout  & ( (!\pc_to_reg_mux|out[0]~4_combout  & ((!\pc_to_reg_mux|out[0]~3_combout ) # (\DataMem|Selector31~1_combout ))) ) )

	.dataa(!\pc_to_reg_mux|out[0]~4_combout ),
	.datab(!\pc_to_reg_mux|out[0]~2_combout ),
	.datac(!\DataMem|Selector31~1_combout ),
	.datad(!\pc_to_reg_mux|out[0]~3_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[0]~5 .extended_lut = "off";
defparam \pc_to_reg_mux|out[0]~5 .lut_mask = 64'hAA0AAA0A88088808;
defparam \pc_to_reg_mux|out[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N12
cyclonev_lcell_comb \pc_to_reg_mux|out[0]~6 (
// Equation(s):
// \pc_to_reg_mux|out[0]~6_combout  = ( \pc_to_reg_mux|out[0]~5_combout  & ( (!\InstructionMemory|rom~189_combout  & (\pc_to_reg_mux|out[1]~0_combout  & (\Control|LoadType[1]~0_combout  & \LoadExt|Mux7~0_combout ))) ) ) # ( !\pc_to_reg_mux|out[0]~5_combout  
// )

	.dataa(!\InstructionMemory|rom~189_combout ),
	.datab(!\pc_to_reg_mux|out[1]~0_combout ),
	.datac(!\Control|LoadType[1]~0_combout ),
	.datad(!\LoadExt|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[0]~6 .extended_lut = "off";
defparam \pc_to_reg_mux|out[0]~6 .lut_mask = 64'hFFFFFFFF00020002;
defparam \pc_to_reg_mux|out[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N27
cyclonev_lcell_comb \RegFile|registers[8][0]~feeder (
// Equation(s):
// \RegFile|registers[8][0]~feeder_combout  = ( \pc_to_reg_mux|out[0]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][0]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y23_N29
dffeas \RegFile|registers[8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][0] .is_wysiwyg = "true";
defparam \RegFile|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y23_N52
dffeas \RegFile|registers[10][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][0] .is_wysiwyg = "true";
defparam \RegFile|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N42
cyclonev_lcell_comb \RegFile|registers[9][0]~feeder (
// Equation(s):
// \RegFile|registers[9][0]~feeder_combout  = ( \pc_to_reg_mux|out[0]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[9][0]~feeder .extended_lut = "off";
defparam \RegFile|registers[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N43
dffeas \RegFile|registers[9][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][0] .is_wysiwyg = "true";
defparam \RegFile|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N50
dffeas \RegFile|registers[11][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[0]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][0] .is_wysiwyg = "true";
defparam \RegFile|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N48
cyclonev_lcell_comb \RegFile|read_data2[0]~5 (
// Equation(s):
// \RegFile|read_data2[0]~5_combout  = ( \RegFile|registers[11][0]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[10][0]~q ) ) ) ) # ( !\RegFile|registers[11][0]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[10][0]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[11][0]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[8][0]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[9][0]~q ))) ) ) ) # ( !\RegFile|registers[11][0]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// (\RegFile|registers[8][0]~q )) # (\InstructionMemory|rom~120_combout  & ((\RegFile|registers[9][0]~q ))) ) ) )

	.dataa(!\RegFile|registers[8][0]~q ),
	.datab(!\RegFile|registers[10][0]~q ),
	.datac(!\RegFile|registers[9][0]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[11][0]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~5 .extended_lut = "off";
defparam \RegFile|read_data2[0]~5 .lut_mask = 64'h550F550F330033FF;
defparam \RegFile|read_data2[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N9
cyclonev_lcell_comb \RegFile|read_data2[0]~6 (
// Equation(s):
// \RegFile|read_data2[0]~6_combout  = ( \RegFile|read_data2[0]~5_combout  & ( (!\InstructionMemory|rom~137_combout  & (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~150_combout )) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~145_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~6 .extended_lut = "off";
defparam \RegFile|read_data2[0]~6 .lut_mask = 64'h000000000A000A00;
defparam \RegFile|read_data2[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N54
cyclonev_lcell_comb \RegFile|read_data2[0]~341 (
// Equation(s):
// \RegFile|read_data2[0]~341_combout  = ( \RegFile|read_data2[0]~9_combout  & ( \RegFile|read_data2[0]~8_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout ) # (\RegFile|read_data2[0]~7_combout ))) ) ) ) # ( 
// !\RegFile|read_data2[0]~9_combout  & ( \RegFile|read_data2[0]~8_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (\InstructionMemory|rom~137_combout )) # (\InstructionMemory|rom~145_combout  & 
// ((\RegFile|read_data2[0]~7_combout ))))) ) ) ) # ( \RegFile|read_data2[0]~9_combout  & ( !\RegFile|read_data2[0]~8_combout  & ( (\RegFile|read_data2[16]~10_combout  & ((!\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout )) # 
// (\InstructionMemory|rom~145_combout  & ((\RegFile|read_data2[0]~7_combout ))))) ) ) ) # ( !\RegFile|read_data2[0]~9_combout  & ( !\RegFile|read_data2[0]~8_combout  & ( (\RegFile|read_data2[16]~10_combout  & (\RegFile|read_data2[0]~7_combout  & 
// \InstructionMemory|rom~145_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~137_combout ),
	.datab(!\RegFile|read_data2[16]~10_combout ),
	.datac(!\RegFile|read_data2[0]~7_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(!\RegFile|read_data2[0]~9_combout ),
	.dataf(!\RegFile|read_data2[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~341 .extended_lut = "off";
defparam \RegFile|read_data2[0]~341 .lut_mask = 64'h0003220311033303;
defparam \RegFile|read_data2[0]~341 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N36
cyclonev_lcell_comb \alu_b_mux|out[0]~49 (
// Equation(s):
// \alu_b_mux|out[0]~49_combout  = ( \RegFile|read_data2[0]~341_combout  & ( \RegFile|read_data2[0]~4_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~4_combout ) ) ) ) # ( !\RegFile|read_data2[0]~341_combout  & ( 
// \RegFile|read_data2[0]~4_combout  & ( (!\Control|WideOr5~0_combout  & (((\RegFile|read_data2[0]~6_combout ) # (\InstructionMemory|rom~150_combout )))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~4_combout )) ) ) ) # ( 
// \RegFile|read_data2[0]~341_combout  & ( !\RegFile|read_data2[0]~4_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~4_combout ) ) ) ) # ( !\RegFile|read_data2[0]~341_combout  & ( !\RegFile|read_data2[0]~4_combout  & ( 
// (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[0]~6_combout ))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~4_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~4_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\Control|WideOr5~0_combout ),
	.datad(!\RegFile|read_data2[0]~6_combout ),
	.datae(!\RegFile|read_data2[0]~341_combout ),
	.dataf(!\RegFile|read_data2[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[0]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[0]~49 .extended_lut = "off";
defparam \alu_b_mux|out[0]~49 .lut_mask = 64'h05F5F5F535F5F5F5;
defparam \alu_b_mux|out[0]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N57
cyclonev_lcell_comb \ALU|O_out[1]~28 (
// Equation(s):
// \ALU|O_out[1]~28_combout  = ( \ALU|_~5_sumout  & ( (\ALU|O_out[1]~26_combout  & ((!\ALU|Equal2~0_combout ) # (!\ALU|O_out[1]~27_combout ))) ) ) # ( !\ALU|_~5_sumout  & ( (!\ALU|O_out[1]~26_combout  & (\ALU|Equal2~0_combout )) # (\ALU|O_out[1]~26_combout  
// & ((!\ALU|Equal2~0_combout ) # (!\ALU|O_out[1]~27_combout ))) ) )

	.dataa(gnd),
	.datab(!\ALU|O_out[1]~26_combout ),
	.datac(!\ALU|Equal2~0_combout ),
	.datad(!\ALU|O_out[1]~27_combout ),
	.datae(gnd),
	.dataf(!\ALU|_~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~28 .extended_lut = "off";
defparam \ALU|O_out[1]~28 .lut_mask = 64'h3F3C3F3C33303330;
defparam \ALU|O_out[1]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N42
cyclonev_lcell_comb \ALU|O_out[1]~29 (
// Equation(s):
// \ALU|O_out[1]~29_combout  = ( \ALU|O_out[1]~25_combout  & ( \ALU|O_out[1]~28_combout  ) ) # ( !\ALU|O_out[1]~25_combout  & ( (!\ALU|Equal2~0_combout ) # (\ALU|O_out[1]~28_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal2~0_combout ),
	.datad(!\ALU|O_out[1]~28_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[1]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[1]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[1]~29 .extended_lut = "off";
defparam \ALU|O_out[1]~29 .lut_mask = 64'hF0FFF0FF00FF00FF;
defparam \ALU|O_out[1]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N57
cyclonev_lcell_comb \DataMem|Selector14~0 (
// Equation(s):
// \DataMem|Selector14~0_combout  = (!\DataMem|Equal0~5_combout  & (\DataMem|Equal1~0_combout  & ((\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 )))) # (\DataMem|Equal0~5_combout  & (((\DataMem|Equal1~0_combout  & 
// \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 )) # (\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(!\DataMem|Equal0~5_combout ),
	.datab(!\DataMem|Equal1~0_combout ),
	.datac(!\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector14~0 .extended_lut = "off";
defparam \DataMem|Selector14~0 .lut_mask = 64'h0537053705370537;
defparam \DataMem|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \serial_in[1]~input (
	.i(serial_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[1]~input_o ));
// synopsys translate_off
defparam \serial_in[1]~input .bus_hold = "false";
defparam \serial_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N48
cyclonev_lcell_comb \pc_to_reg_mux|out[1]~10 (
// Equation(s):
// \pc_to_reg_mux|out[1]~10_combout  = ( \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1  & ( \pc_to_reg_mux|out[4]~7_combout  & ( (!\pc_to_reg_mux|out[4]~8_combout  & ((!\pc_to_reg_mux|out[4]~9_combout  & 
// (\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 )) # (\pc_to_reg_mux|out[4]~9_combout  & ((\serial_in[1]~input_o ))))) # (\pc_to_reg_mux|out[4]~8_combout  & (((\pc_to_reg_mux|out[4]~9_combout )))) ) ) ) # ( 
// !\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1  & ( \pc_to_reg_mux|out[4]~7_combout  & ( (!\pc_to_reg_mux|out[4]~8_combout  & ((!\pc_to_reg_mux|out[4]~9_combout  & (\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 )) # 
// (\pc_to_reg_mux|out[4]~9_combout  & ((\serial_in[1]~input_o ))))) ) ) ) # ( \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1  & ( !\pc_to_reg_mux|out[4]~7_combout  & ( \pc_to_reg_mux|out[4]~9_combout  ) ) )

	.dataa(!\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\pc_to_reg_mux|out[4]~8_combout ),
	.datac(!\pc_to_reg_mux|out[4]~9_combout ),
	.datad(!\serial_in[1]~input_o ),
	.datae(!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\pc_to_reg_mux|out[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[1]~10 .extended_lut = "off";
defparam \pc_to_reg_mux|out[1]~10 .lut_mask = 64'h00000F0F404C434F;
defparam \pc_to_reg_mux|out[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y19_N30
cyclonev_lcell_comb \pc_to_reg_mux|out[1]~12 (
// Equation(s):
// \pc_to_reg_mux|out[1]~12_combout  = ( \DataMem|Selector6~0_combout  & ( \pc_to_reg_mux|out[1]~10_combout  & ( (!\pc_to_reg_mux|out[4]~1_combout  & ((!\pc_to_reg_mux|out[4]~11_combout ) # ((\DataMem|Selector22~0_combout )))) # 
// (\pc_to_reg_mux|out[4]~1_combout  & (((\DataMem|Selector14~0_combout )) # (\pc_to_reg_mux|out[4]~11_combout ))) ) ) ) # ( !\DataMem|Selector6~0_combout  & ( \pc_to_reg_mux|out[1]~10_combout  & ( (!\pc_to_reg_mux|out[4]~1_combout  & 
// ((!\pc_to_reg_mux|out[4]~11_combout ) # ((\DataMem|Selector22~0_combout )))) # (\pc_to_reg_mux|out[4]~1_combout  & (!\pc_to_reg_mux|out[4]~11_combout  & ((\DataMem|Selector14~0_combout )))) ) ) ) # ( \DataMem|Selector6~0_combout  & ( 
// !\pc_to_reg_mux|out[1]~10_combout  & ( (!\pc_to_reg_mux|out[4]~1_combout  & (\pc_to_reg_mux|out[4]~11_combout  & (\DataMem|Selector22~0_combout ))) # (\pc_to_reg_mux|out[4]~1_combout  & (((\DataMem|Selector14~0_combout )) # 
// (\pc_to_reg_mux|out[4]~11_combout ))) ) ) ) # ( !\DataMem|Selector6~0_combout  & ( !\pc_to_reg_mux|out[1]~10_combout  & ( (!\pc_to_reg_mux|out[4]~1_combout  & (\pc_to_reg_mux|out[4]~11_combout  & (\DataMem|Selector22~0_combout ))) # 
// (\pc_to_reg_mux|out[4]~1_combout  & (!\pc_to_reg_mux|out[4]~11_combout  & ((\DataMem|Selector14~0_combout )))) ) ) )

	.dataa(!\pc_to_reg_mux|out[4]~1_combout ),
	.datab(!\pc_to_reg_mux|out[4]~11_combout ),
	.datac(!\DataMem|Selector22~0_combout ),
	.datad(!\DataMem|Selector14~0_combout ),
	.datae(!\DataMem|Selector6~0_combout ),
	.dataf(!\pc_to_reg_mux|out[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[1]~12 .extended_lut = "off";
defparam \pc_to_reg_mux|out[1]~12 .lut_mask = 64'h024613578ACE9BDF;
defparam \pc_to_reg_mux|out[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N54
cyclonev_lcell_comb \pc_to_reg_mux|out[1]~13 (
// Equation(s):
// \pc_to_reg_mux|out[1]~13_combout  = ( \pc_to_reg_mux|out[1]~12_combout  & ( (!\Control|Selector12~0_combout  & (((!\ALU|O_out[1]~29_combout )) # (\Control|WideOr5~2_combout ))) # (\Control|Selector12~0_combout  & (((\PC|pc_out [1])))) ) ) # ( 
// !\pc_to_reg_mux|out[1]~12_combout  & ( (!\Control|Selector12~0_combout  & (!\Control|WideOr5~2_combout  & ((!\ALU|O_out[1]~29_combout )))) # (\Control|Selector12~0_combout  & (((\PC|pc_out [1])))) ) )

	.dataa(!\Control|WideOr5~2_combout ),
	.datab(!\Control|Selector12~0_combout ),
	.datac(!\PC|pc_out [1]),
	.datad(!\ALU|O_out[1]~29_combout ),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[1]~13 .extended_lut = "off";
defparam \pc_to_reg_mux|out[1]~13 .lut_mask = 64'h8B038B03CF47CF47;
defparam \pc_to_reg_mux|out[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y23_N23
dffeas \RegFile|registers[9][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][1] .is_wysiwyg = "true";
defparam \RegFile|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y23_N6
cyclonev_lcell_comb \RegFile|registers[8][1]~feeder (
// Equation(s):
// \RegFile|registers[8][1]~feeder_combout  = ( \pc_to_reg_mux|out[1]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][1]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y23_N7
dffeas \RegFile|registers[8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][1] .is_wysiwyg = "true";
defparam \RegFile|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N29
dffeas \RegFile|registers[10][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][1] .is_wysiwyg = "true";
defparam \RegFile|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y23_N14
dffeas \RegFile|registers[11][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[1]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][1] .is_wysiwyg = "true";
defparam \RegFile|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N12
cyclonev_lcell_comb \RegFile|read_data2[1]~16 (
// Equation(s):
// \RegFile|read_data2[1]~16_combout  = ( \RegFile|registers[11][1]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[10][1]~q ) ) ) ) # ( !\RegFile|registers[11][1]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[10][1]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[11][1]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][1]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][1]~q )) ) ) ) # ( !\RegFile|registers[11][1]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][1]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][1]~q )) ) ) )

	.dataa(!\RegFile|registers[9][1]~q ),
	.datab(!\RegFile|registers[8][1]~q ),
	.datac(!\RegFile|registers[10][1]~q ),
	.datad(!\InstructionMemory|rom~120_combout ),
	.datae(!\RegFile|registers[11][1]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~16 .extended_lut = "off";
defparam \RegFile|read_data2[1]~16 .lut_mask = 64'h335533550F000FFF;
defparam \RegFile|read_data2[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N6
cyclonev_lcell_comb \RegFile|read_data2[1]~17 (
// Equation(s):
// \RegFile|read_data2[1]~17_combout  = ( \RegFile|read_data2[1]~16_combout  & ( (\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout  & !\InstructionMemory|rom~150_combout )) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~145_combout ),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[1]~17 .extended_lut = "off";
defparam \RegFile|read_data2[1]~17 .lut_mask = 64'h0000000030003000;
defparam \RegFile|read_data2[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N18
cyclonev_lcell_comb \alu_b_mux|out[1]~52 (
// Equation(s):
// \alu_b_mux|out[1]~52_combout  = ( \RegFile|read_data2[1]~344_combout  & ( \RegFile|read_data2[1]~15_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~9_combout ) ) ) ) # ( !\RegFile|read_data2[1]~344_combout  & ( 
// \RegFile|read_data2[1]~15_combout  & ( (!\Control|WideOr5~0_combout  & (((\RegFile|read_data2[1]~17_combout )) # (\InstructionMemory|rom~150_combout ))) # (\Control|WideOr5~0_combout  & (((\InstructionMemory|rom~9_combout )))) ) ) ) # ( 
// \RegFile|read_data2[1]~344_combout  & ( !\RegFile|read_data2[1]~15_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~9_combout ) ) ) ) # ( !\RegFile|read_data2[1]~344_combout  & ( !\RegFile|read_data2[1]~15_combout  & ( 
// (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[1]~17_combout ))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~9_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\InstructionMemory|rom~9_combout ),
	.datac(!\Control|WideOr5~0_combout ),
	.datad(!\RegFile|read_data2[1]~17_combout ),
	.datae(!\RegFile|read_data2[1]~344_combout ),
	.dataf(!\RegFile|read_data2[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[1]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[1]~52 .extended_lut = "off";
defparam \alu_b_mux|out[1]~52 .lut_mask = 64'h03F3F3F353F3F3F3;
defparam \alu_b_mux|out[1]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N24
cyclonev_lcell_comb \ALU|ShiftLeft0~3 (
// Equation(s):
// \ALU|ShiftLeft0~3_combout  = ( \alu_b_mux|out[0]~1_combout  & ( \alu_b_mux|out[1]~2_combout  & ( (\ALU|Equal0~1_combout  & ((!\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[2]~3_combout ) # (\alu_a_mux|out[1]~1_combout ))) # (\alu_a_mux|out[0]~0_combout  
// & (!\alu_a_mux|out[1]~1_combout )))) ) ) ) # ( !\alu_b_mux|out[0]~1_combout  & ( \alu_b_mux|out[1]~2_combout  & ( (\ALU|Equal0~1_combout  & (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[2]~3_combout ) # (\alu_a_mux|out[0]~0_combout )))) ) ) ) # ( 
// \alu_b_mux|out[0]~1_combout  & ( !\alu_b_mux|out[1]~2_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\ALU|Equal0~1_combout  & ((\alu_b_mux|out[2]~3_combout ) # (\alu_a_mux|out[1]~1_combout )))) ) ) ) # ( !\alu_b_mux|out[0]~1_combout  & ( 
// !\alu_b_mux|out[1]~2_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\ALU|Equal0~1_combout  & (!\alu_a_mux|out[1]~1_combout  & \alu_b_mux|out[2]~3_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\alu_a_mux|out[1]~1_combout ),
	.datad(!\alu_b_mux|out[2]~3_combout ),
	.datae(!\alu_b_mux|out[0]~1_combout ),
	.dataf(!\alu_b_mux|out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~3 .extended_lut = "off";
defparam \ALU|ShiftLeft0~3 .lut_mask = 64'h0020022210301232;
defparam \ALU|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N54
cyclonev_lcell_comb \ALU|O_out[2]~33 (
// Equation(s):
// \ALU|O_out[2]~33_combout  = ( \ALU|O_out[26]~14_combout  & ( \RegFile|read_data1[3]~178_combout  & ( ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout )) # (\InstructionMemory|rom~79_combout ) ) ) ) # ( !\ALU|O_out[26]~14_combout  & ( 
// \RegFile|read_data1[3]~178_combout  & ( (!\RegFile|read_data1[4]~187_combout  & ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ))) ) ) ) # ( \ALU|O_out[26]~14_combout  & ( !\RegFile|read_data1[3]~178_combout  & ( 
// (\InstructionMemory|rom~79_combout  & (\Control|WideOr1~1_combout  & \Control|Decoder1~0_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~79_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(!\RegFile|read_data1[4]~187_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(!\ALU|O_out[26]~14_combout ),
	.dataf(!\RegFile|read_data1[3]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[2]~33 .extended_lut = "off";
defparam \ALU|O_out[2]~33 .lut_mask = 64'h00000011F0C0FFDD;
defparam \ALU|O_out[2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N6
cyclonev_lcell_comb \ALU|O_out[2]~32 (
// Equation(s):
// \ALU|O_out[2]~32_combout  = ( \ALU|ShiftRight1~18_combout  & ( \ALU|ShiftRight0~2_combout  & ( ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~20_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~19_combout )))) # 
// (\ALU|O_out[1]~17_combout ) ) ) ) # ( !\ALU|ShiftRight1~18_combout  & ( \ALU|ShiftRight0~2_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~20_combout  & ((!\ALU|O_out[1]~17_combout )))) # (\alu_a_mux|out[2]~2_combout  & 
// (((\ALU|O_out[1]~17_combout ) # (\ALU|ShiftRight1~19_combout )))) ) ) ) # ( \ALU|ShiftRight1~18_combout  & ( !\ALU|ShiftRight0~2_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\ALU|O_out[1]~17_combout )) # (\ALU|ShiftRight1~20_combout ))) # 
// (\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftRight1~19_combout  & !\ALU|O_out[1]~17_combout )))) ) ) ) # ( !\ALU|ShiftRight1~18_combout  & ( !\ALU|ShiftRight0~2_combout  & ( (!\ALU|O_out[1]~17_combout  & ((!\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftRight1~20_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~19_combout ))))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\ALU|ShiftRight1~20_combout ),
	.datac(!\ALU|ShiftRight1~19_combout ),
	.datad(!\ALU|O_out[1]~17_combout ),
	.datae(!\ALU|ShiftRight1~18_combout ),
	.dataf(!\ALU|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[2]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[2]~32 .extended_lut = "off";
defparam \ALU|O_out[2]~32 .lut_mask = 64'h270027AA275527FF;
defparam \ALU|O_out[2]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y24_N57
cyclonev_lcell_comb \ALU|O_out[2]~30 (
// Equation(s):
// \ALU|O_out[2]~30_combout  = ( \ALU|O_out[1]~11_combout  & ( \ALU|ShiftRight1~17_combout  & ( (!\ALU|O_out[1]~10_combout  & ((\alu_b_mux|out[3]~4_combout ))) # (\ALU|O_out[1]~10_combout  & (\alu_b_mux|out[5]~6_combout )) ) ) ) # ( !\ALU|O_out[1]~11_combout 
//  & ( \ALU|ShiftRight1~17_combout  & ( (!\ALU|O_out[1]~10_combout ) # (\alu_b_mux|out[4]~5_combout ) ) ) ) # ( \ALU|O_out[1]~11_combout  & ( !\ALU|ShiftRight1~17_combout  & ( (!\ALU|O_out[1]~10_combout  & ((\alu_b_mux|out[3]~4_combout ))) # 
// (\ALU|O_out[1]~10_combout  & (\alu_b_mux|out[5]~6_combout )) ) ) ) # ( !\ALU|O_out[1]~11_combout  & ( !\ALU|ShiftRight1~17_combout  & ( (\alu_b_mux|out[4]~5_combout  & \ALU|O_out[1]~10_combout ) ) ) )

	.dataa(!\alu_b_mux|out[4]~5_combout ),
	.datab(!\alu_b_mux|out[5]~6_combout ),
	.datac(!\ALU|O_out[1]~10_combout ),
	.datad(!\alu_b_mux|out[3]~4_combout ),
	.datae(!\ALU|O_out[1]~11_combout ),
	.dataf(!\ALU|ShiftRight1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[2]~30 .extended_lut = "off";
defparam \ALU|O_out[2]~30 .lut_mask = 64'h050503F3F5F503F3;
defparam \ALU|O_out[2]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N42
cyclonev_lcell_comb \ALU|O_out[2]~35 (
// Equation(s):
// \ALU|O_out[2]~35_combout  = ( \ALU|O_out[1]~15_combout  & ( \ALU|ShiftRight1~22_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (!\ALU|O_out[1]~17_combout  & ((\ALU|ShiftRight1~23_combout ) # (\alu_a_mux|out[2]~2_combout )))) ) ) ) # ( 
// !\ALU|O_out[1]~15_combout  & ( \ALU|ShiftRight1~22_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (\ALU|O_out[1]~17_combout  & ((\ALU|ShiftRight1~23_combout ) # (\alu_a_mux|out[2]~2_combout )))) ) ) ) # ( \ALU|O_out[1]~15_combout  & ( 
// !\ALU|ShiftRight1~22_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~23_combout  & !\ALU|O_out[1]~17_combout ))) ) ) ) # ( !\ALU|O_out[1]~15_combout  & ( !\ALU|ShiftRight1~22_combout  & ( 
// (!\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~23_combout  & \ALU|O_out[1]~17_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftRight1~23_combout ),
	.datad(!\ALU|O_out[1]~17_combout ),
	.datae(!\ALU|O_out[1]~15_combout ),
	.dataf(!\ALU|ShiftRight1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[2]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[2]~35 .extended_lut = "off";
defparam \ALU|O_out[2]~35 .lut_mask = 64'h00080800004C4C00;
defparam \ALU|O_out[2]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N54
cyclonev_lcell_comb \ALU|O_out[2]~31 (
// Equation(s):
// \ALU|O_out[2]~31_combout  = ( !\ALU|O_out[1]~17_combout  & ( !\ALU|O_out[1]~15_combout  & ( !\alu_a_mux|out[3]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\ALU|O_out[1]~17_combout ),
	.dataf(!\ALU|O_out[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[2]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[2]~31 .extended_lut = "off";
defparam \ALU|O_out[2]~31 .lut_mask = 64'hFF00000000000000;
defparam \ALU|O_out[2]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N18
cyclonev_lcell_comb \ALU|O_out[2]~34 (
// Equation(s):
// \ALU|O_out[2]~34_combout  = ( \ALU|ShiftRight1~21_combout  & ( \ALU|O_out[1]~15_combout  & ( (\alu_a_mux|out[3]~3_combout  & (!\ALU|O_out[1]~17_combout  & ((\ALU|ShiftRight1~18_combout ) # (\alu_a_mux|out[2]~2_combout )))) ) ) ) # ( 
// !\ALU|ShiftRight1~21_combout  & ( \ALU|O_out[1]~15_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout  & (!\ALU|O_out[1]~17_combout  & \ALU|ShiftRight1~18_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|O_out[1]~17_combout ),
	.datad(!\ALU|ShiftRight1~18_combout ),
	.datae(!\ALU|ShiftRight1~21_combout ),
	.dataf(!\ALU|O_out[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[2]~34 .extended_lut = "off";
defparam \ALU|O_out[2]~34 .lut_mask = 64'h0000000000201030;
defparam \ALU|O_out[2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N0
cyclonev_lcell_comb \ALU|O_out[2]~36 (
// Equation(s):
// \ALU|O_out[2]~36_combout  = ( \ALU|O_out[2]~31_combout  & ( !\ALU|O_out[2]~34_combout  & ( (!\ALU|O_out[2]~30_combout  & (!\ALU|O_out[2]~35_combout  & ((!\ALU|O_out[2]~33_combout ) # (!\ALU|O_out[2]~32_combout )))) ) ) ) # ( !\ALU|O_out[2]~31_combout  & ( 
// !\ALU|O_out[2]~34_combout  & ( (!\ALU|O_out[2]~35_combout  & ((!\ALU|O_out[2]~33_combout ) # (!\ALU|O_out[2]~32_combout ))) ) ) )

	.dataa(!\ALU|O_out[2]~33_combout ),
	.datab(!\ALU|O_out[2]~32_combout ),
	.datac(!\ALU|O_out[2]~30_combout ),
	.datad(!\ALU|O_out[2]~35_combout ),
	.datae(!\ALU|O_out[2]~31_combout ),
	.dataf(!\ALU|O_out[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[2]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[2]~36 .extended_lut = "off";
defparam \ALU|O_out[2]~36 .lut_mask = 64'hEE00E00000000000;
defparam \ALU|O_out[2]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N30
cyclonev_lcell_comb \ALU|O_out[2]~37 (
// Equation(s):
// \ALU|O_out[2]~37_combout  = ( \ALU|O_out[2]~36_combout  & ( \ALU|O_out[1]~24_combout  & ( (\ALU|ShiftLeft0~3_combout  & \ALU|O_out[1]~22_combout ) ) ) ) # ( !\ALU|O_out[2]~36_combout  & ( \ALU|O_out[1]~24_combout  & ( (!\ALU|O_out[1]~22_combout ) # 
// (\ALU|ShiftLeft0~3_combout ) ) ) ) # ( \ALU|O_out[2]~36_combout  & ( !\ALU|O_out[1]~24_combout  & ( (!\ALU|O_out[1]~22_combout  & (\alu_a_mux|out[2]~2_combout )) # (\ALU|O_out[1]~22_combout  & ((\alu_b_mux|out[2]~3_combout ))) ) ) ) # ( 
// !\ALU|O_out[2]~36_combout  & ( !\ALU|O_out[1]~24_combout  & ( (!\ALU|O_out[1]~22_combout  & (\alu_a_mux|out[2]~2_combout )) # (\ALU|O_out[1]~22_combout  & ((\alu_b_mux|out[2]~3_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_b_mux|out[2]~3_combout ),
	.datac(!\ALU|ShiftLeft0~3_combout ),
	.datad(!\ALU|O_out[1]~22_combout ),
	.datae(!\ALU|O_out[2]~36_combout ),
	.dataf(!\ALU|O_out[1]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[2]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[2]~37 .extended_lut = "off";
defparam \ALU|O_out[2]~37 .lut_mask = 64'h55335533FF0F000F;
defparam \ALU|O_out[2]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y20_N48
cyclonev_lcell_comb \ALU|O_out[2]~39 (
// Equation(s):
// \ALU|O_out[2]~39_combout  = ( \ALU|_~9_sumout  & ( \ALU|O_out[2]~37_combout  & ( (!\ALU|O_out[1]~26_combout ) # ((\ALU|Equal2~0_combout  & \ALU|O_out[2]~38_combout )) ) ) ) # ( !\ALU|_~9_sumout  & ( \ALU|O_out[2]~37_combout  & ( (!\ALU|Equal2~0_combout  & 
// ((!\ALU|O_out[1]~26_combout ))) # (\ALU|Equal2~0_combout  & (\ALU|O_out[2]~38_combout  & \ALU|O_out[1]~26_combout )) ) ) ) # ( \ALU|_~9_sumout  & ( !\ALU|O_out[2]~37_combout  & ( (\ALU|Equal2~0_combout  & ((!\ALU|O_out[1]~26_combout ) # 
// (\ALU|O_out[2]~38_combout ))) ) ) ) # ( !\ALU|_~9_sumout  & ( !\ALU|O_out[2]~37_combout  & ( (\ALU|Equal2~0_combout  & (\ALU|O_out[2]~38_combout  & \ALU|O_out[1]~26_combout )) ) ) )

	.dataa(!\ALU|Equal2~0_combout ),
	.datab(!\ALU|O_out[2]~38_combout ),
	.datac(gnd),
	.datad(!\ALU|O_out[1]~26_combout ),
	.datae(!\ALU|_~9_sumout ),
	.dataf(!\ALU|O_out[2]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[2]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[2]~39 .extended_lut = "off";
defparam \ALU|O_out[2]~39 .lut_mask = 64'h00115511AA11FF11;
defparam \ALU|O_out[2]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N3
cyclonev_lcell_comb \DataMem|Selector21~0 (
// Equation(s):
// \DataMem|Selector21~0_combout  = ( \DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  & ( ((\DataMem|Equal1~0_combout  & \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 )) # (\DataMem|Equal0~5_combout ) ) ) # ( 
// !\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  & ( (\DataMem|Equal1~0_combout  & \DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ) ) )

	.dataa(!\DataMem|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\DataMem|Equal0~5_combout ),
	.datad(!\DataMem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\DataMem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector21~0 .extended_lut = "off";
defparam \DataMem|Selector21~0 .lut_mask = 64'h005500550F5F0F5F;
defparam \DataMem|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N21
cyclonev_lcell_comb \DataMem|Selector13~0 (
// Equation(s):
// \DataMem|Selector13~0_combout  = ( \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  & ( ((\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 )) # (\DataMem|Equal1~0_combout ) ) ) # ( 
// !\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  & ( (\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ) ) )

	.dataa(!\DataMem|Equal1~0_combout ),
	.datab(!\DataMem|Equal0~5_combout ),
	.datac(gnd),
	.datad(!\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector13~0 .extended_lut = "off";
defparam \DataMem|Selector13~0 .lut_mask = 64'h0033003355775577;
defparam \DataMem|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \serial_in[2]~input (
	.i(serial_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[2]~input_o ));
// synopsys translate_off
defparam \serial_in[2]~input .bus_hold = "false";
defparam \serial_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N30
cyclonev_lcell_comb \pc_to_reg_mux|out[2]~14 (
// Equation(s):
// \pc_to_reg_mux|out[2]~14_combout  = ( \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  & ( \pc_to_reg_mux|out[4]~7_combout  & ( (!\pc_to_reg_mux|out[4]~9_combout  & (((!\pc_to_reg_mux|out[4]~8_combout )))) # (\pc_to_reg_mux|out[4]~9_combout  & 
// ((!\pc_to_reg_mux|out[4]~8_combout  & (\serial_in[2]~input_o )) # (\pc_to_reg_mux|out[4]~8_combout  & ((\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ))))) ) ) ) # ( !\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  & ( 
// \pc_to_reg_mux|out[4]~7_combout  & ( (\pc_to_reg_mux|out[4]~9_combout  & ((!\pc_to_reg_mux|out[4]~8_combout  & (\serial_in[2]~input_o )) # (\pc_to_reg_mux|out[4]~8_combout  & ((\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ))))) ) ) ) # ( 
// \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  & ( !\pc_to_reg_mux|out[4]~7_combout  & ( (\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2  & \pc_to_reg_mux|out[4]~9_combout ) ) ) ) # ( 
// !\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  & ( !\pc_to_reg_mux|out[4]~7_combout  & ( (\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2  & \pc_to_reg_mux|out[4]~9_combout ) ) ) )

	.dataa(!\serial_in[2]~input_o ),
	.datab(!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\pc_to_reg_mux|out[4]~9_combout ),
	.datad(!\pc_to_reg_mux|out[4]~8_combout ),
	.datae(!\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\pc_to_reg_mux|out[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[2]~14 .extended_lut = "off";
defparam \pc_to_reg_mux|out[2]~14 .lut_mask = 64'h030303030503F503;
defparam \pc_to_reg_mux|out[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N36
cyclonev_lcell_comb \pc_to_reg_mux|out[2]~15 (
// Equation(s):
// \pc_to_reg_mux|out[2]~15_combout  = ( \DataMem|Selector13~0_combout  & ( \pc_to_reg_mux|out[2]~14_combout  & ( (!\pc_to_reg_mux|out[4]~11_combout ) # ((!\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector21~0_combout ))) # 
// (\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector5~0_combout ))) ) ) ) # ( !\DataMem|Selector13~0_combout  & ( \pc_to_reg_mux|out[2]~14_combout  & ( (!\pc_to_reg_mux|out[4]~1_combout  & (((!\pc_to_reg_mux|out[4]~11_combout ) # 
// (\DataMem|Selector21~0_combout )))) # (\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector5~0_combout  & ((\pc_to_reg_mux|out[4]~11_combout )))) ) ) ) # ( \DataMem|Selector13~0_combout  & ( !\pc_to_reg_mux|out[2]~14_combout  & ( 
// (!\pc_to_reg_mux|out[4]~1_combout  & (((\DataMem|Selector21~0_combout  & \pc_to_reg_mux|out[4]~11_combout )))) # (\pc_to_reg_mux|out[4]~1_combout  & (((!\pc_to_reg_mux|out[4]~11_combout )) # (\DataMem|Selector5~0_combout ))) ) ) ) # ( 
// !\DataMem|Selector13~0_combout  & ( !\pc_to_reg_mux|out[2]~14_combout  & ( (\pc_to_reg_mux|out[4]~11_combout  & ((!\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector21~0_combout ))) # (\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector5~0_combout 
// )))) ) ) )

	.dataa(!\pc_to_reg_mux|out[4]~1_combout ),
	.datab(!\DataMem|Selector5~0_combout ),
	.datac(!\DataMem|Selector21~0_combout ),
	.datad(!\pc_to_reg_mux|out[4]~11_combout ),
	.datae(!\DataMem|Selector13~0_combout ),
	.dataf(!\pc_to_reg_mux|out[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[2]~15 .extended_lut = "off";
defparam \pc_to_reg_mux|out[2]~15 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \pc_to_reg_mux|out[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N51
cyclonev_lcell_comb \pc_to_reg_mux|out[2]~16 (
// Equation(s):
// \pc_to_reg_mux|out[2]~16_combout  = ( \pc_to_reg_mux|out[2]~15_combout  & ( (!\Control|Selector12~0_combout  & (((\ALU|O_out[2]~39_combout )) # (\Control|WideOr5~2_combout ))) # (\Control|Selector12~0_combout  & (((\PCAdder|Add0~1_sumout )))) ) ) # ( 
// !\pc_to_reg_mux|out[2]~15_combout  & ( (!\Control|Selector12~0_combout  & (!\Control|WideOr5~2_combout  & ((\ALU|O_out[2]~39_combout )))) # (\Control|Selector12~0_combout  & (((\PCAdder|Add0~1_sumout )))) ) )

	.dataa(!\Control|WideOr5~2_combout ),
	.datab(!\Control|Selector12~0_combout ),
	.datac(!\PCAdder|Add0~1_sumout ),
	.datad(!\ALU|O_out[2]~39_combout ),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[2]~16 .extended_lut = "off";
defparam \pc_to_reg_mux|out[2]~16 .lut_mask = 64'h038B038B47CF47CF;
defparam \pc_to_reg_mux|out[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y23_N39
cyclonev_lcell_comb \RegFile|registers[9][2]~feeder (
// Equation(s):
// \RegFile|registers[9][2]~feeder_combout  = ( \pc_to_reg_mux|out[2]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[9][2]~feeder .extended_lut = "off";
defparam \RegFile|registers[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y23_N41
dffeas \RegFile|registers[9][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][2] .is_wysiwyg = "true";
defparam \RegFile|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N48
cyclonev_lcell_comb \RegFile|registers[10][2]~feeder (
// Equation(s):
// \RegFile|registers[10][2]~feeder_combout  = ( \pc_to_reg_mux|out[2]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][2]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y26_N49
dffeas \RegFile|registers[10][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][2] .is_wysiwyg = "true";
defparam \RegFile|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y22_N16
dffeas \RegFile|registers[8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][2] .is_wysiwyg = "true";
defparam \RegFile|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N41
dffeas \RegFile|registers[11][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[2]~16_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][2] .is_wysiwyg = "true";
defparam \RegFile|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N39
cyclonev_lcell_comb \RegFile|read_data2[2]~26 (
// Equation(s):
// \RegFile|read_data2[2]~26_combout  = ( \RegFile|registers[11][2]~q  & ( \InstructionMemory|rom~130_combout  & ( (\InstructionMemory|rom~120_combout ) # (\RegFile|registers[10][2]~q ) ) ) ) # ( !\RegFile|registers[11][2]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[10][2]~q  & !\InstructionMemory|rom~120_combout ) ) ) ) # ( \RegFile|registers[11][2]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][2]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][2]~q )) ) ) ) # ( !\RegFile|registers[11][2]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][2]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][2]~q )) ) ) )

	.dataa(!\RegFile|registers[9][2]~q ),
	.datab(!\RegFile|registers[10][2]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[8][2]~q ),
	.datae(!\RegFile|registers[11][2]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~26 .extended_lut = "off";
defparam \RegFile|read_data2[2]~26 .lut_mask = 64'h05F505F530303F3F;
defparam \RegFile|read_data2[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N15
cyclonev_lcell_comb \RegFile|read_data2[2]~27 (
// Equation(s):
// \RegFile|read_data2[2]~27_combout  = ( \RegFile|read_data2[2]~26_combout  & ( (\InstructionMemory|rom~145_combout  & (!\InstructionMemory|rom~137_combout  & !\InstructionMemory|rom~150_combout )) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[2]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[2]~27 .extended_lut = "off";
defparam \RegFile|read_data2[2]~27 .lut_mask = 64'h0000000050005000;
defparam \RegFile|read_data2[2]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y23_N30
cyclonev_lcell_comb \alu_b_mux|out[2]~50 (
// Equation(s):
// \alu_b_mux|out[2]~50_combout  = ( \RegFile|read_data2[2]~25_combout  & ( \RegFile|read_data2[2]~342_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~23_combout ) ) ) ) # ( !\RegFile|read_data2[2]~25_combout  & ( 
// \RegFile|read_data2[2]~342_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|rom~23_combout ) ) ) ) # ( \RegFile|read_data2[2]~25_combout  & ( !\RegFile|read_data2[2]~342_combout  & ( (!\Control|WideOr5~0_combout  & 
// (((\InstructionMemory|rom~150_combout ) # (\RegFile|read_data2[2]~27_combout )))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~23_combout )) ) ) ) # ( !\RegFile|read_data2[2]~25_combout  & ( !\RegFile|read_data2[2]~342_combout  & ( 
// (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[2]~27_combout ))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|rom~23_combout )) ) ) )

	.dataa(!\Control|WideOr5~0_combout ),
	.datab(!\InstructionMemory|rom~23_combout ),
	.datac(!\RegFile|read_data2[2]~27_combout ),
	.datad(!\InstructionMemory|rom~150_combout ),
	.datae(!\RegFile|read_data2[2]~25_combout ),
	.dataf(!\RegFile|read_data2[2]~342_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[2]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[2]~50 .extended_lut = "off";
defparam \alu_b_mux|out[2]~50 .lut_mask = 64'h1B1B1BBBBBBBBBBB;
defparam \alu_b_mux|out[2]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N57
cyclonev_lcell_comb \ALU|O_out[3]~47 (
// Equation(s):
// \ALU|O_out[3]~47_combout  = ( \ALU|O_out[3]~45_combout  & ( (!\ALU|Equal2~0_combout  & (((!\ALU|O_out[1]~26_combout )))) # (\ALU|Equal2~0_combout  & ((!\ALU|O_out[1]~26_combout  & (\ALU|_~13_sumout )) # (\ALU|O_out[1]~26_combout  & 
// ((\ALU|O_out[3]~46_combout ))))) ) ) # ( !\ALU|O_out[3]~45_combout  & ( (\ALU|Equal2~0_combout  & ((!\ALU|O_out[1]~26_combout  & (\ALU|_~13_sumout )) # (\ALU|O_out[1]~26_combout  & ((\ALU|O_out[3]~46_combout ))))) ) )

	.dataa(!\ALU|_~13_sumout ),
	.datab(!\ALU|Equal2~0_combout ),
	.datac(!\ALU|O_out[3]~46_combout ),
	.datad(!\ALU|O_out[1]~26_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[3]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[3]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[3]~47 .extended_lut = "off";
defparam \ALU|O_out[3]~47 .lut_mask = 64'h11031103DD03DD03;
defparam \ALU|O_out[3]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N54
cyclonev_lcell_comb \DataMem|Selector12~0 (
// Equation(s):
// \DataMem|Selector12~0_combout  = ( \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  & ( \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3  & ( (\DataMem|Equal1~0_combout ) # (\DataMem|Equal0~5_combout ) ) ) ) # ( 
// !\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  & ( \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3  & ( \DataMem|Equal1~0_combout  ) ) ) # ( \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  & ( 
// !\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3  & ( \DataMem|Equal0~5_combout  ) ) )

	.dataa(gnd),
	.datab(!\DataMem|Equal0~5_combout ),
	.datac(!\DataMem|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector12~0 .extended_lut = "off";
defparam \DataMem|Selector12~0 .lut_mask = 64'h000033330F0F3F3F;
defparam \DataMem|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \serial_in[3]~input (
	.i(serial_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[3]~input_o ));
// synopsys translate_off
defparam \serial_in[3]~input .bus_hold = "false";
defparam \serial_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N12
cyclonev_lcell_comb \pc_to_reg_mux|out[3]~17 (
// Equation(s):
// \pc_to_reg_mux|out[3]~17_combout  = ( \pc_to_reg_mux|out[4]~9_combout  & ( \pc_to_reg_mux|out[4]~7_combout  & ( (!\pc_to_reg_mux|out[4]~8_combout  & (\serial_in[3]~input_o )) # (\pc_to_reg_mux|out[4]~8_combout  & 
// ((\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ))) ) ) ) # ( !\pc_to_reg_mux|out[4]~9_combout  & ( \pc_to_reg_mux|out[4]~7_combout  & ( (\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3  & !\pc_to_reg_mux|out[4]~8_combout ) ) ) ) # ( 
// \pc_to_reg_mux|out[4]~9_combout  & ( !\pc_to_reg_mux|out[4]~7_combout  & ( \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3  ) ) )

	.dataa(!\serial_in[3]~input_o ),
	.datab(!\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\pc_to_reg_mux|out[4]~8_combout ),
	.datae(!\pc_to_reg_mux|out[4]~9_combout ),
	.dataf(!\pc_to_reg_mux|out[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[3]~17 .extended_lut = "off";
defparam \pc_to_reg_mux|out[3]~17 .lut_mask = 64'h00000F0F3300550F;
defparam \pc_to_reg_mux|out[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N42
cyclonev_lcell_comb \pc_to_reg_mux|out[3]~18 (
// Equation(s):
// \pc_to_reg_mux|out[3]~18_combout  = ( \DataMem|Selector12~0_combout  & ( \pc_to_reg_mux|out[3]~17_combout  & ( (!\pc_to_reg_mux|out[4]~11_combout ) # ((!\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector20~0_combout ))) # 
// (\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector4~0_combout ))) ) ) ) # ( !\DataMem|Selector12~0_combout  & ( \pc_to_reg_mux|out[3]~17_combout  & ( (!\pc_to_reg_mux|out[4]~1_combout  & ((!\pc_to_reg_mux|out[4]~11_combout ) # 
// ((\DataMem|Selector20~0_combout )))) # (\pc_to_reg_mux|out[4]~1_combout  & (\pc_to_reg_mux|out[4]~11_combout  & (\DataMem|Selector4~0_combout ))) ) ) ) # ( \DataMem|Selector12~0_combout  & ( !\pc_to_reg_mux|out[3]~17_combout  & ( 
// (!\pc_to_reg_mux|out[4]~1_combout  & (\pc_to_reg_mux|out[4]~11_combout  & ((\DataMem|Selector20~0_combout )))) # (\pc_to_reg_mux|out[4]~1_combout  & ((!\pc_to_reg_mux|out[4]~11_combout ) # ((\DataMem|Selector4~0_combout )))) ) ) ) # ( 
// !\DataMem|Selector12~0_combout  & ( !\pc_to_reg_mux|out[3]~17_combout  & ( (\pc_to_reg_mux|out[4]~11_combout  & ((!\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector20~0_combout ))) # (\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector4~0_combout 
// )))) ) ) )

	.dataa(!\pc_to_reg_mux|out[4]~1_combout ),
	.datab(!\pc_to_reg_mux|out[4]~11_combout ),
	.datac(!\DataMem|Selector4~0_combout ),
	.datad(!\DataMem|Selector20~0_combout ),
	.datae(!\DataMem|Selector12~0_combout ),
	.dataf(!\pc_to_reg_mux|out[3]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[3]~18 .extended_lut = "off";
defparam \pc_to_reg_mux|out[3]~18 .lut_mask = 64'h0123456789ABCDEF;
defparam \pc_to_reg_mux|out[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N33
cyclonev_lcell_comb \pc_to_reg_mux|out[3]~19 (
// Equation(s):
// \pc_to_reg_mux|out[3]~19_combout  = ( \ALU|O_out[3]~47_combout  & ( \pc_to_reg_mux|out[3]~18_combout  & ( (!\Control|Selector12~0_combout ) # (\PCAdder|Add0~5_sumout ) ) ) ) # ( !\ALU|O_out[3]~47_combout  & ( \pc_to_reg_mux|out[3]~18_combout  & ( 
// (!\Control|Selector12~0_combout  & ((\Control|WideOr5~2_combout ))) # (\Control|Selector12~0_combout  & (\PCAdder|Add0~5_sumout )) ) ) ) # ( \ALU|O_out[3]~47_combout  & ( !\pc_to_reg_mux|out[3]~18_combout  & ( (!\Control|Selector12~0_combout  & 
// ((!\Control|WideOr5~2_combout ))) # (\Control|Selector12~0_combout  & (\PCAdder|Add0~5_sumout )) ) ) ) # ( !\ALU|O_out[3]~47_combout  & ( !\pc_to_reg_mux|out[3]~18_combout  & ( (\PCAdder|Add0~5_sumout  & \Control|Selector12~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\PCAdder|Add0~5_sumout ),
	.datac(!\Control|Selector12~0_combout ),
	.datad(!\Control|WideOr5~2_combout ),
	.datae(!\ALU|O_out[3]~47_combout ),
	.dataf(!\pc_to_reg_mux|out[3]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[3]~19 .extended_lut = "off";
defparam \pc_to_reg_mux|out[3]~19 .lut_mask = 64'h0303F30303F3F3F3;
defparam \pc_to_reg_mux|out[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y23_N7
dffeas \RegFile|registers[9][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][3] .is_wysiwyg = "true";
defparam \RegFile|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y23_N12
cyclonev_lcell_comb \RegFile|registers[8][3]~feeder (
// Equation(s):
// \RegFile|registers[8][3]~feeder_combout  = ( \pc_to_reg_mux|out[3]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[8][3]~feeder .extended_lut = "off";
defparam \RegFile|registers[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y23_N14
dffeas \RegFile|registers[8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][3] .is_wysiwyg = "true";
defparam \RegFile|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N9
cyclonev_lcell_comb \RegFile|registers[10][3]~feeder (
// Equation(s):
// \RegFile|registers[10][3]~feeder_combout  = ( \pc_to_reg_mux|out[3]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[3]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][3]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y26_N11
dffeas \RegFile|registers[10][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][3] .is_wysiwyg = "true";
defparam \RegFile|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y23_N14
dffeas \RegFile|registers[11][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[3]~19_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][3] .is_wysiwyg = "true";
defparam \RegFile|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y23_N12
cyclonev_lcell_comb \RegFile|read_data2[3]~36 (
// Equation(s):
// \RegFile|read_data2[3]~36_combout  = ( \RegFile|registers[11][3]~q  & ( \InstructionMemory|rom~130_combout  & ( (\RegFile|registers[10][3]~q ) # (\InstructionMemory|rom~120_combout ) ) ) ) # ( !\RegFile|registers[11][3]~q  & ( 
// \InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & \RegFile|registers[10][3]~q ) ) ) ) # ( \RegFile|registers[11][3]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][3]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][3]~q )) ) ) ) # ( !\RegFile|registers[11][3]~q  & ( !\InstructionMemory|rom~130_combout  & ( (!\InstructionMemory|rom~120_combout  & 
// ((\RegFile|registers[8][3]~q ))) # (\InstructionMemory|rom~120_combout  & (\RegFile|registers[9][3]~q )) ) ) )

	.dataa(!\RegFile|registers[9][3]~q ),
	.datab(!\RegFile|registers[8][3]~q ),
	.datac(!\InstructionMemory|rom~120_combout ),
	.datad(!\RegFile|registers[10][3]~q ),
	.datae(!\RegFile|registers[11][3]~q ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~36 .extended_lut = "off";
defparam \RegFile|read_data2[3]~36 .lut_mask = 64'h3535353500F00FFF;
defparam \RegFile|read_data2[3]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N6
cyclonev_lcell_comb \RegFile|read_data2[3]~37 (
// Equation(s):
// \RegFile|read_data2[3]~37_combout  = ( !\InstructionMemory|rom~150_combout  & ( \RegFile|read_data2[3]~36_combout  & ( (\InstructionMemory|rom~145_combout  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\InstructionMemory|rom~145_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\InstructionMemory|rom~150_combout ),
	.dataf(!\RegFile|read_data2[3]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[3]~37 .extended_lut = "off";
defparam \RegFile|read_data2[3]~37 .lut_mask = 64'h0000000055000000;
defparam \RegFile|read_data2[3]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y23_N0
cyclonev_lcell_comb \alu_b_mux|out[3]~48 (
// Equation(s):
// \alu_b_mux|out[3]~48_combout  = ( \RegFile|read_data2[3]~340_combout  & ( \RegFile|read_data2[3]~35_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|data_out[3]~0_combout ) ) ) ) # ( !\RegFile|read_data2[3]~340_combout  & ( 
// \RegFile|read_data2[3]~35_combout  & ( (!\Control|WideOr5~0_combout  & (((\RegFile|read_data2[3]~37_combout )) # (\InstructionMemory|rom~150_combout ))) # (\Control|WideOr5~0_combout  & (((\InstructionMemory|data_out[3]~0_combout )))) ) ) ) # ( 
// \RegFile|read_data2[3]~340_combout  & ( !\RegFile|read_data2[3]~35_combout  & ( (!\Control|WideOr5~0_combout ) # (\InstructionMemory|data_out[3]~0_combout ) ) ) ) # ( !\RegFile|read_data2[3]~340_combout  & ( !\RegFile|read_data2[3]~35_combout  & ( 
// (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[3]~37_combout ))) # (\Control|WideOr5~0_combout  & (\InstructionMemory|data_out[3]~0_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\InstructionMemory|data_out[3]~0_combout ),
	.datac(!\Control|WideOr5~0_combout ),
	.datad(!\RegFile|read_data2[3]~37_combout ),
	.datae(!\RegFile|read_data2[3]~340_combout ),
	.dataf(!\RegFile|read_data2[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[3]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[3]~48 .extended_lut = "off";
defparam \alu_b_mux|out[3]~48 .lut_mask = 64'h03F3F3F353F3F3F3;
defparam \alu_b_mux|out[3]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N48
cyclonev_lcell_comb \ALU|ShiftLeft0~8 (
// Equation(s):
// \ALU|ShiftLeft0~8_combout  = ( \alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~7_combout  & ( (!\alu_a_mux|out[3]~3_combout  & \ALU|ShiftLeft0~6_combout ) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~7_combout  & ( 
// !\alu_a_mux|out[3]~3_combout  ) ) ) # ( \alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~7_combout  & ( (!\alu_a_mux|out[3]~3_combout  & \ALU|ShiftLeft0~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(gnd),
	.datad(!\ALU|ShiftLeft0~6_combout ),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\ALU|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~8 .extended_lut = "off";
defparam \ALU|ShiftLeft0~8 .lut_mask = 64'h000000CCCCCC00CC;
defparam \ALU|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N51
cyclonev_lcell_comb \ALU|ShiftRight0~5 (
// Equation(s):
// \ALU|ShiftRight0~5_combout  = ( \ALU|ShiftRight1~3_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftRight1~0_combout )) # (\alu_a_mux|out[3]~3_combout ))) # (\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & 
// ((\ALU|ShiftRight1~2_combout )))) ) ) # ( !\ALU|ShiftRight1~3_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~0_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~2_combout ))))) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftRight1~0_combout ),
	.datad(!\ALU|ShiftRight1~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~5 .extended_lut = "off";
defparam \ALU|ShiftRight0~5 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \ALU|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N36
cyclonev_lcell_comb \ALU|ShiftRight1~31 (
// Equation(s):
// \ALU|ShiftRight1~31_combout  = ( \ALU|ShiftRight1~2_combout  & ( \ALU|ShiftRight1~3_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftRight1~0_combout )) # (\alu_a_mux|out[3]~3_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// ((!\alu_a_mux|out[3]~3_combout ) # ((\alu_b_mux|out[31]~47_combout )))) ) ) ) # ( !\ALU|ShiftRight1~2_combout  & ( \ALU|ShiftRight1~3_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (((\ALU|ShiftRight1~0_combout )) # (\alu_a_mux|out[3]~3_combout ))) # 
// (\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout  & ((\alu_b_mux|out[31]~47_combout )))) ) ) ) # ( \ALU|ShiftRight1~2_combout  & ( !\ALU|ShiftRight1~3_combout  & ( (!\alu_a_mux|out[2]~2_combout  & (!\alu_a_mux|out[3]~3_combout  & 
// (\ALU|ShiftRight1~0_combout ))) # (\alu_a_mux|out[2]~2_combout  & ((!\alu_a_mux|out[3]~3_combout ) # ((\alu_b_mux|out[31]~47_combout )))) ) ) ) # ( !\ALU|ShiftRight1~2_combout  & ( !\ALU|ShiftRight1~3_combout  & ( (!\alu_a_mux|out[2]~2_combout  & 
// (!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftRight1~0_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\alu_a_mux|out[3]~3_combout  & ((\alu_b_mux|out[31]~47_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[2]~2_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftRight1~0_combout ),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(!\ALU|ShiftRight1~2_combout ),
	.dataf(!\ALU|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~31 .extended_lut = "off";
defparam \ALU|ShiftRight1~31 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ALU|ShiftRight1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y22_N54
cyclonev_lcell_comb \ALU|ShiftRight1~6 (
// Equation(s):
// \ALU|ShiftRight1~6_combout  = ( \alu_b_mux|out[5]~6_combout  & ( \alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[4]~5_combout )) # (\alu_a_mux|out[1]~1_combout ))) # (\alu_a_mux|out[0]~0_combout  & 
// ((!\alu_a_mux|out[1]~1_combout ) # ((\alu_b_mux|out[7]~8_combout )))) ) ) ) # ( !\alu_b_mux|out[5]~6_combout  & ( \alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (((\alu_b_mux|out[4]~5_combout )) # (\alu_a_mux|out[1]~1_combout ))) # 
// (\alu_a_mux|out[0]~0_combout  & (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[7]~8_combout ))) ) ) ) # ( \alu_b_mux|out[5]~6_combout  & ( !\alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (!\alu_a_mux|out[1]~1_combout  & 
// ((\alu_b_mux|out[4]~5_combout )))) # (\alu_a_mux|out[0]~0_combout  & ((!\alu_a_mux|out[1]~1_combout ) # ((\alu_b_mux|out[7]~8_combout )))) ) ) ) # ( !\alu_b_mux|out[5]~6_combout  & ( !\alu_b_mux|out[6]~7_combout  & ( (!\alu_a_mux|out[0]~0_combout  & 
// (!\alu_a_mux|out[1]~1_combout  & ((\alu_b_mux|out[4]~5_combout )))) # (\alu_a_mux|out[0]~0_combout  & (\alu_a_mux|out[1]~1_combout  & (\alu_b_mux|out[7]~8_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(!\alu_a_mux|out[1]~1_combout ),
	.datac(!\alu_b_mux|out[7]~8_combout ),
	.datad(!\alu_b_mux|out[4]~5_combout ),
	.datae(!\alu_b_mux|out[5]~6_combout ),
	.dataf(!\alu_b_mux|out[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~6 .extended_lut = "off";
defparam \ALU|ShiftRight1~6 .lut_mask = 64'h018945CD23AB67EF;
defparam \ALU|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y22_N6
cyclonev_lcell_comb \ALU|O_out[4]~51 (
// Equation(s):
// \ALU|O_out[4]~51_combout  = ( \ALU|ShiftRight1~6_combout  & ( \ALU|ShiftRight1~7_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~8_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~1_combout 
// )))) ) ) ) # ( !\ALU|ShiftRight1~6_combout  & ( \ALU|ShiftRight1~7_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (\alu_a_mux|out[2]~2_combout )) # (\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~8_combout )) # 
// (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~1_combout ))))) ) ) ) # ( \ALU|ShiftRight1~6_combout  & ( !\ALU|ShiftRight1~7_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (!\alu_a_mux|out[2]~2_combout )) # (\alu_a_mux|out[3]~3_combout  & 
// ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~8_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~1_combout ))))) ) ) ) # ( !\ALU|ShiftRight1~6_combout  & ( !\ALU|ShiftRight1~7_combout  & ( (\alu_a_mux|out[3]~3_combout  & 
// ((!\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~8_combout )) # (\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~1_combout ))))) ) ) )

	.dataa(!\alu_a_mux|out[3]~3_combout ),
	.datab(!\alu_a_mux|out[2]~2_combout ),
	.datac(!\ALU|ShiftRight1~8_combout ),
	.datad(!\ALU|ShiftRight1~1_combout ),
	.datae(!\ALU|ShiftRight1~6_combout ),
	.dataf(!\ALU|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[4]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[4]~51 .extended_lut = "off";
defparam \ALU|O_out[4]~51 .lut_mask = 64'h04158C9D2637AEBF;
defparam \ALU|O_out[4]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N12
cyclonev_lcell_comb \ALU|O_out[4]~52 (
// Equation(s):
// \ALU|O_out[4]~52_combout  = ( \ALU|O_out[4]~51_combout  & ( (!\alu_a_mux|out[4]~4_combout ) # ((!\Control|Selector10~3_combout  & ((\ALU|ShiftRight1~31_combout ))) # (\Control|Selector10~3_combout  & (\ALU|ShiftRight0~5_combout ))) ) ) # ( 
// !\ALU|O_out[4]~51_combout  & ( (\alu_a_mux|out[4]~4_combout  & ((!\Control|Selector10~3_combout  & ((\ALU|ShiftRight1~31_combout ))) # (\Control|Selector10~3_combout  & (\ALU|ShiftRight0~5_combout )))) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(!\alu_a_mux|out[4]~4_combout ),
	.datac(!\ALU|ShiftRight0~5_combout ),
	.datad(!\ALU|ShiftRight1~31_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[4]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[4]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[4]~52 .extended_lut = "off";
defparam \ALU|O_out[4]~52 .lut_mask = 64'h01230123CDEFCDEF;
defparam \ALU|O_out[4]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N42
cyclonev_lcell_comb \ALU|O_out[4]~53 (
// Equation(s):
// \ALU|O_out[4]~53_combout  = ( \ALU|ShiftLeft0~8_combout  & ( \ALU|O_out[4]~52_combout  & ( (\ALU|O_out[7]~48_combout  & ((!\ALU|O_out[7]~50_combout ) # ((!\ALU|O_out[7]~23_combout  & \alu_b_mux|out[4]~5_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~8_combout  & 
// ( \ALU|O_out[4]~52_combout  & ( (\ALU|O_out[7]~48_combout  & (!\ALU|O_out[7]~23_combout  & ((!\ALU|O_out[7]~50_combout ) # (\alu_b_mux|out[4]~5_combout )))) ) ) ) # ( \ALU|ShiftLeft0~8_combout  & ( !\ALU|O_out[4]~52_combout  & ( (\ALU|O_out[7]~48_combout  
// & ((!\ALU|O_out[7]~23_combout  & (\ALU|O_out[7]~50_combout  & \alu_b_mux|out[4]~5_combout )) # (\ALU|O_out[7]~23_combout  & (!\ALU|O_out[7]~50_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~8_combout  & ( !\ALU|O_out[4]~52_combout  & ( (\ALU|O_out[7]~48_combout  
// & (!\ALU|O_out[7]~23_combout  & (\ALU|O_out[7]~50_combout  & \alu_b_mux|out[4]~5_combout ))) ) ) )

	.dataa(!\ALU|O_out[7]~48_combout ),
	.datab(!\ALU|O_out[7]~23_combout ),
	.datac(!\ALU|O_out[7]~50_combout ),
	.datad(!\alu_b_mux|out[4]~5_combout ),
	.datae(!\ALU|ShiftLeft0~8_combout ),
	.dataf(!\ALU|O_out[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[4]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[4]~53 .extended_lut = "off";
defparam \ALU|O_out[4]~53 .lut_mask = 64'h0004101440445054;
defparam \ALU|O_out[4]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N54
cyclonev_lcell_comb \ALU|O_out[4]~248 (
// Equation(s):
// \ALU|O_out[4]~248_combout  = ( !\ALU|O_out[7]~54_combout  & ( (!\ALU|Equal2~1_combout  & (((\alu_a_mux|out[4]~4_combout )))) # (\ALU|Equal2~1_combout  & ((((\ALU|_~17_sumout ))))) ) ) # ( \ALU|O_out[7]~54_combout  & ( (!\ALU|Equal2~1_combout  & 
// (!\ALU|Equal5~1_combout  & (((\ALU|O_out[4]~53_combout )) # (\ALU|O_out[4]~49_combout )))) # (\ALU|Equal2~1_combout  & ((((\ALU|_~17_sumout ))))) ) )

	.dataa(!\ALU|Equal2~1_combout ),
	.datab(!\ALU|O_out[4]~49_combout ),
	.datac(!\ALU|Equal5~1_combout ),
	.datad(!\ALU|_~17_sumout ),
	.datae(!\ALU|O_out[7]~54_combout ),
	.dataf(!\ALU|O_out[4]~53_combout ),
	.datag(!\alu_a_mux|out[4]~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[4]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[4]~248 .extended_lut = "on";
defparam \ALU|O_out[4]~248 .lut_mask = 64'h0A5F20750A5FA0F5;
defparam \ALU|O_out[4]~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N0
cyclonev_lcell_comb \DataMem|Selector11~0 (
// Equation(s):
// \DataMem|Selector11~0_combout  = ( \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4  & ( ((\DataMem|Equal1~0_combout  & \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 )) # (\DataMem|Equal0~5_combout ) ) ) # ( 
// !\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4  & ( (\DataMem|Equal1~0_combout  & \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 ) ) )

	.dataa(gnd),
	.datab(!\DataMem|Equal0~5_combout ),
	.datac(!\DataMem|Equal1~0_combout ),
	.datad(!\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 ),
	.datae(gnd),
	.dataf(!\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector11~0 .extended_lut = "off";
defparam \DataMem|Selector11~0 .lut_mask = 64'h000F000F333F333F;
defparam \DataMem|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \serial_in[4]~input (
	.i(serial_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[4]~input_o ));
// synopsys translate_off
defparam \serial_in[4]~input .bus_hold = "false";
defparam \serial_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N18
cyclonev_lcell_comb \pc_to_reg_mux|out[4]~20 (
// Equation(s):
// \pc_to_reg_mux|out[4]~20_combout  = ( \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4  & ( \pc_to_reg_mux|out[4]~7_combout  & ( (!\pc_to_reg_mux|out[4]~9_combout  & (((!\pc_to_reg_mux|out[4]~8_combout )))) # (\pc_to_reg_mux|out[4]~9_combout  & 
// ((!\pc_to_reg_mux|out[4]~8_combout  & (\serial_in[4]~input_o )) # (\pc_to_reg_mux|out[4]~8_combout  & ((\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 ))))) ) ) ) # ( !\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4  & ( 
// \pc_to_reg_mux|out[4]~7_combout  & ( (\pc_to_reg_mux|out[4]~9_combout  & ((!\pc_to_reg_mux|out[4]~8_combout  & (\serial_in[4]~input_o )) # (\pc_to_reg_mux|out[4]~8_combout  & ((\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 ))))) ) ) ) # ( 
// \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4  & ( !\pc_to_reg_mux|out[4]~7_combout  & ( (\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4  & \pc_to_reg_mux|out[4]~9_combout ) ) ) ) # ( 
// !\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4  & ( !\pc_to_reg_mux|out[4]~7_combout  & ( (\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4  & \pc_to_reg_mux|out[4]~9_combout ) ) ) )

	.dataa(!\serial_in[4]~input_o ),
	.datab(!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\pc_to_reg_mux|out[4]~9_combout ),
	.datad(!\pc_to_reg_mux|out[4]~8_combout ),
	.datae(!\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\pc_to_reg_mux|out[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[4]~20 .extended_lut = "off";
defparam \pc_to_reg_mux|out[4]~20 .lut_mask = 64'h030303030503F503;
defparam \pc_to_reg_mux|out[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N48
cyclonev_lcell_comb \pc_to_reg_mux|out[4]~21 (
// Equation(s):
// \pc_to_reg_mux|out[4]~21_combout  = ( \DataMem|Selector11~0_combout  & ( \pc_to_reg_mux|out[4]~20_combout  & ( (!\pc_to_reg_mux|out[4]~11_combout ) # ((!\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector19~0_combout )) # 
// (\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector3~0_combout )))) ) ) ) # ( !\DataMem|Selector11~0_combout  & ( \pc_to_reg_mux|out[4]~20_combout  & ( (!\pc_to_reg_mux|out[4]~11_combout  & (((!\pc_to_reg_mux|out[4]~1_combout )))) # 
// (\pc_to_reg_mux|out[4]~11_combout  & ((!\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector19~0_combout )) # (\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector3~0_combout ))))) ) ) ) # ( \DataMem|Selector11~0_combout  & ( 
// !\pc_to_reg_mux|out[4]~20_combout  & ( (!\pc_to_reg_mux|out[4]~11_combout  & (((\pc_to_reg_mux|out[4]~1_combout )))) # (\pc_to_reg_mux|out[4]~11_combout  & ((!\pc_to_reg_mux|out[4]~1_combout  & (\DataMem|Selector19~0_combout )) # 
// (\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector3~0_combout ))))) ) ) ) # ( !\DataMem|Selector11~0_combout  & ( !\pc_to_reg_mux|out[4]~20_combout  & ( (\pc_to_reg_mux|out[4]~11_combout  & ((!\pc_to_reg_mux|out[4]~1_combout  & 
// (\DataMem|Selector19~0_combout )) # (\pc_to_reg_mux|out[4]~1_combout  & ((\DataMem|Selector3~0_combout ))))) ) ) )

	.dataa(!\pc_to_reg_mux|out[4]~11_combout ),
	.datab(!\DataMem|Selector19~0_combout ),
	.datac(!\DataMem|Selector3~0_combout ),
	.datad(!\pc_to_reg_mux|out[4]~1_combout ),
	.datae(!\DataMem|Selector11~0_combout ),
	.dataf(!\pc_to_reg_mux|out[4]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[4]~21 .extended_lut = "off";
defparam \pc_to_reg_mux|out[4]~21 .lut_mask = 64'h110511AFBB05BBAF;
defparam \pc_to_reg_mux|out[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N30
cyclonev_lcell_comb \pc_to_reg_mux|out[4]~22 (
// Equation(s):
// \pc_to_reg_mux|out[4]~22_combout  = ( \pc_to_reg_mux|out[4]~21_combout  & ( (!\Control|Selector12~0_combout  & (((\ALU|O_out[4]~248_combout ) # (\Control|WideOr5~2_combout )))) # (\Control|Selector12~0_combout  & (\PCAdder|Add0~9_sumout )) ) ) # ( 
// !\pc_to_reg_mux|out[4]~21_combout  & ( (!\Control|Selector12~0_combout  & (((!\Control|WideOr5~2_combout  & \ALU|O_out[4]~248_combout )))) # (\Control|Selector12~0_combout  & (\PCAdder|Add0~9_sumout )) ) )

	.dataa(!\PCAdder|Add0~9_sumout ),
	.datab(!\Control|WideOr5~2_combout ),
	.datac(!\Control|Selector12~0_combout ),
	.datad(!\ALU|O_out[4]~248_combout ),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[4]~22 .extended_lut = "off";
defparam \pc_to_reg_mux|out[4]~22 .lut_mask = 64'h05C505C535F535F5;
defparam \pc_to_reg_mux|out[4]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y26_N38
dffeas \RegFile|registers[27][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[4]~22_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][4] .is_wysiwyg = "true";
defparam \RegFile|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N39
cyclonev_lcell_comb \RegFile|read_data1[4]~23 (
// Equation(s):
// \RegFile|read_data1[4]~23_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[27][4]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[26][4]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[25][4]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[24][4]~q  ) ) )

	.dataa(!\RegFile|registers[27][4]~q ),
	.datab(!\RegFile|registers[25][4]~q ),
	.datac(!\RegFile|registers[24][4]~q ),
	.datad(!\RegFile|registers[26][4]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[4]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[4]~23 .extended_lut = "off";
defparam \RegFile|read_data1[4]~23 .lut_mask = 64'h0F0F333300FF5555;
defparam \RegFile|read_data1[4]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N0
cyclonev_lcell_comb \RegFile|read_data1[4]~25 (
// Equation(s):
// \RegFile|read_data1[4]~25_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[7][4]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[5][4]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[6][4]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[4][4]~q  ) ) )

	.dataa(!\RegFile|registers[6][4]~q ),
	.datab(!\RegFile|registers[4][4]~q ),
	.datac(!\RegFile|registers[5][4]~q ),
	.datad(!\RegFile|registers[7][4]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[4]~25 .extended_lut = "off";
defparam \RegFile|read_data1[4]~25 .lut_mask = 64'h333355550F0F00FF;
defparam \RegFile|read_data1[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N57
cyclonev_lcell_comb \RegFile|read_data1[4]~26 (
// Equation(s):
// \RegFile|read_data1[4]~26_combout  = ( \RegFile|registers[3][4]~q  & ( (!\InstructionMemory|rom~169_combout  & (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[1][4]~q )))) # (\InstructionMemory|rom~169_combout  & (((\RegFile|registers[2][4]~q 
// )) # (\InstructionMemory|rom~159_combout ))) ) ) # ( !\RegFile|registers[3][4]~q  & ( (!\InstructionMemory|rom~169_combout  & (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[1][4]~q )))) # (\InstructionMemory|rom~169_combout  & 
// (!\InstructionMemory|rom~159_combout  & (\RegFile|registers[2][4]~q ))) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\InstructionMemory|rom~159_combout ),
	.datac(!\RegFile|registers[2][4]~q ),
	.datad(!\RegFile|registers[1][4]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[4]~26 .extended_lut = "off";
defparam \RegFile|read_data1[4]~26 .lut_mask = 64'h0426042615371537;
defparam \RegFile|read_data1[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N27
cyclonev_lcell_comb \RegFile|read_data1[4]~24 (
// Equation(s):
// \RegFile|read_data1[4]~24_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[31][4]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[30][4]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[29][4]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[28][4]~q  ) ) )

	.dataa(!\RegFile|registers[30][4]~q ),
	.datab(!\RegFile|registers[29][4]~q ),
	.datac(!\RegFile|registers[28][4]~q ),
	.datad(!\RegFile|registers[31][4]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[4]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[4]~24 .extended_lut = "off";
defparam \RegFile|read_data1[4]~24 .lut_mask = 64'h0F0F3333555500FF;
defparam \RegFile|read_data1[4]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N15
cyclonev_lcell_comb \RegFile|read_data1[4]~27 (
// Equation(s):
// \RegFile|read_data1[4]~27_combout  = ( \InstructionMemory|rom~174_combout  & ( \RegFile|read_data1[4]~24_combout  & ( (\InstructionMemory|rom~179_combout ) # (\RegFile|read_data1[4]~25_combout ) ) ) ) # ( !\InstructionMemory|rom~174_combout  & ( 
// \RegFile|read_data1[4]~24_combout  & ( (!\InstructionMemory|rom~179_combout  & ((\RegFile|read_data1[4]~26_combout ))) # (\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[4]~23_combout )) ) ) ) # ( \InstructionMemory|rom~174_combout  & ( 
// !\RegFile|read_data1[4]~24_combout  & ( (\RegFile|read_data1[4]~25_combout  & !\InstructionMemory|rom~179_combout ) ) ) ) # ( !\InstructionMemory|rom~174_combout  & ( !\RegFile|read_data1[4]~24_combout  & ( (!\InstructionMemory|rom~179_combout  & 
// ((\RegFile|read_data1[4]~26_combout ))) # (\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[4]~23_combout )) ) ) )

	.dataa(!\RegFile|read_data1[4]~23_combout ),
	.datab(!\RegFile|read_data1[4]~25_combout ),
	.datac(!\RegFile|read_data1[4]~26_combout ),
	.datad(!\InstructionMemory|rom~179_combout ),
	.datae(!\InstructionMemory|rom~174_combout ),
	.dataf(!\RegFile|read_data1[4]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[4]~27 .extended_lut = "off";
defparam \RegFile|read_data1[4]~27 .lut_mask = 64'h0F5533000F5533FF;
defparam \RegFile|read_data1[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N51
cyclonev_lcell_comb \RegFile|read_data1[4]~187 (
// Equation(s):
// \RegFile|read_data1[4]~187_combout  = (\RegFile|read_data1[4]~27_combout  & !\RegFile|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RegFile|read_data1[4]~27_combout ),
	.datad(!\RegFile|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[4]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[4]~187 .extended_lut = "off";
defparam \RegFile|read_data1[4]~187 .lut_mask = 64'h0F000F000F000F00;
defparam \RegFile|read_data1[4]~187 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N6
cyclonev_lcell_comb \ALU|O_out[21]~119 (
// Equation(s):
// \ALU|O_out[21]~119_combout  = ( \Control|WideOr1~1_combout  & ( \RegFile|read_data1[4]~187_combout  & ( (\Control|Selector9~5_combout  & ((!\Control|Selector10~3_combout ) # ((!\Control|Decoder1~0_combout ) # (\InstructionMemory|rom~79_combout )))) ) ) ) 
// # ( !\Control|WideOr1~1_combout  & ( \RegFile|read_data1[4]~187_combout  & ( \Control|Selector9~5_combout  ) ) ) # ( \Control|WideOr1~1_combout  & ( !\RegFile|read_data1[4]~187_combout  & ( (\Control|Selector9~5_combout  & ((!\Control|Selector10~3_combout 
// ) # ((\InstructionMemory|rom~79_combout  & \Control|Decoder1~0_combout )))) ) ) ) # ( !\Control|WideOr1~1_combout  & ( !\RegFile|read_data1[4]~187_combout  & ( (\Control|Selector9~5_combout  & !\Control|Selector10~3_combout ) ) ) )

	.dataa(!\Control|Selector9~5_combout ),
	.datab(!\Control|Selector10~3_combout ),
	.datac(!\InstructionMemory|rom~79_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(!\Control|WideOr1~1_combout ),
	.dataf(!\RegFile|read_data1[4]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[21]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[21]~119 .extended_lut = "off";
defparam \ALU|O_out[21]~119 .lut_mask = 64'h4444444555555545;
defparam \ALU|O_out[21]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y21_N42
cyclonev_lcell_comb \ALU|O_out[18]~129 (
// Equation(s):
// \ALU|O_out[18]~129_combout  = ( \ALU|ShiftLeft0~37_combout  & ( \ALU|ShiftLeft0~29_combout  & ( (!\alu_a_mux|out[3]~3_combout ) # ((!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftLeft0~21_combout ))) # (\alu_a_mux|out[2]~2_combout  & 
// (\ALU|ShiftLeft0~13_combout ))) ) ) ) # ( !\ALU|ShiftLeft0~37_combout  & ( \ALU|ShiftLeft0~29_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((\alu_a_mux|out[2]~2_combout )))) # (\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & 
// ((\ALU|ShiftLeft0~21_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~13_combout )))) ) ) ) # ( \ALU|ShiftLeft0~37_combout  & ( !\ALU|ShiftLeft0~29_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (((!\alu_a_mux|out[2]~2_combout )))) # 
// (\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftLeft0~21_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~13_combout )))) ) ) ) # ( !\ALU|ShiftLeft0~37_combout  & ( !\ALU|ShiftLeft0~29_combout  & ( 
// (\alu_a_mux|out[3]~3_combout  & ((!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftLeft0~21_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftLeft0~13_combout )))) ) ) )

	.dataa(!\ALU|ShiftLeft0~13_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~21_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(!\ALU|ShiftLeft0~37_combout ),
	.dataf(!\ALU|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[18]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[18]~129 .extended_lut = "off";
defparam \ALU|O_out[18]~129 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \ALU|O_out[18]~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y21_N54
cyclonev_lcell_comb \ALU|O_out[18]~125 (
// Equation(s):
// \ALU|O_out[18]~125_combout  = ( \ALU|ShiftRight1~22_combout  & ( (!\ALU|ShiftRight0~11_combout  & ((\ALU|ShiftRight1~23_combout ) # (\alu_a_mux|out[2]~2_combout ))) ) ) # ( !\ALU|ShiftRight1~22_combout  & ( (!\ALU|ShiftRight0~11_combout  & 
// (!\alu_a_mux|out[2]~2_combout  & \ALU|ShiftRight1~23_combout )) ) )

	.dataa(gnd),
	.datab(!\ALU|ShiftRight0~11_combout ),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\ALU|ShiftRight1~23_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[18]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[18]~125 .extended_lut = "off";
defparam \ALU|O_out[18]~125 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \ALU|O_out[18]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N0
cyclonev_lcell_comb \ALU|O_out[18]~126 (
// Equation(s):
// \ALU|O_out[18]~126_combout  = ( \ALU|ShiftRight0~2_combout  & ( \ALU|ShiftRight1~18_combout  & ( (\Control|Selector10~3_combout  & (\alu_a_mux|out[3]~3_combout  & !\alu_a_mux|out[4]~4_combout )) ) ) ) # ( !\ALU|ShiftRight0~2_combout  & ( 
// \ALU|ShiftRight1~18_combout  & ( (\Control|Selector10~3_combout  & (\alu_a_mux|out[3]~3_combout  & (!\alu_a_mux|out[4]~4_combout  & !\alu_a_mux|out[2]~2_combout ))) ) ) ) # ( \ALU|ShiftRight0~2_combout  & ( !\ALU|ShiftRight1~18_combout  & ( 
// (\Control|Selector10~3_combout  & (\alu_a_mux|out[3]~3_combout  & (!\alu_a_mux|out[4]~4_combout  & \alu_a_mux|out[2]~2_combout ))) ) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\alu_a_mux|out[4]~4_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(!\ALU|ShiftRight0~2_combout ),
	.dataf(!\ALU|ShiftRight1~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[18]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[18]~126 .extended_lut = "off";
defparam \ALU|O_out[18]~126 .lut_mask = 64'h0000001010001010;
defparam \ALU|O_out[18]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N9
cyclonev_lcell_comb \ALU|O_out[18]~127 (
// Equation(s):
// \ALU|O_out[18]~127_combout  = ( \ALU|ShiftRight1~21_combout  & ( \ALU|ShiftRight1~18_combout  & ( (!\Control|Selector10~3_combout  & (\alu_a_mux|out[3]~3_combout  & !\alu_a_mux|out[4]~4_combout )) ) ) ) # ( !\ALU|ShiftRight1~21_combout  & ( 
// \ALU|ShiftRight1~18_combout  & ( (!\Control|Selector10~3_combout  & (\alu_a_mux|out[3]~3_combout  & (!\alu_a_mux|out[2]~2_combout  & !\alu_a_mux|out[4]~4_combout ))) ) ) ) # ( \ALU|ShiftRight1~21_combout  & ( !\ALU|ShiftRight1~18_combout  & ( 
// (!\Control|Selector10~3_combout  & (\alu_a_mux|out[3]~3_combout  & (\alu_a_mux|out[2]~2_combout  & !\alu_a_mux|out[4]~4_combout ))) ) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\alu_a_mux|out[2]~2_combout ),
	.datad(!\alu_a_mux|out[4]~4_combout ),
	.datae(!\ALU|ShiftRight1~21_combout ),
	.dataf(!\ALU|ShiftRight1~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[18]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[18]~127 .extended_lut = "off";
defparam \ALU|O_out[18]~127 .lut_mask = 64'h0000020020002200;
defparam \ALU|O_out[18]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N18
cyclonev_lcell_comb \ALU|O_out[18]~128 (
// Equation(s):
// \ALU|O_out[18]~128_combout  = ( !\ALU|O_out[18]~126_combout  & ( !\ALU|O_out[18]~127_combout  & ( (!\ALU|O_out[18]~125_combout  & ((!\alu_a_mux|out[4]~4_combout ) # ((!\alu_b_mux|out[31]~47_combout ) # (\Control|Selector10~3_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\alu_b_mux|out[31]~47_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\ALU|O_out[18]~125_combout ),
	.datae(!\ALU|O_out[18]~126_combout ),
	.dataf(!\ALU|O_out[18]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[18]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[18]~128 .extended_lut = "off";
defparam \ALU|O_out[18]~128 .lut_mask = 64'hEF00000000000000;
defparam \ALU|O_out[18]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y21_N36
cyclonev_lcell_comb \ALU|O_out[18]~130 (
// Equation(s):
// \ALU|O_out[18]~130_combout  = ( \ALU|O_out[18]~129_combout  & ( \ALU|O_out[18]~128_combout  & ( (!\ALU|O_out[21]~119_combout  & (((\ALU|O_out[7]~23_combout )))) # (\ALU|O_out[21]~119_combout  & ((!\ALU|O_out[7]~23_combout  & (\alu_b_mux|out[18]~22_combout 
// )) # (\ALU|O_out[7]~23_combout  & ((\ALU|ShiftLeft0~3_combout ))))) ) ) ) # ( !\ALU|O_out[18]~129_combout  & ( \ALU|O_out[18]~128_combout  & ( (\ALU|O_out[21]~119_combout  & ((!\ALU|O_out[7]~23_combout  & (\alu_b_mux|out[18]~22_combout )) # 
// (\ALU|O_out[7]~23_combout  & ((\ALU|ShiftLeft0~3_combout ))))) ) ) ) # ( \ALU|O_out[18]~129_combout  & ( !\ALU|O_out[18]~128_combout  & ( (!\ALU|O_out[21]~119_combout ) # ((!\ALU|O_out[7]~23_combout  & (\alu_b_mux|out[18]~22_combout )) # 
// (\ALU|O_out[7]~23_combout  & ((\ALU|ShiftLeft0~3_combout )))) ) ) ) # ( !\ALU|O_out[18]~129_combout  & ( !\ALU|O_out[18]~128_combout  & ( (!\ALU|O_out[21]~119_combout  & (((!\ALU|O_out[7]~23_combout )))) # (\ALU|O_out[21]~119_combout  & 
// ((!\ALU|O_out[7]~23_combout  & (\alu_b_mux|out[18]~22_combout )) # (\ALU|O_out[7]~23_combout  & ((\ALU|ShiftLeft0~3_combout ))))) ) ) )

	.dataa(!\alu_b_mux|out[18]~22_combout ),
	.datab(!\ALU|O_out[21]~119_combout ),
	.datac(!\ALU|O_out[7]~23_combout ),
	.datad(!\ALU|ShiftLeft0~3_combout ),
	.datae(!\ALU|O_out[18]~129_combout ),
	.dataf(!\ALU|O_out[18]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[18]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[18]~130 .extended_lut = "off";
defparam \ALU|O_out[18]~130 .lut_mask = 64'hD0D3DCDF10131C1F;
defparam \ALU|O_out[18]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N12
cyclonev_lcell_comb \ALU|O_out[18]~132 (
// Equation(s):
// \ALU|O_out[18]~132_combout  = ( \ALU|_~73_sumout  & ( ((\alu_a_mux|out[18]~18_combout  & \ALU|O_out[16]~110_combout )) # (\ALU|Equal2~1_combout ) ) ) # ( !\ALU|_~73_sumout  & ( (\alu_a_mux|out[18]~18_combout  & \ALU|O_out[16]~110_combout ) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[18]~18_combout ),
	.datac(!\ALU|O_out[16]~110_combout ),
	.datad(!\ALU|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|_~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[18]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[18]~132 .extended_lut = "off";
defparam \ALU|O_out[18]~132 .lut_mask = 64'h0303030303FF03FF;
defparam \ALU|O_out[18]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N45
cyclonev_lcell_comb \ALU|O_out[18]~133 (
// Equation(s):
// \ALU|O_out[18]~133_combout  = ( \ALU|O_out[18]~132_combout  ) # ( !\ALU|O_out[18]~132_combout  & ( (\ALU|O_out[17]~122_combout  & (((\ALU|O_out[7]~48_combout  & \ALU|O_out[18]~130_combout )) # (\ALU|O_out[18]~131_combout ))) ) )

	.dataa(!\ALU|O_out[7]~48_combout ),
	.datab(!\ALU|O_out[17]~122_combout ),
	.datac(!\ALU|O_out[18]~131_combout ),
	.datad(!\ALU|O_out[18]~130_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[18]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[18]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[18]~133 .extended_lut = "off";
defparam \ALU|O_out[18]~133 .lut_mask = 64'h03130313FFFFFFFF;
defparam \ALU|O_out[18]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N15
cyclonev_lcell_comb \pc_to_reg_mux|out[18]~56 (
// Equation(s):
// \pc_to_reg_mux|out[18]~56_combout  = ( \DataMem|Selector13~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~65_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[18]~133_combout )))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector13~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (!\pc_to_reg_mux|out[1]~0_combout  & (\PCAdder|Add0~65_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & 
// (((\ALU|O_out[18]~133_combout )) # (\pc_to_reg_mux|out[1]~0_combout ))) ) ) ) # ( \DataMem|Selector13~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (((\PCAdder|Add0~65_sumout )) # (\pc_to_reg_mux|out[1]~0_combout ))) 
// # (\pc_to_reg_mux|out[22]~53_combout  & (!\pc_to_reg_mux|out[1]~0_combout  & ((\ALU|O_out[18]~133_combout )))) ) ) ) # ( !\DataMem|Selector13~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~65_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[18]~133_combout ))))) ) ) )

	.dataa(!\pc_to_reg_mux|out[22]~53_combout ),
	.datab(!\pc_to_reg_mux|out[1]~0_combout ),
	.datac(!\PCAdder|Add0~65_sumout ),
	.datad(!\ALU|O_out[18]~133_combout ),
	.datae(!\DataMem|Selector13~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[18]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[18]~56 .extended_lut = "off";
defparam \pc_to_reg_mux|out[18]~56 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \pc_to_reg_mux|out[18]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y20_N37
dffeas \RegFile|registers[7][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[18]~56_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[7][18] .is_wysiwyg = "true";
defparam \RegFile|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N24
cyclonev_lcell_comb \RegFile|read_data1[18]~98 (
// Equation(s):
// \RegFile|read_data1[18]~98_combout  = ( \RegFile|registers[6][18]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][18]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][18]~q )) ) ) ) # ( !\RegFile|registers[6][18]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][18]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][18]~q )) ) ) ) # ( \RegFile|registers[6][18]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[4][18]~q ) # (\InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[6][18]~q  & ( 
// !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & \RegFile|registers[4][18]~q ) ) ) )

	.dataa(!\RegFile|registers[7][18]~q ),
	.datab(!\RegFile|registers[5][18]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[4][18]~q ),
	.datae(!\RegFile|registers[6][18]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[18]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[18]~98 .extended_lut = "off";
defparam \RegFile|read_data1[18]~98 .lut_mask = 64'h00F00FFF35353535;
defparam \RegFile|read_data1[18]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N0
cyclonev_lcell_comb \RegFile|read_data1[18]~96 (
// Equation(s):
// \RegFile|read_data1[18]~96_combout  = ( \RegFile|registers[27][18]~q  & ( \InstructionMemory|rom~169_combout  & ( (\InstructionMemory|rom~159_combout ) # (\RegFile|registers[26][18]~q ) ) ) ) # ( !\RegFile|registers[27][18]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[26][18]~q  & !\InstructionMemory|rom~159_combout ) ) ) ) # ( \RegFile|registers[27][18]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[24][18]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[25][18]~q ))) ) ) ) # ( !\RegFile|registers[27][18]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[24][18]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[25][18]~q ))) ) ) )

	.dataa(!\RegFile|registers[26][18]~q ),
	.datab(!\RegFile|registers[24][18]~q ),
	.datac(!\InstructionMemory|rom~159_combout ),
	.datad(!\RegFile|registers[25][18]~q ),
	.datae(!\RegFile|registers[27][18]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[18]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[18]~96 .extended_lut = "off";
defparam \RegFile|read_data1[18]~96 .lut_mask = 64'h303F303F50505F5F;
defparam \RegFile|read_data1[18]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N54
cyclonev_lcell_comb \RegFile|read_data1[18]~97 (
// Equation(s):
// \RegFile|read_data1[18]~97_combout  = ( \RegFile|registers[31][18]~q  & ( \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[30][18]~q ) # (\InstructionMemory|rom~159_combout ) ) ) ) # ( !\RegFile|registers[31][18]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & \RegFile|registers[30][18]~q ) ) ) ) # ( \RegFile|registers[31][18]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[28][18]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[29][18]~q )) ) ) ) # ( !\RegFile|registers[31][18]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[28][18]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[29][18]~q )) ) ) )

	.dataa(!\RegFile|registers[29][18]~q ),
	.datab(!\InstructionMemory|rom~159_combout ),
	.datac(!\RegFile|registers[28][18]~q ),
	.datad(!\RegFile|registers[30][18]~q ),
	.datae(!\RegFile|registers[31][18]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[18]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[18]~97 .extended_lut = "off";
defparam \RegFile|read_data1[18]~97 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \RegFile|read_data1[18]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N36
cyclonev_lcell_comb \RegFile|read_data1[18]~99 (
// Equation(s):
// \RegFile|read_data1[18]~99_combout  = ( \RegFile|registers[2][18]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][18]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[3][18]~q 
// ))) ) ) ) # ( !\RegFile|registers[2][18]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][18]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[3][18]~q ))) ) ) ) # ( 
// \RegFile|registers[2][18]~q  & ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  ) ) )

	.dataa(gnd),
	.datab(!\RegFile|registers[1][18]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[3][18]~q ),
	.datae(!\RegFile|registers[2][18]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[18]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[18]~99 .extended_lut = "off";
defparam \RegFile|read_data1[18]~99 .lut_mask = 64'h00000F0F303F303F;
defparam \RegFile|read_data1[18]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N18
cyclonev_lcell_comb \RegFile|read_data1[18]~100 (
// Equation(s):
// \RegFile|read_data1[18]~100_combout  = ( \InstructionMemory|rom~174_combout  & ( \InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[18]~97_combout  ) ) ) # ( !\InstructionMemory|rom~174_combout  & ( \InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[18]~96_combout  ) ) ) # ( \InstructionMemory|rom~174_combout  & ( !\InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[18]~98_combout  ) ) ) # ( !\InstructionMemory|rom~174_combout  & ( !\InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[18]~99_combout  ) ) )

	.dataa(!\RegFile|read_data1[18]~98_combout ),
	.datab(!\RegFile|read_data1[18]~96_combout ),
	.datac(!\RegFile|read_data1[18]~97_combout ),
	.datad(!\RegFile|read_data1[18]~99_combout ),
	.datae(!\InstructionMemory|rom~174_combout ),
	.dataf(!\InstructionMemory|rom~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[18]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[18]~100 .extended_lut = "off";
defparam \RegFile|read_data1[18]~100 .lut_mask = 64'h00FF555533330F0F;
defparam \RegFile|read_data1[18]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N12
cyclonev_lcell_comb \RegFile|read_data1[18]~183 (
// Equation(s):
// \RegFile|read_data1[18]~183_combout  = ( !\RegFile|Equal0~0_combout  & ( \RegFile|read_data1[18]~100_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\RegFile|read_data1[18]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[18]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[18]~183 .extended_lut = "off";
defparam \RegFile|read_data1[18]~183 .lut_mask = 64'h00000000FFFF0000;
defparam \RegFile|read_data1[18]~183 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N54
cyclonev_lcell_comb \pc_mux|Mux13~0 (
// Equation(s):
// \pc_mux|Mux13~0_combout  = ( \pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\RegFile|read_data1[18]~183_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\branch_adder|Add0~65_sumout  ) ) ) # ( \pc_src[1]~2_combout  & ( 
// !\pc_src[0]~1_combout  & ( !\InstructionMemory|rom~120_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( !\pc_src[0]~1_combout  & ( !\PCAdder|Add0~65_sumout  ) ) )

	.dataa(!\PCAdder|Add0~65_sumout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\branch_adder|Add0~65_sumout ),
	.datad(!\RegFile|read_data1[18]~183_combout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux13~0 .extended_lut = "off";
defparam \pc_mux|Mux13~0 .lut_mask = 64'hAAAACCCCF0F0FF00;
defparam \pc_mux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N56
dffeas \PC|pc_out[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[18] .is_wysiwyg = "true";
defparam \PC|pc_out[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N51
cyclonev_lcell_comb \branch_adder|Add0~69 (
// Equation(s):
// \branch_adder|Add0~69_sumout  = SUM(( \PCAdder|Add0~69_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~66  ))
// \branch_adder|Add0~70  = CARRY(( \PCAdder|Add0~69_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~66  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\PCAdder|Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~296_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~69_sumout ),
	.cout(\branch_adder|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~69 .extended_lut = "off";
defparam \branch_adder|Add0~69 .lut_mask = 64'h0000FFBB00000F0F;
defparam \branch_adder|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N51
cyclonev_lcell_comb \pc_mux|Mux12~0 (
// Equation(s):
// \pc_mux|Mux12~0_combout  = ( \pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\RegFile|read_data1[19]~182_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\branch_adder|Add0~69_sumout  ) ) ) # ( \pc_src[1]~2_combout  & ( 
// !\pc_src[0]~1_combout  & ( !\InstructionMemory|rom~130_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( !\pc_src[0]~1_combout  & ( !\PCAdder|Add0~69_sumout  ) ) )

	.dataa(!\RegFile|read_data1[19]~182_combout ),
	.datab(!\InstructionMemory|rom~130_combout ),
	.datac(!\PCAdder|Add0~69_sumout ),
	.datad(!\branch_adder|Add0~69_sumout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux12~0 .extended_lut = "off";
defparam \pc_mux|Mux12~0 .lut_mask = 64'hF0F0CCCCFF00AAAA;
defparam \pc_mux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N53
dffeas \PC|pc_out[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[19] .is_wysiwyg = "true";
defparam \PC|pc_out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N3
cyclonev_lcell_comb \pc_to_reg_mux|out[19]~57 (
// Equation(s):
// \pc_to_reg_mux|out[19]~57_combout  = ( \DataMem|Selector12~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~69_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[19]~139_combout )))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector12~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~69_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & 
// ((\ALU|O_out[19]~139_combout ))))) # (\pc_to_reg_mux|out[1]~0_combout  & (((\pc_to_reg_mux|out[22]~53_combout )))) ) ) ) # ( \DataMem|Selector12~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~69_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[19]~139_combout ))))) # (\pc_to_reg_mux|out[1]~0_combout  & (((!\pc_to_reg_mux|out[22]~53_combout )))) ) ) ) # ( 
// !\DataMem|Selector12~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~69_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[19]~139_combout ))))) ) ) )

	.dataa(!\pc_to_reg_mux|out[1]~0_combout ),
	.datab(!\PCAdder|Add0~69_sumout ),
	.datac(!\pc_to_reg_mux|out[22]~53_combout ),
	.datad(!\ALU|O_out[19]~139_combout ),
	.datae(!\DataMem|Selector12~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[19]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[19]~57 .extended_lut = "off";
defparam \pc_to_reg_mux|out[19]~57 .lut_mask = 64'h202A707A252F757F;
defparam \pc_to_reg_mux|out[19]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N59
dffeas \RegFile|registers[3][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[19]~57_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[3][19] .is_wysiwyg = "true";
defparam \RegFile|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N24
cyclonev_lcell_comb \RegFile|read_data1[19]~104 (
// Equation(s):
// \RegFile|read_data1[19]~104_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[3][19]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[1][19]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[2][19]~q  ) ) )

	.dataa(gnd),
	.datab(!\RegFile|registers[3][19]~q ),
	.datac(!\RegFile|registers[2][19]~q ),
	.datad(!\RegFile|registers[1][19]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[19]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[19]~104 .extended_lut = "off";
defparam \RegFile|read_data1[19]~104 .lut_mask = 64'h00000F0F00FF3333;
defparam \RegFile|read_data1[19]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N3
cyclonev_lcell_comb \RegFile|read_data1[19]~101 (
// Equation(s):
// \RegFile|read_data1[19]~101_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[27][19]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[25][19]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[26][19]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[24][19]~q  ) ) )

	.dataa(!\RegFile|registers[26][19]~q ),
	.datab(!\RegFile|registers[25][19]~q ),
	.datac(!\RegFile|registers[24][19]~q ),
	.datad(!\RegFile|registers[27][19]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[19]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[19]~101 .extended_lut = "off";
defparam \RegFile|read_data1[19]~101 .lut_mask = 64'h0F0F5555333300FF;
defparam \RegFile|read_data1[19]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N48
cyclonev_lcell_comb \RegFile|read_data1[19]~103 (
// Equation(s):
// \RegFile|read_data1[19]~103_combout  = ( \RegFile|registers[6][19]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[5][19]~q )) # (\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[7][19]~q ))) ) ) ) # ( !\RegFile|registers[6][19]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[5][19]~q )) # (\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[7][19]~q ))) ) ) ) # ( \RegFile|registers[6][19]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[4][19]~q ) ) ) ) # ( !\RegFile|registers[6][19]~q  & ( 
// !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[4][19]~q  & !\InstructionMemory|rom~169_combout ) ) ) )

	.dataa(!\RegFile|registers[5][19]~q ),
	.datab(!\RegFile|registers[4][19]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[7][19]~q ),
	.datae(!\RegFile|registers[6][19]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[19]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[19]~103 .extended_lut = "off";
defparam \RegFile|read_data1[19]~103 .lut_mask = 64'h30303F3F505F505F;
defparam \RegFile|read_data1[19]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N24
cyclonev_lcell_comb \RegFile|read_data1[19]~102 (
// Equation(s):
// \RegFile|read_data1[19]~102_combout  = ( \RegFile|registers[31][19]~q  & ( \InstructionMemory|rom~169_combout  & ( (\InstructionMemory|rom~159_combout ) # (\RegFile|registers[30][19]~q ) ) ) ) # ( !\RegFile|registers[31][19]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[30][19]~q  & !\InstructionMemory|rom~159_combout ) ) ) ) # ( \RegFile|registers[31][19]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[28][19]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[29][19]~q ))) ) ) ) # ( !\RegFile|registers[31][19]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[28][19]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[29][19]~q ))) ) ) )

	.dataa(!\RegFile|registers[28][19]~q ),
	.datab(!\RegFile|registers[30][19]~q ),
	.datac(!\RegFile|registers[29][19]~q ),
	.datad(!\InstructionMemory|rom~159_combout ),
	.datae(!\RegFile|registers[31][19]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[19]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[19]~102 .extended_lut = "off";
defparam \RegFile|read_data1[19]~102 .lut_mask = 64'h550F550F330033FF;
defparam \RegFile|read_data1[19]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N54
cyclonev_lcell_comb \RegFile|read_data1[19]~105 (
// Equation(s):
// \RegFile|read_data1[19]~105_combout  = ( \RegFile|read_data1[19]~102_combout  & ( \InstructionMemory|rom~179_combout  & ( (\InstructionMemory|rom~174_combout ) # (\RegFile|read_data1[19]~101_combout ) ) ) ) # ( !\RegFile|read_data1[19]~102_combout  & ( 
// \InstructionMemory|rom~179_combout  & ( (\RegFile|read_data1[19]~101_combout  & !\InstructionMemory|rom~174_combout ) ) ) ) # ( \RegFile|read_data1[19]~102_combout  & ( !\InstructionMemory|rom~179_combout  & ( (!\InstructionMemory|rom~174_combout  & 
// (\RegFile|read_data1[19]~104_combout )) # (\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[19]~103_combout ))) ) ) ) # ( !\RegFile|read_data1[19]~102_combout  & ( !\InstructionMemory|rom~179_combout  & ( (!\InstructionMemory|rom~174_combout  & 
// (\RegFile|read_data1[19]~104_combout )) # (\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[19]~103_combout ))) ) ) )

	.dataa(!\RegFile|read_data1[19]~104_combout ),
	.datab(!\RegFile|read_data1[19]~101_combout ),
	.datac(!\InstructionMemory|rom~174_combout ),
	.datad(!\RegFile|read_data1[19]~103_combout ),
	.datae(!\RegFile|read_data1[19]~102_combout ),
	.dataf(!\InstructionMemory|rom~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[19]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[19]~105 .extended_lut = "off";
defparam \RegFile|read_data1[19]~105 .lut_mask = 64'h505F505F30303F3F;
defparam \RegFile|read_data1[19]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N45
cyclonev_lcell_comb \RegFile|read_data1[19]~182 (
// Equation(s):
// \RegFile|read_data1[19]~182_combout  = ( !\RegFile|Equal0~0_combout  & ( \RegFile|read_data1[19]~105_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\RegFile|read_data1[19]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[19]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[19]~182 .extended_lut = "off";
defparam \RegFile|read_data1[19]~182 .lut_mask = 64'h00000000FFFF0000;
defparam \RegFile|read_data1[19]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N0
cyclonev_lcell_comb \ALU|O_out[20]~144 (
// Equation(s):
// \ALU|O_out[20]~144_combout  = ( \ALU|_~81_sumout  & ( ((\alu_a_mux|out[20]~20_combout  & \ALU|O_out[16]~110_combout )) # (\ALU|Equal2~1_combout ) ) ) # ( !\ALU|_~81_sumout  & ( (\alu_a_mux|out[20]~20_combout  & \ALU|O_out[16]~110_combout ) ) )

	.dataa(!\alu_a_mux|out[20]~20_combout ),
	.datab(gnd),
	.datac(!\ALU|O_out[16]~110_combout ),
	.datad(!\ALU|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|_~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[20]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[20]~144 .extended_lut = "off";
defparam \ALU|O_out[20]~144 .lut_mask = 64'h0505050505FF05FF;
defparam \ALU|O_out[20]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N30
cyclonev_lcell_comb \ALU|O_out[20]~141 (
// Equation(s):
// \ALU|O_out[20]~141_combout  = ( \alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~17_combout  & ( (\ALU|ShiftLeft0~33_combout ) # (\alu_a_mux|out[3]~3_combout ) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~17_combout  & ( 
// (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~39_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~25_combout )) ) ) ) # ( \alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~17_combout  & ( (!\alu_a_mux|out[3]~3_combout  & 
// \ALU|ShiftLeft0~33_combout ) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~17_combout  & ( (!\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~39_combout ))) # (\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~25_combout )) ) ) )

	.dataa(!\ALU|ShiftLeft0~25_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(!\ALU|ShiftLeft0~39_combout ),
	.datad(!\ALU|ShiftLeft0~33_combout ),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\ALU|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[20]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[20]~141 .extended_lut = "off";
defparam \ALU|O_out[20]~141 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \ALU|O_out[20]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N18
cyclonev_lcell_comb \ALU|O_out[20]~140 (
// Equation(s):
// \ALU|O_out[20]~140_combout  = ( \ALU|ShiftRight0~5_combout  & ( (!\alu_a_mux|out[4]~4_combout  & (((\Control|Selector10~3_combout )) # (\ALU|ShiftRight1~31_combout ))) # (\alu_a_mux|out[4]~4_combout  & (((\alu_b_mux|out[31]~47_combout  & 
// !\Control|Selector10~3_combout )))) ) ) # ( !\ALU|ShiftRight0~5_combout  & ( (!\Control|Selector10~3_combout  & ((!\alu_a_mux|out[4]~4_combout  & (\ALU|ShiftRight1~31_combout )) # (\alu_a_mux|out[4]~4_combout  & ((\alu_b_mux|out[31]~47_combout ))))) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\ALU|ShiftRight1~31_combout ),
	.datac(!\alu_b_mux|out[31]~47_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[20]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[20]~140 .extended_lut = "off";
defparam \ALU|O_out[20]~140 .lut_mask = 64'h2700270027AA27AA;
defparam \ALU|O_out[20]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y22_N0
cyclonev_lcell_comb \ALU|O_out[20]~142 (
// Equation(s):
// \ALU|O_out[20]~142_combout  = ( \alu_b_mux|out[20]~26_combout  & ( \ALU|O_out[20]~140_combout  & ( (!\ALU|O_out[7]~23_combout ) # ((!\ALU|O_out[21]~119_combout  & (\ALU|O_out[20]~141_combout )) # (\ALU|O_out[21]~119_combout  & ((\ALU|ShiftLeft0~8_combout 
// )))) ) ) ) # ( !\alu_b_mux|out[20]~26_combout  & ( \ALU|O_out[20]~140_combout  & ( (!\ALU|O_out[21]~119_combout  & (((!\ALU|O_out[7]~23_combout )) # (\ALU|O_out[20]~141_combout ))) # (\ALU|O_out[21]~119_combout  & (((\ALU|O_out[7]~23_combout  & 
// \ALU|ShiftLeft0~8_combout )))) ) ) ) # ( \alu_b_mux|out[20]~26_combout  & ( !\ALU|O_out[20]~140_combout  & ( (!\ALU|O_out[21]~119_combout  & (\ALU|O_out[20]~141_combout  & (\ALU|O_out[7]~23_combout ))) # (\ALU|O_out[21]~119_combout  & 
// (((!\ALU|O_out[7]~23_combout ) # (\ALU|ShiftLeft0~8_combout )))) ) ) ) # ( !\alu_b_mux|out[20]~26_combout  & ( !\ALU|O_out[20]~140_combout  & ( (\ALU|O_out[7]~23_combout  & ((!\ALU|O_out[21]~119_combout  & (\ALU|O_out[20]~141_combout )) # 
// (\ALU|O_out[21]~119_combout  & ((\ALU|ShiftLeft0~8_combout ))))) ) ) )

	.dataa(!\ALU|O_out[21]~119_combout ),
	.datab(!\ALU|O_out[20]~141_combout ),
	.datac(!\ALU|O_out[7]~23_combout ),
	.datad(!\ALU|ShiftLeft0~8_combout ),
	.datae(!\alu_b_mux|out[20]~26_combout ),
	.dataf(!\ALU|O_out[20]~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[20]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[20]~142 .extended_lut = "off";
defparam \ALU|O_out[20]~142 .lut_mask = 64'h02075257A2A7F2F7;
defparam \ALU|O_out[20]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N6
cyclonev_lcell_comb \ALU|O_out[20]~145 (
// Equation(s):
// \ALU|O_out[20]~145_combout  = ( \ALU|O_out[20]~142_combout  & ( ((\ALU|O_out[17]~122_combout  & ((\ALU|O_out[20]~143_combout ) # (\ALU|O_out[7]~48_combout )))) # (\ALU|O_out[20]~144_combout ) ) ) # ( !\ALU|O_out[20]~142_combout  & ( 
// ((\ALU|O_out[17]~122_combout  & \ALU|O_out[20]~143_combout )) # (\ALU|O_out[20]~144_combout ) ) )

	.dataa(!\ALU|O_out[7]~48_combout ),
	.datab(!\ALU|O_out[17]~122_combout ),
	.datac(!\ALU|O_out[20]~143_combout ),
	.datad(!\ALU|O_out[20]~144_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[20]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[20]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[20]~145 .extended_lut = "off";
defparam \ALU|O_out[20]~145 .lut_mask = 64'h03FF03FF13FF13FF;
defparam \ALU|O_out[20]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N42
cyclonev_lcell_comb \pc_to_reg_mux|out[20]~58 (
// Equation(s):
// \pc_to_reg_mux|out[20]~58_combout  = ( \DataMem|Selector11~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~73_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[20]~145_combout )))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector11~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~73_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & 
// ((\ALU|O_out[20]~145_combout ))))) # (\pc_to_reg_mux|out[1]~0_combout  & (((\pc_to_reg_mux|out[22]~53_combout )))) ) ) ) # ( \DataMem|Selector11~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~73_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[20]~145_combout ))))) # (\pc_to_reg_mux|out[1]~0_combout  & (((!\pc_to_reg_mux|out[22]~53_combout )))) ) ) ) # ( 
// !\DataMem|Selector11~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~73_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[20]~145_combout ))))) ) ) )

	.dataa(!\pc_to_reg_mux|out[1]~0_combout ),
	.datab(!\PCAdder|Add0~73_sumout ),
	.datac(!\ALU|O_out[20]~145_combout ),
	.datad(!\pc_to_reg_mux|out[22]~53_combout ),
	.datae(!\DataMem|Selector11~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[20]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[20]~58 .extended_lut = "off";
defparam \pc_to_reg_mux|out[20]~58 .lut_mask = 64'h220A770A225F775F;
defparam \pc_to_reg_mux|out[20]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N36
cyclonev_lcell_comb \RegFile|registers[24][20]~feeder (
// Equation(s):
// \RegFile|registers[24][20]~feeder_combout  = ( \pc_to_reg_mux|out[20]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[20]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[24][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[24][20]~feeder .extended_lut = "off";
defparam \RegFile|registers[24][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[24][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y26_N38
dffeas \RegFile|registers[24][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[24][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[24][20] .is_wysiwyg = "true";
defparam \RegFile|registers[24][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y25_N6
cyclonev_lcell_comb \RegFile|read_data1[20]~106 (
// Equation(s):
// \RegFile|read_data1[20]~106_combout  = ( \RegFile|registers[27][20]~q  & ( \RegFile|registers[26][20]~q  & ( ((!\InstructionMemory|rom~159_combout  & (\RegFile|registers[24][20]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[25][20]~q 
// )))) # (\InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[27][20]~q  & ( \RegFile|registers[26][20]~q  & ( (!\InstructionMemory|rom~159_combout  & (((\InstructionMemory|rom~169_combout )) # (\RegFile|registers[24][20]~q ))) # 
// (\InstructionMemory|rom~159_combout  & (((\RegFile|registers[25][20]~q  & !\InstructionMemory|rom~169_combout )))) ) ) ) # ( \RegFile|registers[27][20]~q  & ( !\RegFile|registers[26][20]~q  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[24][20]~q  & ((!\InstructionMemory|rom~169_combout )))) # (\InstructionMemory|rom~159_combout  & (((\InstructionMemory|rom~169_combout ) # (\RegFile|registers[25][20]~q )))) ) ) ) # ( !\RegFile|registers[27][20]~q  & ( 
// !\RegFile|registers[26][20]~q  & ( (!\InstructionMemory|rom~169_combout  & ((!\InstructionMemory|rom~159_combout  & (\RegFile|registers[24][20]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[25][20]~q ))))) ) ) )

	.dataa(!\RegFile|registers[24][20]~q ),
	.datab(!\InstructionMemory|rom~159_combout ),
	.datac(!\RegFile|registers[25][20]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\RegFile|registers[27][20]~q ),
	.dataf(!\RegFile|registers[26][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[20]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[20]~106 .extended_lut = "off";
defparam \RegFile|read_data1[20]~106 .lut_mask = 64'h4700473347CC47FF;
defparam \RegFile|read_data1[20]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N24
cyclonev_lcell_comb \RegFile|read_data1[20]~107 (
// Equation(s):
// \RegFile|read_data1[20]~107_combout  = ( \RegFile|registers[28][20]~q  & ( \InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[30][20]~q ))) # (\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[31][20]~q )) ) ) ) # ( !\RegFile|registers[28][20]~q  & ( \InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[30][20]~q ))) # (\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[31][20]~q )) ) ) ) # ( \RegFile|registers[28][20]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout ) # (\RegFile|registers[29][20]~q ) ) ) ) # ( !\RegFile|registers[28][20]~q  & ( 
// !\InstructionMemory|rom~169_combout  & ( (\RegFile|registers[29][20]~q  & \InstructionMemory|rom~159_combout ) ) ) )

	.dataa(!\RegFile|registers[29][20]~q ),
	.datab(!\RegFile|registers[31][20]~q ),
	.datac(!\RegFile|registers[30][20]~q ),
	.datad(!\InstructionMemory|rom~159_combout ),
	.datae(!\RegFile|registers[28][20]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[20]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[20]~107 .extended_lut = "off";
defparam \RegFile|read_data1[20]~107 .lut_mask = 64'h0055FF550F330F33;
defparam \RegFile|read_data1[20]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y19_N48
cyclonev_lcell_comb \RegFile|read_data1[20]~109 (
// Equation(s):
// \RegFile|read_data1[20]~109_combout  = ( \RegFile|registers[2][20]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][20]~q )) # (\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[3][20]~q ))) ) ) ) # ( !\RegFile|registers[2][20]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][20]~q )) # (\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[3][20]~q ))) ) ) ) # ( \RegFile|registers[2][20]~q  & ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  ) ) )

	.dataa(gnd),
	.datab(!\RegFile|registers[1][20]~q ),
	.datac(!\RegFile|registers[3][20]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\RegFile|registers[2][20]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[20]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[20]~109 .extended_lut = "off";
defparam \RegFile|read_data1[20]~109 .lut_mask = 64'h000000FF330F330F;
defparam \RegFile|read_data1[20]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N33
cyclonev_lcell_comb \RegFile|read_data1[20]~108 (
// Equation(s):
// \RegFile|read_data1[20]~108_combout  = ( \RegFile|registers[6][20]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][20]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][20]~q )) ) ) ) # ( !\RegFile|registers[6][20]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][20]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][20]~q )) ) ) ) # ( \RegFile|registers[6][20]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[4][20]~q ) ) ) ) # ( !\RegFile|registers[6][20]~q  & ( 
// !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[4][20]~q  & !\InstructionMemory|rom~169_combout ) ) ) )

	.dataa(!\RegFile|registers[7][20]~q ),
	.datab(!\RegFile|registers[5][20]~q ),
	.datac(!\RegFile|registers[4][20]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\RegFile|registers[6][20]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[20]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[20]~108 .extended_lut = "off";
defparam \RegFile|read_data1[20]~108 .lut_mask = 64'h0F000FFF33553355;
defparam \RegFile|read_data1[20]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N42
cyclonev_lcell_comb \RegFile|read_data1[20]~110 (
// Equation(s):
// \RegFile|read_data1[20]~110_combout  = ( \RegFile|read_data1[20]~109_combout  & ( \RegFile|read_data1[20]~108_combout  & ( (!\InstructionMemory|rom~179_combout ) # ((\RegFile|read_data1[20]~107_combout  & \InstructionMemory|rom~174_combout )) ) ) ) # ( 
// !\RegFile|read_data1[20]~109_combout  & ( \RegFile|read_data1[20]~108_combout  & ( (\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout ) # (\RegFile|read_data1[20]~107_combout ))) ) ) ) # ( \RegFile|read_data1[20]~109_combout  & ( 
// !\RegFile|read_data1[20]~108_combout  & ( (!\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout ))) # (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[20]~107_combout  & \InstructionMemory|rom~179_combout )) ) ) ) # ( 
// !\RegFile|read_data1[20]~109_combout  & ( !\RegFile|read_data1[20]~108_combout  & ( (\RegFile|read_data1[20]~107_combout  & (\InstructionMemory|rom~174_combout  & \InstructionMemory|rom~179_combout )) ) ) )

	.dataa(!\RegFile|read_data1[20]~107_combout ),
	.datab(!\InstructionMemory|rom~174_combout ),
	.datac(!\InstructionMemory|rom~179_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data1[20]~109_combout ),
	.dataf(!\RegFile|read_data1[20]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[20]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[20]~110 .extended_lut = "off";
defparam \RegFile|read_data1[20]~110 .lut_mask = 64'h0101C1C13131F1F1;
defparam \RegFile|read_data1[20]~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y25_N51
cyclonev_lcell_comb \RegFile|read_data1[20]~111 (
// Equation(s):
// \RegFile|read_data1[20]~111_combout  = ( \RegFile|read_data1[20]~110_combout  & ( !\RegFile|Equal0~0_combout  ) ) # ( !\RegFile|read_data1[20]~110_combout  & ( (\RegFile|read_data1[11]~53_combout  & (\RegFile|read_data1[20]~106_combout  & 
// !\RegFile|Equal0~0_combout )) ) )

	.dataa(!\RegFile|read_data1[11]~53_combout ),
	.datab(!\RegFile|read_data1[20]~106_combout ),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data1[20]~110_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[20]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[20]~111 .extended_lut = "off";
defparam \RegFile|read_data1[20]~111 .lut_mask = 64'h1010F0F01010F0F0;
defparam \RegFile|read_data1[20]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N54
cyclonev_lcell_comb \branch_adder|Add0~73 (
// Equation(s):
// \branch_adder|Add0~73_sumout  = SUM(( \PCAdder|Add0~73_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~70  ))
// \branch_adder|Add0~74  = CARRY(( \PCAdder|Add0~73_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~296_combout )) ) + ( \branch_adder|Add0~70  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\PCAdder|Add0~73_sumout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~296_combout ),
	.datag(gnd),
	.cin(\branch_adder|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~73_sumout ),
	.cout(\branch_adder|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~73 .extended_lut = "off";
defparam \branch_adder|Add0~73 .lut_mask = 64'h0000FFBB000000FF;
defparam \branch_adder|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N57
cyclonev_lcell_comb \pc_mux|Mux11~0 (
// Equation(s):
// \pc_mux|Mux11~0_combout  = ( \pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\RegFile|read_data1[20]~111_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\branch_adder|Add0~73_sumout  ) ) ) # ( \pc_src[1]~2_combout  & ( 
// !\pc_src[0]~1_combout  & ( !\InstructionMemory|rom~137_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( !\pc_src[0]~1_combout  & ( !\PCAdder|Add0~73_sumout  ) ) )

	.dataa(!\RegFile|read_data1[20]~111_combout ),
	.datab(!\PCAdder|Add0~73_sumout ),
	.datac(!\branch_adder|Add0~73_sumout ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux11~0 .extended_lut = "off";
defparam \pc_mux|Mux11~0 .lut_mask = 64'hCCCCFF00F0F0AAAA;
defparam \pc_mux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N59
dffeas \PC|pc_out[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[20] .is_wysiwyg = "true";
defparam \PC|pc_out[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N39
cyclonev_lcell_comb \pc_mux|Mux10~0 (
// Equation(s):
// \pc_mux|Mux10~0_combout  = ( \RegFile|read_data1[21]~117_combout  & ( \InstructionMemory|rom~145_combout  & ( (!\pc_src[1]~2_combout  & ((!\pc_src[0]~1_combout  & ((!\PCAdder|Add0~77_sumout ))) # (\pc_src[0]~1_combout  & (!\branch_adder|Add0~77_sumout 
// )))) ) ) ) # ( !\RegFile|read_data1[21]~117_combout  & ( \InstructionMemory|rom~145_combout  & ( (!\pc_src[0]~1_combout  & (!\pc_src[1]~2_combout  & ((!\PCAdder|Add0~77_sumout )))) # (\pc_src[0]~1_combout  & (((!\branch_adder|Add0~77_sumout )) # 
// (\pc_src[1]~2_combout ))) ) ) ) # ( \RegFile|read_data1[21]~117_combout  & ( !\InstructionMemory|rom~145_combout  & ( (!\pc_src[0]~1_combout  & (((!\PCAdder|Add0~77_sumout )) # (\pc_src[1]~2_combout ))) # (\pc_src[0]~1_combout  & (!\pc_src[1]~2_combout  & 
// (!\branch_adder|Add0~77_sumout ))) ) ) ) # ( !\RegFile|read_data1[21]~117_combout  & ( !\InstructionMemory|rom~145_combout  & ( ((!\pc_src[0]~1_combout  & ((!\PCAdder|Add0~77_sumout ))) # (\pc_src[0]~1_combout  & (!\branch_adder|Add0~77_sumout ))) # 
// (\pc_src[1]~2_combout ) ) ) )

	.dataa(!\pc_src[0]~1_combout ),
	.datab(!\pc_src[1]~2_combout ),
	.datac(!\branch_adder|Add0~77_sumout ),
	.datad(!\PCAdder|Add0~77_sumout ),
	.datae(!\RegFile|read_data1[21]~117_combout ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux10~0 .extended_lut = "off";
defparam \pc_mux|Mux10~0 .lut_mask = 64'hFB73EA62D951C840;
defparam \pc_mux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N41
dffeas \PC|pc_out[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[21] .is_wysiwyg = "true";
defparam \PC|pc_out[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N39
cyclonev_lcell_comb \pc_to_reg_mux|out[21]~59 (
// Equation(s):
// \pc_to_reg_mux|out[21]~59_combout  = ( \DataMem|Selector10~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~77_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[21]~151_combout )))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector10~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~77_sumout  & ((!\pc_to_reg_mux|out[1]~0_combout )))) # (\pc_to_reg_mux|out[22]~53_combout  
// & (((\pc_to_reg_mux|out[1]~0_combout ) # (\ALU|O_out[21]~151_combout )))) ) ) ) # ( \DataMem|Selector10~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (((\pc_to_reg_mux|out[1]~0_combout )) # (\PCAdder|Add0~77_sumout 
// ))) # (\pc_to_reg_mux|out[22]~53_combout  & (((\ALU|O_out[21]~151_combout  & !\pc_to_reg_mux|out[1]~0_combout )))) ) ) ) # ( !\DataMem|Selector10~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~77_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[21]~151_combout ))))) ) ) )

	.dataa(!\PCAdder|Add0~77_sumout ),
	.datab(!\ALU|O_out[21]~151_combout ),
	.datac(!\pc_to_reg_mux|out[22]~53_combout ),
	.datad(!\pc_to_reg_mux|out[1]~0_combout ),
	.datae(!\DataMem|Selector10~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[21]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[21]~59 .extended_lut = "off";
defparam \pc_to_reg_mux|out[21]~59 .lut_mask = 64'h530053F0530F53FF;
defparam \pc_to_reg_mux|out[21]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N36
cyclonev_lcell_comb \RegFile|registers[17][21]~feeder (
// Equation(s):
// \RegFile|registers[17][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[17][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[17][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[17][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[17][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N37
dffeas \RegFile|registers[17][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[17][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[17][21] .is_wysiwyg = "true";
defparam \RegFile|registers[17][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y23_N26
dffeas \RegFile|registers[21][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[21][21] .is_wysiwyg = "true";
defparam \RegFile|registers[21][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N24
cyclonev_lcell_comb \RegFile|read_data2[21]~220 (
// Equation(s):
// \RegFile|read_data2[21]~220_combout  = ( \RegFile|registers[21][21]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][21]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[29][21]~q )) ) ) ) # ( !\RegFile|registers[21][21]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[25][21]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[29][21]~q )) ) ) ) # ( \RegFile|registers[21][21]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[17][21]~q ) ) ) ) # ( !\RegFile|registers[21][21]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[17][21]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[17][21]~q ),
	.datab(!\RegFile|registers[29][21]~q ),
	.datac(!\RegFile|registers[25][21]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[21][21]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[21]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[21]~220 .extended_lut = "off";
defparam \RegFile|read_data2[21]~220 .lut_mask = 64'h550055FF0F330F33;
defparam \RegFile|read_data2[21]~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y25_N5
dffeas \RegFile|registers[19][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[19][21] .is_wysiwyg = "true";
defparam \RegFile|registers[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N44
dffeas \RegFile|registers[23][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[23][21] .is_wysiwyg = "true";
defparam \RegFile|registers[23][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y25_N42
cyclonev_lcell_comb \RegFile|read_data2[21]~222 (
// Equation(s):
// \RegFile|read_data2[21]~222_combout  = ( \RegFile|registers[23][21]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][21]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][21]~q ))) ) ) ) # ( !\RegFile|registers[23][21]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[27][21]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[31][21]~q ))) ) ) ) # ( \RegFile|registers[23][21]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[19][21]~q ) ) ) ) # ( !\RegFile|registers[23][21]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[19][21]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[19][21]~q ),
	.datab(!\RegFile|registers[27][21]~q ),
	.datac(!\RegFile|registers[31][21]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[23][21]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[21]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[21]~222 .extended_lut = "off";
defparam \RegFile|read_data2[21]~222 .lut_mask = 64'h550055FF330F330F;
defparam \RegFile|read_data2[21]~222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N9
cyclonev_lcell_comb \RegFile|registers[18][21]~feeder (
// Equation(s):
// \RegFile|registers[18][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[18][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[18][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[18][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[18][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N10
dffeas \RegFile|registers[18][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[18][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[18][21] .is_wysiwyg = "true";
defparam \RegFile|registers[18][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y23_N2
dffeas \RegFile|registers[22][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[22][21] .is_wysiwyg = "true";
defparam \RegFile|registers[22][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N0
cyclonev_lcell_comb \RegFile|read_data2[21]~221 (
// Equation(s):
// \RegFile|read_data2[21]~221_combout  = ( \RegFile|registers[22][21]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][21]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[30][21]~q ))) ) ) ) # ( !\RegFile|registers[22][21]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & (\RegFile|registers[26][21]~q )) # (\InstructionMemory|rom~137_combout  & 
// ((\RegFile|registers[30][21]~q ))) ) ) ) # ( \RegFile|registers[22][21]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\InstructionMemory|rom~137_combout ) # (\RegFile|registers[18][21]~q ) ) ) ) # ( !\RegFile|registers[22][21]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[18][21]~q  & !\InstructionMemory|rom~137_combout ) ) ) )

	.dataa(!\RegFile|registers[26][21]~q ),
	.datab(!\RegFile|registers[18][21]~q ),
	.datac(!\RegFile|registers[30][21]~q ),
	.datad(!\InstructionMemory|rom~137_combout ),
	.datae(!\RegFile|registers[22][21]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[21]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[21]~221 .extended_lut = "off";
defparam \RegFile|read_data2[21]~221 .lut_mask = 64'h330033FF550F550F;
defparam \RegFile|read_data2[21]~221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N15
cyclonev_lcell_comb \RegFile|registers[16][21]~feeder (
// Equation(s):
// \RegFile|registers[16][21]~feeder_combout  = ( \pc_to_reg_mux|out[21]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[21]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[16][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[16][21]~feeder .extended_lut = "off";
defparam \RegFile|registers[16][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[16][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N16
dffeas \RegFile|registers[16][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[16][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[16][21] .is_wysiwyg = "true";
defparam \RegFile|registers[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y23_N32
dffeas \RegFile|registers[20][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[21]~59_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[20][21] .is_wysiwyg = "true";
defparam \RegFile|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N30
cyclonev_lcell_comb \RegFile|read_data2[21]~219 (
// Equation(s):
// \RegFile|read_data2[21]~219_combout  = ( \RegFile|registers[20][21]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][21]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[28][21]~q )) ) ) ) # ( !\RegFile|registers[20][21]~q  & ( \InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & ((\RegFile|registers[24][21]~q ))) # (\InstructionMemory|rom~137_combout  & 
// (\RegFile|registers[28][21]~q )) ) ) ) # ( \RegFile|registers[20][21]~q  & ( !\InstructionMemory|rom~145_combout  & ( (\RegFile|registers[16][21]~q ) # (\InstructionMemory|rom~137_combout ) ) ) ) # ( !\RegFile|registers[20][21]~q  & ( 
// !\InstructionMemory|rom~145_combout  & ( (!\InstructionMemory|rom~137_combout  & \RegFile|registers[16][21]~q ) ) ) )

	.dataa(!\RegFile|registers[28][21]~q ),
	.datab(!\InstructionMemory|rom~137_combout ),
	.datac(!\RegFile|registers[16][21]~q ),
	.datad(!\RegFile|registers[24][21]~q ),
	.datae(!\RegFile|registers[20][21]~q ),
	.dataf(!\InstructionMemory|rom~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[21]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[21]~219 .extended_lut = "off";
defparam \RegFile|read_data2[21]~219 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \RegFile|read_data2[21]~219 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y23_N42
cyclonev_lcell_comb \RegFile|read_data2[21]~223 (
// Equation(s):
// \RegFile|read_data2[21]~223_combout  = ( \RegFile|read_data2[21]~221_combout  & ( \RegFile|read_data2[21]~219_combout  & ( (!\InstructionMemory|rom~120_combout ) # ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[21]~220_combout )) # 
// (\InstructionMemory|rom~130_combout  & ((\RegFile|read_data2[21]~222_combout )))) ) ) ) # ( !\RegFile|read_data2[21]~221_combout  & ( \RegFile|read_data2[21]~219_combout  & ( (!\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout ) 
// # ((\RegFile|read_data2[21]~220_combout )))) # (\InstructionMemory|rom~130_combout  & (\InstructionMemory|rom~120_combout  & ((\RegFile|read_data2[21]~222_combout )))) ) ) ) # ( \RegFile|read_data2[21]~221_combout  & ( !\RegFile|read_data2[21]~219_combout 
//  & ( (!\InstructionMemory|rom~130_combout  & (\InstructionMemory|rom~120_combout  & (\RegFile|read_data2[21]~220_combout ))) # (\InstructionMemory|rom~130_combout  & ((!\InstructionMemory|rom~120_combout ) # ((\RegFile|read_data2[21]~222_combout )))) ) ) 
// ) # ( !\RegFile|read_data2[21]~221_combout  & ( !\RegFile|read_data2[21]~219_combout  & ( (\InstructionMemory|rom~120_combout  & ((!\InstructionMemory|rom~130_combout  & (\RegFile|read_data2[21]~220_combout )) # (\InstructionMemory|rom~130_combout  & 
// ((\RegFile|read_data2[21]~222_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~130_combout ),
	.datab(!\InstructionMemory|rom~120_combout ),
	.datac(!\RegFile|read_data2[21]~220_combout ),
	.datad(!\RegFile|read_data2[21]~222_combout ),
	.datae(!\RegFile|read_data2[21]~221_combout ),
	.dataf(!\RegFile|read_data2[21]~219_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[21]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[21]~223 .extended_lut = "off";
defparam \RegFile|read_data2[21]~223 .lut_mask = 64'h021346578A9BCEDF;
defparam \RegFile|read_data2[21]~223 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y22_N36
cyclonev_lcell_comb \alu_b_mux|out[21]~27 (
// Equation(s):
// \alu_b_mux|out[21]~27_combout  = ( \InstructionMemory|rom~209_combout  & ( \Control|Decoder1~1_combout  & ( \InstructionMemory|rom~46_combout  ) ) ) # ( !\InstructionMemory|rom~209_combout  & ( \Control|Decoder1~1_combout  & ( 
// \InstructionMemory|rom~46_combout  ) ) ) # ( \InstructionMemory|rom~209_combout  & ( !\Control|Decoder1~1_combout  & ( \InstructionMemory|rom~110_combout  ) ) ) # ( !\InstructionMemory|rom~209_combout  & ( !\Control|Decoder1~1_combout  & ( 
// (\InstructionMemory|rom~110_combout  & ((!\InstructionMemory|rom~200_combout ) # (!\Control|MemSize~0_combout ))) ) ) )

	.dataa(!\InstructionMemory|rom~200_combout ),
	.datab(!\InstructionMemory|rom~110_combout ),
	.datac(!\Control|MemSize~0_combout ),
	.datad(!\InstructionMemory|rom~46_combout ),
	.datae(!\InstructionMemory|rom~209_combout ),
	.dataf(!\Control|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[21]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[21]~27 .extended_lut = "off";
defparam \alu_b_mux|out[21]~27 .lut_mask = 64'h3232333300FF00FF;
defparam \alu_b_mux|out[21]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y22_N48
cyclonev_lcell_comb \alu_b_mux|out[21]~28 (
// Equation(s):
// \alu_b_mux|out[21]~28_combout  = ( \RegFile|read_data2[21]~225_combout  & ( \RegFile|read_data2[21]~229_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[21]~27_combout ) ) ) ) # ( !\RegFile|read_data2[21]~225_combout  & ( 
// \RegFile|read_data2[21]~229_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[21]~27_combout ) ) ) ) # ( \RegFile|read_data2[21]~225_combout  & ( !\RegFile|read_data2[21]~229_combout  & ( (!\Control|WideOr5~0_combout ) # 
// (\alu_b_mux|out[21]~27_combout ) ) ) ) # ( !\RegFile|read_data2[21]~225_combout  & ( !\RegFile|read_data2[21]~229_combout  & ( (!\Control|WideOr5~0_combout  & (\RegFile|read_data2[21]~223_combout  & (\InstructionMemory|rom~150_combout ))) # 
// (\Control|WideOr5~0_combout  & (((\alu_b_mux|out[21]~27_combout )))) ) ) )

	.dataa(!\RegFile|read_data2[21]~223_combout ),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\alu_b_mux|out[21]~27_combout ),
	.datad(!\Control|WideOr5~0_combout ),
	.datae(!\RegFile|read_data2[21]~225_combout ),
	.dataf(!\RegFile|read_data2[21]~229_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[21]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[21]~28 .extended_lut = "off";
defparam \alu_b_mux|out[21]~28 .lut_mask = 64'h110FFF0FFF0FFF0F;
defparam \alu_b_mux|out[21]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y21_N54
cyclonev_lcell_comb \ALU|O_out[21]~147 (
// Equation(s):
// \ALU|O_out[21]~147_combout  = ( \alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~27_combout  & ( (!\alu_a_mux|out[3]~3_combout  & (\ALU|ShiftLeft0~36_combout )) # (\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~19_combout ))) ) ) ) # ( 
// !\alu_a_mux|out[2]~2_combout  & ( \ALU|ShiftLeft0~27_combout  & ( (\alu_a_mux|out[3]~3_combout ) # (\ALU|ShiftLeft0~40_combout ) ) ) ) # ( \alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~27_combout  & ( (!\alu_a_mux|out[3]~3_combout  & 
// (\ALU|ShiftLeft0~36_combout )) # (\alu_a_mux|out[3]~3_combout  & ((\ALU|ShiftLeft0~19_combout ))) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( !\ALU|ShiftLeft0~27_combout  & ( (\ALU|ShiftLeft0~40_combout  & !\alu_a_mux|out[3]~3_combout ) ) ) )

	.dataa(!\ALU|ShiftLeft0~36_combout ),
	.datab(!\ALU|ShiftLeft0~40_combout ),
	.datac(!\ALU|ShiftLeft0~19_combout ),
	.datad(!\alu_a_mux|out[3]~3_combout ),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\ALU|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[21]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[21]~147 .extended_lut = "off";
defparam \ALU|O_out[21]~147 .lut_mask = 64'h3300550F33FF550F;
defparam \ALU|O_out[21]~147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y21_N24
cyclonev_lcell_comb \ALU|O_out[21]~146 (
// Equation(s):
// \ALU|O_out[21]~146_combout  = ( \alu_a_mux|out[4]~4_combout  & ( \ALU|ShiftRight1~32_combout  & ( (!\Control|Selector10~3_combout  & \alu_b_mux|out[31]~47_combout ) ) ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( \ALU|ShiftRight1~32_combout  & ( 
// (!\Control|Selector10~3_combout ) # (\ALU|ShiftRight0~6_combout ) ) ) ) # ( \alu_a_mux|out[4]~4_combout  & ( !\ALU|ShiftRight1~32_combout  & ( (!\Control|Selector10~3_combout  & \alu_b_mux|out[31]~47_combout ) ) ) ) # ( !\alu_a_mux|out[4]~4_combout  & ( 
// !\ALU|ShiftRight1~32_combout  & ( (\ALU|ShiftRight0~6_combout  & \Control|Selector10~3_combout ) ) ) )

	.dataa(!\ALU|ShiftRight0~6_combout ),
	.datab(gnd),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(!\alu_a_mux|out[4]~4_combout ),
	.dataf(!\ALU|ShiftRight1~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[21]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[21]~146 .extended_lut = "off";
defparam \ALU|O_out[21]~146 .lut_mask = 64'h050500F0F5F500F0;
defparam \ALU|O_out[21]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N42
cyclonev_lcell_comb \ALU|O_out[21]~148 (
// Equation(s):
// \ALU|O_out[21]~148_combout  = ( \ALU|O_out[21]~146_combout  & ( \ALU|O_out[7]~23_combout  & ( (!\ALU|O_out[21]~119_combout  & ((\ALU|O_out[21]~147_combout ))) # (\ALU|O_out[21]~119_combout  & (\ALU|ShiftLeft0~11_combout )) ) ) ) # ( 
// !\ALU|O_out[21]~146_combout  & ( \ALU|O_out[7]~23_combout  & ( (!\ALU|O_out[21]~119_combout  & ((\ALU|O_out[21]~147_combout ))) # (\ALU|O_out[21]~119_combout  & (\ALU|ShiftLeft0~11_combout )) ) ) ) # ( \ALU|O_out[21]~146_combout  & ( 
// !\ALU|O_out[7]~23_combout  & ( (!\ALU|O_out[21]~119_combout ) # (\alu_b_mux|out[21]~28_combout ) ) ) ) # ( !\ALU|O_out[21]~146_combout  & ( !\ALU|O_out[7]~23_combout  & ( (\alu_b_mux|out[21]~28_combout  & \ALU|O_out[21]~119_combout ) ) ) )

	.dataa(!\alu_b_mux|out[21]~28_combout ),
	.datab(!\ALU|O_out[21]~119_combout ),
	.datac(!\ALU|ShiftLeft0~11_combout ),
	.datad(!\ALU|O_out[21]~147_combout ),
	.datae(!\ALU|O_out[21]~146_combout ),
	.dataf(!\ALU|O_out[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[21]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[21]~148 .extended_lut = "off";
defparam \ALU|O_out[21]~148 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \ALU|O_out[21]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N0
cyclonev_lcell_comb \ALU|O_out[21]~151 (
// Equation(s):
// \ALU|O_out[21]~151_combout  = ( \ALU|O_out[21]~149_combout  & ( (\ALU|O_out[21]~150_combout ) # (\ALU|O_out[17]~122_combout ) ) ) # ( !\ALU|O_out[21]~149_combout  & ( ((\ALU|O_out[17]~122_combout  & (\ALU|O_out[7]~48_combout  & \ALU|O_out[21]~148_combout 
// ))) # (\ALU|O_out[21]~150_combout ) ) )

	.dataa(!\ALU|O_out[17]~122_combout ),
	.datab(!\ALU|O_out[7]~48_combout ),
	.datac(!\ALU|O_out[21]~148_combout ),
	.datad(!\ALU|O_out[21]~150_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[21]~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[21]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[21]~151 .extended_lut = "off";
defparam \ALU|O_out[21]~151 .lut_mask = 64'h01FF01FF55FF55FF;
defparam \ALU|O_out[21]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N9
cyclonev_lcell_comb \DataMem|Equal0~1 (
// Equation(s):
// \DataMem|Equal0~1_combout  = ( !\ALU|O_out[25]~175_combout  & ( (!\ALU|O_out[25]~215_combout  & (!\ALU|O_out[22]~156_combout  & !\ALU|O_out[22]~216_combout )) ) )

	.dataa(!\ALU|O_out[25]~215_combout ),
	.datab(gnd),
	.datac(!\ALU|O_out[22]~156_combout ),
	.datad(!\ALU|O_out[22]~216_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[25]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~1 .extended_lut = "off";
defparam \DataMem|Equal0~1 .lut_mask = 64'hA000A00000000000;
defparam \DataMem|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N6
cyclonev_lcell_comb \DataMem|Equal0~4 (
// Equation(s):
// \DataMem|Equal0~4_combout  = ( !\ALU|O_out[23]~163_combout  & ( \ALU|O_out[16]~112_combout  & ( (!\ALU|O_out[24]~164_combout  & (\ALU|O_out[24]~218_combout  & ((!\ALU|Mux47~0_combout ) # (!\ALU|O_out[16]~109_combout )))) ) ) )

	.dataa(!\ALU|Mux47~0_combout ),
	.datab(!\ALU|O_out[16]~109_combout ),
	.datac(!\ALU|O_out[24]~164_combout ),
	.datad(!\ALU|O_out[24]~218_combout ),
	.datae(!\ALU|O_out[23]~163_combout ),
	.dataf(!\ALU|O_out[16]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~4 .extended_lut = "off";
defparam \DataMem|Equal0~4 .lut_mask = 64'h0000000000E00000;
defparam \DataMem|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N54
cyclonev_lcell_comb \DataMem|Equal0~14 (
// Equation(s):
// \DataMem|Equal0~14_combout  = ( !\ALU|O_out[31]~209_combout  & ( !\ALU|O_out[31]~211_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|O_out[31]~211_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[31]~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~14 .extended_lut = "off";
defparam \DataMem|Equal0~14 .lut_mask = 64'hFF00FF0000000000;
defparam \DataMem|Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N6
cyclonev_lcell_comb \DataMem|Equal0~0 (
// Equation(s):
// \DataMem|Equal0~0_combout  = ( !\ALU|O_out[31]~212_combout  & ( \ALU|O_out[28]~196_combout  & ( (!\ALU|Equal2~1_combout  & (((!\ALU|O_out[16]~84_combout )) # (\DataMem|Equal0~14_combout ))) # (\ALU|Equal2~1_combout  & (((!\ALU|_~125_sumout )))) ) ) )

	.dataa(!\DataMem|Equal0~14_combout ),
	.datab(!\ALU|Equal2~1_combout ),
	.datac(!\ALU|_~125_sumout ),
	.datad(!\ALU|O_out[16]~84_combout ),
	.datae(!\ALU|O_out[31]~212_combout ),
	.dataf(!\ALU|O_out[28]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~0 .extended_lut = "off";
defparam \DataMem|Equal0~0 .lut_mask = 64'h00000000FC740000;
defparam \DataMem|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y18_N30
cyclonev_lcell_comb \DataMem|Equal0~5 (
// Equation(s):
// \DataMem|Equal0~5_combout  = ( \DataMem|Equal0~2_combout  & ( \DataMem|Equal0~0_combout  & ( (!\ALU|O_out[21]~151_combout  & (\DataMem|Equal0~1_combout  & (\DataMem|Equal0~4_combout  & \DataMem|Equal0~3_combout ))) ) ) )

	.dataa(!\ALU|O_out[21]~151_combout ),
	.datab(!\DataMem|Equal0~1_combout ),
	.datac(!\DataMem|Equal0~4_combout ),
	.datad(!\DataMem|Equal0~3_combout ),
	.datae(!\DataMem|Equal0~2_combout ),
	.dataf(!\DataMem|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Equal0~5 .extended_lut = "off";
defparam \DataMem|Equal0~5 .lut_mask = 64'h0000000000000002;
defparam \DataMem|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N15
cyclonev_lcell_comb \DataMem|Selector15~0 (
// Equation(s):
// \DataMem|Selector15~0_combout  = ( \DataMem|Equal1~0_combout  & ( \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\DataMem|Equal1~0_combout  & ( \DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (\DataMem|Equal0~5_combout  & \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( \DataMem|Equal1~0_combout  & ( !\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\DataMem|Equal0~5_combout  & 
// \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( !\DataMem|Equal1~0_combout  & ( !\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\DataMem|Equal0~5_combout  & 
// \DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\DataMem|Equal0~5_combout ),
	.datac(!\DataMem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(gnd),
	.datae(!\DataMem|Equal1~0_combout ),
	.dataf(!\DataMem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector15~0 .extended_lut = "off";
defparam \DataMem|Selector15~0 .lut_mask = 64'h030303030303FFFF;
defparam \DataMem|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N36
cyclonev_lcell_comb \ALU|O_out[16]~113 (
// Equation(s):
// \ALU|O_out[16]~113_combout  = ( \ALU|O_out[16]~112_combout  & ( (\ALU|Mux47~0_combout  & \ALU|O_out[16]~109_combout ) ) ) # ( !\ALU|O_out[16]~112_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Mux47~0_combout ),
	.datad(!\ALU|O_out[16]~109_combout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[16]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[16]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[16]~113 .extended_lut = "off";
defparam \ALU|O_out[16]~113 .lut_mask = 64'hFFFFFFFF000F000F;
defparam \ALU|O_out[16]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N21
cyclonev_lcell_comb \pc_to_reg_mux|out[16]~54 (
// Equation(s):
// \pc_to_reg_mux|out[16]~54_combout  = ( \PCAdder|Add0~57_sumout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (((!\pc_to_reg_mux|out[1]~0_combout )) # (\DataMem|Selector15~0_combout ))) # (\pc_to_reg_mux|out[22]~53_combout  & 
// (((\pc_to_reg_mux|out[1]~0_combout ) # (\ALU|O_out[16]~113_combout )))) ) ) ) # ( !\PCAdder|Add0~57_sumout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (\DataMem|Selector15~0_combout  & ((\pc_to_reg_mux|out[1]~0_combout )))) # 
// (\pc_to_reg_mux|out[22]~53_combout  & (((\pc_to_reg_mux|out[1]~0_combout ) # (\ALU|O_out[16]~113_combout )))) ) ) ) # ( \PCAdder|Add0~57_sumout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (((!\pc_to_reg_mux|out[1]~0_combout 
// )) # (\DataMem|Selector15~0_combout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (((\ALU|O_out[16]~113_combout  & !\pc_to_reg_mux|out[1]~0_combout )))) ) ) ) # ( !\PCAdder|Add0~57_sumout  & ( !\LoadExt|Mux23~0_combout  & ( 
// (!\pc_to_reg_mux|out[22]~53_combout  & (\DataMem|Selector15~0_combout  & ((\pc_to_reg_mux|out[1]~0_combout )))) # (\pc_to_reg_mux|out[22]~53_combout  & (((\ALU|O_out[16]~113_combout  & !\pc_to_reg_mux|out[1]~0_combout )))) ) ) )

	.dataa(!\DataMem|Selector15~0_combout ),
	.datab(!\ALU|O_out[16]~113_combout ),
	.datac(!\pc_to_reg_mux|out[22]~53_combout ),
	.datad(!\pc_to_reg_mux|out[1]~0_combout ),
	.datae(!\PCAdder|Add0~57_sumout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[16]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[16]~54 .extended_lut = "off";
defparam \pc_to_reg_mux|out[16]~54 .lut_mask = 64'h0350F350035FF35F;
defparam \pc_to_reg_mux|out[16]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N32
dffeas \RegFile|registers[25][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[16]~54_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][16] .is_wysiwyg = "true";
defparam \RegFile|registers[25][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N48
cyclonev_lcell_comb \RegFile|read_data1[16]~86 (
// Equation(s):
// \RegFile|read_data1[16]~86_combout  = ( \RegFile|registers[27][16]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[25][16]~q ) ) ) ) # ( !\RegFile|registers[27][16]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[25][16]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[27][16]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[24][16]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[26][16]~q )) ) ) ) # ( !\RegFile|registers[27][16]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[24][16]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[26][16]~q )) ) ) )

	.dataa(!\RegFile|registers[25][16]~q ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[26][16]~q ),
	.datad(!\RegFile|registers[24][16]~q ),
	.datae(!\RegFile|registers[27][16]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[16]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[16]~86 .extended_lut = "off";
defparam \RegFile|read_data1[16]~86 .lut_mask = 64'h03CF03CF44447777;
defparam \RegFile|read_data1[16]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N54
cyclonev_lcell_comb \RegFile|read_data1[16]~89 (
// Equation(s):
// \RegFile|read_data1[16]~89_combout  = ( \RegFile|registers[2][16]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[1][16]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[3][16]~q )) ) ) ) # ( !\RegFile|registers[2][16]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[1][16]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[3][16]~q )) ) ) ) # ( \RegFile|registers[2][16]~q  & ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  ) ) )

	.dataa(!\RegFile|registers[3][16]~q ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[1][16]~q ),
	.datad(gnd),
	.datae(!\RegFile|registers[2][16]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[16]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[16]~89 .extended_lut = "off";
defparam \RegFile|read_data1[16]~89 .lut_mask = 64'h000033331D1D1D1D;
defparam \RegFile|read_data1[16]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N24
cyclonev_lcell_comb \RegFile|read_data1[16]~88 (
// Equation(s):
// \RegFile|read_data1[16]~88_combout  = ( \RegFile|registers[6][16]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][16]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][16]~q )) ) ) ) # ( !\RegFile|registers[6][16]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][16]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][16]~q )) ) ) ) # ( \RegFile|registers[6][16]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[4][16]~q ) # (\InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[6][16]~q  & ( 
// !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & \RegFile|registers[4][16]~q ) ) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\RegFile|registers[7][16]~q ),
	.datac(!\RegFile|registers[5][16]~q ),
	.datad(!\RegFile|registers[4][16]~q ),
	.datae(!\RegFile|registers[6][16]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[16]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[16]~88 .extended_lut = "off";
defparam \RegFile|read_data1[16]~88 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \RegFile|read_data1[16]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N12
cyclonev_lcell_comb \RegFile|read_data1[16]~87 (
// Equation(s):
// \RegFile|read_data1[16]~87_combout  = ( \RegFile|registers[31][16]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[29][16]~q ) ) ) ) # ( !\RegFile|registers[31][16]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[29][16]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[31][16]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[28][16]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[30][16]~q )) ) ) ) # ( !\RegFile|registers[31][16]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[28][16]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[30][16]~q )) ) ) )

	.dataa(!\RegFile|registers[29][16]~q ),
	.datab(!\RegFile|registers[30][16]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[28][16]~q ),
	.datae(!\RegFile|registers[31][16]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[16]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[16]~87 .extended_lut = "off";
defparam \RegFile|read_data1[16]~87 .lut_mask = 64'h03F303F350505F5F;
defparam \RegFile|read_data1[16]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N6
cyclonev_lcell_comb \RegFile|read_data1[16]~90 (
// Equation(s):
// \RegFile|read_data1[16]~90_combout  = ( \InstructionMemory|rom~174_combout  & ( \InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[16]~87_combout  ) ) ) # ( !\InstructionMemory|rom~174_combout  & ( \InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[16]~86_combout  ) ) ) # ( \InstructionMemory|rom~174_combout  & ( !\InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[16]~88_combout  ) ) ) # ( !\InstructionMemory|rom~174_combout  & ( !\InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[16]~89_combout  ) ) )

	.dataa(!\RegFile|read_data1[16]~86_combout ),
	.datab(!\RegFile|read_data1[16]~89_combout ),
	.datac(!\RegFile|read_data1[16]~88_combout ),
	.datad(!\RegFile|read_data1[16]~87_combout ),
	.datae(!\InstructionMemory|rom~174_combout ),
	.dataf(!\InstructionMemory|rom~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[16]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[16]~90 .extended_lut = "off";
defparam \RegFile|read_data1[16]~90 .lut_mask = 64'h33330F0F555500FF;
defparam \RegFile|read_data1[16]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y18_N42
cyclonev_lcell_comb \RegFile|read_data1[16]~185 (
// Equation(s):
// \RegFile|read_data1[16]~185_combout  = ( !\RegFile|Equal0~0_combout  & ( \RegFile|read_data1[16]~90_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\RegFile|read_data1[16]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[16]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[16]~185 .extended_lut = "off";
defparam \RegFile|read_data1[16]~185 .lut_mask = 64'h00000000FFFF0000;
defparam \RegFile|read_data1[16]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N42
cyclonev_lcell_comb \branch_adder|Add0~57 (
// Equation(s):
// \branch_adder|Add0~57_sumout  = SUM(( \PCAdder|Add0~57_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~300_combout )) ) + ( \branch_adder|Add0~54  ))
// \branch_adder|Add0~58  = CARRY(( \PCAdder|Add0~57_sumout  ) + ( (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~300_combout )) ) + ( \branch_adder|Add0~54  ))

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(!\InstructionMemory|rom~300_combout ),
	.datad(!\PCAdder|Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\branch_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\branch_adder|Add0~57_sumout ),
	.cout(\branch_adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \branch_adder|Add0~57 .extended_lut = "off";
defparam \branch_adder|Add0~57 .lut_mask = 64'h0000FBFB000000FF;
defparam \branch_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N27
cyclonev_lcell_comb \pc_mux|Mux15~0 (
// Equation(s):
// \pc_mux|Mux15~0_combout  = ( \pc_src[0]~1_combout  & ( \pc_src[1]~2_combout  & ( !\RegFile|read_data1[16]~185_combout  ) ) ) # ( !\pc_src[0]~1_combout  & ( \pc_src[1]~2_combout  & ( !\InstructionMemory|rom~107_combout  ) ) ) # ( \pc_src[0]~1_combout  & ( 
// !\pc_src[1]~2_combout  & ( !\branch_adder|Add0~57_sumout  ) ) ) # ( !\pc_src[0]~1_combout  & ( !\pc_src[1]~2_combout  & ( !\PCAdder|Add0~57_sumout  ) ) )

	.dataa(!\RegFile|read_data1[16]~185_combout ),
	.datab(!\PCAdder|Add0~57_sumout ),
	.datac(!\branch_adder|Add0~57_sumout ),
	.datad(!\InstructionMemory|rom~107_combout ),
	.datae(!\pc_src[0]~1_combout ),
	.dataf(!\pc_src[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux15~0 .extended_lut = "off";
defparam \pc_mux|Mux15~0 .lut_mask = 64'hCCCCF0F0FF00AAAA;
defparam \pc_mux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N29
dffeas \PC|pc_out[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[16] .is_wysiwyg = "true";
defparam \PC|pc_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N6
cyclonev_lcell_comb \pc_mux|Mux14~0 (
// Equation(s):
// \pc_mux|Mux14~0_combout  = ( \pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\RegFile|read_data1[17]~184_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\branch_adder|Add0~61_sumout  ) ) ) # ( \pc_src[1]~2_combout  & ( 
// !\pc_src[0]~1_combout  & ( !\InstructionMemory|rom~110_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( !\pc_src[0]~1_combout  & ( !\PCAdder|Add0~61_sumout  ) ) )

	.dataa(!\branch_adder|Add0~61_sumout ),
	.datab(!\RegFile|read_data1[17]~184_combout ),
	.datac(!\PCAdder|Add0~61_sumout ),
	.datad(!\InstructionMemory|rom~110_combout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux14~0 .extended_lut = "off";
defparam \pc_mux|Mux14~0 .lut_mask = 64'hF0F0FF00AAAACCCC;
defparam \pc_mux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N8
dffeas \PC|pc_out[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[17] .is_wysiwyg = "true";
defparam \PC|pc_out[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N36
cyclonev_lcell_comb \pc_to_reg_mux|out[17]~55 (
// Equation(s):
// \pc_to_reg_mux|out[17]~55_combout  = ( \DataMem|Selector14~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~61_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[17]~124_combout )))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector14~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~61_sumout  & ((!\pc_to_reg_mux|out[1]~0_combout )))) # (\pc_to_reg_mux|out[22]~53_combout  
// & (((\pc_to_reg_mux|out[1]~0_combout ) # (\ALU|O_out[17]~124_combout )))) ) ) ) # ( \DataMem|Selector14~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (((\pc_to_reg_mux|out[1]~0_combout )) # (\PCAdder|Add0~61_sumout 
// ))) # (\pc_to_reg_mux|out[22]~53_combout  & (((\ALU|O_out[17]~124_combout  & !\pc_to_reg_mux|out[1]~0_combout )))) ) ) ) # ( !\DataMem|Selector14~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~61_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[17]~124_combout ))))) ) ) )

	.dataa(!\PCAdder|Add0~61_sumout ),
	.datab(!\pc_to_reg_mux|out[22]~53_combout ),
	.datac(!\ALU|O_out[17]~124_combout ),
	.datad(!\pc_to_reg_mux|out[1]~0_combout ),
	.datae(!\DataMem|Selector14~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[17]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[17]~55 .extended_lut = "off";
defparam \pc_to_reg_mux|out[17]~55 .lut_mask = 64'h470047CC473347FF;
defparam \pc_to_reg_mux|out[17]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y22_N20
dffeas \RegFile|registers[31][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[17]~55_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[31][17] .is_wysiwyg = "true";
defparam \RegFile|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N33
cyclonev_lcell_comb \RegFile|read_data1[17]~92 (
// Equation(s):
// \RegFile|read_data1[17]~92_combout  = ( \RegFile|registers[28][17]~q  & ( \InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[30][17]~q ))) # (\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[31][17]~q )) ) ) ) # ( !\RegFile|registers[28][17]~q  & ( \InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[30][17]~q ))) # (\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[31][17]~q )) ) ) ) # ( \RegFile|registers[28][17]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout ) # (\RegFile|registers[29][17]~q ) ) ) ) # ( !\RegFile|registers[28][17]~q  & ( 
// !\InstructionMemory|rom~169_combout  & ( (\RegFile|registers[29][17]~q  & \InstructionMemory|rom~159_combout ) ) ) )

	.dataa(!\RegFile|registers[31][17]~q ),
	.datab(!\RegFile|registers[30][17]~q ),
	.datac(!\RegFile|registers[29][17]~q ),
	.datad(!\InstructionMemory|rom~159_combout ),
	.datae(!\RegFile|registers[28][17]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[17]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[17]~92 .extended_lut = "off";
defparam \RegFile|read_data1[17]~92 .lut_mask = 64'h000FFF0F33553355;
defparam \RegFile|read_data1[17]~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N30
cyclonev_lcell_comb \RegFile|read_data1[17]~91 (
// Equation(s):
// \RegFile|read_data1[17]~91_combout  = ( \RegFile|registers[27][17]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[25][17]~q ) ) ) ) # ( !\RegFile|registers[27][17]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[25][17]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[27][17]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[24][17]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[26][17]~q ))) ) ) ) # ( !\RegFile|registers[27][17]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[24][17]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[26][17]~q ))) ) ) )

	.dataa(!\RegFile|registers[24][17]~q ),
	.datab(!\RegFile|registers[26][17]~q ),
	.datac(!\RegFile|registers[25][17]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\RegFile|registers[27][17]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[17]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[17]~91 .extended_lut = "off";
defparam \RegFile|read_data1[17]~91 .lut_mask = 64'h553355330F000FFF;
defparam \RegFile|read_data1[17]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y22_N54
cyclonev_lcell_comb \RegFile|read_data1[17]~94 (
// Equation(s):
// \RegFile|read_data1[17]~94_combout  = ( \RegFile|registers[3][17]~q  & ( (!\InstructionMemory|rom~159_combout  & (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[2][17]~q )))) # (\InstructionMemory|rom~159_combout  & 
// (((\RegFile|registers[1][17]~q )) # (\InstructionMemory|rom~169_combout ))) ) ) # ( !\RegFile|registers[3][17]~q  & ( (!\InstructionMemory|rom~159_combout  & (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[2][17]~q )))) # 
// (\InstructionMemory|rom~159_combout  & (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][17]~q ))) ) )

	.dataa(!\InstructionMemory|rom~159_combout ),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[1][17]~q ),
	.datad(!\RegFile|registers[2][17]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[17]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[17]~94 .extended_lut = "off";
defparam \RegFile|read_data1[17]~94 .lut_mask = 64'h0426042615371537;
defparam \RegFile|read_data1[17]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N48
cyclonev_lcell_comb \RegFile|read_data1[17]~93 (
// Equation(s):
// \RegFile|read_data1[17]~93_combout  = ( \RegFile|registers[6][17]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][17]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][17]~q )) ) ) ) # ( !\RegFile|registers[6][17]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][17]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[7][17]~q )) ) ) ) # ( \RegFile|registers[6][17]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[4][17]~q ) # (\InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[6][17]~q  & ( 
// !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & \RegFile|registers[4][17]~q ) ) ) )

	.dataa(!\RegFile|registers[7][17]~q ),
	.datab(!\RegFile|registers[5][17]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[4][17]~q ),
	.datae(!\RegFile|registers[6][17]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[17]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[17]~93 .extended_lut = "off";
defparam \RegFile|read_data1[17]~93 .lut_mask = 64'h00F00FFF35353535;
defparam \RegFile|read_data1[17]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y22_N12
cyclonev_lcell_comb \RegFile|read_data1[17]~95 (
// Equation(s):
// \RegFile|read_data1[17]~95_combout  = ( \RegFile|read_data1[17]~94_combout  & ( \RegFile|read_data1[17]~93_combout  & ( (!\InstructionMemory|rom~179_combout ) # ((!\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[17]~91_combout ))) # 
// (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[17]~92_combout ))) ) ) ) # ( !\RegFile|read_data1[17]~94_combout  & ( \RegFile|read_data1[17]~93_combout  & ( (!\InstructionMemory|rom~174_combout  & (((\RegFile|read_data1[17]~91_combout  & 
// \InstructionMemory|rom~179_combout )))) # (\InstructionMemory|rom~174_combout  & (((!\InstructionMemory|rom~179_combout )) # (\RegFile|read_data1[17]~92_combout ))) ) ) ) # ( \RegFile|read_data1[17]~94_combout  & ( !\RegFile|read_data1[17]~93_combout  & ( 
// (!\InstructionMemory|rom~174_combout  & (((!\InstructionMemory|rom~179_combout ) # (\RegFile|read_data1[17]~91_combout )))) # (\InstructionMemory|rom~174_combout  & (\RegFile|read_data1[17]~92_combout  & ((\InstructionMemory|rom~179_combout )))) ) ) ) # ( 
// !\RegFile|read_data1[17]~94_combout  & ( !\RegFile|read_data1[17]~93_combout  & ( (\InstructionMemory|rom~179_combout  & ((!\InstructionMemory|rom~174_combout  & ((\RegFile|read_data1[17]~91_combout ))) # (\InstructionMemory|rom~174_combout  & 
// (\RegFile|read_data1[17]~92_combout )))) ) ) )

	.dataa(!\RegFile|read_data1[17]~92_combout ),
	.datab(!\RegFile|read_data1[17]~91_combout ),
	.datac(!\InstructionMemory|rom~174_combout ),
	.datad(!\InstructionMemory|rom~179_combout ),
	.datae(!\RegFile|read_data1[17]~94_combout ),
	.dataf(!\RegFile|read_data1[17]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[17]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[17]~95 .extended_lut = "off";
defparam \RegFile|read_data1[17]~95 .lut_mask = 64'h0035F0350F35FF35;
defparam \RegFile|read_data1[17]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N21
cyclonev_lcell_comb \alu_a_mux|out[17]~17 (
// Equation(s):
// \alu_a_mux|out[17]~17_combout  = ( !\RegFile|Equal0~0_combout  & ( \RegFile|read_data1[17]~95_combout  & ( (!\Control|Decoder1~0_combout ) # (!\Control|WideOr1~1_combout ) ) ) )

	.dataa(!\Control|Decoder1~0_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RegFile|Equal0~0_combout ),
	.dataf(!\RegFile|read_data1[17]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[17]~17 .extended_lut = "off";
defparam \alu_a_mux|out[17]~17 .lut_mask = 64'h00000000EEEE0000;
defparam \alu_a_mux|out[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N18
cyclonev_lcell_comb \ALU|Equal0~3 (
// Equation(s):
// \ALU|Equal0~3_combout  = ( !\alu_a_mux|out[18]~18_combout  & ( !\alu_a_mux|out[20]~20_combout  & ( (!\alu_a_mux|out[17]~17_combout  & !\alu_a_mux|out[19]~19_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[17]~17_combout ),
	.datac(!\alu_a_mux|out[19]~19_combout ),
	.datad(gnd),
	.datae(!\alu_a_mux|out[18]~18_combout ),
	.dataf(!\alu_a_mux|out[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~3 .extended_lut = "off";
defparam \ALU|Equal0~3 .lut_mask = 64'hC0C0000000000000;
defparam \ALU|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y18_N54
cyclonev_lcell_comb \ALU|Equal0~8 (
// Equation(s):
// \ALU|Equal0~8_combout  = ( !\alu_a_mux|out[28]~28_combout  & ( !\alu_a_mux|out[26]~26_combout  & ( (!\alu_a_mux|out[27]~27_combout  & !\alu_a_mux|out[25]~25_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[27]~27_combout ),
	.datac(!\alu_a_mux|out[25]~25_combout ),
	.datad(gnd),
	.datae(!\alu_a_mux|out[28]~28_combout ),
	.dataf(!\alu_a_mux|out[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~8 .extended_lut = "off";
defparam \ALU|Equal0~8 .lut_mask = 64'hC0C0000000000000;
defparam \ALU|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N30
cyclonev_lcell_comb \ALU|Equal0~9 (
// Equation(s):
// \ALU|Equal0~9_combout  = ( \ALU|Equal0~8_combout  & ( (!\alu_a_mux|out[4]~4_combout  & (\ALU|Equal0~0_combout  & \ALU|Equal0~1_combout )) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(gnd),
	.datac(!\ALU|Equal0~0_combout ),
	.datad(!\ALU|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~9 .extended_lut = "off";
defparam \ALU|Equal0~9 .lut_mask = 64'h00000000000A000A;
defparam \ALU|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N0
cyclonev_lcell_comb \ALU|Equal0~2 (
// Equation(s):
// \ALU|Equal0~2_combout  = ( !\alu_a_mux|out[21]~21_combout  & ( (!\alu_a_mux|out[24]~24_combout  & (!\alu_a_mux|out[23]~23_combout  & !\alu_a_mux|out[22]~22_combout )) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[24]~24_combout ),
	.datac(!\alu_a_mux|out[23]~23_combout ),
	.datad(!\alu_a_mux|out[22]~22_combout ),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~2 .extended_lut = "off";
defparam \ALU|Equal0~2 .lut_mask = 64'hC000C00000000000;
defparam \ALU|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N48
cyclonev_lcell_comb \ALU|Equal0~6 (
// Equation(s):
// \ALU|Equal0~6_combout  = ( !\alu_a_mux|out[7]~7_combout  & ( (!\alu_a_mux|out[6]~6_combout  & (!\alu_a_mux|out[8]~8_combout  & !\alu_a_mux|out[5]~5_combout )) ) )

	.dataa(!\alu_a_mux|out[6]~6_combout ),
	.datab(!\alu_a_mux|out[8]~8_combout ),
	.datac(!\alu_a_mux|out[5]~5_combout ),
	.datad(gnd),
	.datae(!\alu_a_mux|out[7]~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~6 .extended_lut = "off";
defparam \ALU|Equal0~6 .lut_mask = 64'h8080000080800000;
defparam \ALU|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N48
cyclonev_lcell_comb \ALU|Equal0~5 (
// Equation(s):
// \ALU|Equal0~5_combout  = ( !\alu_a_mux|out[10]~10_combout  & ( !\alu_a_mux|out[11]~11_combout  & ( (!\alu_a_mux|out[9]~9_combout  & !\alu_a_mux|out[12]~12_combout ) ) ) )

	.dataa(!\alu_a_mux|out[9]~9_combout ),
	.datab(gnd),
	.datac(!\alu_a_mux|out[12]~12_combout ),
	.datad(gnd),
	.datae(!\alu_a_mux|out[10]~10_combout ),
	.dataf(!\alu_a_mux|out[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~5 .extended_lut = "off";
defparam \ALU|Equal0~5 .lut_mask = 64'hA0A0000000000000;
defparam \ALU|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N21
cyclonev_lcell_comb \ALU|Equal0~4 (
// Equation(s):
// \ALU|Equal0~4_combout  = ( !\alu_a_mux|out[14]~14_combout  & ( !\alu_a_mux|out[13]~13_combout  & ( (!\alu_a_mux|out[15]~15_combout  & !\alu_a_mux|out[16]~16_combout ) ) ) )

	.dataa(!\alu_a_mux|out[15]~15_combout ),
	.datab(!\alu_a_mux|out[16]~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_a_mux|out[14]~14_combout ),
	.dataf(!\alu_a_mux|out[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~4 .extended_lut = "off";
defparam \ALU|Equal0~4 .lut_mask = 64'h8888000000000000;
defparam \ALU|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N42
cyclonev_lcell_comb \ALU|Equal0~7 (
// Equation(s):
// \ALU|Equal0~7_combout  = ( !\alu_a_mux|out[29]~29_combout  & ( \ALU|Equal0~4_combout  & ( (\ALU|Equal0~6_combout  & (!\alu_a_mux|out[30]~30_combout  & \ALU|Equal0~5_combout )) ) ) )

	.dataa(!\ALU|Equal0~6_combout ),
	.datab(!\alu_a_mux|out[30]~30_combout ),
	.datac(!\ALU|Equal0~5_combout ),
	.datad(gnd),
	.datae(!\alu_a_mux|out[29]~29_combout ),
	.dataf(!\ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~7 .extended_lut = "off";
defparam \ALU|Equal0~7 .lut_mask = 64'h0000000004040000;
defparam \ALU|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y19_N0
cyclonev_lcell_comb \ALU|Equal0~10 (
// Equation(s):
// \ALU|Equal0~10_combout  = ( \ALU|Equal0~2_combout  & ( \ALU|Equal0~7_combout  & ( (\ALU|Equal0~3_combout  & \ALU|Equal0~9_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ALU|Equal0~3_combout ),
	.datac(!\ALU|Equal0~9_combout ),
	.datad(gnd),
	.datae(!\ALU|Equal0~2_combout ),
	.dataf(!\ALU|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~10 .extended_lut = "off";
defparam \ALU|Equal0~10 .lut_mask = 64'h0000000000000303;
defparam \ALU|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N18
cyclonev_lcell_comb \ALU|LessThan1~5 (
// Equation(s):
// \ALU|LessThan1~5_combout  = ( \RegFile|read_data1[10]~59_combout  & ( \RegFile|read_data1[11]~65_combout  & ( (!\alu_b_mux|out[11]~61_combout  & (\Control|WideOr1~1_combout  & (\Control|Decoder1~0_combout  & !\alu_b_mux|out[10]~12_combout ))) # 
// (\alu_b_mux|out[11]~61_combout  & (\alu_b_mux|out[10]~12_combout  & ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout )))) ) ) ) # ( !\RegFile|read_data1[10]~59_combout  & ( \RegFile|read_data1[11]~65_combout  & ( 
// (!\alu_b_mux|out[10]~12_combout  & (!\alu_b_mux|out[11]~61_combout  $ (((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ))))) ) ) ) # ( \RegFile|read_data1[10]~59_combout  & ( !\RegFile|read_data1[11]~65_combout  & ( 
// (!\alu_b_mux|out[11]~61_combout  & (!\alu_b_mux|out[10]~12_combout  $ (((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ))))) ) ) ) # ( !\RegFile|read_data1[10]~59_combout  & ( !\RegFile|read_data1[11]~65_combout  & ( 
// (!\alu_b_mux|out[11]~61_combout  & !\alu_b_mux|out[10]~12_combout ) ) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\Control|Decoder1~0_combout ),
	.datac(!\alu_b_mux|out[11]~61_combout ),
	.datad(!\alu_b_mux|out[10]~12_combout ),
	.datae(!\RegFile|read_data1[10]~59_combout ),
	.dataf(!\RegFile|read_data1[11]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~5 .extended_lut = "off";
defparam \ALU|LessThan1~5 .lut_mask = 64'hF00010E01E00100E;
defparam \ALU|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N24
cyclonev_lcell_comb \ALU|Equal1~0 (
// Equation(s):
// \ALU|Equal1~0_combout  = ( \alu_b_mux|out[9]~11_combout  & ( \ALU|LessThan1~5_combout  & ( (\alu_a_mux|out[9]~9_combout  & (!\alu_a_mux|out[8]~8_combout  $ (\alu_b_mux|out[8]~9_combout ))) ) ) ) # ( !\alu_b_mux|out[9]~11_combout  & ( 
// \ALU|LessThan1~5_combout  & ( (!\alu_a_mux|out[9]~9_combout  & (!\alu_a_mux|out[8]~8_combout  $ (\alu_b_mux|out[8]~9_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[8]~8_combout ),
	.datab(!\alu_b_mux|out[8]~9_combout ),
	.datac(gnd),
	.datad(!\alu_a_mux|out[9]~9_combout ),
	.datae(!\alu_b_mux|out[9]~11_combout ),
	.dataf(!\ALU|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~0 .extended_lut = "off";
defparam \ALU|Equal1~0 .lut_mask = 64'h0000000099000099;
defparam \ALU|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N48
cyclonev_lcell_comb \ALU|LessThan1~17 (
// Equation(s):
// \ALU|LessThan1~17_combout  = ( \alu_b_mux|out[16]~18_combout  & ( (!\RegFile|read_data1[16]~185_combout ) # ((\Control|WideOr1~1_combout  & \Control|Decoder1~0_combout )) ) ) # ( !\alu_b_mux|out[16]~18_combout  & ( (\RegFile|read_data1[16]~185_combout  & 
// ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ))) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\Control|Decoder1~0_combout ),
	.datac(!\RegFile|read_data1[16]~185_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_b_mux|out[16]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~17 .extended_lut = "off";
defparam \ALU|LessThan1~17 .lut_mask = 64'h0E0E0E0EF1F1F1F1;
defparam \ALU|LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N6
cyclonev_lcell_comb \ALU|LessThan1~18 (
// Equation(s):
// \ALU|LessThan1~18_combout  = ( \alu_b_mux|out[15]~51_combout  & ( !\alu_b_mux|out[4]~0_combout  $ (((\RegFile|read_data1[15]~186_combout  & ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ))))) ) ) # ( !\alu_b_mux|out[15]~51_combout  & ( 
// (\RegFile|read_data1[15]~186_combout  & ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ))) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\Control|Decoder1~0_combout ),
	.datac(!\RegFile|read_data1[15]~186_combout ),
	.datad(!\alu_b_mux|out[4]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|out[15]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~18 .extended_lut = "off";
defparam \ALU|LessThan1~18 .lut_mask = 64'h0E0E0E0EF10EF10E;
defparam \ALU|LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N0
cyclonev_lcell_comb \ALU|LessThan1~16 (
// Equation(s):
// \ALU|LessThan1~16_combout  = ( \Control|WideOr1~1_combout  & ( !\alu_b_mux|out[17]~20_combout  $ (((!\RegFile|read_data1[17]~184_combout ) # (\Control|Decoder1~0_combout ))) ) ) # ( !\Control|WideOr1~1_combout  & ( !\alu_b_mux|out[17]~20_combout  $ 
// (!\RegFile|read_data1[17]~184_combout ) ) )

	.dataa(gnd),
	.datab(!\alu_b_mux|out[17]~20_combout ),
	.datac(!\RegFile|read_data1[17]~184_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\Control|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~16 .extended_lut = "off";
defparam \ALU|LessThan1~16 .lut_mask = 64'h3C3C3C3C3C333C33;
defparam \ALU|LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N30
cyclonev_lcell_comb \ALU|LessThan1~15 (
// Equation(s):
// \ALU|LessThan1~15_combout  = ( \RegFile|read_data1[18]~183_combout  & ( !\alu_b_mux|out[18]~22_combout  $ (((\Control|Decoder1~0_combout  & \Control|WideOr1~1_combout ))) ) ) # ( !\RegFile|read_data1[18]~183_combout  & ( \alu_b_mux|out[18]~22_combout  ) )

	.dataa(gnd),
	.datab(!\alu_b_mux|out[18]~22_combout ),
	.datac(!\Control|Decoder1~0_combout ),
	.datad(!\Control|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[18]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~15 .extended_lut = "off";
defparam \ALU|LessThan1~15 .lut_mask = 64'h33333333CCC3CCC3;
defparam \ALU|LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N48
cyclonev_lcell_comb \ALU|LessThan1~13 (
// Equation(s):
// \ALU|LessThan1~13_combout  = ( \Control|Decoder1~0_combout  & ( \RegFile|read_data1[21]~117_combout  & ( (!\alu_b_mux|out[21]~28_combout  & (((!\alu_b_mux|out[20]~26_combout  & \Control|WideOr1~1_combout )))) # (\alu_b_mux|out[21]~28_combout  & 
// (!\Control|WideOr1~1_combout  & (!\RegFile|read_data1[20]~111_combout  $ (\alu_b_mux|out[20]~26_combout )))) ) ) ) # ( !\Control|Decoder1~0_combout  & ( \RegFile|read_data1[21]~117_combout  & ( (\alu_b_mux|out[21]~28_combout  & 
// (!\RegFile|read_data1[20]~111_combout  $ (\alu_b_mux|out[20]~26_combout ))) ) ) ) # ( \Control|Decoder1~0_combout  & ( !\RegFile|read_data1[21]~117_combout  & ( (!\alu_b_mux|out[21]~28_combout  & (!\alu_b_mux|out[20]~26_combout  $ 
// (((\RegFile|read_data1[20]~111_combout  & !\Control|WideOr1~1_combout ))))) ) ) ) # ( !\Control|Decoder1~0_combout  & ( !\RegFile|read_data1[21]~117_combout  & ( (!\alu_b_mux|out[21]~28_combout  & (!\RegFile|read_data1[20]~111_combout  $ 
// (\alu_b_mux|out[20]~26_combout ))) ) ) )

	.dataa(!\RegFile|read_data1[20]~111_combout ),
	.datab(!\alu_b_mux|out[21]~28_combout ),
	.datac(!\alu_b_mux|out[20]~26_combout ),
	.datad(!\Control|WideOr1~1_combout ),
	.datae(!\Control|Decoder1~0_combout ),
	.dataf(!\RegFile|read_data1[21]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~13 .extended_lut = "off";
defparam \ALU|LessThan1~13 .lut_mask = 64'h848484C0212121C0;
defparam \ALU|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N51
cyclonev_lcell_comb \ALU|LessThan1~14 (
// Equation(s):
// \ALU|LessThan1~14_combout  = ( \RegFile|read_data1[19]~182_combout  & ( !\alu_b_mux|out[19]~24_combout  $ (((\Control|WideOr1~1_combout  & \Control|Decoder1~0_combout ))) ) ) # ( !\RegFile|read_data1[19]~182_combout  & ( \alu_b_mux|out[19]~24_combout  ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\Control|Decoder1~0_combout ),
	.datac(!\alu_b_mux|out[19]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[19]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~14 .extended_lut = "off";
defparam \ALU|LessThan1~14 .lut_mask = 64'h0F0F0F0FE1E1E1E1;
defparam \ALU|LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N24
cyclonev_lcell_comb \ALU|Equal1~3 (
// Equation(s):
// \ALU|Equal1~3_combout  = ( \ALU|LessThan1~13_combout  & ( !\ALU|LessThan1~14_combout  & ( (!\ALU|LessThan1~17_combout  & (!\ALU|LessThan1~18_combout  & (!\ALU|LessThan1~16_combout  & !\ALU|LessThan1~15_combout ))) ) ) )

	.dataa(!\ALU|LessThan1~17_combout ),
	.datab(!\ALU|LessThan1~18_combout ),
	.datac(!\ALU|LessThan1~16_combout ),
	.datad(!\ALU|LessThan1~15_combout ),
	.datae(!\ALU|LessThan1~13_combout ),
	.dataf(!\ALU|LessThan1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~3 .extended_lut = "off";
defparam \ALU|Equal1~3 .lut_mask = 64'h0000800000000000;
defparam \ALU|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N33
cyclonev_lcell_comb \ALU|LessThan1~1 (
// Equation(s):
// \ALU|LessThan1~1_combout  = ( \alu_b_mux|out[26]~37_combout  & ( (!\RegFile|read_data1[26]~179_combout ) # ((\Control|WideOr1~1_combout  & \Control|Decoder1~0_combout )) ) ) # ( !\alu_b_mux|out[26]~37_combout  & ( (\RegFile|read_data1[26]~179_combout  & 
// ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ))) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data1[26]~179_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|out[26]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~1 .extended_lut = "off";
defparam \ALU|LessThan1~1 .lut_mask = 64'h0F0A0F0AF0F5F0F5;
defparam \ALU|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N30
cyclonev_lcell_comb \ALU|LessThan1~3 (
// Equation(s):
// \ALU|LessThan1~3_combout  = ( \alu_b_mux|out[24]~34_combout  & ( (!\RegFile|read_data1[24]~181_combout ) # ((\Control|WideOr1~1_combout  & \Control|Decoder1~0_combout )) ) ) # ( !\alu_b_mux|out[24]~34_combout  & ( (\RegFile|read_data1[24]~181_combout  & 
// ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ))) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data1[24]~181_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|out[24]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~3 .extended_lut = "off";
defparam \ALU|LessThan1~3 .lut_mask = 64'h0F0A0F0AF0F5F0F5;
defparam \ALU|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N0
cyclonev_lcell_comb \ALU|LessThan1~0 (
// Equation(s):
// \ALU|LessThan1~0_combout  = ( \RegFile|read_data1[28]~156_combout  & ( \Control|Decoder1~0_combout  & ( (!\Control|WideOr1~1_combout  & (\alu_b_mux|out[28]~41_combout  & (!\RegFile|read_data1[27]~150_combout  $ (\alu_b_mux|out[27]~39_combout )))) # 
// (\Control|WideOr1~1_combout  & (((!\alu_b_mux|out[27]~39_combout  & !\alu_b_mux|out[28]~41_combout )))) ) ) ) # ( !\RegFile|read_data1[28]~156_combout  & ( \Control|Decoder1~0_combout  & ( (!\alu_b_mux|out[28]~41_combout  & (!\alu_b_mux|out[27]~39_combout 
//  $ (((!\Control|WideOr1~1_combout  & \RegFile|read_data1[27]~150_combout ))))) ) ) ) # ( \RegFile|read_data1[28]~156_combout  & ( !\Control|Decoder1~0_combout  & ( (\alu_b_mux|out[28]~41_combout  & (!\RegFile|read_data1[27]~150_combout  $ 
// (\alu_b_mux|out[27]~39_combout ))) ) ) ) # ( !\RegFile|read_data1[28]~156_combout  & ( !\Control|Decoder1~0_combout  & ( (!\alu_b_mux|out[28]~41_combout  & (!\RegFile|read_data1[27]~150_combout  $ (\alu_b_mux|out[27]~39_combout ))) ) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\RegFile|read_data1[27]~150_combout ),
	.datac(!\alu_b_mux|out[27]~39_combout ),
	.datad(!\alu_b_mux|out[28]~41_combout ),
	.datae(!\RegFile|read_data1[28]~156_combout ),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~0 .extended_lut = "off";
defparam \ALU|LessThan1~0 .lut_mask = 64'hC30000C3D2005082;
defparam \ALU|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N15
cyclonev_lcell_comb \ALU|LessThan1~2 (
// Equation(s):
// \ALU|LessThan1~2_combout  = ( \RegFile|read_data1[25]~180_combout  & ( !\alu_b_mux|out[25]~36_combout  $ (((\Control|WideOr1~1_combout  & \Control|Decoder1~0_combout ))) ) ) # ( !\RegFile|read_data1[25]~180_combout  & ( \alu_b_mux|out[25]~36_combout  ) )

	.dataa(!\alu_b_mux|out[25]~36_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(gnd),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[25]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~2 .extended_lut = "off";
defparam \ALU|LessThan1~2 .lut_mask = 64'h55555555AA99AA99;
defparam \ALU|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N18
cyclonev_lcell_comb \ALU|LessThan1~4 (
// Equation(s):
// \ALU|LessThan1~4_combout  = ( \ALU|LessThan1~0_combout  & ( !\ALU|LessThan1~2_combout  & ( (!\ALU|LessThan1~1_combout  & (!\ALU|LessThan1~3_combout  & (!\alu_a_mux|out[23]~23_combout  $ (\alu_b_mux|out[23]~32_combout )))) ) ) )

	.dataa(!\ALU|LessThan1~1_combout ),
	.datab(!\ALU|LessThan1~3_combout ),
	.datac(!\alu_a_mux|out[23]~23_combout ),
	.datad(!\alu_b_mux|out[23]~32_combout ),
	.datae(!\ALU|LessThan1~0_combout ),
	.dataf(!\ALU|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~4 .extended_lut = "off";
defparam \ALU|LessThan1~4 .lut_mask = 64'h0000800800000000;
defparam \ALU|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N54
cyclonev_lcell_comb \ALU|LessThan1~6 (
// Equation(s):
// \ALU|LessThan1~6_combout  = ( \alu_b_mux|out[3]~48_combout  & ( \RegFile|read_data1[3]~178_combout  & ( !\alu_b_mux|out[4]~0_combout  $ ((((!\Control|Decoder1~0_combout ) # (!\Control|WideOr1~1_combout )) # (\InstructionMemory|rom~79_combout ))) ) ) ) # ( 
// !\alu_b_mux|out[3]~48_combout  & ( \RegFile|read_data1[3]~178_combout  & ( ((!\Control|Decoder1~0_combout ) # (!\Control|WideOr1~1_combout )) # (\InstructionMemory|rom~79_combout ) ) ) ) # ( \alu_b_mux|out[3]~48_combout  & ( 
// !\RegFile|read_data1[3]~178_combout  & ( !\alu_b_mux|out[4]~0_combout  $ (((\InstructionMemory|rom~79_combout  & (\Control|Decoder1~0_combout  & \Control|WideOr1~1_combout )))) ) ) ) # ( !\alu_b_mux|out[3]~48_combout  & ( 
// !\RegFile|read_data1[3]~178_combout  & ( (\InstructionMemory|rom~79_combout  & (\Control|Decoder1~0_combout  & \Control|WideOr1~1_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~79_combout ),
	.datab(!\Control|Decoder1~0_combout ),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(!\alu_b_mux|out[4]~0_combout ),
	.datae(!\alu_b_mux|out[3]~48_combout ),
	.dataf(!\RegFile|read_data1[3]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~6 .extended_lut = "off";
defparam \ALU|LessThan1~6 .lut_mask = 64'h0101FE01FDFD02FD;
defparam \ALU|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N0
cyclonev_lcell_comb \ALU|Equal1~8 (
// Equation(s):
// \ALU|Equal1~8_combout  = ( \alu_b_mux|out[0]~1_combout  & ( (\alu_a_mux|out[0]~0_combout  & (!\alu_a_mux|out[1]~1_combout  $ (\alu_b_mux|out[1]~2_combout ))) ) ) # ( !\alu_b_mux|out[0]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & 
// (!\alu_a_mux|out[1]~1_combout  $ (\alu_b_mux|out[1]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_a_mux|out[1]~1_combout ),
	.datad(!\alu_b_mux|out[1]~2_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~8 .extended_lut = "off";
defparam \ALU|Equal1~8 .lut_mask = 64'hC00CC00C30033003;
defparam \ALU|Equal1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N33
cyclonev_lcell_comb \ALU|Equal1~7 (
// Equation(s):
// \ALU|Equal1~7_combout  = ( \alu_a_mux|out[30]~30_combout  & ( (\alu_b_mux|out[30]~45_combout  & (!\alu_b_mux|out[29]~43_combout  $ (\alu_a_mux|out[29]~29_combout ))) ) ) # ( !\alu_a_mux|out[30]~30_combout  & ( (!\alu_b_mux|out[30]~45_combout  & 
// (!\alu_b_mux|out[29]~43_combout  $ (\alu_a_mux|out[29]~29_combout ))) ) )

	.dataa(!\alu_b_mux|out[29]~43_combout ),
	.datab(gnd),
	.datac(!\alu_b_mux|out[30]~45_combout ),
	.datad(!\alu_a_mux|out[29]~29_combout ),
	.datae(gnd),
	.dataf(!\alu_a_mux|out[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~7 .extended_lut = "off";
defparam \ALU|Equal1~7 .lut_mask = 64'hA050A0500A050A05;
defparam \ALU|Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N30
cyclonev_lcell_comb \ALU|Equal1~9 (
// Equation(s):
// \ALU|Equal1~9_combout  = ( \ALU|Equal1~7_combout  & ( (\ALU|Equal1~8_combout  & (!\alu_a_mux|out[31]~31_combout  $ (\alu_b_mux|out[31]~47_combout ))) ) )

	.dataa(gnd),
	.datab(!\alu_a_mux|out[31]~31_combout ),
	.datac(!\alu_b_mux|out[31]~47_combout ),
	.datad(!\ALU|Equal1~8_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~9 .extended_lut = "off";
defparam \ALU|Equal1~9 .lut_mask = 64'h0000000000C300C3;
defparam \ALU|Equal1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N3
cyclonev_lcell_comb \ALU|Equal1~10 (
// Equation(s):
// \ALU|Equal1~10_combout  = ( \ALU|Equal1~9_combout  & ( (!\ALU|LessThan1~6_combout  & (!\alu_b_mux|out[2]~3_combout  $ (\alu_a_mux|out[2]~2_combout ))) ) )

	.dataa(!\alu_b_mux|out[2]~3_combout ),
	.datab(gnd),
	.datac(!\ALU|LessThan1~6_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~10 .extended_lut = "off";
defparam \ALU|Equal1~10 .lut_mask = 64'h00000000A050A050;
defparam \ALU|Equal1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N24
cyclonev_lcell_comb \ALU|Equal1~1 (
// Equation(s):
// \ALU|Equal1~1_combout  = ( \alu_b_mux|out[5]~6_combout  & ( \alu_a_mux|out[6]~6_combout  & ( (\alu_a_mux|out[5]~5_combout  & (\alu_b_mux|out[6]~7_combout  & (!\alu_b_mux|out[7]~8_combout  $ (\alu_a_mux|out[7]~7_combout )))) ) ) ) # ( 
// !\alu_b_mux|out[5]~6_combout  & ( \alu_a_mux|out[6]~6_combout  & ( (!\alu_a_mux|out[5]~5_combout  & (\alu_b_mux|out[6]~7_combout  & (!\alu_b_mux|out[7]~8_combout  $ (\alu_a_mux|out[7]~7_combout )))) ) ) ) # ( \alu_b_mux|out[5]~6_combout  & ( 
// !\alu_a_mux|out[6]~6_combout  & ( (\alu_a_mux|out[5]~5_combout  & (!\alu_b_mux|out[6]~7_combout  & (!\alu_b_mux|out[7]~8_combout  $ (\alu_a_mux|out[7]~7_combout )))) ) ) ) # ( !\alu_b_mux|out[5]~6_combout  & ( !\alu_a_mux|out[6]~6_combout  & ( 
// (!\alu_a_mux|out[5]~5_combout  & (!\alu_b_mux|out[6]~7_combout  & (!\alu_b_mux|out[7]~8_combout  $ (\alu_a_mux|out[7]~7_combout )))) ) ) )

	.dataa(!\alu_a_mux|out[5]~5_combout ),
	.datab(!\alu_b_mux|out[7]~8_combout ),
	.datac(!\alu_b_mux|out[6]~7_combout ),
	.datad(!\alu_a_mux|out[7]~7_combout ),
	.datae(!\alu_b_mux|out[5]~6_combout ),
	.dataf(!\alu_a_mux|out[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~1 .extended_lut = "off";
defparam \ALU|Equal1~1 .lut_mask = 64'h8020401008020401;
defparam \ALU|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N24
cyclonev_lcell_comb \ALU|Equal1~2 (
// Equation(s):
// \ALU|Equal1~2_combout  = ( \alu_a_mux|out[14]~14_combout  & ( \alu_a_mux|out[13]~13_combout  & ( (\alu_b_mux|out[14]~15_combout  & (\alu_b_mux|out[13]~14_combout  & (!\alu_b_mux|out[12]~13_combout  $ (\alu_a_mux|out[12]~12_combout )))) ) ) ) # ( 
// !\alu_a_mux|out[14]~14_combout  & ( \alu_a_mux|out[13]~13_combout  & ( (!\alu_b_mux|out[14]~15_combout  & (\alu_b_mux|out[13]~14_combout  & (!\alu_b_mux|out[12]~13_combout  $ (\alu_a_mux|out[12]~12_combout )))) ) ) ) # ( \alu_a_mux|out[14]~14_combout  & ( 
// !\alu_a_mux|out[13]~13_combout  & ( (\alu_b_mux|out[14]~15_combout  & (!\alu_b_mux|out[13]~14_combout  & (!\alu_b_mux|out[12]~13_combout  $ (\alu_a_mux|out[12]~12_combout )))) ) ) ) # ( !\alu_a_mux|out[14]~14_combout  & ( !\alu_a_mux|out[13]~13_combout  & 
// ( (!\alu_b_mux|out[14]~15_combout  & (!\alu_b_mux|out[13]~14_combout  & (!\alu_b_mux|out[12]~13_combout  $ (\alu_a_mux|out[12]~12_combout )))) ) ) )

	.dataa(!\alu_b_mux|out[14]~15_combout ),
	.datab(!\alu_b_mux|out[13]~14_combout ),
	.datac(!\alu_b_mux|out[12]~13_combout ),
	.datad(!\alu_a_mux|out[12]~12_combout ),
	.datae(!\alu_a_mux|out[14]~14_combout ),
	.dataf(!\alu_a_mux|out[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~2 .extended_lut = "off";
defparam \ALU|Equal1~2 .lut_mask = 64'h8008400420021001;
defparam \ALU|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N15
cyclonev_lcell_comb \ALU|Equal1~6 (
// Equation(s):
// \ALU|Equal1~6_combout  = ( \ALU|Equal1~2_combout  & ( (\ALU|Equal1~1_combout  & (!\alu_b_mux|out[4]~5_combout  $ (\alu_a_mux|out[4]~4_combout ))) ) )

	.dataa(!\ALU|Equal1~1_combout ),
	.datab(!\alu_b_mux|out[4]~5_combout ),
	.datac(!\alu_a_mux|out[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~6 .extended_lut = "off";
defparam \ALU|Equal1~6 .lut_mask = 64'h0000000041414141;
defparam \ALU|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N51
cyclonev_lcell_comb \ALU|Equal1~11 (
// Equation(s):
// \ALU|Equal1~11_combout  = ( \ALU|Equal1~10_combout  & ( \ALU|Equal1~6_combout  & ( (\ALU|LessThan1~4_combout  & (!\alu_b_mux|out[22]~30_combout  $ (\alu_a_mux|out[22]~22_combout ))) ) ) )

	.dataa(!\ALU|LessThan1~4_combout ),
	.datab(gnd),
	.datac(!\alu_b_mux|out[22]~30_combout ),
	.datad(!\alu_a_mux|out[22]~22_combout ),
	.datae(!\ALU|Equal1~10_combout ),
	.dataf(!\ALU|Equal1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~11 .extended_lut = "off";
defparam \ALU|Equal1~11 .lut_mask = 64'h0000000000005005;
defparam \ALU|Equal1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N6
cyclonev_lcell_comb \ALU|Equal1~12 (
// Equation(s):
// \ALU|Equal1~12_combout  = ( \ALU|Equal1~3_combout  & ( \ALU|Equal1~11_combout  & ( \ALU|Equal1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\ALU|Equal1~3_combout ),
	.dataf(!\ALU|Equal1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~12 .extended_lut = "off";
defparam \ALU|Equal1~12 .lut_mask = 64'h0000000000000F0F;
defparam \ALU|Equal1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N0
cyclonev_lcell_comb \ALU|Mux64~0 (
// Equation(s):
// \ALU|Mux64~0_combout  = ( \alu_a_mux|out[31]~31_combout  & ( \ALU|Equal1~12_combout  & ( (\Control|Selector10~3_combout  & ((\Control|Selector9~5_combout ) # (\Control|Selector8~1_combout ))) ) ) ) # ( !\alu_a_mux|out[31]~31_combout  & ( 
// \ALU|Equal1~12_combout  & ( (!\Control|Selector8~1_combout  & (!\Control|Selector10~3_combout  & (\Control|Selector9~5_combout ))) # (\Control|Selector8~1_combout  & (!\Control|Selector10~3_combout  $ (((\ALU|Equal0~10_combout ) # 
// (\Control|Selector9~5_combout ))))) ) ) ) # ( \alu_a_mux|out[31]~31_combout  & ( !\ALU|Equal1~12_combout  & ( (!\Control|Selector10~3_combout  & (\Control|Selector8~1_combout  & \Control|Selector9~5_combout )) # (\Control|Selector10~3_combout  & 
// (!\Control|Selector8~1_combout  $ (!\Control|Selector9~5_combout ))) ) ) ) # ( !\alu_a_mux|out[31]~31_combout  & ( !\ALU|Equal1~12_combout  & ( (!\Control|Selector9~5_combout  & (\Control|Selector8~1_combout  & (!\Control|Selector10~3_combout  $ 
// (\ALU|Equal0~10_combout )))) # (\Control|Selector9~5_combout  & (!\Control|Selector10~3_combout )) ) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(!\Control|Selector8~1_combout ),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\ALU|Equal0~10_combout ),
	.datae(!\alu_a_mux|out[31]~31_combout ),
	.dataf(!\ALU|Equal1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux64~0 .extended_lut = "off";
defparam \ALU|Mux64~0 .lut_mask = 64'h2A1A161629191515;
defparam \ALU|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y27_N36
cyclonev_lcell_comb \pc_src[0]~1 (
// Equation(s):
// \pc_src[0]~1_combout  = ( \ALU|Equal2~2_combout  & ( \ALU|Mux64~0_combout  & ( (\Control|Decoder1~0_combout  & \Control|Decoder0~2_combout ) ) ) ) # ( !\ALU|Equal2~2_combout  & ( \ALU|Mux64~0_combout  & ( (!\Control|Decoder1~0_combout  & 
// (((\ALU|Equal5~0_combout  & \pc_src[0]~0_combout )))) # (\Control|Decoder1~0_combout  & (((\ALU|Equal5~0_combout  & \pc_src[0]~0_combout )) # (\Control|Decoder0~2_combout ))) ) ) ) # ( \ALU|Equal2~2_combout  & ( !\ALU|Mux64~0_combout  & ( 
// (\Control|Decoder1~0_combout  & \Control|Decoder0~2_combout ) ) ) ) # ( !\ALU|Equal2~2_combout  & ( !\ALU|Mux64~0_combout  & ( (\Control|Decoder1~0_combout  & \Control|Decoder0~2_combout ) ) ) )

	.dataa(!\Control|Decoder1~0_combout ),
	.datab(!\Control|Decoder0~2_combout ),
	.datac(!\ALU|Equal5~0_combout ),
	.datad(!\pc_src[0]~0_combout ),
	.datae(!\ALU|Equal2~2_combout ),
	.dataf(!\ALU|Mux64~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_src[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_src[0]~1 .extended_lut = "off";
defparam \pc_src[0]~1 .lut_mask = 64'h11111111111F1111;
defparam \pc_src[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N36
cyclonev_lcell_comb \pc_mux|Mux3~0 (
// Equation(s):
// \pc_mux|Mux3~0_combout  = ( \PCAdder|Add0~105_sumout  & ( (!\pc_src[0]~1_combout ) # ((!\pc_src[1]~2_combout  & (\branch_adder|Add0~105_sumout )) # (\pc_src[1]~2_combout  & ((\RegFile|read_data1[28]~156_combout )))) ) ) # ( !\PCAdder|Add0~105_sumout  & ( 
// (\pc_src[0]~1_combout  & ((!\pc_src[1]~2_combout  & (\branch_adder|Add0~105_sumout )) # (\pc_src[1]~2_combout  & ((\RegFile|read_data1[28]~156_combout ))))) ) )

	.dataa(!\pc_src[0]~1_combout ),
	.datab(!\pc_src[1]~2_combout ),
	.datac(!\branch_adder|Add0~105_sumout ),
	.datad(!\RegFile|read_data1[28]~156_combout ),
	.datae(gnd),
	.dataf(!\PCAdder|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux3~0 .extended_lut = "off";
defparam \pc_mux|Mux3~0 .lut_mask = 64'h04150415AEBFAEBF;
defparam \pc_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y21_N38
dffeas \PC|pc_out[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[28] .is_wysiwyg = "true";
defparam \PC|pc_out[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y21_N30
cyclonev_lcell_comb \pc_to_reg_mux|out[28]~66 (
// Equation(s):
// \pc_to_reg_mux|out[28]~66_combout  = ( \DataMem|Selector3~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~105_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[28]~196_combout )))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector3~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~105_sumout  & (!\pc_to_reg_mux|out[1]~0_combout ))) # (\pc_to_reg_mux|out[22]~53_combout  & 
// (((\ALU|O_out[28]~196_combout ) # (\pc_to_reg_mux|out[1]~0_combout )))) ) ) ) # ( \DataMem|Selector3~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (((\pc_to_reg_mux|out[1]~0_combout )) # (\PCAdder|Add0~105_sumout ))) 
// # (\pc_to_reg_mux|out[22]~53_combout  & (((!\pc_to_reg_mux|out[1]~0_combout  & \ALU|O_out[28]~196_combout )))) ) ) ) # ( !\DataMem|Selector3~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & (\PCAdder|Add0~105_sumout )) # (\pc_to_reg_mux|out[22]~53_combout  & ((\ALU|O_out[28]~196_combout ))))) ) ) )

	.dataa(!\pc_to_reg_mux|out[22]~53_combout ),
	.datab(!\PCAdder|Add0~105_sumout ),
	.datac(!\pc_to_reg_mux|out[1]~0_combout ),
	.datad(!\ALU|O_out[28]~196_combout ),
	.datae(!\DataMem|Selector3~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[28]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[28]~66 .extended_lut = "off";
defparam \pc_to_reg_mux|out[28]~66 .lut_mask = 64'h20702A7A25752F7F;
defparam \pc_to_reg_mux|out[28]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y26_N50
dffeas \RegFile|registers[9][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[9][28] .is_wysiwyg = "true";
defparam \RegFile|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N15
cyclonev_lcell_comb \RegFile|registers[10][28]~feeder (
// Equation(s):
// \RegFile|registers[10][28]~feeder_combout  = ( \pc_to_reg_mux|out[28]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[28]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[10][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[10][28]~feeder .extended_lut = "off";
defparam \RegFile|registers[10][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[10][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y26_N16
dffeas \RegFile|registers[10][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[10][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[10][28] .is_wysiwyg = "true";
defparam \RegFile|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N47
dffeas \RegFile|registers[8][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[28]~66_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[8][28] .is_wysiwyg = "true";
defparam \RegFile|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N33
cyclonev_lcell_comb \RegFile|registers[11][28]~feeder (
// Equation(s):
// \RegFile|registers[11][28]~feeder_combout  = ( \pc_to_reg_mux|out[28]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[28]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[11][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[11][28]~feeder .extended_lut = "off";
defparam \RegFile|registers[11][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[11][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y26_N35
dffeas \RegFile|registers[11][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[11][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[11][28] .is_wysiwyg = "true";
defparam \RegFile|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y26_N51
cyclonev_lcell_comb \RegFile|read_data2[28]~301 (
// Equation(s):
// \RegFile|read_data2[28]~301_combout  = ( \InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( \RegFile|registers[11][28]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( \InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[10][28]~q  ) ) ) # ( \InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( \RegFile|registers[9][28]~q  ) ) ) # ( !\InstructionMemory|rom~120_combout  & ( !\InstructionMemory|rom~130_combout  & ( 
// \RegFile|registers[8][28]~q  ) ) )

	.dataa(!\RegFile|registers[9][28]~q ),
	.datab(!\RegFile|registers[10][28]~q ),
	.datac(!\RegFile|registers[8][28]~q ),
	.datad(!\RegFile|registers[11][28]~q ),
	.datae(!\InstructionMemory|rom~120_combout ),
	.dataf(!\InstructionMemory|rom~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[28]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[28]~301 .extended_lut = "off";
defparam \RegFile|read_data2[28]~301 .lut_mask = 64'h0F0F5555333300FF;
defparam \RegFile|read_data2[28]~301 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N3
cyclonev_lcell_comb \RegFile|read_data2[28]~302 (
// Equation(s):
// \RegFile|read_data2[28]~302_combout  = ( \RegFile|read_data2[28]~301_combout  & ( (!\InstructionMemory|rom~150_combout  & (!\InstructionMemory|rom~137_combout  & \InstructionMemory|rom~145_combout )) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~137_combout ),
	.datad(!\InstructionMemory|rom~145_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[28]~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[28]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[28]~302 .extended_lut = "off";
defparam \RegFile|read_data2[28]~302 .lut_mask = 64'h0000000000A000A0;
defparam \RegFile|read_data2[28]~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y21_N42
cyclonev_lcell_comb \alu_b_mux|out[28]~41 (
// Equation(s):
// \alu_b_mux|out[28]~41_combout  = ( \RegFile|read_data2[28]~300_combout  & ( \RegFile|read_data2[28]~306_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[28]~40_combout ) ) ) ) # ( !\RegFile|read_data2[28]~300_combout  & ( 
// \RegFile|read_data2[28]~306_combout  & ( (!\Control|WideOr5~0_combout ) # (\alu_b_mux|out[28]~40_combout ) ) ) ) # ( \RegFile|read_data2[28]~300_combout  & ( !\RegFile|read_data2[28]~306_combout  & ( (!\Control|WideOr5~0_combout  & 
// (((\RegFile|read_data2[28]~302_combout )) # (\InstructionMemory|rom~150_combout ))) # (\Control|WideOr5~0_combout  & (((\alu_b_mux|out[28]~40_combout )))) ) ) ) # ( !\RegFile|read_data2[28]~300_combout  & ( !\RegFile|read_data2[28]~306_combout  & ( 
// (!\Control|WideOr5~0_combout  & ((\RegFile|read_data2[28]~302_combout ))) # (\Control|WideOr5~0_combout  & (\alu_b_mux|out[28]~40_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~150_combout ),
	.datab(!\Control|WideOr5~0_combout ),
	.datac(!\alu_b_mux|out[28]~40_combout ),
	.datad(!\RegFile|read_data2[28]~302_combout ),
	.datae(!\RegFile|read_data2[28]~300_combout ),
	.dataf(!\RegFile|read_data2[28]~306_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|out[28]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|out[28]~41 .extended_lut = "off";
defparam \alu_b_mux|out[28]~41 .lut_mask = 64'h03CF47CFCFCFCFCF;
defparam \alu_b_mux|out[28]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N51
cyclonev_lcell_comb \ALU|O_out[29]~202 (
// Equation(s):
// \ALU|O_out[29]~202_combout  = ( \ALU|O_out[29]~200_combout  & ( ((!\ALU|O_out[1]~26_combout  & ((!\ALU|Equal2~0_combout ) # (\ALU|_~117_sumout )))) # (\ALU|O_out[29]~201_combout ) ) ) # ( !\ALU|O_out[29]~200_combout  & ( ((\ALU|Equal2~0_combout  & 
// (!\ALU|O_out[1]~26_combout  & \ALU|_~117_sumout ))) # (\ALU|O_out[29]~201_combout ) ) )

	.dataa(!\ALU|Equal2~0_combout ),
	.datab(!\ALU|O_out[29]~201_combout ),
	.datac(!\ALU|O_out[1]~26_combout ),
	.datad(!\ALU|_~117_sumout ),
	.datae(gnd),
	.dataf(!\ALU|O_out[29]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[29]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[29]~202 .extended_lut = "off";
defparam \ALU|O_out[29]~202 .lut_mask = 64'h33733373B3F3B3F3;
defparam \ALU|O_out[29]~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y21_N6
cyclonev_lcell_comb \pc_to_reg_mux|out[29]~67 (
// Equation(s):
// \pc_to_reg_mux|out[29]~67_combout  = ( \DataMem|Selector2~0_combout  & ( \LoadExt|Mux23~0_combout  & ( ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~109_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[29]~202_combout ))) # 
// (\pc_to_reg_mux|out[1]~0_combout ) ) ) ) # ( !\DataMem|Selector2~0_combout  & ( \LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (((!\pc_to_reg_mux|out[1]~0_combout  & \PCAdder|Add0~109_sumout )))) # (\pc_to_reg_mux|out[22]~53_combout  
// & (((\pc_to_reg_mux|out[1]~0_combout )) # (\ALU|O_out[29]~202_combout ))) ) ) ) # ( \DataMem|Selector2~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[22]~53_combout  & (((\PCAdder|Add0~109_sumout ) # (\pc_to_reg_mux|out[1]~0_combout 
// )))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[29]~202_combout  & (!\pc_to_reg_mux|out[1]~0_combout ))) ) ) ) # ( !\DataMem|Selector2~0_combout  & ( !\LoadExt|Mux23~0_combout  & ( (!\pc_to_reg_mux|out[1]~0_combout  & 
// ((!\pc_to_reg_mux|out[22]~53_combout  & ((\PCAdder|Add0~109_sumout ))) # (\pc_to_reg_mux|out[22]~53_combout  & (\ALU|O_out[29]~202_combout )))) ) ) )

	.dataa(!\ALU|O_out[29]~202_combout ),
	.datab(!\pc_to_reg_mux|out[22]~53_combout ),
	.datac(!\pc_to_reg_mux|out[1]~0_combout ),
	.datad(!\PCAdder|Add0~109_sumout ),
	.datae(!\DataMem|Selector2~0_combout ),
	.dataf(!\LoadExt|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[29]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[29]~67 .extended_lut = "off";
defparam \pc_to_reg_mux|out[29]~67 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \pc_to_reg_mux|out[29]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y22_N18
cyclonev_lcell_comb \RegFile|registers[1][29]~feeder (
// Equation(s):
// \RegFile|registers[1][29]~feeder_combout  = ( \pc_to_reg_mux|out[29]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[29]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[1][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[1][29]~feeder .extended_lut = "off";
defparam \RegFile|registers[1][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[1][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y22_N20
dffeas \RegFile|registers[1][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[1][29] .is_wysiwyg = "true";
defparam \RegFile|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y22_N36
cyclonev_lcell_comb \RegFile|read_data1[29]~160 (
// Equation(s):
// \RegFile|read_data1[29]~160_combout  = ( \RegFile|registers[3][29]~q  & ( (!\InstructionMemory|rom~169_combout  & (\InstructionMemory|rom~159_combout  & (\RegFile|registers[1][29]~q ))) # (\InstructionMemory|rom~169_combout  & 
// (((\RegFile|registers[2][29]~q )) # (\InstructionMemory|rom~159_combout ))) ) ) # ( !\RegFile|registers[3][29]~q  & ( (!\InstructionMemory|rom~169_combout  & (\InstructionMemory|rom~159_combout  & (\RegFile|registers[1][29]~q ))) # 
// (\InstructionMemory|rom~169_combout  & (!\InstructionMemory|rom~159_combout  & ((\RegFile|registers[2][29]~q )))) ) )

	.dataa(!\InstructionMemory|rom~169_combout ),
	.datab(!\InstructionMemory|rom~159_combout ),
	.datac(!\RegFile|registers[1][29]~q ),
	.datad(!\RegFile|registers[2][29]~q ),
	.datae(gnd),
	.dataf(!\RegFile|registers[3][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[29]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[29]~160 .extended_lut = "off";
defparam \RegFile|read_data1[29]~160 .lut_mask = 64'h0246024613571357;
defparam \RegFile|read_data1[29]~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y22_N24
cyclonev_lcell_comb \RegFile|read_data1[29]~158 (
// Equation(s):
// \RegFile|read_data1[29]~158_combout  = ( \RegFile|registers[31][29]~q  & ( \InstructionMemory|rom~169_combout  & ( (\InstructionMemory|rom~159_combout ) # (\RegFile|registers[30][29]~q ) ) ) ) # ( !\RegFile|registers[31][29]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[30][29]~q  & !\InstructionMemory|rom~159_combout ) ) ) ) # ( \RegFile|registers[31][29]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[28][29]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[29][29]~q ))) ) ) ) # ( !\RegFile|registers[31][29]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[28][29]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[29][29]~q ))) ) ) )

	.dataa(!\RegFile|registers[28][29]~q ),
	.datab(!\RegFile|registers[29][29]~q ),
	.datac(!\RegFile|registers[30][29]~q ),
	.datad(!\InstructionMemory|rom~159_combout ),
	.datae(!\RegFile|registers[31][29]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[29]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[29]~158 .extended_lut = "off";
defparam \RegFile|read_data1[29]~158 .lut_mask = 64'h553355330F000FFF;
defparam \RegFile|read_data1[29]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N12
cyclonev_lcell_comb \RegFile|read_data1[29]~159 (
// Equation(s):
// \RegFile|read_data1[29]~159_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[7][29]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[5][29]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[6][29]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[4][29]~q  ) ) )

	.dataa(!\RegFile|registers[4][29]~q ),
	.datab(!\RegFile|registers[6][29]~q ),
	.datac(!\RegFile|registers[7][29]~q ),
	.datad(!\RegFile|registers[5][29]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[29]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[29]~159 .extended_lut = "off";
defparam \RegFile|read_data1[29]~159 .lut_mask = 64'h5555333300FF0F0F;
defparam \RegFile|read_data1[29]~159 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y22_N45
cyclonev_lcell_comb \RegFile|read_data1[29]~161 (
// Equation(s):
// \RegFile|read_data1[29]~161_combout  = ( \InstructionMemory|rom~179_combout  & ( \RegFile|read_data1[29]~159_combout  & ( (\InstructionMemory|rom~174_combout  & \RegFile|read_data1[29]~158_combout ) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( 
// \RegFile|read_data1[29]~159_combout  & ( (\RegFile|read_data1[29]~160_combout ) # (\InstructionMemory|rom~174_combout ) ) ) ) # ( \InstructionMemory|rom~179_combout  & ( !\RegFile|read_data1[29]~159_combout  & ( (\InstructionMemory|rom~174_combout  & 
// \RegFile|read_data1[29]~158_combout ) ) ) ) # ( !\InstructionMemory|rom~179_combout  & ( !\RegFile|read_data1[29]~159_combout  & ( (!\InstructionMemory|rom~174_combout  & \RegFile|read_data1[29]~160_combout ) ) ) )

	.dataa(!\InstructionMemory|rom~174_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data1[29]~160_combout ),
	.datad(!\RegFile|read_data1[29]~158_combout ),
	.datae(!\InstructionMemory|rom~179_combout ),
	.dataf(!\RegFile|read_data1[29]~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[29]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[29]~161 .extended_lut = "off";
defparam \RegFile|read_data1[29]~161 .lut_mask = 64'h0A0A00555F5F0055;
defparam \RegFile|read_data1[29]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N42
cyclonev_lcell_comb \RegFile|read_data1[29]~157 (
// Equation(s):
// \RegFile|read_data1[29]~157_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[27][29]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[26][29]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[25][29]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[24][29]~q  ) ) )

	.dataa(!\RegFile|registers[26][29]~q ),
	.datab(!\RegFile|registers[25][29]~q ),
	.datac(!\RegFile|registers[24][29]~q ),
	.datad(!\RegFile|registers[27][29]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[29]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[29]~157 .extended_lut = "off";
defparam \RegFile|read_data1[29]~157 .lut_mask = 64'h0F0F3333555500FF;
defparam \RegFile|read_data1[29]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y22_N42
cyclonev_lcell_comb \RegFile|read_data1[29]~162 (
// Equation(s):
// \RegFile|read_data1[29]~162_combout  = ( \RegFile|read_data1[29]~161_combout  & ( \RegFile|read_data1[29]~157_combout  & ( !\RegFile|Equal0~0_combout  ) ) ) # ( !\RegFile|read_data1[29]~161_combout  & ( \RegFile|read_data1[29]~157_combout  & ( 
// (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[11]~53_combout ) ) ) ) # ( \RegFile|read_data1[29]~161_combout  & ( !\RegFile|read_data1[29]~157_combout  & ( !\RegFile|Equal0~0_combout  ) ) )

	.dataa(!\RegFile|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\RegFile|read_data1[11]~53_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data1[29]~161_combout ),
	.dataf(!\RegFile|read_data1[29]~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[29]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[29]~162 .extended_lut = "off";
defparam \RegFile|read_data1[29]~162 .lut_mask = 64'h0000AAAA0A0AAAAA;
defparam \RegFile|read_data1[29]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N51
cyclonev_lcell_comb \alu_a_mux|out[29]~29 (
// Equation(s):
// \alu_a_mux|out[29]~29_combout  = ( \RegFile|read_data1[29]~162_combout  & ( (!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|WideOr1~1_combout ),
	.datad(!\Control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[29]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_a_mux|out[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_a_mux|out[29]~29 .extended_lut = "off";
defparam \alu_a_mux|out[29]~29 .lut_mask = 64'h00000000FFF0FFF0;
defparam \alu_a_mux|out[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N3
cyclonev_lcell_comb \ALU|O_out~5 (
// Equation(s):
// \ALU|O_out~5_combout  = ( \ALU|Equal4~0_combout  & ( (!\Control|Selector10~3_combout  & (\alu_b_mux|out[31]~47_combout  & ((!\RegFile|read_data1[31]~174_combout ) # (\Control|WideOr1~2_combout )))) # (\Control|Selector10~3_combout  & 
// (!\Control|WideOr1~2_combout  & (\RegFile|read_data1[31]~174_combout  & !\alu_b_mux|out[31]~47_combout ))) ) )

	.dataa(!\Control|Selector10~3_combout ),
	.datab(!\Control|WideOr1~2_combout ),
	.datac(!\RegFile|read_data1[31]~174_combout ),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out~5 .extended_lut = "off";
defparam \ALU|O_out~5 .lut_mask = 64'h0000000004A204A2;
defparam \ALU|O_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N48
cyclonev_lcell_comb \ALU|O_out~3 (
// Equation(s):
// \ALU|O_out~3_combout  = ( \RegFile|read_data1[31]~174_combout  & ( (\ALU|Equal4~0_combout  & (!\Control|WideOr1~2_combout  $ (!\alu_b_mux|out[31]~47_combout ))) ) ) # ( !\RegFile|read_data1[31]~174_combout  & ( (\ALU|Equal4~0_combout  & 
// !\alu_b_mux|out[31]~47_combout ) ) )

	.dataa(!\Control|WideOr1~2_combout ),
	.datab(gnd),
	.datac(!\ALU|Equal4~0_combout ),
	.datad(!\alu_b_mux|out[31]~47_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[31]~174_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out~3 .extended_lut = "off";
defparam \ALU|O_out~3 .lut_mask = 64'h0F000F00050A050A;
defparam \ALU|O_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N6
cyclonev_lcell_comb \ALU|O_out~6 (
// Equation(s):
// \ALU|O_out~6_combout  = ( !\ALU|O_out~5_combout  & ( \ALU|O_out~3_combout  & ( (!\alu_b_mux|out[30]~45_combout  & (((!\alu_b_mux|out[29]~43_combout ) # (\alu_a_mux|out[30]~30_combout )) # (\alu_a_mux|out[29]~29_combout ))) # (\alu_b_mux|out[30]~45_combout 
//  & (\alu_a_mux|out[30]~30_combout  & ((!\alu_b_mux|out[29]~43_combout ) # (\alu_a_mux|out[29]~29_combout )))) ) ) ) # ( !\ALU|O_out~5_combout  & ( !\ALU|O_out~3_combout  ) )

	.dataa(!\alu_a_mux|out[29]~29_combout ),
	.datab(!\alu_b_mux|out[30]~45_combout ),
	.datac(!\alu_b_mux|out[29]~43_combout ),
	.datad(!\alu_a_mux|out[30]~30_combout ),
	.datae(!\ALU|O_out~5_combout ),
	.dataf(!\ALU|O_out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out~6 .extended_lut = "off";
defparam \ALU|O_out~6 .lut_mask = 64'hFFFF0000C4FD0000;
defparam \ALU|O_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N42
cyclonev_lcell_comb \ALU|O_out[0]~7 (
// Equation(s):
// \ALU|O_out[0]~7_combout  = ( \alu_b_mux|out[0]~1_combout  & ( !\Control|Selector9~5_combout  $ (((!\Control|Selector10~3_combout ) # (\alu_a_mux|out[0]~0_combout ))) ) ) # ( !\alu_b_mux|out[0]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & 
// (!\Control|Selector9~5_combout  & !\Control|Selector10~3_combout )) # (\alu_a_mux|out[0]~0_combout  & (!\Control|Selector9~5_combout  $ (!\Control|Selector10~3_combout ))) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(gnd),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\Control|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[0]~7 .extended_lut = "off";
defparam \ALU|O_out[0]~7 .lut_mask = 64'hA550A5500FA50FA5;
defparam \ALU|O_out[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y19_N48
cyclonev_lcell_comb \ALU|O_out[0]~8 (
// Equation(s):
// \ALU|O_out[0]~8_combout  = ( \ALU|Equal3~0_combout  & ( (!\ALU|Equal2~1_combout  & (\ALU|O_out[0]~7_combout )) # (\ALU|Equal2~1_combout  & ((\ALU|_~1_sumout ))) ) ) # ( !\ALU|Equal3~0_combout  & ( (\ALU|Equal2~1_combout  & \ALU|_~1_sumout ) ) )

	.dataa(!\ALU|Equal2~1_combout ),
	.datab(gnd),
	.datac(!\ALU|O_out[0]~7_combout ),
	.datad(!\ALU|_~1_sumout ),
	.datae(gnd),
	.dataf(!\ALU|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[0]~8 .extended_lut = "off";
defparam \ALU|O_out[0]~8 .lut_mask = 64'h005500550A5F0A5F;
defparam \ALU|O_out[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N42
cyclonev_lcell_comb \ALU|LessThan1~26 (
// Equation(s):
// \ALU|LessThan1~26_combout  = ( \RegFile|read_data1[28]~156_combout  & ( \Control|Decoder1~0_combout  & ( (!\Control|WideOr1~1_combout  & (!\RegFile|read_data1[27]~150_combout  & (\alu_b_mux|out[27]~39_combout  & \alu_b_mux|out[28]~41_combout ))) # 
// (\Control|WideOr1~1_combout  & (((\alu_b_mux|out[28]~41_combout ) # (\alu_b_mux|out[27]~39_combout )))) ) ) ) # ( !\RegFile|read_data1[28]~156_combout  & ( \Control|Decoder1~0_combout  & ( ((\alu_b_mux|out[27]~39_combout  & 
// ((!\RegFile|read_data1[27]~150_combout ) # (\Control|WideOr1~1_combout )))) # (\alu_b_mux|out[28]~41_combout ) ) ) ) # ( \RegFile|read_data1[28]~156_combout  & ( !\Control|Decoder1~0_combout  & ( (!\RegFile|read_data1[27]~150_combout  & 
// (\alu_b_mux|out[27]~39_combout  & \alu_b_mux|out[28]~41_combout )) ) ) ) # ( !\RegFile|read_data1[28]~156_combout  & ( !\Control|Decoder1~0_combout  & ( ((!\RegFile|read_data1[27]~150_combout  & \alu_b_mux|out[27]~39_combout )) # 
// (\alu_b_mux|out[28]~41_combout ) ) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\RegFile|read_data1[27]~150_combout ),
	.datac(!\alu_b_mux|out[27]~39_combout ),
	.datad(!\alu_b_mux|out[28]~41_combout ),
	.datae(!\RegFile|read_data1[28]~156_combout ),
	.dataf(!\Control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~26 .extended_lut = "off";
defparam \ALU|LessThan1~26 .lut_mask = 64'h0CFF000C0DFF055D;
defparam \ALU|LessThan1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N36
cyclonev_lcell_comb \ALU|LessThan1~27 (
// Equation(s):
// \ALU|LessThan1~27_combout  = ( \alu_a_mux|out[25]~25_combout  & ( !\ALU|LessThan1~26_combout  & ( ((!\alu_b_mux|out[26]~37_combout ) # (!\ALU|LessThan1~0_combout )) # (\alu_a_mux|out[26]~26_combout ) ) ) ) # ( !\alu_a_mux|out[25]~25_combout  & ( 
// !\ALU|LessThan1~26_combout  & ( (!\ALU|LessThan1~0_combout ) # ((!\alu_b_mux|out[25]~36_combout  & ((!\alu_b_mux|out[26]~37_combout ) # (\alu_a_mux|out[26]~26_combout ))) # (\alu_b_mux|out[25]~36_combout  & (\alu_a_mux|out[26]~26_combout  & 
// !\alu_b_mux|out[26]~37_combout ))) ) ) )

	.dataa(!\alu_b_mux|out[25]~36_combout ),
	.datab(!\alu_a_mux|out[26]~26_combout ),
	.datac(!\alu_b_mux|out[26]~37_combout ),
	.datad(!\ALU|LessThan1~0_combout ),
	.datae(!\alu_a_mux|out[25]~25_combout ),
	.dataf(!\ALU|LessThan1~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~27 .extended_lut = "off";
defparam \ALU|LessThan1~27 .lut_mask = 64'hFFB2FFF300000000;
defparam \ALU|LessThan1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N12
cyclonev_lcell_comb \ALU|Equal1~5 (
// Equation(s):
// \ALU|Equal1~5_combout  = ( !\ALU|LessThan1~2_combout  & ( (!\ALU|LessThan1~1_combout  & \ALU|LessThan1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|LessThan1~1_combout ),
	.datad(!\ALU|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~5 .extended_lut = "off";
defparam \ALU|Equal1~5 .lut_mask = 64'h00F000F000000000;
defparam \ALU|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N54
cyclonev_lcell_comb \ALU|LessThan1~28 (
// Equation(s):
// \ALU|LessThan1~28_combout  = ( \alu_a_mux|out[24]~24_combout  & ( \alu_b_mux|out[24]~34_combout  & ( (\ALU|LessThan1~27_combout  & ((!\ALU|Equal1~5_combout ) # ((!\alu_b_mux|out[23]~32_combout ) # (\alu_a_mux|out[23]~23_combout )))) ) ) ) # ( 
// !\alu_a_mux|out[24]~24_combout  & ( \alu_b_mux|out[24]~34_combout  & ( (\ALU|LessThan1~27_combout  & !\ALU|Equal1~5_combout ) ) ) ) # ( \alu_a_mux|out[24]~24_combout  & ( !\alu_b_mux|out[24]~34_combout  & ( \ALU|LessThan1~27_combout  ) ) ) # ( 
// !\alu_a_mux|out[24]~24_combout  & ( !\alu_b_mux|out[24]~34_combout  & ( (\ALU|LessThan1~27_combout  & ((!\ALU|Equal1~5_combout ) # ((!\alu_b_mux|out[23]~32_combout ) # (\alu_a_mux|out[23]~23_combout )))) ) ) )

	.dataa(!\ALU|LessThan1~27_combout ),
	.datab(!\ALU|Equal1~5_combout ),
	.datac(!\alu_a_mux|out[23]~23_combout ),
	.datad(!\alu_b_mux|out[23]~32_combout ),
	.datae(!\alu_a_mux|out[24]~24_combout ),
	.dataf(!\alu_b_mux|out[24]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~28 .extended_lut = "off";
defparam \ALU|LessThan1~28 .lut_mask = 64'h5545555544445545;
defparam \ALU|LessThan1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N9
cyclonev_lcell_comb \ALU|LessThan1~21 (
// Equation(s):
// \ALU|LessThan1~21_combout  = ( \RegFile|read_data1[15]~186_combout  & ( (\Control|WideOr1~1_combout  & (\Control|Decoder1~0_combout  & (\alu_b_mux|out[15]~51_combout  & !\alu_b_mux|out[4]~0_combout ))) ) ) # ( !\RegFile|read_data1[15]~186_combout  & ( 
// (\alu_b_mux|out[15]~51_combout  & !\alu_b_mux|out[4]~0_combout ) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\Control|Decoder1~0_combout ),
	.datac(!\alu_b_mux|out[15]~51_combout ),
	.datad(!\alu_b_mux|out[4]~0_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[15]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~21 .extended_lut = "off";
defparam \ALU|LessThan1~21 .lut_mask = 64'h0F000F0001000100;
defparam \ALU|LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y20_N42
cyclonev_lcell_comb \ALU|LessThan1~22 (
// Equation(s):
// \ALU|LessThan1~22_combout  = ( \Control|Decoder1~0_combout  & ( \RegFile|read_data1[21]~117_combout  & ( (!\Control|WideOr1~1_combout  & (!\RegFile|read_data1[20]~111_combout  & (\alu_b_mux|out[20]~26_combout  & \alu_b_mux|out[21]~28_combout ))) # 
// (\Control|WideOr1~1_combout  & (((\alu_b_mux|out[21]~28_combout ) # (\alu_b_mux|out[20]~26_combout )))) ) ) ) # ( !\Control|Decoder1~0_combout  & ( \RegFile|read_data1[21]~117_combout  & ( (!\RegFile|read_data1[20]~111_combout  & 
// (\alu_b_mux|out[20]~26_combout  & \alu_b_mux|out[21]~28_combout )) ) ) ) # ( \Control|Decoder1~0_combout  & ( !\RegFile|read_data1[21]~117_combout  & ( ((\alu_b_mux|out[20]~26_combout  & ((!\RegFile|read_data1[20]~111_combout ) # 
// (\Control|WideOr1~1_combout )))) # (\alu_b_mux|out[21]~28_combout ) ) ) ) # ( !\Control|Decoder1~0_combout  & ( !\RegFile|read_data1[21]~117_combout  & ( ((!\RegFile|read_data1[20]~111_combout  & \alu_b_mux|out[20]~26_combout )) # 
// (\alu_b_mux|out[21]~28_combout ) ) ) )

	.dataa(!\RegFile|read_data1[20]~111_combout ),
	.datab(!\Control|WideOr1~1_combout ),
	.datac(!\alu_b_mux|out[20]~26_combout ),
	.datad(!\alu_b_mux|out[21]~28_combout ),
	.datae(!\Control|Decoder1~0_combout ),
	.dataf(!\RegFile|read_data1[21]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~22 .extended_lut = "off";
defparam \ALU|LessThan1~22 .lut_mask = 64'h0AFF0BFF000A033B;
defparam \ALU|LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N42
cyclonev_lcell_comb \ALU|LessThan1~23 (
// Equation(s):
// \ALU|LessThan1~23_combout  = ( \ALU|LessThan1~13_combout  & ( !\ALU|LessThan1~22_combout  & ( (!\alu_b_mux|out[19]~24_combout  & (((!\alu_b_mux|out[18]~22_combout ) # (\alu_a_mux|out[19]~19_combout )) # (\alu_a_mux|out[18]~18_combout ))) # 
// (\alu_b_mux|out[19]~24_combout  & (\alu_a_mux|out[19]~19_combout  & ((!\alu_b_mux|out[18]~22_combout ) # (\alu_a_mux|out[18]~18_combout )))) ) ) ) # ( !\ALU|LessThan1~13_combout  & ( !\ALU|LessThan1~22_combout  ) )

	.dataa(!\alu_a_mux|out[18]~18_combout ),
	.datab(!\alu_b_mux|out[19]~24_combout ),
	.datac(!\alu_a_mux|out[19]~19_combout ),
	.datad(!\alu_b_mux|out[18]~22_combout ),
	.datae(!\ALU|LessThan1~13_combout ),
	.dataf(!\ALU|LessThan1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~23 .extended_lut = "off";
defparam \ALU|LessThan1~23 .lut_mask = 64'hFFFFCF4D00000000;
defparam \ALU|LessThan1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N3
cyclonev_lcell_comb \ALU|LessThan1~24 (
// Equation(s):
// \ALU|LessThan1~24_combout  = ( \ALU|LessThan1~13_combout  & ( (!\ALU|LessThan1~14_combout  & (\alu_b_mux|out[17]~20_combout  & (!\ALU|LessThan1~15_combout  & !\alu_a_mux|out[17]~17_combout ))) ) )

	.dataa(!\ALU|LessThan1~14_combout ),
	.datab(!\alu_b_mux|out[17]~20_combout ),
	.datac(!\ALU|LessThan1~15_combout ),
	.datad(!\alu_a_mux|out[17]~17_combout ),
	.datae(gnd),
	.dataf(!\ALU|LessThan1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~24 .extended_lut = "off";
defparam \ALU|LessThan1~24 .lut_mask = 64'h0000000020002000;
defparam \ALU|LessThan1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N33
cyclonev_lcell_comb \ALU|Equal1~4 (
// Equation(s):
// \ALU|Equal1~4_combout  = ( \ALU|LessThan1~13_combout  & ( (!\ALU|LessThan1~14_combout  & (!\ALU|LessThan1~15_combout  & !\ALU|LessThan1~16_combout )) ) )

	.dataa(!\ALU|LessThan1~14_combout ),
	.datab(gnd),
	.datac(!\ALU|LessThan1~15_combout ),
	.datad(!\ALU|LessThan1~16_combout ),
	.datae(gnd),
	.dataf(!\ALU|LessThan1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal1~4 .extended_lut = "off";
defparam \ALU|Equal1~4 .lut_mask = 64'h00000000A000A000;
defparam \ALU|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y19_N12
cyclonev_lcell_comb \ALU|LessThan1~25 (
// Equation(s):
// \ALU|LessThan1~25_combout  = ( !\ALU|LessThan1~24_combout  & ( \ALU|Equal1~4_combout  & ( (\ALU|LessThan1~23_combout  & ((!\alu_a_mux|out[16]~16_combout  & (!\ALU|LessThan1~21_combout  & !\alu_b_mux|out[16]~18_combout )) # (\alu_a_mux|out[16]~16_combout  
// & ((!\ALU|LessThan1~21_combout ) # (!\alu_b_mux|out[16]~18_combout ))))) ) ) ) # ( !\ALU|LessThan1~24_combout  & ( !\ALU|Equal1~4_combout  & ( \ALU|LessThan1~23_combout  ) ) )

	.dataa(!\alu_a_mux|out[16]~16_combout ),
	.datab(!\ALU|LessThan1~21_combout ),
	.datac(!\alu_b_mux|out[16]~18_combout ),
	.datad(!\ALU|LessThan1~23_combout ),
	.datae(!\ALU|LessThan1~24_combout ),
	.dataf(!\ALU|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~25 .extended_lut = "off";
defparam \ALU|LessThan1~25 .lut_mask = 64'h00FF000000D40000;
defparam \ALU|LessThan1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N30
cyclonev_lcell_comb \ALU|LessThan1~19 (
// Equation(s):
// \ALU|LessThan1~19_combout  = ( \alu_a_mux|out[14]~14_combout  & ( \alu_a_mux|out[13]~13_combout  & ( (\alu_b_mux|out[12]~13_combout  & (!\alu_a_mux|out[12]~12_combout  & (\alu_b_mux|out[14]~15_combout  & \alu_b_mux|out[13]~14_combout ))) ) ) ) # ( 
// !\alu_a_mux|out[14]~14_combout  & ( \alu_a_mux|out[13]~13_combout  & ( ((\alu_b_mux|out[12]~13_combout  & (!\alu_a_mux|out[12]~12_combout  & \alu_b_mux|out[13]~14_combout ))) # (\alu_b_mux|out[14]~15_combout ) ) ) ) # ( \alu_a_mux|out[14]~14_combout  & ( 
// !\alu_a_mux|out[13]~13_combout  & ( (\alu_b_mux|out[14]~15_combout  & (((\alu_b_mux|out[12]~13_combout  & !\alu_a_mux|out[12]~12_combout )) # (\alu_b_mux|out[13]~14_combout ))) ) ) ) # ( !\alu_a_mux|out[14]~14_combout  & ( !\alu_a_mux|out[13]~13_combout  
// & ( (((\alu_b_mux|out[12]~13_combout  & !\alu_a_mux|out[12]~12_combout )) # (\alu_b_mux|out[13]~14_combout )) # (\alu_b_mux|out[14]~15_combout ) ) ) )

	.dataa(!\alu_b_mux|out[12]~13_combout ),
	.datab(!\alu_a_mux|out[12]~12_combout ),
	.datac(!\alu_b_mux|out[14]~15_combout ),
	.datad(!\alu_b_mux|out[13]~14_combout ),
	.datae(!\alu_a_mux|out[14]~14_combout ),
	.dataf(!\alu_a_mux|out[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~19 .extended_lut = "off";
defparam \ALU|LessThan1~19 .lut_mask = 64'h4FFF040F0F4F0004;
defparam \ALU|LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N54
cyclonev_lcell_comb \ALU|LessThan1~11 (
// Equation(s):
// \ALU|LessThan1~11_combout  = ( \RegFile|read_data1[10]~59_combout  & ( \RegFile|read_data1[11]~65_combout  & ( (\Control|WideOr1~1_combout  & (\Control|Decoder1~0_combout  & ((\alu_b_mux|out[10]~12_combout ) # (\alu_b_mux|out[11]~61_combout )))) ) ) ) # ( 
// !\RegFile|read_data1[10]~59_combout  & ( \RegFile|read_data1[11]~65_combout  & ( (!\alu_b_mux|out[11]~61_combout  & (\Control|WideOr1~1_combout  & (\Control|Decoder1~0_combout  & \alu_b_mux|out[10]~12_combout ))) # (\alu_b_mux|out[11]~61_combout  & 
// (((\Control|WideOr1~1_combout  & \Control|Decoder1~0_combout )) # (\alu_b_mux|out[10]~12_combout ))) ) ) ) # ( \RegFile|read_data1[10]~59_combout  & ( !\RegFile|read_data1[11]~65_combout  & ( ((\Control|WideOr1~1_combout  & (\Control|Decoder1~0_combout  & 
// \alu_b_mux|out[10]~12_combout ))) # (\alu_b_mux|out[11]~61_combout ) ) ) ) # ( !\RegFile|read_data1[10]~59_combout  & ( !\RegFile|read_data1[11]~65_combout  & ( (\alu_b_mux|out[10]~12_combout ) # (\alu_b_mux|out[11]~61_combout ) ) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\alu_b_mux|out[11]~61_combout ),
	.datac(!\Control|Decoder1~0_combout ),
	.datad(!\alu_b_mux|out[10]~12_combout ),
	.datae(!\RegFile|read_data1[10]~59_combout ),
	.dataf(!\RegFile|read_data1[11]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~11 .extended_lut = "off";
defparam \ALU|LessThan1~11 .lut_mask = 64'h33FF333701370105;
defparam \ALU|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y22_N0
cyclonev_lcell_comb \ALU|LessThan1~12 (
// Equation(s):
// \ALU|LessThan1~12_combout  = ( \alu_b_mux|out[9]~11_combout  & ( \ALU|LessThan1~5_combout  & ( (\alu_a_mux|out[9]~9_combout  & (!\ALU|LessThan1~11_combout  & ((!\alu_b_mux|out[8]~9_combout ) # (\alu_a_mux|out[8]~8_combout )))) ) ) ) # ( 
// !\alu_b_mux|out[9]~11_combout  & ( \ALU|LessThan1~5_combout  & ( (!\ALU|LessThan1~11_combout  & (((!\alu_b_mux|out[8]~9_combout ) # (\alu_a_mux|out[9]~9_combout )) # (\alu_a_mux|out[8]~8_combout ))) ) ) ) # ( \alu_b_mux|out[9]~11_combout  & ( 
// !\ALU|LessThan1~5_combout  & ( !\ALU|LessThan1~11_combout  ) ) ) # ( !\alu_b_mux|out[9]~11_combout  & ( !\ALU|LessThan1~5_combout  & ( !\ALU|LessThan1~11_combout  ) ) )

	.dataa(!\alu_a_mux|out[8]~8_combout ),
	.datab(!\alu_a_mux|out[9]~9_combout ),
	.datac(!\ALU|LessThan1~11_combout ),
	.datad(!\alu_b_mux|out[8]~9_combout ),
	.datae(!\alu_b_mux|out[9]~11_combout ),
	.dataf(!\ALU|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~12 .extended_lut = "off";
defparam \ALU|LessThan1~12 .lut_mask = 64'hF0F0F0F0F0703010;
defparam \ALU|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N36
cyclonev_lcell_comb \ALU|LessThan1~9 (
// Equation(s):
// \ALU|LessThan1~9_combout  = ( \alu_b_mux|out[5]~6_combout  & ( \alu_a_mux|out[6]~6_combout  & ( (!\alu_b_mux|out[7]~8_combout  & (!\alu_a_mux|out[5]~5_combout  & (\alu_b_mux|out[6]~7_combout  & !\alu_a_mux|out[7]~7_combout ))) # 
// (\alu_b_mux|out[7]~8_combout  & ((!\alu_a_mux|out[7]~7_combout ) # ((!\alu_a_mux|out[5]~5_combout  & \alu_b_mux|out[6]~7_combout )))) ) ) ) # ( !\alu_b_mux|out[5]~6_combout  & ( \alu_a_mux|out[6]~6_combout  & ( (\alu_b_mux|out[7]~8_combout  & 
// !\alu_a_mux|out[7]~7_combout ) ) ) ) # ( \alu_b_mux|out[5]~6_combout  & ( !\alu_a_mux|out[6]~6_combout  & ( (!\alu_b_mux|out[7]~8_combout  & (!\alu_a_mux|out[7]~7_combout  & ((!\alu_a_mux|out[5]~5_combout ) # (\alu_b_mux|out[6]~7_combout )))) # 
// (\alu_b_mux|out[7]~8_combout  & ((!\alu_a_mux|out[5]~5_combout ) # ((!\alu_a_mux|out[7]~7_combout ) # (\alu_b_mux|out[6]~7_combout )))) ) ) ) # ( !\alu_b_mux|out[5]~6_combout  & ( !\alu_a_mux|out[6]~6_combout  & ( (!\alu_b_mux|out[7]~8_combout  & 
// (\alu_b_mux|out[6]~7_combout  & !\alu_a_mux|out[7]~7_combout )) # (\alu_b_mux|out[7]~8_combout  & ((!\alu_a_mux|out[7]~7_combout ) # (\alu_b_mux|out[6]~7_combout ))) ) ) )

	.dataa(!\alu_a_mux|out[5]~5_combout ),
	.datab(!\alu_b_mux|out[7]~8_combout ),
	.datac(!\alu_b_mux|out[6]~7_combout ),
	.datad(!\alu_a_mux|out[7]~7_combout ),
	.datae(!\alu_b_mux|out[5]~6_combout ),
	.dataf(!\alu_a_mux|out[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~9 .extended_lut = "off";
defparam \ALU|LessThan1~9 .lut_mask = 64'h3F03BF2333003B02;
defparam \ALU|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y20_N24
cyclonev_lcell_comb \ALU|ShiftLeft0~0 (
// Equation(s):
// \ALU|ShiftLeft0~0_combout  = ( \alu_b_mux|out[0]~49_combout  & ( \InstructionMemory|rom~57_combout  & ( (\RegFile|read_data1[0]~175_combout  & (!\alu_b_mux|out[4]~0_combout  & ((!\Control|WideOr1~1_combout ) # (!\Control|Decoder1~0_combout )))) ) ) ) # ( 
// \alu_b_mux|out[0]~49_combout  & ( !\InstructionMemory|rom~57_combout  & ( (!\alu_b_mux|out[4]~0_combout  & (((\Control|WideOr1~1_combout  & \Control|Decoder1~0_combout )) # (\RegFile|read_data1[0]~175_combout ))) ) ) )

	.dataa(!\Control|WideOr1~1_combout ),
	.datab(!\RegFile|read_data1[0]~175_combout ),
	.datac(!\Control|Decoder1~0_combout ),
	.datad(!\alu_b_mux|out[4]~0_combout ),
	.datae(!\alu_b_mux|out[0]~49_combout ),
	.dataf(!\InstructionMemory|rom~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~0 .extended_lut = "off";
defparam \ALU|ShiftLeft0~0 .lut_mask = 64'h0000370000003200;
defparam \ALU|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N54
cyclonev_lcell_comb \ALU|LessThan1~7 (
// Equation(s):
// \ALU|LessThan1~7_combout  = ( \alu_a_mux|out[2]~2_combout  & ( !\ALU|LessThan1~6_combout  & ( (\alu_b_mux|out[2]~3_combout  & ((!\alu_b_mux|out[1]~2_combout  & (\ALU|ShiftLeft0~0_combout  & !\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[1]~2_combout  & 
// ((!\alu_a_mux|out[1]~1_combout ) # (\ALU|ShiftLeft0~0_combout ))))) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( !\ALU|LessThan1~6_combout  & ( (!\alu_b_mux|out[2]~3_combout  & ((!\alu_b_mux|out[1]~2_combout  & (\ALU|ShiftLeft0~0_combout  & 
// !\alu_a_mux|out[1]~1_combout )) # (\alu_b_mux|out[1]~2_combout  & ((!\alu_a_mux|out[1]~1_combout ) # (\ALU|ShiftLeft0~0_combout ))))) ) ) )

	.dataa(!\alu_b_mux|out[2]~3_combout ),
	.datab(!\alu_b_mux|out[1]~2_combout ),
	.datac(!\ALU|ShiftLeft0~0_combout ),
	.datad(!\alu_a_mux|out[1]~1_combout ),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\ALU|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~7 .extended_lut = "off";
defparam \ALU|LessThan1~7 .lut_mask = 64'h2A02150100000000;
defparam \ALU|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y22_N39
cyclonev_lcell_comb \ALU|LessThan1~8 (
// Equation(s):
// \ALU|LessThan1~8_combout  = ( \alu_a_mux|out[2]~2_combout  & ( !\alu_b_mux|out[4]~0_combout  & ( (!\alu_a_mux|out[3]~3_combout  & \alu_b_mux|out[3]~48_combout ) ) ) ) # ( !\alu_a_mux|out[2]~2_combout  & ( !\alu_b_mux|out[4]~0_combout  & ( 
// (!\alu_b_mux|out[2]~50_combout  & (!\alu_a_mux|out[3]~3_combout  & \alu_b_mux|out[3]~48_combout )) # (\alu_b_mux|out[2]~50_combout  & ((!\alu_a_mux|out[3]~3_combout ) # (\alu_b_mux|out[3]~48_combout ))) ) ) )

	.dataa(!\alu_b_mux|out[2]~50_combout ),
	.datab(!\alu_a_mux|out[3]~3_combout ),
	.datac(gnd),
	.datad(!\alu_b_mux|out[3]~48_combout ),
	.datae(!\alu_a_mux|out[2]~2_combout ),
	.dataf(!\alu_b_mux|out[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~8 .extended_lut = "off";
defparam \ALU|LessThan1~8 .lut_mask = 64'h44DD00CC00000000;
defparam \ALU|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y20_N18
cyclonev_lcell_comb \ALU|LessThan1~10 (
// Equation(s):
// \ALU|LessThan1~10_combout  = ( \ALU|LessThan1~7_combout  & ( \ALU|LessThan1~8_combout  & ( (!\ALU|LessThan1~9_combout  & ((!\ALU|Equal1~1_combout ) # ((!\alu_b_mux|out[4]~5_combout  & \alu_a_mux|out[4]~4_combout )))) ) ) ) # ( !\ALU|LessThan1~7_combout  & 
// ( \ALU|LessThan1~8_combout  & ( (!\ALU|LessThan1~9_combout  & ((!\ALU|Equal1~1_combout ) # ((!\alu_b_mux|out[4]~5_combout  & \alu_a_mux|out[4]~4_combout )))) ) ) ) # ( \ALU|LessThan1~7_combout  & ( !\ALU|LessThan1~8_combout  & ( (!\ALU|LessThan1~9_combout 
//  & ((!\ALU|Equal1~1_combout ) # ((!\alu_b_mux|out[4]~5_combout  & \alu_a_mux|out[4]~4_combout )))) ) ) ) # ( !\ALU|LessThan1~7_combout  & ( !\ALU|LessThan1~8_combout  & ( (!\ALU|LessThan1~9_combout  & ((!\alu_b_mux|out[4]~5_combout ) # 
// ((!\ALU|Equal1~1_combout ) # (\alu_a_mux|out[4]~4_combout )))) ) ) )

	.dataa(!\ALU|LessThan1~9_combout ),
	.datab(!\alu_b_mux|out[4]~5_combout ),
	.datac(!\alu_a_mux|out[4]~4_combout ),
	.datad(!\ALU|Equal1~1_combout ),
	.datae(!\ALU|LessThan1~7_combout ),
	.dataf(!\ALU|LessThan1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~10 .extended_lut = "off";
defparam \ALU|LessThan1~10 .lut_mask = 64'hAA8AAA08AA08AA08;
defparam \ALU|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N12
cyclonev_lcell_comb \ALU|LessThan1~20 (
// Equation(s):
// \ALU|LessThan1~20_combout  = ( \ALU|Equal1~3_combout  & ( \ALU|Equal1~2_combout  & ( ((!\ALU|LessThan1~12_combout ) # ((\ALU|Equal1~0_combout  & !\ALU|LessThan1~10_combout ))) # (\ALU|LessThan1~19_combout ) ) ) ) # ( \ALU|Equal1~3_combout  & ( 
// !\ALU|Equal1~2_combout  & ( \ALU|LessThan1~19_combout  ) ) )

	.dataa(!\ALU|Equal1~0_combout ),
	.datab(!\ALU|LessThan1~19_combout ),
	.datac(!\ALU|LessThan1~12_combout ),
	.datad(!\ALU|LessThan1~10_combout ),
	.datae(!\ALU|Equal1~3_combout ),
	.dataf(!\ALU|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~20 .extended_lut = "off";
defparam \ALU|LessThan1~20 .lut_mask = 64'h000033330000F7F3;
defparam \ALU|LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N42
cyclonev_lcell_comb \ALU|LessThan1~29 (
// Equation(s):
// \ALU|LessThan1~29_combout  = ( \ALU|LessThan1~25_combout  & ( \ALU|LessThan1~20_combout  & ( (\ALU|LessThan1~28_combout  & ((!\ALU|LessThan1~4_combout ) # ((!\alu_b_mux|out[22]~30_combout  & \alu_a_mux|out[22]~22_combout )))) ) ) ) # ( 
// !\ALU|LessThan1~25_combout  & ( \ALU|LessThan1~20_combout  & ( (\ALU|LessThan1~28_combout  & ((!\ALU|LessThan1~4_combout ) # ((!\alu_b_mux|out[22]~30_combout  & \alu_a_mux|out[22]~22_combout )))) ) ) ) # ( \ALU|LessThan1~25_combout  & ( 
// !\ALU|LessThan1~20_combout  & ( (\ALU|LessThan1~28_combout  & ((!\ALU|LessThan1~4_combout ) # ((!\alu_b_mux|out[22]~30_combout ) # (\alu_a_mux|out[22]~22_combout )))) ) ) ) # ( !\ALU|LessThan1~25_combout  & ( !\ALU|LessThan1~20_combout  & ( 
// (\ALU|LessThan1~28_combout  & ((!\ALU|LessThan1~4_combout ) # ((!\alu_b_mux|out[22]~30_combout  & \alu_a_mux|out[22]~22_combout )))) ) ) )

	.dataa(!\ALU|LessThan1~4_combout ),
	.datab(!\alu_b_mux|out[22]~30_combout ),
	.datac(!\alu_a_mux|out[22]~22_combout ),
	.datad(!\ALU|LessThan1~28_combout ),
	.datae(!\ALU|LessThan1~25_combout ),
	.dataf(!\ALU|LessThan1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~29 .extended_lut = "off";
defparam \ALU|LessThan1~29 .lut_mask = 64'h00AE00EF00AE00AE;
defparam \ALU|LessThan1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y19_N51
cyclonev_lcell_comb \ALU|O_out~4 (
// Equation(s):
// \ALU|O_out~4_combout  = ( \alu_a_mux|out[29]~29_combout  & ( \ALU|O_out~3_combout  & ( (\alu_b_mux|out[29]~43_combout  & (!\alu_a_mux|out[30]~30_combout  $ (\alu_b_mux|out[30]~45_combout ))) ) ) ) # ( !\alu_a_mux|out[29]~29_combout  & ( 
// \ALU|O_out~3_combout  & ( (!\alu_b_mux|out[29]~43_combout  & (!\alu_a_mux|out[30]~30_combout  $ (\alu_b_mux|out[30]~45_combout ))) ) ) )

	.dataa(!\alu_b_mux|out[29]~43_combout ),
	.datab(!\alu_a_mux|out[30]~30_combout ),
	.datac(!\alu_b_mux|out[30]~45_combout ),
	.datad(gnd),
	.datae(!\alu_a_mux|out[29]~29_combout ),
	.dataf(!\ALU|O_out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out~4 .extended_lut = "off";
defparam \ALU|O_out~4 .lut_mask = 64'h0000000082824141;
defparam \ALU|O_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y20_N27
cyclonev_lcell_comb \ALU|O_out~0 (
// Equation(s):
// \ALU|O_out~0_combout  = ( \alu_b_mux|out[0]~1_combout  & ( (!\Control|Selector10~3_combout ) # ((!\alu_a_mux|out[4]~4_combout  & (\ALU|Equal0~1_combout  & \ALU|Equal0~0_combout ))) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\ALU|Equal0~1_combout ),
	.datac(!\Control|Selector10~3_combout ),
	.datad(!\ALU|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out~0 .extended_lut = "off";
defparam \ALU|O_out~0 .lut_mask = 64'h00000000F0F2F0F2;
defparam \ALU|O_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N6
cyclonev_lcell_comb \ALU|ShiftRight1~5 (
// Equation(s):
// \ALU|ShiftRight1~5_combout  = ( \alu_b_mux|out[2]~3_combout  & ( \alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout ) # (\alu_b_mux|out[3]~4_combout ) ) ) ) # ( !\alu_b_mux|out[2]~3_combout  & ( \alu_a_mux|out[1]~1_combout  & ( 
// (\alu_b_mux|out[3]~4_combout  & \alu_a_mux|out[0]~0_combout ) ) ) ) # ( \alu_b_mux|out[2]~3_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[0]~1_combout )) # (\alu_a_mux|out[0]~0_combout  & 
// ((\alu_b_mux|out[1]~2_combout ))) ) ) ) # ( !\alu_b_mux|out[2]~3_combout  & ( !\alu_a_mux|out[1]~1_combout  & ( (!\alu_a_mux|out[0]~0_combout  & (\alu_b_mux|out[0]~1_combout )) # (\alu_a_mux|out[0]~0_combout  & ((\alu_b_mux|out[1]~2_combout ))) ) ) )

	.dataa(!\alu_b_mux|out[3]~4_combout ),
	.datab(!\alu_a_mux|out[0]~0_combout ),
	.datac(!\alu_b_mux|out[0]~1_combout ),
	.datad(!\alu_b_mux|out[1]~2_combout ),
	.datae(!\alu_b_mux|out[2]~3_combout ),
	.dataf(!\alu_a_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~5 .extended_lut = "off";
defparam \ALU|ShiftRight1~5 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \ALU|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y22_N0
cyclonev_lcell_comb \ALU|ShiftRight1~9 (
// Equation(s):
// \ALU|ShiftRight1~9_combout  = ( \alu_a_mux|out[3]~3_combout  & ( \ALU|ShiftRight1~8_combout  & ( (\alu_a_mux|out[2]~2_combout ) # (\ALU|ShiftRight1~7_combout ) ) ) ) # ( !\alu_a_mux|out[3]~3_combout  & ( \ALU|ShiftRight1~8_combout  & ( 
// (!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~5_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~6_combout )) ) ) ) # ( \alu_a_mux|out[3]~3_combout  & ( !\ALU|ShiftRight1~8_combout  & ( (\ALU|ShiftRight1~7_combout  & 
// !\alu_a_mux|out[2]~2_combout ) ) ) ) # ( !\alu_a_mux|out[3]~3_combout  & ( !\ALU|ShiftRight1~8_combout  & ( (!\alu_a_mux|out[2]~2_combout  & ((\ALU|ShiftRight1~5_combout ))) # (\alu_a_mux|out[2]~2_combout  & (\ALU|ShiftRight1~6_combout )) ) ) )

	.dataa(!\ALU|ShiftRight1~6_combout ),
	.datab(!\ALU|ShiftRight1~7_combout ),
	.datac(!\ALU|ShiftRight1~5_combout ),
	.datad(!\alu_a_mux|out[2]~2_combout ),
	.datae(!\alu_a_mux|out[3]~3_combout ),
	.dataf(!\ALU|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight1~9 .extended_lut = "off";
defparam \ALU|ShiftRight1~9 .lut_mask = 64'h0F5533000F5533FF;
defparam \ALU|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N18
cyclonev_lcell_comb \ALU|O_out~1 (
// Equation(s):
// \ALU|O_out~1_combout  = ( \ALU|ShiftRight1~9_combout  & ( (!\Control|Selector9~5_combout  & ((!\alu_a_mux|out[4]~4_combout ) # ((\ALU|ShiftRight1~4_combout )))) # (\Control|Selector9~5_combout  & (((\ALU|O_out~0_combout )))) ) ) # ( 
// !\ALU|ShiftRight1~9_combout  & ( (!\Control|Selector9~5_combout  & (\alu_a_mux|out[4]~4_combout  & (\ALU|ShiftRight1~4_combout ))) # (\Control|Selector9~5_combout  & (((\ALU|O_out~0_combout )))) ) )

	.dataa(!\alu_a_mux|out[4]~4_combout ),
	.datab(!\ALU|ShiftRight1~4_combout ),
	.datac(!\Control|Selector9~5_combout ),
	.datad(!\ALU|O_out~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out~1 .extended_lut = "off";
defparam \ALU|O_out~1 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \ALU|O_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y20_N45
cyclonev_lcell_comb \ALU|O_out~2 (
// Equation(s):
// \ALU|O_out~2_combout  = ( !\ALU|Equal4~0_combout  & ( (!\ALU|Equal5~0_combout  & ((\ALU|O_out~1_combout ))) # (\ALU|Equal5~0_combout  & (\alu_a_mux|out[0]~0_combout )) ) )

	.dataa(!\alu_a_mux|out[0]~0_combout ),
	.datab(gnd),
	.datac(!\ALU|Equal5~0_combout ),
	.datad(!\ALU|O_out~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out~2 .extended_lut = "off";
defparam \ALU|O_out~2 .lut_mask = 64'h05F505F500000000;
defparam \ALU|O_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y19_N36
cyclonev_lcell_comb \ALU|O_out[0]~9 (
// Equation(s):
// \ALU|O_out[0]~9_combout  = ( \ALU|O_out~4_combout  & ( \ALU|O_out~2_combout  & ( (!\ALU|Equal2~0_combout ) # (\ALU|O_out[0]~8_combout ) ) ) ) # ( !\ALU|O_out~4_combout  & ( \ALU|O_out~2_combout  & ( (!\ALU|Equal2~0_combout ) # (\ALU|O_out[0]~8_combout ) ) 
// ) ) # ( \ALU|O_out~4_combout  & ( !\ALU|O_out~2_combout  & ( ((!\ALU|Equal2~0_combout  & ((!\ALU|O_out~6_combout ) # (!\ALU|LessThan1~29_combout )))) # (\ALU|O_out[0]~8_combout ) ) ) ) # ( !\ALU|O_out~4_combout  & ( !\ALU|O_out~2_combout  & ( 
// ((!\ALU|Equal2~0_combout  & !\ALU|O_out~6_combout )) # (\ALU|O_out[0]~8_combout ) ) ) )

	.dataa(!\ALU|Equal2~0_combout ),
	.datab(!\ALU|O_out~6_combout ),
	.datac(!\ALU|O_out[0]~8_combout ),
	.datad(!\ALU|LessThan1~29_combout ),
	.datae(!\ALU|O_out~4_combout ),
	.dataf(!\ALU|O_out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|O_out[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|O_out[0]~9 .extended_lut = "off";
defparam \ALU|O_out[0]~9 .lut_mask = 64'h8F8FAF8FAFAFAFAF;
defparam \ALU|O_out[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N0
cyclonev_lcell_comb \LoadExt|Mux0~5 (
// Equation(s):
// \LoadExt|Mux0~5_combout  = ( \LoadExt|Mux0~1_combout  & ( (!\LoadExt|Mux0~3_combout  & !\LoadExt|Mux0~4_combout ) ) ) # ( !\LoadExt|Mux0~1_combout  & ( (!\ALU|O_out[0]~9_combout  & (!\LoadExt|Mux0~3_combout  & !\LoadExt|Mux0~4_combout )) ) )

	.dataa(!\ALU|O_out[0]~9_combout ),
	.datab(gnd),
	.datac(!\LoadExt|Mux0~3_combout ),
	.datad(!\LoadExt|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\LoadExt|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LoadExt|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LoadExt|Mux0~5 .extended_lut = "off";
defparam \LoadExt|Mux0~5 .lut_mask = 64'hA000A000F000F000;
defparam \LoadExt|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N24
cyclonev_lcell_comb \DataMem|Selector24~3 (
// Equation(s):
// \DataMem|Selector24~3_combout  = ( \DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7  & ( \DataMem|ser|Equal0~1_combout  & ( (\DataMem|ser|Equal0~0_combout  & ((!\ALU|O_out[31]~213_combout ) # ((\DataMem|ser|s_rden_out~0_combout  & 
// \serial_in[7]~input_o )))) ) ) ) # ( !\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7  & ( \DataMem|ser|Equal0~1_combout  & ( (\DataMem|ser|s_rden_out~0_combout  & (\ALU|O_out[31]~213_combout  & (\DataMem|ser|Equal0~0_combout  & 
// \serial_in[7]~input_o ))) ) ) )

	.dataa(!\DataMem|ser|s_rden_out~0_combout ),
	.datab(!\ALU|O_out[31]~213_combout ),
	.datac(!\DataMem|ser|Equal0~0_combout ),
	.datad(!\serial_in[7]~input_o ),
	.datae(!\DataMem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\DataMem|ser|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector24~3 .extended_lut = "off";
defparam \DataMem|Selector24~3 .lut_mask = 64'h0000000000010C0D;
defparam \DataMem|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N18
cyclonev_lcell_comb \DataMem|Selector24~2 (
// Equation(s):
// \DataMem|Selector24~2_combout  = ( \DataMem|Equal0~6_combout  & ( \DataMem|Selector24~3_combout  & ( ((\DataMem|Equal0~2_combout  & (\DataMem|Equal0~10_combout  & \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ))) # 
// (\DataMem|ser|Equal0~3_combout ) ) ) ) # ( !\DataMem|Equal0~6_combout  & ( \DataMem|Selector24~3_combout  & ( \DataMem|ser|Equal0~3_combout  ) ) ) # ( \DataMem|Equal0~6_combout  & ( !\DataMem|Selector24~3_combout  & ( (\DataMem|Equal0~2_combout  & 
// (\DataMem|Equal0~10_combout  & \DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 )) ) ) )

	.dataa(!\DataMem|ser|Equal0~3_combout ),
	.datab(!\DataMem|Equal0~2_combout ),
	.datac(!\DataMem|Equal0~10_combout ),
	.datad(!\DataMem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\DataMem|Equal0~6_combout ),
	.dataf(!\DataMem|Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|Selector24~2 .extended_lut = "off";
defparam \DataMem|Selector24~2 .lut_mask = 64'h0000000355555557;
defparam \DataMem|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N54
cyclonev_lcell_comb \pc_to_reg_mux|out[7]~30 (
// Equation(s):
// \pc_to_reg_mux|out[7]~30_combout  = ( \DataMem|Selector8~0_combout  & ( \DataMem|Selector24~2_combout  & ( ((\pc_to_reg_mux|out[15]~29_combout ) # (\Control|LoadType[1]~0_combout )) # (\ALU|O_out[7]~236_combout ) ) ) ) # ( !\DataMem|Selector8~0_combout  & 
// ( \DataMem|Selector24~2_combout  & ( (!\Control|LoadType[1]~0_combout  & (((\pc_to_reg_mux|out[15]~29_combout ) # (\ALU|O_out[7]~236_combout )))) # (\Control|LoadType[1]~0_combout  & (\ALU|O_out[1]~29_combout )) ) ) ) # ( \DataMem|Selector8~0_combout  & ( 
// !\DataMem|Selector24~2_combout  & ( (!\Control|LoadType[1]~0_combout  & (((\ALU|O_out[7]~236_combout  & !\pc_to_reg_mux|out[15]~29_combout )))) # (\Control|LoadType[1]~0_combout  & (!\ALU|O_out[1]~29_combout )) ) ) ) # ( !\DataMem|Selector8~0_combout  & ( 
// !\DataMem|Selector24~2_combout  & ( (\ALU|O_out[7]~236_combout  & (!\Control|LoadType[1]~0_combout  & !\pc_to_reg_mux|out[15]~29_combout )) ) ) )

	.dataa(!\ALU|O_out[1]~29_combout ),
	.datab(!\ALU|O_out[7]~236_combout ),
	.datac(!\Control|LoadType[1]~0_combout ),
	.datad(!\pc_to_reg_mux|out[15]~29_combout ),
	.datae(!\DataMem|Selector8~0_combout ),
	.dataf(!\DataMem|Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[7]~30 .extended_lut = "off";
defparam \pc_to_reg_mux|out[7]~30 .lut_mask = 64'h30003A0A35F53FFF;
defparam \pc_to_reg_mux|out[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N51
cyclonev_lcell_comb \pc_to_reg_mux|out[7]~31 (
// Equation(s):
// \pc_to_reg_mux|out[7]~31_combout  = ( \LoadExt|Mux0~5_combout  & ( \pc_to_reg_mux|out[7]~30_combout  & ( (!\Control|Selector12~0_combout  & (((!\Control|LoadType[1]~0_combout )) # (\pc_to_reg_mux|out[15]~29_combout ))) # (\Control|Selector12~0_combout  & 
// (((\PCAdder|Add0~21_sumout )))) ) ) ) # ( !\LoadExt|Mux0~5_combout  & ( \pc_to_reg_mux|out[7]~30_combout  & ( (!\Control|Selector12~0_combout ) # (\PCAdder|Add0~21_sumout ) ) ) ) # ( \LoadExt|Mux0~5_combout  & ( !\pc_to_reg_mux|out[7]~30_combout  & ( 
// (\PCAdder|Add0~21_sumout  & \Control|Selector12~0_combout ) ) ) ) # ( !\LoadExt|Mux0~5_combout  & ( !\pc_to_reg_mux|out[7]~30_combout  & ( (!\Control|Selector12~0_combout  & (!\pc_to_reg_mux|out[15]~29_combout  & (\Control|LoadType[1]~0_combout ))) # 
// (\Control|Selector12~0_combout  & (((\PCAdder|Add0~21_sumout )))) ) ) )

	.dataa(!\pc_to_reg_mux|out[15]~29_combout ),
	.datab(!\Control|LoadType[1]~0_combout ),
	.datac(!\PCAdder|Add0~21_sumout ),
	.datad(!\Control|Selector12~0_combout ),
	.datae(!\LoadExt|Mux0~5_combout ),
	.dataf(!\pc_to_reg_mux|out[7]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[7]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[7]~31 .extended_lut = "off";
defparam \pc_to_reg_mux|out[7]~31 .lut_mask = 64'h220F000FFF0FDD0F;
defparam \pc_to_reg_mux|out[7]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N36
cyclonev_lcell_comb \RegFile|registers[27][7]~feeder (
// Equation(s):
// \RegFile|registers[27][7]~feeder_combout  = ( \pc_to_reg_mux|out[7]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_to_reg_mux|out[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|registers[27][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|registers[27][7]~feeder .extended_lut = "off";
defparam \RegFile|registers[27][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RegFile|registers[27][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y28_N38
dffeas \RegFile|registers[27][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\RegFile|registers[27][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[27][7] .is_wysiwyg = "true";
defparam \RegFile|registers[27][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N21
cyclonev_lcell_comb \RegFile|read_data1[7]~38 (
// Equation(s):
// \RegFile|read_data1[7]~38_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[27][7]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[26][7]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[25][7]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[24][7]~q  ) ) )

	.dataa(!\RegFile|registers[27][7]~q ),
	.datab(!\RegFile|registers[24][7]~q ),
	.datac(!\RegFile|registers[26][7]~q ),
	.datad(!\RegFile|registers[25][7]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[7]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[7]~38 .extended_lut = "off";
defparam \RegFile|read_data1[7]~38 .lut_mask = 64'h333300FF0F0F5555;
defparam \RegFile|read_data1[7]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y27_N48
cyclonev_lcell_comb \RegFile|read_data1[7]~40 (
// Equation(s):
// \RegFile|read_data1[7]~40_combout  = ( \RegFile|registers[7][7]~q  & ( \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[6][7]~q ) # (\InstructionMemory|rom~159_combout ) ) ) ) # ( !\RegFile|registers[7][7]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & \RegFile|registers[6][7]~q ) ) ) ) # ( \RegFile|registers[7][7]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[4][7]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[5][7]~q )) ) ) ) # ( !\RegFile|registers[7][7]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// ((\RegFile|registers[4][7]~q ))) # (\InstructionMemory|rom~159_combout  & (\RegFile|registers[5][7]~q )) ) ) )

	.dataa(!\RegFile|registers[5][7]~q ),
	.datab(!\InstructionMemory|rom~159_combout ),
	.datac(!\RegFile|registers[4][7]~q ),
	.datad(!\RegFile|registers[6][7]~q ),
	.datae(!\RegFile|registers[7][7]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[7]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[7]~40 .extended_lut = "off";
defparam \RegFile|read_data1[7]~40 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \RegFile|read_data1[7]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y25_N30
cyclonev_lcell_comb \RegFile|read_data1[7]~41 (
// Equation(s):
// \RegFile|read_data1[7]~41_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[3][7]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[2][7]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[1][7]~q  ) ) )

	.dataa(!\RegFile|registers[1][7]~q ),
	.datab(!\RegFile|registers[2][7]~q ),
	.datac(!\RegFile|registers[3][7]~q ),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[7]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[7]~41 .extended_lut = "off";
defparam \RegFile|read_data1[7]~41 .lut_mask = 64'h0000555533330F0F;
defparam \RegFile|read_data1[7]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y28_N33
cyclonev_lcell_comb \RegFile|read_data1[7]~39 (
// Equation(s):
// \RegFile|read_data1[7]~39_combout  = ( \InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( \RegFile|registers[31][7]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[30][7]~q  ) ) ) # ( \InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( \RegFile|registers[29][7]~q  ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( !\InstructionMemory|rom~169_combout  & ( 
// \RegFile|registers[28][7]~q  ) ) )

	.dataa(!\RegFile|registers[30][7]~q ),
	.datab(!\RegFile|registers[31][7]~q ),
	.datac(!\RegFile|registers[28][7]~q ),
	.datad(!\RegFile|registers[29][7]~q ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[7]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[7]~39 .extended_lut = "off";
defparam \RegFile|read_data1[7]~39 .lut_mask = 64'h0F0F00FF55553333;
defparam \RegFile|read_data1[7]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N9
cyclonev_lcell_comb \RegFile|read_data1[7]~42 (
// Equation(s):
// \RegFile|read_data1[7]~42_combout  = ( \RegFile|read_data1[7]~41_combout  & ( \RegFile|read_data1[7]~39_combout  & ( (!\InstructionMemory|rom~179_combout  & (((!\InstructionMemory|rom~174_combout ) # (\RegFile|read_data1[7]~40_combout )))) # 
// (\InstructionMemory|rom~179_combout  & (((\InstructionMemory|rom~174_combout )) # (\RegFile|read_data1[7]~38_combout ))) ) ) ) # ( !\RegFile|read_data1[7]~41_combout  & ( \RegFile|read_data1[7]~39_combout  & ( (!\InstructionMemory|rom~179_combout  & 
// (((\RegFile|read_data1[7]~40_combout  & \InstructionMemory|rom~174_combout )))) # (\InstructionMemory|rom~179_combout  & (((\InstructionMemory|rom~174_combout )) # (\RegFile|read_data1[7]~38_combout ))) ) ) ) # ( \RegFile|read_data1[7]~41_combout  & ( 
// !\RegFile|read_data1[7]~39_combout  & ( (!\InstructionMemory|rom~179_combout  & (((!\InstructionMemory|rom~174_combout ) # (\RegFile|read_data1[7]~40_combout )))) # (\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[7]~38_combout  & 
// ((!\InstructionMemory|rom~174_combout )))) ) ) ) # ( !\RegFile|read_data1[7]~41_combout  & ( !\RegFile|read_data1[7]~39_combout  & ( (!\InstructionMemory|rom~179_combout  & (((\RegFile|read_data1[7]~40_combout  & \InstructionMemory|rom~174_combout )))) # 
// (\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[7]~38_combout  & ((!\InstructionMemory|rom~174_combout )))) ) ) )

	.dataa(!\RegFile|read_data1[7]~38_combout ),
	.datab(!\InstructionMemory|rom~179_combout ),
	.datac(!\RegFile|read_data1[7]~40_combout ),
	.datad(!\InstructionMemory|rom~174_combout ),
	.datae(!\RegFile|read_data1[7]~41_combout ),
	.dataf(!\RegFile|read_data1[7]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[7]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[7]~42 .extended_lut = "off";
defparam \RegFile|read_data1[7]~42 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \RegFile|read_data1[7]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N0
cyclonev_lcell_comb \pc_mux|Mux24~0 (
// Equation(s):
// \pc_mux|Mux24~0_combout  = ( !\pc_src[1]~2_combout  & ( (((!\pc_src[0]~1_combout  & ((\PCAdder|Add0~21_sumout ))) # (\pc_src[0]~1_combout  & (\branch_adder|Add0~21_sumout )))) ) ) # ( \pc_src[1]~2_combout  & ( ((!\pc_src[0]~1_combout  & 
// (\InstructionMemory|rom~46_combout )) # (\pc_src[0]~1_combout  & (((!\RegFile|Equal0~0_combout  & \RegFile|read_data1[7]~42_combout ))))) ) )

	.dataa(!\branch_adder|Add0~21_sumout ),
	.datab(!\InstructionMemory|rom~46_combout ),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(!\RegFile|read_data1[7]~42_combout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(!\PCAdder|Add0~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux24~0 .extended_lut = "on";
defparam \pc_mux|Mux24~0 .lut_mask = 64'h0F0F3333555500F0;
defparam \pc_mux|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N15
cyclonev_lcell_comb \PC|pc_out[7]~5 (
// Equation(s):
// \PC|pc_out[7]~5_combout  = ( !\pc_mux|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_mux|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|pc_out[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|pc_out[7]~5 .extended_lut = "off";
defparam \PC|pc_out[7]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC|pc_out[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y25_N17
dffeas \PC|pc_out[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|pc_out[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[7] .is_wysiwyg = "true";
defparam \PC|pc_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N30
cyclonev_lcell_comb \InstructionMemory|rom~347 (
// Equation(s):
// \InstructionMemory|rom~347_combout  = ( !\PC|pc_out [4] & ( \PC|pc_out [8] & ( (\PC|pc_out [2] & (!\PC|pc_out [3] & (!\PC|pc_out [10] & !\PC|pc_out [7]))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [10] & (!\PC|pc_out [7] & 
// ((!\PC|pc_out [3]) # (\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [3] & (\PC|pc_out [7] & (!\PC|pc_out [2] $ (\PC|pc_out [10])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [10]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~347 .extended_lut = "off";
defparam \InstructionMemory|rom~347 .lut_mask = 64'h0084D00040000000;
defparam \InstructionMemory|rom~347 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N24
cyclonev_lcell_comb \InstructionMemory|rom~199 (
// Equation(s):
// \InstructionMemory|rom~199_combout  = ( \InstructionMemory|rom~347_combout  & ( (\PC|pc_out [9] & (!\PC|pc_out [6] & !\PC|pc_out [5])) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(gnd),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [5]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~347_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~199 .extended_lut = "off";
defparam \InstructionMemory|rom~199 .lut_mask = 64'h0000000050005000;
defparam \InstructionMemory|rom~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N12
cyclonev_lcell_comb \InstructionMemory|rom~200 (
// Equation(s):
// \InstructionMemory|rom~200_combout  = ( \InstructionMemory|rom~194_combout  & ( \InstructionMemory|rom~198_combout  & ( \PC|pc_out [11] ) ) ) # ( !\InstructionMemory|rom~194_combout  & ( \InstructionMemory|rom~198_combout  & ( \PC|pc_out [11] ) ) ) # ( 
// \InstructionMemory|rom~194_combout  & ( !\InstructionMemory|rom~198_combout  & ( (\PC|pc_out [11] & (((\InstructionMemory|rom~196_combout ) # (\InstructionMemory|rom~197_combout )) # (\InstructionMemory|rom~199_combout ))) ) ) ) # ( 
// !\InstructionMemory|rom~194_combout  & ( !\InstructionMemory|rom~198_combout  & ( (\InstructionMemory|rom~199_combout  & \PC|pc_out [11]) ) ) )

	.dataa(!\InstructionMemory|rom~199_combout ),
	.datab(!\PC|pc_out [11]),
	.datac(!\InstructionMemory|rom~197_combout ),
	.datad(!\InstructionMemory|rom~196_combout ),
	.datae(!\InstructionMemory|rom~194_combout ),
	.dataf(!\InstructionMemory|rom~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~200 .extended_lut = "off";
defparam \InstructionMemory|rom~200 .lut_mask = 64'h1111133333333333;
defparam \InstructionMemory|rom~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y25_N18
cyclonev_lcell_comb \InstructionMemory|data_out[28]~3 (
// Equation(s):
// \InstructionMemory|data_out[28]~3_combout  = ( \InstructionMemory|rom~200_combout  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|data_out[28]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|data_out[28]~3 .extended_lut = "off";
defparam \InstructionMemory|data_out[28]~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \InstructionMemory|data_out[28]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y27_N48
cyclonev_lcell_comb \Control|Selector12~0 (
// Equation(s):
// \Control|Selector12~0_combout  = ( \InstructionMemory|rom~4_combout  & ( \InstructionMemory|data_out[27]~2_combout  & ( (!\InstructionMemory|data_out[28]~3_combout  & (!\Control|Selector6~0_combout  & \InstructionMemory|data_out[26]~1_combout )) ) ) ) # ( 
// !\InstructionMemory|rom~4_combout  & ( \InstructionMemory|data_out[27]~2_combout  & ( (!\InstructionMemory|data_out[28]~3_combout  & (!\Control|Selector6~0_combout  & \InstructionMemory|data_out[26]~1_combout )) ) ) ) # ( \InstructionMemory|rom~4_combout  
// & ( !\InstructionMemory|data_out[27]~2_combout  & ( (!\InstructionMemory|data_out[28]~3_combout  & (\Control|Decoder0~2_combout  & (!\Control|Selector6~0_combout  & !\InstructionMemory|data_out[26]~1_combout ))) ) ) )

	.dataa(!\InstructionMemory|data_out[28]~3_combout ),
	.datab(!\Control|Decoder0~2_combout ),
	.datac(!\Control|Selector6~0_combout ),
	.datad(!\InstructionMemory|data_out[26]~1_combout ),
	.datae(!\InstructionMemory|rom~4_combout ),
	.dataf(!\InstructionMemory|data_out[27]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector12~0 .extended_lut = "off";
defparam \Control|Selector12~0 .lut_mask = 64'h0000200000A000A0;
defparam \Control|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N30
cyclonev_lcell_comb \pc_to_reg_mux|out[10]~40 (
// Equation(s):
// \pc_to_reg_mux|out[10]~40_combout  = ( \DataMem|Selector5~0_combout  & ( ((!\pc_to_reg_mux|out[15]~29_combout  & (\ALU|O_out[10]~228_combout )) # (\pc_to_reg_mux|out[15]~29_combout  & ((\DataMem|Selector21~0_combout )))) # 
// (\pc_to_reg_mux|out[8]~32_combout ) ) ) # ( !\DataMem|Selector5~0_combout  & ( (!\pc_to_reg_mux|out[8]~32_combout  & ((!\pc_to_reg_mux|out[15]~29_combout  & (\ALU|O_out[10]~228_combout )) # (\pc_to_reg_mux|out[15]~29_combout  & 
// ((\DataMem|Selector21~0_combout ))))) ) )

	.dataa(!\pc_to_reg_mux|out[8]~32_combout ),
	.datab(!\pc_to_reg_mux|out[15]~29_combout ),
	.datac(!\ALU|O_out[10]~228_combout ),
	.datad(!\DataMem|Selector21~0_combout ),
	.datae(gnd),
	.dataf(!\DataMem|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[10]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[10]~40 .extended_lut = "off";
defparam \pc_to_reg_mux|out[10]~40 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \pc_to_reg_mux|out[10]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y22_N12
cyclonev_lcell_comb \pc_to_reg_mux|out[10]~41 (
// Equation(s):
// \pc_to_reg_mux|out[10]~41_combout  = ( \pc_to_reg_mux|out[10]~40_combout  & ( \pc_to_reg_mux|out[8]~36_combout  ) ) # ( !\pc_to_reg_mux|out[10]~40_combout  & ( \pc_to_reg_mux|out[8]~36_combout  ) ) # ( \pc_to_reg_mux|out[10]~40_combout  & ( 
// !\pc_to_reg_mux|out[8]~36_combout  & ( ((\Control|Selector12~0_combout  & \PCAdder|Add0~33_sumout )) # (\pc_to_reg_mux|out[8]~34_combout ) ) ) ) # ( !\pc_to_reg_mux|out[10]~40_combout  & ( !\pc_to_reg_mux|out[8]~36_combout  & ( 
// (\Control|Selector12~0_combout  & \PCAdder|Add0~33_sumout ) ) ) )

	.dataa(!\Control|Selector12~0_combout ),
	.datab(!\PCAdder|Add0~33_sumout ),
	.datac(!\pc_to_reg_mux|out[8]~34_combout ),
	.datad(gnd),
	.datae(!\pc_to_reg_mux|out[10]~40_combout ),
	.dataf(!\pc_to_reg_mux|out[8]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_to_reg_mux|out[10]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_to_reg_mux|out[10]~41 .extended_lut = "off";
defparam \pc_to_reg_mux|out[10]~41 .lut_mask = 64'h11111F1FFFFFFFFF;
defparam \pc_to_reg_mux|out[10]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N17
dffeas \RegFile|registers[25][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_to_reg_mux|out[10]~41_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|registers[25][10] .is_wysiwyg = "true";
defparam \RegFile|registers[25][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y24_N0
cyclonev_lcell_comb \RegFile|read_data1[10]~54 (
// Equation(s):
// \RegFile|read_data1[10]~54_combout  = ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[26][10]~q  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[25][10]~q )) # (\InstructionMemory|rom~169_combout  & 
// ((\RegFile|registers[27][10]~q ))) ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[26][10]~q  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[24][10]~q ) ) ) ) # ( \InstructionMemory|rom~159_combout  & ( 
// !\RegFile|registers[26][10]~q  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[25][10]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[27][10]~q ))) ) ) ) # ( !\InstructionMemory|rom~159_combout  & ( 
// !\RegFile|registers[26][10]~q  & ( (\RegFile|registers[24][10]~q  & !\InstructionMemory|rom~169_combout ) ) ) )

	.dataa(!\RegFile|registers[25][10]~q ),
	.datab(!\RegFile|registers[24][10]~q ),
	.datac(!\RegFile|registers[27][10]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(!\InstructionMemory|rom~159_combout ),
	.dataf(!\RegFile|registers[26][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[10]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[10]~54 .extended_lut = "off";
defparam \RegFile|read_data1[10]~54 .lut_mask = 64'h3300550F33FF550F;
defparam \RegFile|read_data1[10]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y24_N39
cyclonev_lcell_comb \RegFile|read_data1[10]~56 (
// Equation(s):
// \RegFile|read_data1[10]~56_combout  = ( \RegFile|registers[7][10]~q  & ( \InstructionMemory|rom~169_combout  & ( (\InstructionMemory|rom~159_combout ) # (\RegFile|registers[6][10]~q ) ) ) ) # ( !\RegFile|registers[7][10]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[6][10]~q  & !\InstructionMemory|rom~159_combout ) ) ) ) # ( \RegFile|registers[7][10]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[4][10]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[5][10]~q ))) ) ) ) # ( !\RegFile|registers[7][10]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[4][10]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[5][10]~q ))) ) ) )

	.dataa(!\RegFile|registers[4][10]~q ),
	.datab(!\RegFile|registers[6][10]~q ),
	.datac(!\InstructionMemory|rom~159_combout ),
	.datad(!\RegFile|registers[5][10]~q ),
	.datae(!\RegFile|registers[7][10]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[10]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[10]~56 .extended_lut = "off";
defparam \RegFile|read_data1[10]~56 .lut_mask = 64'h505F505F30303F3F;
defparam \RegFile|read_data1[10]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y26_N42
cyclonev_lcell_comb \RegFile|read_data1[10]~55 (
// Equation(s):
// \RegFile|read_data1[10]~55_combout  = ( \RegFile|registers[31][10]~q  & ( \InstructionMemory|rom~169_combout  & ( (\InstructionMemory|rom~159_combout ) # (\RegFile|registers[30][10]~q ) ) ) ) # ( !\RegFile|registers[31][10]~q  & ( 
// \InstructionMemory|rom~169_combout  & ( (\RegFile|registers[30][10]~q  & !\InstructionMemory|rom~159_combout ) ) ) ) # ( \RegFile|registers[31][10]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[28][10]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[29][10]~q ))) ) ) ) # ( !\RegFile|registers[31][10]~q  & ( !\InstructionMemory|rom~169_combout  & ( (!\InstructionMemory|rom~159_combout  & 
// (\RegFile|registers[28][10]~q )) # (\InstructionMemory|rom~159_combout  & ((\RegFile|registers[29][10]~q ))) ) ) )

	.dataa(!\RegFile|registers[28][10]~q ),
	.datab(!\RegFile|registers[30][10]~q ),
	.datac(!\InstructionMemory|rom~159_combout ),
	.datad(!\RegFile|registers[29][10]~q ),
	.datae(!\RegFile|registers[31][10]~q ),
	.dataf(!\InstructionMemory|rom~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[10]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[10]~55 .extended_lut = "off";
defparam \RegFile|read_data1[10]~55 .lut_mask = 64'h505F505F30303F3F;
defparam \RegFile|read_data1[10]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y22_N30
cyclonev_lcell_comb \RegFile|read_data1[10]~57 (
// Equation(s):
// \RegFile|read_data1[10]~57_combout  = ( \RegFile|registers[2][10]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][10]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[3][10]~q 
// ))) ) ) ) # ( !\RegFile|registers[2][10]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][10]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[3][10]~q ))) ) ) ) # ( 
// \RegFile|registers[2][10]~q  & ( !\InstructionMemory|rom~159_combout  & ( \InstructionMemory|rom~169_combout  ) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~169_combout ),
	.datac(!\RegFile|registers[1][10]~q ),
	.datad(!\RegFile|registers[3][10]~q ),
	.datae(!\RegFile|registers[2][10]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[10]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[10]~57 .extended_lut = "off";
defparam \RegFile|read_data1[10]~57 .lut_mask = 64'h000033330C3F0C3F;
defparam \RegFile|read_data1[10]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y24_N30
cyclonev_lcell_comb \RegFile|read_data1[10]~58 (
// Equation(s):
// \RegFile|read_data1[10]~58_combout  = ( \RegFile|read_data1[10]~55_combout  & ( \RegFile|read_data1[10]~57_combout  & ( (!\InstructionMemory|rom~179_combout  & ((!\InstructionMemory|rom~174_combout ) # (\RegFile|read_data1[10]~56_combout ))) # 
// (\InstructionMemory|rom~179_combout  & ((\InstructionMemory|rom~174_combout ))) ) ) ) # ( !\RegFile|read_data1[10]~55_combout  & ( \RegFile|read_data1[10]~57_combout  & ( (!\InstructionMemory|rom~179_combout  & ((!\InstructionMemory|rom~174_combout ) # 
// (\RegFile|read_data1[10]~56_combout ))) ) ) ) # ( \RegFile|read_data1[10]~55_combout  & ( !\RegFile|read_data1[10]~57_combout  & ( (\InstructionMemory|rom~174_combout  & ((\InstructionMemory|rom~179_combout ) # (\RegFile|read_data1[10]~56_combout ))) ) ) 
// ) # ( !\RegFile|read_data1[10]~55_combout  & ( !\RegFile|read_data1[10]~57_combout  & ( (\RegFile|read_data1[10]~56_combout  & (!\InstructionMemory|rom~179_combout  & \InstructionMemory|rom~174_combout )) ) ) )

	.dataa(gnd),
	.datab(!\RegFile|read_data1[10]~56_combout ),
	.datac(!\InstructionMemory|rom~179_combout ),
	.datad(!\InstructionMemory|rom~174_combout ),
	.datae(!\RegFile|read_data1[10]~55_combout ),
	.dataf(!\RegFile|read_data1[10]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[10]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[10]~58 .extended_lut = "off";
defparam \RegFile|read_data1[10]~58 .lut_mask = 64'h0030003FF030F03F;
defparam \RegFile|read_data1[10]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y24_N21
cyclonev_lcell_comb \RegFile|read_data1[10]~59 (
// Equation(s):
// \RegFile|read_data1[10]~59_combout  = ( \RegFile|read_data1[11]~53_combout  & ( \RegFile|read_data1[10]~58_combout  & ( !\RegFile|Equal0~0_combout  ) ) ) # ( !\RegFile|read_data1[11]~53_combout  & ( \RegFile|read_data1[10]~58_combout  & ( 
// !\RegFile|Equal0~0_combout  ) ) ) # ( \RegFile|read_data1[11]~53_combout  & ( !\RegFile|read_data1[10]~58_combout  & ( (\RegFile|read_data1[10]~54_combout  & !\RegFile|Equal0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RegFile|read_data1[10]~54_combout ),
	.datac(gnd),
	.datad(!\RegFile|Equal0~0_combout ),
	.datae(!\RegFile|read_data1[11]~53_combout ),
	.dataf(!\RegFile|read_data1[10]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[10]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[10]~59 .extended_lut = "off";
defparam \RegFile|read_data1[10]~59 .lut_mask = 64'h00003300FF00FF00;
defparam \RegFile|read_data1[10]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y25_N6
cyclonev_lcell_comb \pc_mux|Mux21~0 (
// Equation(s):
// \pc_mux|Mux21~0_combout  = ( \PCAdder|Add0~33_sumout  & ( \pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout  & ((!\branch_adder|Add0~33_sumout ))) # (\pc_src[1]~2_combout  & (!\RegFile|read_data1[10]~59_combout )) ) ) ) # ( !\PCAdder|Add0~33_sumout  & ( 
// \pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout  & ((!\branch_adder|Add0~33_sumout ))) # (\pc_src[1]~2_combout  & (!\RegFile|read_data1[10]~59_combout )) ) ) ) # ( \PCAdder|Add0~33_sumout  & ( !\pc_src[0]~1_combout  & ( 
// (!\InstructionMemory|rom~68_combout  & \pc_src[1]~2_combout ) ) ) ) # ( !\PCAdder|Add0~33_sumout  & ( !\pc_src[0]~1_combout  & ( (!\InstructionMemory|rom~68_combout ) # (!\pc_src[1]~2_combout ) ) ) )

	.dataa(!\RegFile|read_data1[10]~59_combout ),
	.datab(!\branch_adder|Add0~33_sumout ),
	.datac(!\InstructionMemory|rom~68_combout ),
	.datad(!\pc_src[1]~2_combout ),
	.datae(!\PCAdder|Add0~33_sumout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux21~0 .extended_lut = "off";
defparam \pc_mux|Mux21~0 .lut_mask = 64'hFFF000F0CCAACCAA;
defparam \pc_mux|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y25_N8
dffeas \PC|pc_out[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pc_mux|Mux21~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[10] .is_wysiwyg = "true";
defparam \PC|pc_out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N45
cyclonev_lcell_comb \InstructionMemory|rom~29 (
// Equation(s):
// \InstructionMemory|rom~29_combout  = ( \PC|pc_out [10] & ( !\PC|pc_out [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC|pc_out [10]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~29 .extended_lut = "off";
defparam \InstructionMemory|rom~29 .lut_mask = 64'h0000FFFF00000000;
defparam \InstructionMemory|rom~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y28_N24
cyclonev_lcell_comb \InstructionMemory|rom~33 (
// Equation(s):
// \InstructionMemory|rom~33_combout  = ( \InstructionMemory|rom~32_combout  & ( \InstructionMemory|rom~29_combout  & ( (!\PC|pc_out [6] & (((!\PC|pc_out [5]) # (\InstructionMemory|rom~30_combout )))) # (\PC|pc_out [6] & (\InstructionMemory|rom~31_combout  & 
// (!\PC|pc_out [5]))) ) ) ) # ( !\InstructionMemory|rom~32_combout  & ( \InstructionMemory|rom~29_combout  & ( (!\PC|pc_out [6] & (((\PC|pc_out [5] & \InstructionMemory|rom~30_combout )))) # (\PC|pc_out [6] & (\InstructionMemory|rom~31_combout  & 
// (!\PC|pc_out [5]))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\InstructionMemory|rom~31_combout ),
	.datac(!\PC|pc_out [5]),
	.datad(!\InstructionMemory|rom~30_combout ),
	.datae(!\InstructionMemory|rom~32_combout ),
	.dataf(!\InstructionMemory|rom~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~33 .extended_lut = "off";
defparam \InstructionMemory|rom~33 .lut_mask = 64'h00000000101AB0BA;
defparam \InstructionMemory|rom~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y24_N30
cyclonev_lcell_comb \InstructionMemory|data_out[3]~0 (
// Equation(s):
// \InstructionMemory|data_out[3]~0_combout  = ( \InstructionMemory|rom~28_combout  & ( \InstructionMemory|rom~36_combout  & ( (\PC|pc_out [11] & !\reset~input_o ) ) ) ) # ( !\InstructionMemory|rom~28_combout  & ( \InstructionMemory|rom~36_combout  & ( 
// (!\PC|pc_out [9] & (\PC|pc_out [11] & !\reset~input_o )) ) ) ) # ( \InstructionMemory|rom~28_combout  & ( !\InstructionMemory|rom~36_combout  & ( (\PC|pc_out [11] & (!\reset~input_o  & ((\InstructionMemory|rom~33_combout ) # (\PC|pc_out [9])))) ) ) ) # ( 
// !\InstructionMemory|rom~28_combout  & ( !\InstructionMemory|rom~36_combout  & ( (!\PC|pc_out [9] & (\PC|pc_out [11] & (!\reset~input_o  & \InstructionMemory|rom~33_combout ))) ) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [11]),
	.datac(!\reset~input_o ),
	.datad(!\InstructionMemory|rom~33_combout ),
	.datae(!\InstructionMemory|rom~28_combout ),
	.dataf(!\InstructionMemory|rom~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|data_out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|data_out[3]~0 .extended_lut = "off";
defparam \InstructionMemory|data_out[3]~0 .lut_mask = 64'h0020103020203030;
defparam \InstructionMemory|data_out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N30
cyclonev_lcell_comb \pc_mux|Mux26~0 (
// Equation(s):
// \pc_mux|Mux26~0_combout  = ( !\pc_src[1]~2_combout  & ( (((!\pc_src[0]~1_combout  & ((\PCAdder|Add0~13_sumout ))) # (\pc_src[0]~1_combout  & (\branch_adder|Add0~13_sumout )))) ) ) # ( \pc_src[1]~2_combout  & ( ((!\pc_src[0]~1_combout  & 
// (\InstructionMemory|data_out[3]~0_combout )) # (\pc_src[0]~1_combout  & (((!\RegFile|Equal0~0_combout  & \RegFile|read_data1[5]~32_combout ))))) ) )

	.dataa(!\InstructionMemory|data_out[3]~0_combout ),
	.datab(!\branch_adder|Add0~13_sumout ),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(!\RegFile|read_data1[5]~32_combout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(!\PCAdder|Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux26~0 .extended_lut = "on";
defparam \pc_mux|Mux26~0 .lut_mask = 64'h0F0F5555333300F0;
defparam \pc_mux|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N3
cyclonev_lcell_comb \PC|pc_out[5]~3 (
// Equation(s):
// \PC|pc_out[5]~3_combout  = ( !\pc_mux|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_mux|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|pc_out[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|pc_out[5]~3 .extended_lut = "off";
defparam \PC|pc_out[5]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC|pc_out[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y25_N5
dffeas \PC|pc_out[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|pc_out[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[5] .is_wysiwyg = "true";
defparam \PC|pc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N6
cyclonev_lcell_comb \InstructionMemory|rom~262 (
// Equation(s):
// \InstructionMemory|rom~262_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & (\PC|pc_out [6] & \PC|pc_out [4])) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(gnd),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~262 .extended_lut = "off";
defparam \InstructionMemory|rom~262 .lut_mask = 64'h000000000000000A;
defparam \InstructionMemory|rom~262 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y26_N12
cyclonev_lcell_comb \InstructionMemory|rom~261 (
// Equation(s):
// \InstructionMemory|rom~261_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & (!\PC|pc_out [4] & ((!\PC|pc_out [2]) # (\PC|pc_out [8])))) # (\PC|pc_out [5] & ((!\PC|pc_out [8] & (\PC|pc_out [2] & \PC|pc_out [4])) # (\PC|pc_out [8] & 
// (!\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [6] & ( \PC|pc_out [7] & ( (!\PC|pc_out [4] & ((!\PC|pc_out [5] & (!\PC|pc_out [8] & !\PC|pc_out [2])) # (\PC|pc_out [5] & (\PC|pc_out [8])))) # (\PC|pc_out [4] & (\PC|pc_out [2] & ((\PC|pc_out [8]) # (\PC|pc_out 
// [5])))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & (\PC|pc_out [8] & (!\PC|pc_out [2] $ (!\PC|pc_out [4])))) # (\PC|pc_out [5] & (!\PC|pc_out [4] & (!\PC|pc_out [8] $ (!\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [6] & ( !\PC|pc_out 
// [7] & ( (!\PC|pc_out [8] & ((!\PC|pc_out [5]) # (!\PC|pc_out [2] $ (\PC|pc_out [4])))) # (\PC|pc_out [8] & ((!\PC|pc_out [4] & ((!\PC|pc_out [2]))) # (\PC|pc_out [4] & (\PC|pc_out [5])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [8]),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~261 .extended_lut = "off";
defparam \InstructionMemory|rom~261 .lut_mask = 64'hF89D16209107B214;
defparam \InstructionMemory|rom~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N24
cyclonev_lcell_comb \InstructionMemory|rom~263 (
// Equation(s):
// \InstructionMemory|rom~263_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & (!\PC|pc_out [8] $ (((\PC|pc_out [6]) # (\PC|pc_out [2]))))) # (\PC|pc_out [5] & (\PC|pc_out [8] & ((!\PC|pc_out [6]) # (\PC|pc_out [2])))) ) ) ) # ( 
// !\PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [2] & ((!\PC|pc_out [6] & ((\PC|pc_out [8]))) # (\PC|pc_out [6] & (\PC|pc_out [5] & !\PC|pc_out [8])))) # (\PC|pc_out [2] & (!\PC|pc_out [5] $ (((\PC|pc_out [8]))))) ) ) ) # ( \PC|pc_out [4] & ( 
// !\PC|pc_out [7] & ( (!\PC|pc_out [8] & ((!\PC|pc_out [6]) # ((!\PC|pc_out [5] & !\PC|pc_out [2])))) # (\PC|pc_out [8] & (((\PC|pc_out [2])) # (\PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & (((\PC|pc_out [6])) # 
// (\PC|pc_out [2]))) # (\PC|pc_out [5] & (((!\PC|pc_out [6] & \PC|pc_out [8])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~263 .extended_lut = "off";
defparam \InstructionMemory|rom~263 .lut_mask = 64'h2A7AF87726D1807B;
defparam \InstructionMemory|rom~263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N48
cyclonev_lcell_comb \InstructionMemory|rom~329 (
// Equation(s):
// \InstructionMemory|rom~329_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & (!\PC|pc_out [8] & ((\PC|pc_out [2])))) # (\PC|pc_out [5] & (!\PC|pc_out [6] $ (((!\PC|pc_out [8]) # (!\PC|pc_out [2]))))) ) ) ) # ( !\PC|pc_out [4] & ( 
// \PC|pc_out [7] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [8] & (!\PC|pc_out [6])) # (\PC|pc_out [8] & ((!\PC|pc_out [2]) # (\PC|pc_out [6]))))) # (\PC|pc_out [5] & (!\PC|pc_out [8])) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & 
// (\PC|pc_out [8] & ((\PC|pc_out [2])))) # (\PC|pc_out [5] & (!\PC|pc_out [6] & ((!\PC|pc_out [8]) # (!\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & (((\PC|pc_out [6])))) # (\PC|pc_out [5] & ((!\PC|pc_out [8] & 
// (!\PC|pc_out [6])) # (\PC|pc_out [8] & ((\PC|pc_out [2]) # (\PC|pc_out [6]))))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [8]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~329 .extended_lut = "off";
defparam \InstructionMemory|rom~329 .lut_mask = 64'h4B5B5062E6C6059C;
defparam \InstructionMemory|rom~329 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N42
cyclonev_lcell_comb \InstructionMemory|rom~328 (
// Equation(s):
// \InstructionMemory|rom~328_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [8] & (!\PC|pc_out [5])) # (\PC|pc_out [8] & ((!\PC|pc_out [5] $ (\PC|pc_out [6])) # (\PC|pc_out [2]))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [7] & ( 
// (!\PC|pc_out [8] & ((!\PC|pc_out [5] & ((\PC|pc_out [6]) # (\PC|pc_out [2]))) # (\PC|pc_out [5] & ((!\PC|pc_out [6]))))) # (\PC|pc_out [8] & (\PC|pc_out [2] & ((\PC|pc_out [6]) # (\PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [7] & ( 
// (!\PC|pc_out [5] & (\PC|pc_out [8] & ((!\PC|pc_out [2]) # (\PC|pc_out [6])))) # (\PC|pc_out [5] & ((!\PC|pc_out [6] & ((!\PC|pc_out [8]))) # (\PC|pc_out [6] & (!\PC|pc_out [2] & \PC|pc_out [8])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [7] & ( 
// (!\PC|pc_out [6] & (\PC|pc_out [5] & ((!\PC|pc_out [8])))) # (\PC|pc_out [6] & (\PC|pc_out [8] & (!\PC|pc_out [5] $ (\PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~328 .extended_lut = "off";
defparam \InstructionMemory|rom~328 .lut_mask = 64'h5009508E7A13AAB7;
defparam \InstructionMemory|rom~328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N30
cyclonev_lcell_comb \InstructionMemory|rom~327 (
// Equation(s):
// \InstructionMemory|rom~327_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [8]) # ((\PC|pc_out [2] & !\PC|pc_out [6])))) # (\PC|pc_out [5] & (!\PC|pc_out [2] & ((\PC|pc_out [8])))) ) ) ) # ( !\PC|pc_out [4] & ( 
// \PC|pc_out [7] & ( (!\PC|pc_out [5] & (((\PC|pc_out [2] & \PC|pc_out [8])) # (\PC|pc_out [6]))) # (\PC|pc_out [5] & (!\PC|pc_out [8] & ((!\PC|pc_out [2]) # (!\PC|pc_out [6])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [6] & 
// ((!\PC|pc_out [2] & ((!\PC|pc_out [8]))) # (\PC|pc_out [2] & (\PC|pc_out [5])))) # (\PC|pc_out [6] & (!\PC|pc_out [5])) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & (\PC|pc_out [6] & ((\PC|pc_out [8]) # (\PC|pc_out [2])))) # 
// (\PC|pc_out [5] & (!\PC|pc_out [8] $ (((!\PC|pc_out [2]) # (\PC|pc_out [6]))))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~327 .extended_lut = "off";
defparam \InstructionMemory|rom~327 .lut_mask = 64'h124FDA1A5E2AAA64;
defparam \InstructionMemory|rom~327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y26_N9
cyclonev_lcell_comb \InstructionMemory|rom~330 (
// Equation(s):
// \InstructionMemory|rom~330_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [4] & (\PC|pc_out [2] & ((\PC|pc_out [6]) # (\PC|pc_out [5])))) # (\PC|pc_out [4] & ((!\PC|pc_out [5] $ (\PC|pc_out [6])) # (\PC|pc_out [2]))) ) ) ) # ( !\PC|pc_out 
// [8] & ( \PC|pc_out [7] & ( (!\PC|pc_out [4] & ((!\PC|pc_out [6]) # (!\PC|pc_out [5] $ (!\PC|pc_out [2])))) # (\PC|pc_out [4] & (((\PC|pc_out [6]) # (\PC|pc_out [2])) # (\PC|pc_out [5]))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [4] & 
// ((!\PC|pc_out [5] & (\PC|pc_out [2])) # (\PC|pc_out [5] & ((!\PC|pc_out [2]) # (\PC|pc_out [6]))))) # (\PC|pc_out [4] & ((!\PC|pc_out [6]) # ((\PC|pc_out [5] & \PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [5] & 
// ((!\PC|pc_out [4]) # ((!\PC|pc_out [2] & !\PC|pc_out [6])))) # (\PC|pc_out [5] & ((!\PC|pc_out [2]) # (!\PC|pc_out [4] $ (!\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~330 .extended_lut = "off";
defparam \InstructionMemory|rom~330 .lut_mask = 64'hF9BA7D2BBF7D471F;
defparam \InstructionMemory|rom~330 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y26_N24
cyclonev_lcell_comb \InstructionMemory|rom~264 (
// Equation(s):
// \InstructionMemory|rom~264_combout  = ( !\PC|pc_out [10] & ( (!\PC|pc_out [9] & (!\PC|pc_out [3])) # (\PC|pc_out [9] & ((!\PC|pc_out [3] & (((\InstructionMemory|rom~328_combout )))) # (\PC|pc_out [3] & (\InstructionMemory|rom~330_combout )))) ) ) # ( 
// \PC|pc_out [10] & ( (!\PC|pc_out [9] & (!\PC|pc_out [3])) # (\PC|pc_out [9] & ((!\PC|pc_out [3] & (((\InstructionMemory|rom~327_combout )))) # (\PC|pc_out [3] & (\InstructionMemory|rom~329_combout )))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [3]),
	.datac(!\InstructionMemory|rom~329_combout ),
	.datad(!\InstructionMemory|rom~328_combout ),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~327_combout ),
	.datag(!\InstructionMemory|rom~330_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~264 .extended_lut = "on";
defparam \InstructionMemory|rom~264 .lut_mask = 64'h89CD898989CDCDCD;
defparam \InstructionMemory|rom~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N36
cyclonev_lcell_comb \InstructionMemory|rom~268 (
// Equation(s):
// \InstructionMemory|rom~268_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( (!\PC|pc_out [5] & (\PC|pc_out [6] & \PC|pc_out [8])) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [7] & ( (\PC|pc_out [6] & (\PC|pc_out [8] & ((!\PC|pc_out [5]) # (\PC|pc_out 
// [2])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~268 .extended_lut = "off";
defparam \InstructionMemory|rom~268 .lut_mask = 64'h00000000000B000A;
defparam \InstructionMemory|rom~268 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y26_N6
cyclonev_lcell_comb \InstructionMemory|rom~170 (
// Equation(s):
// \InstructionMemory|rom~170_combout  = ( !\PC|pc_out [10] & ( ((!\PC|pc_out [9] & ((!\InstructionMemory|rom~264_combout  & ((\InstructionMemory|rom~268_combout ))) # (\InstructionMemory|rom~264_combout  & (\InstructionMemory|rom~262_combout )))) # 
// (\PC|pc_out [9] & (((\InstructionMemory|rom~264_combout ))))) ) ) # ( \PC|pc_out [10] & ( ((!\PC|pc_out [9] & ((!\InstructionMemory|rom~264_combout  & ((\InstructionMemory|rom~263_combout ))) # (\InstructionMemory|rom~264_combout  & 
// (\InstructionMemory|rom~261_combout )))) # (\PC|pc_out [9] & (((\InstructionMemory|rom~264_combout ))))) ) )

	.dataa(!\InstructionMemory|rom~262_combout ),
	.datab(!\InstructionMemory|rom~261_combout ),
	.datac(!\InstructionMemory|rom~263_combout ),
	.datad(!\PC|pc_out [9]),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~264_combout ),
	.datag(!\InstructionMemory|rom~268_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~170 .extended_lut = "on";
defparam \InstructionMemory|rom~170 .lut_mask = 64'h0F000F0055FF33FF;
defparam \InstructionMemory|rom~170 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y26_N21
cyclonev_lcell_comb \InstructionMemory|rom~174 (
// Equation(s):
// \InstructionMemory|rom~174_combout  = ( \InstructionMemory|rom~170_combout  & ( (\PC|pc_out [11] & !\reset~input_o ) ) )

	.dataa(!\PC|pc_out [11]),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~174 .extended_lut = "off";
defparam \InstructionMemory|rom~174 .lut_mask = 64'h0000000044444444;
defparam \InstructionMemory|rom~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y24_N24
cyclonev_lcell_comb \RegFile|read_data1[6]~35 (
// Equation(s):
// \RegFile|read_data1[6]~35_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[7][6]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[5][6]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[6][6]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[4][6]~q  ) ) )

	.dataa(!\RegFile|registers[7][6]~q ),
	.datab(!\RegFile|registers[4][6]~q ),
	.datac(!\RegFile|registers[5][6]~q ),
	.datad(!\RegFile|registers[6][6]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[6]~35 .extended_lut = "off";
defparam \RegFile|read_data1[6]~35 .lut_mask = 64'h333300FF0F0F5555;
defparam \RegFile|read_data1[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N39
cyclonev_lcell_comb \RegFile|read_data1[6]~34 (
// Equation(s):
// \RegFile|read_data1[6]~34_combout  = ( \InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( \RegFile|registers[31][6]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( \InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[29][6]~q  ) ) ) # ( \InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( \RegFile|registers[30][6]~q  ) ) ) # ( !\InstructionMemory|rom~169_combout  & ( !\InstructionMemory|rom~159_combout  & ( 
// \RegFile|registers[28][6]~q  ) ) )

	.dataa(!\RegFile|registers[31][6]~q ),
	.datab(!\RegFile|registers[29][6]~q ),
	.datac(!\RegFile|registers[30][6]~q ),
	.datad(!\RegFile|registers[28][6]~q ),
	.datae(!\InstructionMemory|rom~169_combout ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[6]~34 .extended_lut = "off";
defparam \RegFile|read_data1[6]~34 .lut_mask = 64'h00FF0F0F33335555;
defparam \RegFile|read_data1[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y27_N48
cyclonev_lcell_comb \RegFile|read_data1[6]~33 (
// Equation(s):
// \RegFile|read_data1[6]~33_combout  = ( \RegFile|registers[27][6]~q  & ( \InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[25][6]~q ) ) ) ) # ( !\RegFile|registers[27][6]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[25][6]~q  & !\InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[27][6]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[24][6]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[26][6]~q ))) ) ) ) # ( !\RegFile|registers[27][6]~q  & ( !\InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & 
// (\RegFile|registers[24][6]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[26][6]~q ))) ) ) )

	.dataa(!\RegFile|registers[25][6]~q ),
	.datab(!\RegFile|registers[24][6]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[26][6]~q ),
	.datae(!\RegFile|registers[27][6]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[6]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[6]~33 .extended_lut = "off";
defparam \RegFile|read_data1[6]~33 .lut_mask = 64'h303F303F50505F5F;
defparam \RegFile|read_data1[6]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y22_N48
cyclonev_lcell_comb \RegFile|read_data1[6]~36 (
// Equation(s):
// \RegFile|read_data1[6]~36_combout  = ( \RegFile|registers[1][6]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout ) # (\RegFile|registers[3][6]~q ) ) ) ) # ( !\RegFile|registers[1][6]~q  & ( 
// \InstructionMemory|rom~159_combout  & ( (\RegFile|registers[3][6]~q  & \InstructionMemory|rom~169_combout ) ) ) ) # ( \RegFile|registers[1][6]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[2][6]~q  & 
// \InstructionMemory|rom~169_combout ) ) ) ) # ( !\RegFile|registers[1][6]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[2][6]~q  & \InstructionMemory|rom~169_combout ) ) ) )

	.dataa(!\RegFile|registers[3][6]~q ),
	.datab(!\RegFile|registers[2][6]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(gnd),
	.datae(!\RegFile|registers[1][6]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[6]~36 .extended_lut = "off";
defparam \RegFile|read_data1[6]~36 .lut_mask = 64'h030303030505F5F5;
defparam \RegFile|read_data1[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y24_N18
cyclonev_lcell_comb \RegFile|read_data1[6]~37 (
// Equation(s):
// \RegFile|read_data1[6]~37_combout  = ( \RegFile|read_data1[6]~33_combout  & ( \RegFile|read_data1[6]~36_combout  & ( (!\InstructionMemory|rom~174_combout ) # ((!\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[6]~35_combout )) # 
// (\InstructionMemory|rom~179_combout  & ((\RegFile|read_data1[6]~34_combout )))) ) ) ) # ( !\RegFile|read_data1[6]~33_combout  & ( \RegFile|read_data1[6]~36_combout  & ( (!\InstructionMemory|rom~174_combout  & (((!\InstructionMemory|rom~179_combout )))) # 
// (\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[6]~35_combout )) # (\InstructionMemory|rom~179_combout  & ((\RegFile|read_data1[6]~34_combout ))))) ) ) ) # ( \RegFile|read_data1[6]~33_combout  & ( 
// !\RegFile|read_data1[6]~36_combout  & ( (!\InstructionMemory|rom~174_combout  & (((\InstructionMemory|rom~179_combout )))) # (\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout  & (\RegFile|read_data1[6]~35_combout )) # 
// (\InstructionMemory|rom~179_combout  & ((\RegFile|read_data1[6]~34_combout ))))) ) ) ) # ( !\RegFile|read_data1[6]~33_combout  & ( !\RegFile|read_data1[6]~36_combout  & ( (\InstructionMemory|rom~174_combout  & ((!\InstructionMemory|rom~179_combout  & 
// (\RegFile|read_data1[6]~35_combout )) # (\InstructionMemory|rom~179_combout  & ((\RegFile|read_data1[6]~34_combout ))))) ) ) )

	.dataa(!\InstructionMemory|rom~174_combout ),
	.datab(!\RegFile|read_data1[6]~35_combout ),
	.datac(!\RegFile|read_data1[6]~34_combout ),
	.datad(!\InstructionMemory|rom~179_combout ),
	.datae(!\RegFile|read_data1[6]~33_combout ),
	.dataf(!\RegFile|read_data1[6]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[6]~37 .extended_lut = "off";
defparam \RegFile|read_data1[6]~37 .lut_mask = 64'h110511AFBB05BBAF;
defparam \RegFile|read_data1[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N21
cyclonev_lcell_comb \pc_mux|Mux25~0 (
// Equation(s):
// \pc_mux|Mux25~0_combout  = ( !\pc_src[1]~2_combout  & ( (((!\pc_src[0]~1_combout  & ((\PCAdder|Add0~17_sumout ))) # (\pc_src[0]~1_combout  & (\branch_adder|Add0~17_sumout )))) ) ) # ( \pc_src[1]~2_combout  & ( ((!\pc_src[0]~1_combout  & 
// (((\InstructionMemory|rom~41_combout )))) # (\pc_src[0]~1_combout  & (\RegFile|read_data1[6]~37_combout  & (!\RegFile|Equal0~0_combout )))) ) )

	.dataa(!\RegFile|read_data1[6]~37_combout ),
	.datab(!\branch_adder|Add0~17_sumout ),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(!\InstructionMemory|rom~41_combout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(!\PCAdder|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux25~0 .extended_lut = "on";
defparam \pc_mux|Mux25~0 .lut_mask = 64'h0F0F00FF33335050;
defparam \pc_mux|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N48
cyclonev_lcell_comb \PC|pc_out[6]~4 (
// Equation(s):
// \PC|pc_out[6]~4_combout  = ( !\pc_mux|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_mux|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|pc_out[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|pc_out[6]~4 .extended_lut = "off";
defparam \PC|pc_out[6]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC|pc_out[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N50
dffeas \PC|pc_out[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|pc_out[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[6] .is_wysiwyg = "true";
defparam \PC|pc_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y24_N15
cyclonev_lcell_comb \InstructionMemory|rom~15 (
// Equation(s):
// \InstructionMemory|rom~15_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [8] & ( (!\PC|pc_out [6] & (\PC|pc_out [5] & (\PC|pc_out [3] & \PC|pc_out [7]))) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [8] & ( (\PC|pc_out [6] & (\PC|pc_out [3] & ((!\PC|pc_out [5]) # 
// (\PC|pc_out [7])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [8] & ( (\PC|pc_out [5] & (!\PC|pc_out [3] & ((!\PC|pc_out [6]) # (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [5] & (\PC|pc_out [3] & ((\PC|pc_out [7]) # 
// (\PC|pc_out [6])))) # (\PC|pc_out [5] & (!\PC|pc_out [3] & (!\PC|pc_out [6] $ (!\PC|pc_out [7])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [3]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~15 .extended_lut = "off";
defparam \InstructionMemory|rom~15 .lut_mask = 64'h142C203004050002;
defparam \InstructionMemory|rom~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N42
cyclonev_lcell_comb \InstructionMemory|rom~11 (
// Equation(s):
// \InstructionMemory|rom~11_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [3] & ( (!\PC|pc_out [5] & (!\PC|pc_out [7] & (!\PC|pc_out [4] $ (!\PC|pc_out [6])))) # (\PC|pc_out [5] & ((!\PC|pc_out [6] $ (!\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [8] & ( 
// \PC|pc_out [3] & ( (\PC|pc_out [4] & ((!\PC|pc_out [5] & (!\PC|pc_out [6] & !\PC|pc_out [7])) # (\PC|pc_out [5] & (\PC|pc_out [6] & \PC|pc_out [7])))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [4] & (!\PC|pc_out [5] & (!\PC|pc_out [6] 
// $ (\PC|pc_out [7])))) # (\PC|pc_out [4] & (((!\PC|pc_out [6] & \PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [7] & ((!\PC|pc_out [4] & (\PC|pc_out [5] & !\PC|pc_out [6])) # (\PC|pc_out [4] & (!\PC|pc_out [5] $ 
// (\PC|pc_out [6]))))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~11 .extended_lut = "off";
defparam \InstructionMemory|rom~11 .lut_mask = 64'h6100805840014B30;
defparam \InstructionMemory|rom~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N54
cyclonev_lcell_comb \InstructionMemory|rom~12 (
// Equation(s):
// \InstructionMemory|rom~12_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [3] & ( (!\PC|pc_out [4] & ((!\PC|pc_out [5] & (\PC|pc_out [6] & \PC|pc_out [7])) # (\PC|pc_out [5] & ((!\PC|pc_out [7]))))) # (\PC|pc_out [4] & (\PC|pc_out [5] & (!\PC|pc_out [6]))) ) ) 
// ) # ( !\PC|pc_out [8] & ( \PC|pc_out [3] & ( (!\PC|pc_out [4] & (\PC|pc_out [7] & ((\PC|pc_out [6]) # (\PC|pc_out [5])))) # (\PC|pc_out [4] & (\PC|pc_out [5] & ((!\PC|pc_out [6]) # (\PC|pc_out [7])))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [3] & ( 
// (!\PC|pc_out [6] & (!\PC|pc_out [7] & (!\PC|pc_out [4] $ (!\PC|pc_out [5])))) # (\PC|pc_out [6] & (\PC|pc_out [4] & (!\PC|pc_out [5] $ (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [4] & (\PC|pc_out [6] & (!\PC|pc_out 
// [5] $ (!\PC|pc_out [7])))) # (\PC|pc_out [4] & (!\PC|pc_out [5] & ((\PC|pc_out [7]) # (\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~12 .extended_lut = "off";
defparam \InstructionMemory|rom~12 .lut_mask = 64'h064C6401103B3218;
defparam \InstructionMemory|rom~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N36
cyclonev_lcell_comb \InstructionMemory|rom~10 (
// Equation(s):
// \InstructionMemory|rom~10_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [3] & ( (!\PC|pc_out [4] & (\PC|pc_out [5] & (!\PC|pc_out [6] & !\PC|pc_out [7]))) ) ) ) # ( !\PC|pc_out [8] & ( \PC|pc_out [3] & ( (\PC|pc_out [5] & (!\PC|pc_out [7] & (!\PC|pc_out [4] 
// $ (\PC|pc_out [6])))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [5] & (!\PC|pc_out [4] & (!\PC|pc_out [6] & !\PC|pc_out [7]))) # (\PC|pc_out [5] & (((\PC|pc_out [6] & \PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [3] & ( 
// (\PC|pc_out [6] & ((!\PC|pc_out [5] & ((\PC|pc_out [7]))) # (\PC|pc_out [5] & (!\PC|pc_out [4] & !\PC|pc_out [7])))) ) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~10 .extended_lut = "off";
defparam \InstructionMemory|rom~10 .lut_mask = 64'h020C800321002000;
defparam \InstructionMemory|rom~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y26_N0
cyclonev_lcell_comb \InstructionMemory|rom~13 (
// Equation(s):
// \InstructionMemory|rom~13_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [3] & ( !\PC|pc_out [8] $ (((!\PC|pc_out [6] & (!\PC|pc_out [4] $ (\PC|pc_out [7]))))) ) ) ) # ( !\PC|pc_out [5] & ( \PC|pc_out [3] & ( (!\PC|pc_out [6] & ((!\PC|pc_out [8] & 
// ((!\PC|pc_out [7]))) # (\PC|pc_out [8] & (\PC|pc_out [4])))) # (\PC|pc_out [6] & (\PC|pc_out [7] & (!\PC|pc_out [4] $ (!\PC|pc_out [8])))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [3] & ( (\PC|pc_out [4] & ((!\PC|pc_out [7] & (\PC|pc_out [6])) # 
// (\PC|pc_out [7] & ((\PC|pc_out [8]))))) ) ) ) # ( !\PC|pc_out [5] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [4] & (\PC|pc_out [7] & ((!\PC|pc_out [8]) # (\PC|pc_out [6])))) # (\PC|pc_out [4] & (!\PC|pc_out [6] $ (((!\PC|pc_out [7] & \PC|pc_out [8]))))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~13 .extended_lut = "off";
defparam \InstructionMemory|rom~13 .lut_mask = 64'h2E161013A1267D82;
defparam \InstructionMemory|rom~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N27
cyclonev_lcell_comb \InstructionMemory|rom~14 (
// Equation(s):
// \InstructionMemory|rom~14_combout  = ( \InstructionMemory|rom~10_combout  & ( \InstructionMemory|rom~13_combout  & ( (!\PC|pc_out [2] & ((!\PC|pc_out [10]) # ((\InstructionMemory|rom~12_combout )))) # (\PC|pc_out [2] & (((\InstructionMemory|rom~11_combout 
// )) # (\PC|pc_out [10]))) ) ) ) # ( !\InstructionMemory|rom~10_combout  & ( \InstructionMemory|rom~13_combout  & ( (!\PC|pc_out [2] & ((!\PC|pc_out [10]) # ((\InstructionMemory|rom~12_combout )))) # (\PC|pc_out [2] & (!\PC|pc_out [10] & 
// (\InstructionMemory|rom~11_combout ))) ) ) ) # ( \InstructionMemory|rom~10_combout  & ( !\InstructionMemory|rom~13_combout  & ( (!\PC|pc_out [2] & (\PC|pc_out [10] & ((\InstructionMemory|rom~12_combout )))) # (\PC|pc_out [2] & 
// (((\InstructionMemory|rom~11_combout )) # (\PC|pc_out [10]))) ) ) ) # ( !\InstructionMemory|rom~10_combout  & ( !\InstructionMemory|rom~13_combout  & ( (!\PC|pc_out [2] & (\PC|pc_out [10] & ((\InstructionMemory|rom~12_combout )))) # (\PC|pc_out [2] & 
// (!\PC|pc_out [10] & (\InstructionMemory|rom~11_combout ))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [10]),
	.datac(!\InstructionMemory|rom~11_combout ),
	.datad(!\InstructionMemory|rom~12_combout ),
	.datae(!\InstructionMemory|rom~10_combout ),
	.dataf(!\InstructionMemory|rom~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~14 .extended_lut = "off";
defparam \InstructionMemory|rom~14 .lut_mask = 64'h042615378CAE9DBF;
defparam \InstructionMemory|rom~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N33
cyclonev_lcell_comb \InstructionMemory|rom~21 (
// Equation(s):
// \InstructionMemory|rom~21_combout  = ( \PC|pc_out [4] & ( (!\PC|pc_out [6] & (!\PC|pc_out [5] & \PC|pc_out [8])) # (\PC|pc_out [6] & (\PC|pc_out [5] & !\PC|pc_out [8])) ) ) # ( !\PC|pc_out [4] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [8]))) # (\PC|pc_out [5] 
// & (!\PC|pc_out [6] & \PC|pc_out [8])) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(gnd),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [8]),
	.datae(gnd),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~21 .extended_lut = "off";
defparam \InstructionMemory|rom~21 .lut_mask = 64'hF00AF00A05A005A0;
defparam \InstructionMemory|rom~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N48
cyclonev_lcell_comb \InstructionMemory|rom~19 (
// Equation(s):
// \InstructionMemory|rom~19_combout  = ( \PC|pc_out [4] & ( !\PC|pc_out [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc_out [5]),
	.datae(gnd),
	.dataf(!\PC|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~19 .extended_lut = "off";
defparam \InstructionMemory|rom~19 .lut_mask = 64'h00000000FF00FF00;
defparam \InstructionMemory|rom~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N15
cyclonev_lcell_comb \InstructionMemory|rom~22 (
// Equation(s):
// \InstructionMemory|rom~22_combout  = ( \InstructionMemory|rom~20_combout  & ( \InstructionMemory|rom~19_combout  & ( (!\PC|pc_out [3] & ((!\PC|pc_out [10]) # ((\InstructionMemory|rom~21_combout  & !\PC|pc_out [7])))) ) ) ) # ( 
// !\InstructionMemory|rom~20_combout  & ( \InstructionMemory|rom~19_combout  & ( (\InstructionMemory|rom~21_combout  & (\PC|pc_out [10] & (!\PC|pc_out [7] & !\PC|pc_out [3]))) ) ) ) # ( \InstructionMemory|rom~20_combout  & ( 
// !\InstructionMemory|rom~19_combout  & ( (\InstructionMemory|rom~21_combout  & (\PC|pc_out [10] & (!\PC|pc_out [7] & !\PC|pc_out [3]))) ) ) ) # ( !\InstructionMemory|rom~20_combout  & ( !\InstructionMemory|rom~19_combout  & ( 
// (\InstructionMemory|rom~21_combout  & (\PC|pc_out [10] & (!\PC|pc_out [7] & !\PC|pc_out [3]))) ) ) )

	.dataa(!\InstructionMemory|rom~21_combout ),
	.datab(!\PC|pc_out [10]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [3]),
	.datae(!\InstructionMemory|rom~20_combout ),
	.dataf(!\InstructionMemory|rom~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~22 .extended_lut = "off";
defparam \InstructionMemory|rom~22 .lut_mask = 64'h100010001000DC00;
defparam \InstructionMemory|rom~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N21
cyclonev_lcell_comb \InstructionMemory|rom~17 (
// Equation(s):
// \InstructionMemory|rom~17_combout  = ( \PC|pc_out [8] & ( (!\PC|pc_out [6] & ((\PC|pc_out [4]))) # (\PC|pc_out [6] & (\PC|pc_out [5] & !\PC|pc_out [4])) ) ) # ( !\PC|pc_out [8] & ( (!\PC|pc_out [5] & ((\PC|pc_out [4]))) # (\PC|pc_out [5] & (!\PC|pc_out 
// [6] & !\PC|pc_out [4])) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(gnd),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [4]),
	.datae(gnd),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~17 .extended_lut = "off";
defparam \InstructionMemory|rom~17 .lut_mask = 64'h0AF00AF005AA05AA;
defparam \InstructionMemory|rom~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N18
cyclonev_lcell_comb \InstructionMemory|rom~16 (
// Equation(s):
// \InstructionMemory|rom~16_combout  = ( \PC|pc_out [8] & ( (!\PC|pc_out [5] & (\PC|pc_out [6] & \PC|pc_out [4])) # (\PC|pc_out [5] & (!\PC|pc_out [6] & !\PC|pc_out [4])) ) ) # ( !\PC|pc_out [8] & ( (!\PC|pc_out [5] & (\PC|pc_out [6] & \PC|pc_out [4])) ) )

	.dataa(gnd),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [4]),
	.datae(gnd),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~16 .extended_lut = "off";
defparam \InstructionMemory|rom~16 .lut_mask = 64'h000C000C300C300C;
defparam \InstructionMemory|rom~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N51
cyclonev_lcell_comb \InstructionMemory|rom~18 (
// Equation(s):
// \InstructionMemory|rom~18_combout  = ( \InstructionMemory|rom~16_combout  & ( (\PC|pc_out [3] & (\PC|pc_out [10] & ((\InstructionMemory|rom~17_combout ) # (\PC|pc_out [7])))) ) ) # ( !\InstructionMemory|rom~16_combout  & ( (\PC|pc_out [3] & (!\PC|pc_out 
// [7] & (\PC|pc_out [10] & \InstructionMemory|rom~17_combout ))) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [10]),
	.datad(!\InstructionMemory|rom~17_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~18 .extended_lut = "off";
defparam \InstructionMemory|rom~18 .lut_mask = 64'h0004000401050105;
defparam \InstructionMemory|rom~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N6
cyclonev_lcell_comb \InstructionMemory|rom~374 (
// Equation(s):
// \InstructionMemory|rom~374_combout  = ( !\PC|pc_out [9] & ( (!\PC|pc_out [2] & ((((\InstructionMemory|rom~18_combout ) # (\InstructionMemory|rom~22_combout ))))) # (\PC|pc_out [2] & (\InstructionMemory|rom~15_combout  & (\PC|pc_out [10]))) ) ) # ( 
// \PC|pc_out [9] & ( (((\InstructionMemory|rom~14_combout ))) ) )

	.dataa(!\InstructionMemory|rom~15_combout ),
	.datab(!\PC|pc_out [10]),
	.datac(!\InstructionMemory|rom~14_combout ),
	.datad(!\InstructionMemory|rom~22_combout ),
	.datae(!\PC|pc_out [9]),
	.dataf(!\InstructionMemory|rom~18_combout ),
	.datag(!\PC|pc_out [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~374 .extended_lut = "on";
defparam \InstructionMemory|rom~374 .lut_mask = 64'h01F10F0FF1F10F0F;
defparam \InstructionMemory|rom~374 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y24_N30
cyclonev_lcell_comb \InstructionMemory|rom~23 (
// Equation(s):
// \InstructionMemory|rom~23_combout  = ( \InstructionMemory|rom~374_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\PC|pc_out [11]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~374_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~23 .extended_lut = "off";
defparam \InstructionMemory|rom~23 .lut_mask = 64'h0000000000CC00CC;
defparam \InstructionMemory|rom~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y25_N15
cyclonev_lcell_comb \pc_mux|Mux27~0 (
// Equation(s):
// \pc_mux|Mux27~0_combout  = ( \branch_adder|Add0~9_sumout  & ( \pc_src[0]~1_combout  & ( (!\RegFile|read_data1[4]~187_combout  & \pc_src[1]~2_combout ) ) ) ) # ( !\branch_adder|Add0~9_sumout  & ( \pc_src[0]~1_combout  & ( 
// (!\RegFile|read_data1[4]~187_combout ) # (!\pc_src[1]~2_combout ) ) ) ) # ( \branch_adder|Add0~9_sumout  & ( !\pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout  & ((!\PCAdder|Add0~9_sumout ))) # (\pc_src[1]~2_combout  & (!\InstructionMemory|rom~23_combout 
// )) ) ) ) # ( !\branch_adder|Add0~9_sumout  & ( !\pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout  & ((!\PCAdder|Add0~9_sumout ))) # (\pc_src[1]~2_combout  & (!\InstructionMemory|rom~23_combout )) ) ) )

	.dataa(!\InstructionMemory|rom~23_combout ),
	.datab(!\RegFile|read_data1[4]~187_combout ),
	.datac(!\PCAdder|Add0~9_sumout ),
	.datad(!\pc_src[1]~2_combout ),
	.datae(!\branch_adder|Add0~9_sumout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux27~0 .extended_lut = "off";
defparam \pc_mux|Mux27~0 .lut_mask = 64'hF0AAF0AAFFCC00CC;
defparam \pc_mux|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N59
dffeas \PC|pc_out[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_mux|Mux27~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[4] .is_wysiwyg = "true";
defparam \PC|pc_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N12
cyclonev_lcell_comb \InstructionMemory|rom~223 (
// Equation(s):
// \InstructionMemory|rom~223_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [8] & ( (\PC|pc_out [2] & ((!\PC|pc_out [10] & (!\PC|pc_out [6] & !\PC|pc_out [5])) # (\PC|pc_out [10] & (\PC|pc_out [6] & \PC|pc_out [5])))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out 
// [8] & ( (!\PC|pc_out [10] & (!\PC|pc_out [6] & (!\PC|pc_out [5] & !\PC|pc_out [2]))) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~223 .extended_lut = "off";
defparam \InstructionMemory|rom~223 .lut_mask = 64'h0000800000000081;
defparam \InstructionMemory|rom~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N36
cyclonev_lcell_comb \InstructionMemory|rom~354 (
// Equation(s):
// \InstructionMemory|rom~354_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [8] & ( (!\PC|pc_out [10] & (\PC|pc_out [2] & (!\PC|pc_out [6] $ (!\PC|pc_out [5])))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out [8] & ( (\PC|pc_out [10] & (!\PC|pc_out [6] & (\PC|pc_out 
// [5] & !\PC|pc_out [2]))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [8] & ( (\PC|pc_out [10] & (\PC|pc_out [6] & (!\PC|pc_out [5] & !\PC|pc_out [2]))) ) ) )

	.dataa(!\PC|pc_out [10]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [2]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~354 .extended_lut = "off";
defparam \InstructionMemory|rom~354 .lut_mask = 64'h0000100004000028;
defparam \InstructionMemory|rom~354 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N24
cyclonev_lcell_comb \InstructionMemory|rom~224 (
// Equation(s):
// \InstructionMemory|rom~224_combout  = ( \PC|pc_out [6] & ( \PC|pc_out [5] & ( (\PC|pc_out [7] & (\PC|pc_out [10] & (\PC|pc_out [2] & \PC|pc_out [8]))) ) ) ) # ( !\PC|pc_out [6] & ( \PC|pc_out [5] & ( (\PC|pc_out [7] & (\PC|pc_out [10] & (\PC|pc_out [2] & 
// !\PC|pc_out [8]))) ) ) ) # ( \PC|pc_out [6] & ( !\PC|pc_out [5] & ( (!\PC|pc_out [7] & (\PC|pc_out [10] & (!\PC|pc_out [2] & !\PC|pc_out [8]))) ) ) )

	.dataa(!\PC|pc_out [7]),
	.datab(!\PC|pc_out [10]),
	.datac(!\PC|pc_out [2]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [6]),
	.dataf(!\PC|pc_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~224 .extended_lut = "off";
defparam \InstructionMemory|rom~224 .lut_mask = 64'h0000200001000001;
defparam \InstructionMemory|rom~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N54
cyclonev_lcell_comb \InstructionMemory|rom~312 (
// Equation(s):
// \InstructionMemory|rom~312_combout  = ( \PC|pc_out [10] & ( \PC|pc_out [8] & ( (\PC|pc_out [7] & (!\PC|pc_out [6] & (!\PC|pc_out [5] $ (!\PC|pc_out [2])))) ) ) ) # ( !\PC|pc_out [10] & ( \PC|pc_out [8] & ( (!\PC|pc_out [2] & (\PC|pc_out [7] & (!\PC|pc_out 
// [5] $ (!\PC|pc_out [6])))) ) ) ) # ( !\PC|pc_out [10] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [5] & (\PC|pc_out [2] & (!\PC|pc_out [7] & !\PC|pc_out [6]))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [10]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~312 .extended_lut = "off";
defparam \InstructionMemory|rom~312 .lut_mask = 64'h2000000004080600;
defparam \InstructionMemory|rom~312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N6
cyclonev_lcell_comb \InstructionMemory|rom~311 (
// Equation(s):
// \InstructionMemory|rom~311_combout  = ( \PC|pc_out [2] & ( \PC|pc_out [8] & ( (\PC|pc_out [6] & ((!\PC|pc_out [5] & (\PC|pc_out [10] & !\PC|pc_out [7])) # (\PC|pc_out [5] & (!\PC|pc_out [10] & \PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [2] & ( \PC|pc_out 
// [8] & ( (!\PC|pc_out [5] & (\PC|pc_out [10] & (!\PC|pc_out [6] $ (\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [2] & ( !\PC|pc_out [8] & ( (\PC|pc_out [6] & (\PC|pc_out [10] & (!\PC|pc_out [5] $ (!\PC|pc_out [7])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [6]),
	.datac(!\PC|pc_out [10]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [2]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~311 .extended_lut = "off";
defparam \InstructionMemory|rom~311 .lut_mask = 64'h0102000008020210;
defparam \InstructionMemory|rom~311 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N18
cyclonev_lcell_comb \InstructionMemory|rom~310 (
// Equation(s):
// \InstructionMemory|rom~310_combout  = ( \PC|pc_out [10] & ( \PC|pc_out [8] & ( (!\PC|pc_out [5] & (((!\PC|pc_out [7] & !\PC|pc_out [6])))) # (\PC|pc_out [5] & (\PC|pc_out [2] & (\PC|pc_out [7] & \PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [10] & ( \PC|pc_out 
// [8] & ( (\PC|pc_out [7] & (!\PC|pc_out [5] $ (!\PC|pc_out [6]))) ) ) ) # ( \PC|pc_out [10] & ( !\PC|pc_out [8] & ( (\PC|pc_out [5] & (!\PC|pc_out [7] & \PC|pc_out [6])) ) ) ) # ( !\PC|pc_out [10] & ( !\PC|pc_out [8] & ( (\PC|pc_out [2] & (!\PC|pc_out [7] 
// $ (((\PC|pc_out [5] & !\PC|pc_out [6]))))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [10]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~310 .extended_lut = "off";
defparam \InstructionMemory|rom~310 .lut_mask = 64'h21300050050AA001;
defparam \InstructionMemory|rom~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N0
cyclonev_lcell_comb \InstructionMemory|rom~313 (
// Equation(s):
// \InstructionMemory|rom~313_combout  = ( \PC|pc_out [7] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [5] & (\PC|pc_out [10] & (!\PC|pc_out [2] $ (!\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [10]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~313 .extended_lut = "off";
defparam \InstructionMemory|rom~313 .lut_mask = 64'h0000020800000000;
defparam \InstructionMemory|rom~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N24
cyclonev_lcell_comb \InstructionMemory|rom~225 (
// Equation(s):
// \InstructionMemory|rom~225_combout  = ( !\PC|pc_out [9] & ( (!\PC|pc_out [4] & (!\PC|pc_out [3])) # (\PC|pc_out [4] & ((!\PC|pc_out [3] & (((\InstructionMemory|rom~311_combout )))) # (\PC|pc_out [3] & (\InstructionMemory|rom~313_combout )))) ) ) # ( 
// \PC|pc_out [9] & ( (!\PC|pc_out [4] & (!\PC|pc_out [3])) # (\PC|pc_out [4] & ((!\PC|pc_out [3] & (((\InstructionMemory|rom~310_combout )))) # (\PC|pc_out [3] & (\InstructionMemory|rom~312_combout )))) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\PC|pc_out [3]),
	.datac(!\InstructionMemory|rom~312_combout ),
	.datad(!\InstructionMemory|rom~311_combout ),
	.datae(!\PC|pc_out [9]),
	.dataf(!\InstructionMemory|rom~310_combout ),
	.datag(!\InstructionMemory|rom~313_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~225 .extended_lut = "on";
defparam \InstructionMemory|rom~225 .lut_mask = 64'h89CD898989CDCDCD;
defparam \InstructionMemory|rom~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y26_N18
cyclonev_lcell_comb \InstructionMemory|rom~229 (
// Equation(s):
// \InstructionMemory|rom~229_combout  = ( \PC|pc_out [8] & ( \PC|pc_out [7] & ( (\PC|pc_out [6] & (\PC|pc_out [2] & (\PC|pc_out [10] & !\PC|pc_out [5]))) ) ) ) # ( \PC|pc_out [8] & ( !\PC|pc_out [7] & ( (\PC|pc_out [6] & (!\PC|pc_out [2] & (\PC|pc_out [10] 
// & \PC|pc_out [5]))) ) ) ) # ( !\PC|pc_out [8] & ( !\PC|pc_out [7] & ( (\PC|pc_out [10] & (\PC|pc_out [5] & (!\PC|pc_out [6] $ (!\PC|pc_out [2])))) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [10]),
	.datad(!\PC|pc_out [5]),
	.datae(!\PC|pc_out [8]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~229 .extended_lut = "off";
defparam \InstructionMemory|rom~229 .lut_mask = 64'h0006000400000100;
defparam \InstructionMemory|rom~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N42
cyclonev_lcell_comb \InstructionMemory|rom~5 (
// Equation(s):
// \InstructionMemory|rom~5_combout  = ( !\PC|pc_out [9] & ( (!\PC|pc_out [4] & (((!\InstructionMemory|rom~225_combout  & (\InstructionMemory|rom~229_combout )) # (\InstructionMemory|rom~225_combout  & ((\InstructionMemory|rom~224_combout )))))) # 
// (\PC|pc_out [4] & ((((\InstructionMemory|rom~225_combout ))))) ) ) # ( \PC|pc_out [9] & ( (!\PC|pc_out [4] & (((!\InstructionMemory|rom~225_combout  & ((\InstructionMemory|rom~354_combout ))) # (\InstructionMemory|rom~225_combout  & 
// (\InstructionMemory|rom~223_combout ))))) # (\PC|pc_out [4] & ((((\InstructionMemory|rom~225_combout ))))) ) )

	.dataa(!\PC|pc_out [4]),
	.datab(!\InstructionMemory|rom~223_combout ),
	.datac(!\InstructionMemory|rom~354_combout ),
	.datad(!\InstructionMemory|rom~224_combout ),
	.datae(!\PC|pc_out [9]),
	.dataf(!\InstructionMemory|rom~225_combout ),
	.datag(!\InstructionMemory|rom~229_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~5 .extended_lut = "on";
defparam \InstructionMemory|rom~5 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \InstructionMemory|rom~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y25_N30
cyclonev_lcell_comb \InstructionMemory|rom~9 (
// Equation(s):
// \InstructionMemory|rom~9_combout  = ( \InstructionMemory|rom~5_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc_out [11]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~9 .extended_lut = "off";
defparam \InstructionMemory|rom~9 .lut_mask = 64'h0000000000AA00AA;
defparam \InstructionMemory|rom~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N30
cyclonev_lcell_comb \pc_mux|Mux28~0 (
// Equation(s):
// \pc_mux|Mux28~0_combout  = ( \pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\RegFile|read_data1[3]~178_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\branch_adder|Add0~5_sumout  ) ) ) # ( \pc_src[1]~2_combout  & ( 
// !\pc_src[0]~1_combout  & ( !\InstructionMemory|rom~9_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( !\pc_src[0]~1_combout  & ( !\PCAdder|Add0~5_sumout  ) ) )

	.dataa(!\InstructionMemory|rom~9_combout ),
	.datab(!\RegFile|read_data1[3]~178_combout ),
	.datac(!\PCAdder|Add0~5_sumout ),
	.datad(!\branch_adder|Add0~5_sumout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux28~0 .extended_lut = "off";
defparam \pc_mux|Mux28~0 .lut_mask = 64'hF0F0AAAAFF00CCCC;
defparam \pc_mux|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N17
dffeas \PC|pc_out[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_mux|Mux28~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[3] .is_wysiwyg = "true";
defparam \PC|pc_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N6
cyclonev_lcell_comb \InstructionMemory|rom~368 (
// Equation(s):
// \InstructionMemory|rom~368_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [6] & ( (\PC|pc_out [2] & (!\PC|pc_out [3] & !\PC|pc_out [7])) ) ) ) # ( !\PC|pc_out [4] & ( \PC|pc_out [6] & ( (\PC|pc_out [2] & (!\PC|pc_out [3] & \PC|pc_out [7])) ) ) ) # ( 
// \PC|pc_out [4] & ( !\PC|pc_out [6] & ( (\PC|pc_out [2] & (!\PC|pc_out [5] & ((!\PC|pc_out [3]) # (!\PC|pc_out [7])))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [6] & ( (!\PC|pc_out [2] & (!\PC|pc_out [3] & (!\PC|pc_out [5] & \PC|pc_out [7]))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [7]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~368 .extended_lut = "off";
defparam \InstructionMemory|rom~368 .lut_mask = 64'h0080504000444400;
defparam \InstructionMemory|rom~368 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N54
cyclonev_lcell_comb \InstructionMemory|rom~61 (
// Equation(s):
// \InstructionMemory|rom~61_combout  = ( !\PC|pc_out [7] & ( !\PC|pc_out [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc_out [6]),
	.datae(gnd),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~61 .extended_lut = "off";
defparam \InstructionMemory|rom~61 .lut_mask = 64'hFF00FF0000000000;
defparam \InstructionMemory|rom~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N0
cyclonev_lcell_comb \InstructionMemory|rom~62 (
// Equation(s):
// \InstructionMemory|rom~62_combout  = ( \InstructionMemory|rom~61_combout  & ( \PC|pc_out [8] & ( (\PC|pc_out [2] & (!\PC|pc_out [4] & (!\PC|pc_out [5] & !\PC|pc_out [3]))) ) ) ) # ( \InstructionMemory|rom~61_combout  & ( !\PC|pc_out [8] & ( (!\PC|pc_out 
// [2] & (!\PC|pc_out [4] & (\PC|pc_out [5] & \PC|pc_out [3]))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\PC|pc_out [4]),
	.datac(!\PC|pc_out [5]),
	.datad(!\PC|pc_out [3]),
	.datae(!\InstructionMemory|rom~61_combout ),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~62 .extended_lut = "off";
defparam \InstructionMemory|rom~62 .lut_mask = 64'h0000000800004000;
defparam \InstructionMemory|rom~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y28_N57
cyclonev_lcell_comb \InstructionMemory|rom~63 (
// Equation(s):
// \InstructionMemory|rom~63_combout  = ( !\InstructionMemory|rom~60_combout  & ( (!\PC|pc_out [9]) # ((!\InstructionMemory|rom~62_combout  & ((!\InstructionMemory|rom~368_combout ) # (\PC|pc_out [8])))) ) )

	.dataa(!\PC|pc_out [8]),
	.datab(!\PC|pc_out [9]),
	.datac(!\InstructionMemory|rom~368_combout ),
	.datad(!\InstructionMemory|rom~62_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~63 .extended_lut = "off";
defparam \InstructionMemory|rom~63 .lut_mask = 64'hFDCCFDCC00000000;
defparam \InstructionMemory|rom~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y28_N3
cyclonev_lcell_comb \InstructionMemory|rom~303 (
// Equation(s):
// \InstructionMemory|rom~303_combout  = ( \PC|pc_out [10] & ( \InstructionMemory|rom~59_combout  ) ) # ( !\PC|pc_out [10] & ( \InstructionMemory|rom~59_combout  & ( !\InstructionMemory|rom~63_combout  ) ) ) # ( !\PC|pc_out [10] & ( 
// !\InstructionMemory|rom~59_combout  & ( !\InstructionMemory|rom~63_combout  ) ) )

	.dataa(!\InstructionMemory|rom~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~303 .extended_lut = "off";
defparam \InstructionMemory|rom~303 .lut_mask = 64'hAAAA0000AAAAFFFF;
defparam \InstructionMemory|rom~303 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N36
cyclonev_lcell_comb \pc_mux|Mux22~0 (
// Equation(s):
// \pc_mux|Mux22~0_combout  = ( !\pc_src[1]~2_combout  & ( (((!\pc_src[0]~1_combout  & ((\PCAdder|Add0~29_sumout ))) # (\pc_src[0]~1_combout  & (\branch_adder|Add0~29_sumout )))) ) ) # ( \pc_src[1]~2_combout  & ( ((!\pc_src[0]~1_combout  & 
// (((\InstructionMemory|rom~64_combout )))) # (\pc_src[0]~1_combout  & (\RegFile|read_data1[9]~52_combout  & (!\RegFile|Equal0~0_combout )))) ) )

	.dataa(!\branch_adder|Add0~29_sumout ),
	.datab(!\RegFile|read_data1[9]~52_combout ),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(!\InstructionMemory|rom~64_combout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(!\PCAdder|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux22~0 .extended_lut = "on";
defparam \pc_mux|Mux22~0 .lut_mask = 64'h0F0F00FF55553030;
defparam \pc_mux|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y25_N51
cyclonev_lcell_comb \PC|pc_out[9]~7 (
// Equation(s):
// \PC|pc_out[9]~7_combout  = ( !\pc_mux|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_mux|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|pc_out[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|pc_out[9]~7 .extended_lut = "off";
defparam \PC|pc_out[9]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC|pc_out[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y25_N53
dffeas \PC|pc_out[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|pc_out[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[9] .is_wysiwyg = "true";
defparam \PC|pc_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N54
cyclonev_lcell_comb \InstructionMemory|rom~331 (
// Equation(s):
// \InstructionMemory|rom~331_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [7] & ( ((!\PC|pc_out [5] & (!\PC|pc_out [6] $ (!\PC|pc_out [8]))) # (\PC|pc_out [5] & ((!\PC|pc_out [8]) # (\PC|pc_out [6])))) # (\PC|pc_out [2]) ) ) ) # ( !\PC|pc_out [4] & ( 
// \PC|pc_out [7] & ( (!\PC|pc_out [5] & (\PC|pc_out [2] & ((!\PC|pc_out [8]) # (\PC|pc_out [6])))) # (\PC|pc_out [5] & ((!\PC|pc_out [2] & ((!\PC|pc_out [8]))) # (\PC|pc_out [2] & ((!\PC|pc_out [6]) # (\PC|pc_out [8]))))) ) ) ) # ( \PC|pc_out [4] & ( 
// !\PC|pc_out [7] & ( (!\PC|pc_out [5] & (!\PC|pc_out [6] & ((!\PC|pc_out [2]) # (\PC|pc_out [8])))) # (\PC|pc_out [5] & ((!\PC|pc_out [2] & ((!\PC|pc_out [8]))) # (\PC|pc_out [2] & ((!\PC|pc_out [6]) # (\PC|pc_out [8]))))) ) ) ) # ( !\PC|pc_out [4] & ( 
// !\PC|pc_out [7] & ( (!\PC|pc_out [5] & (((!\PC|pc_out [8])) # (\PC|pc_out [2]))) # (\PC|pc_out [5] & ((!\PC|pc_out [2]) # ((\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [2]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [8]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~331 .extended_lut = "off";
defparam \InstructionMemory|rom~331 .lut_mask = 64'hEF67D4B176137FB7;
defparam \InstructionMemory|rom~331 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N12
cyclonev_lcell_comb \InstructionMemory|rom~269 (
// Equation(s):
// \InstructionMemory|rom~269_combout  = ( !\PC|pc_out [10] & ( (!\PC|pc_out [9] & (!\PC|pc_out [3])) # (\PC|pc_out [9] & ((!\PC|pc_out [3] & (((\InstructionMemory|rom~328_combout )))) # (\PC|pc_out [3] & (\InstructionMemory|rom~331_combout )))) ) ) # ( 
// \PC|pc_out [10] & ( (!\PC|pc_out [9] & (!\PC|pc_out [3])) # (\PC|pc_out [9] & ((!\PC|pc_out [3] & (((\InstructionMemory|rom~327_combout )))) # (\PC|pc_out [3] & (\InstructionMemory|rom~329_combout )))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\PC|pc_out [3]),
	.datac(!\InstructionMemory|rom~329_combout ),
	.datad(!\InstructionMemory|rom~327_combout ),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~328_combout ),
	.datag(!\InstructionMemory|rom~331_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~269 .extended_lut = "on";
defparam \InstructionMemory|rom~269 .lut_mask = 64'h898989CDCDCD89CD;
defparam \InstructionMemory|rom~269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N0
cyclonev_lcell_comb \InstructionMemory|rom~175 (
// Equation(s):
// \InstructionMemory|rom~175_combout  = ( !\PC|pc_out [10] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~269_combout  & (\InstructionMemory|rom~268_combout )) # (\InstructionMemory|rom~269_combout  & ((\InstructionMemory|rom~262_combout )))))) # 
// (\PC|pc_out [9] & ((((\InstructionMemory|rom~269_combout ))))) ) ) # ( \PC|pc_out [10] & ( (!\PC|pc_out [9] & (((!\InstructionMemory|rom~269_combout  & ((\InstructionMemory|rom~263_combout ))) # (\InstructionMemory|rom~269_combout  & 
// (\InstructionMemory|rom~261_combout ))))) # (\PC|pc_out [9] & ((((\InstructionMemory|rom~269_combout ))))) ) )

	.dataa(!\PC|pc_out [9]),
	.datab(!\InstructionMemory|rom~261_combout ),
	.datac(!\InstructionMemory|rom~263_combout ),
	.datad(!\InstructionMemory|rom~262_combout ),
	.datae(!\PC|pc_out [10]),
	.dataf(!\InstructionMemory|rom~269_combout ),
	.datag(!\InstructionMemory|rom~268_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~175 .extended_lut = "on";
defparam \InstructionMemory|rom~175 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \InstructionMemory|rom~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N12
cyclonev_lcell_comb \InstructionMemory|rom~179 (
// Equation(s):
// \InstructionMemory|rom~179_combout  = ( \InstructionMemory|rom~175_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) )

	.dataa(!\reset~input_o ),
	.datab(!\PC|pc_out [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~179 .extended_lut = "off";
defparam \InstructionMemory|rom~179 .lut_mask = 64'h0000000022222222;
defparam \InstructionMemory|rom~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N0
cyclonev_lcell_comb \RegFile|read_data1[2]~12 (
// Equation(s):
// \RegFile|read_data1[2]~12_combout  = ( \RegFile|registers[6][2]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][2]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[7][2]~q )) 
// ) ) ) # ( !\RegFile|registers[6][2]~q  & ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & ((\RegFile|registers[5][2]~q ))) # (\InstructionMemory|rom~169_combout  & (\RegFile|registers[7][2]~q )) ) ) ) # ( 
// \RegFile|registers[6][2]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\InstructionMemory|rom~169_combout ) # (\RegFile|registers[4][2]~q ) ) ) ) # ( !\RegFile|registers[6][2]~q  & ( !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[4][2]~q  
// & !\InstructionMemory|rom~169_combout ) ) ) )

	.dataa(!\RegFile|registers[4][2]~q ),
	.datab(!\RegFile|registers[7][2]~q ),
	.datac(!\InstructionMemory|rom~169_combout ),
	.datad(!\RegFile|registers[5][2]~q ),
	.datae(!\RegFile|registers[6][2]~q ),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[2]~12 .extended_lut = "off";
defparam \RegFile|read_data1[2]~12 .lut_mask = 64'h50505F5F03F303F3;
defparam \RegFile|read_data1[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N30
cyclonev_lcell_comb \RegFile|read_data1[2]~13 (
// Equation(s):
// \RegFile|read_data1[2]~13_combout  = ( \InstructionMemory|rom~159_combout  & ( (!\InstructionMemory|rom~169_combout  & (\RegFile|registers[1][2]~q )) # (\InstructionMemory|rom~169_combout  & ((\RegFile|registers[3][2]~q ))) ) ) # ( 
// !\InstructionMemory|rom~159_combout  & ( (\RegFile|registers[2][2]~q  & \InstructionMemory|rom~169_combout ) ) )

	.dataa(!\RegFile|registers[2][2]~q ),
	.datab(!\RegFile|registers[1][2]~q ),
	.datac(!\RegFile|registers[3][2]~q ),
	.datad(!\InstructionMemory|rom~169_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[2]~13 .extended_lut = "off";
defparam \RegFile|read_data1[2]~13 .lut_mask = 64'h00550055330F330F;
defparam \RegFile|read_data1[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N21
cyclonev_lcell_comb \RegFile|read_data1[2]~14 (
// Equation(s):
// \RegFile|read_data1[2]~14_combout  = ( \RegFile|read_data1[2]~13_combout  & ( \InstructionMemory|rom~174_combout  & ( (!\InstructionMemory|rom~179_combout  & (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[2]~12_combout )) ) ) ) # ( 
// !\RegFile|read_data1[2]~13_combout  & ( \InstructionMemory|rom~174_combout  & ( (!\InstructionMemory|rom~179_combout  & (!\RegFile|Equal0~0_combout  & \RegFile|read_data1[2]~12_combout )) ) ) ) # ( \RegFile|read_data1[2]~13_combout  & ( 
// !\InstructionMemory|rom~174_combout  & ( (!\InstructionMemory|rom~179_combout  & !\RegFile|Equal0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~179_combout ),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(!\RegFile|read_data1[2]~12_combout ),
	.datae(!\RegFile|read_data1[2]~13_combout ),
	.dataf(!\InstructionMemory|rom~174_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[2]~14 .extended_lut = "off";
defparam \RegFile|read_data1[2]~14 .lut_mask = 64'h0000C0C000C000C0;
defparam \RegFile|read_data1[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N54
cyclonev_lcell_comb \RegFile|read_data1[2]~177 (
// Equation(s):
// \RegFile|read_data1[2]~177_combout  = ( !\RegFile|read_data1[2]~17_combout  & ( !\RegFile|read_data1[2]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RegFile|read_data1[2]~14_combout ),
	.datae(gnd),
	.dataf(!\RegFile|read_data1[2]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data1[2]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data1[2]~177 .extended_lut = "off";
defparam \RegFile|read_data1[2]~177 .lut_mask = 64'hFF00FF0000000000;
defparam \RegFile|read_data1[2]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N36
cyclonev_lcell_comb \pc_mux|Mux29~0 (
// Equation(s):
// \pc_mux|Mux29~0_combout  = ( \PCAdder|Add0~1_sumout  & ( \pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout  & ((!\branch_adder|Add0~1_sumout ))) # (\pc_src[1]~2_combout  & (\RegFile|read_data1[2]~177_combout )) ) ) ) # ( !\PCAdder|Add0~1_sumout  & ( 
// \pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout  & ((!\branch_adder|Add0~1_sumout ))) # (\pc_src[1]~2_combout  & (\RegFile|read_data1[2]~177_combout )) ) ) ) # ( \PCAdder|Add0~1_sumout  & ( !\pc_src[0]~1_combout  & ( (\pc_src[1]~2_combout  & 
// !\InstructionMemory|rom~4_combout ) ) ) ) # ( !\PCAdder|Add0~1_sumout  & ( !\pc_src[0]~1_combout  & ( (!\pc_src[1]~2_combout ) # (!\InstructionMemory|rom~4_combout ) ) ) )

	.dataa(!\RegFile|read_data1[2]~177_combout ),
	.datab(!\branch_adder|Add0~1_sumout ),
	.datac(!\pc_src[1]~2_combout ),
	.datad(!\InstructionMemory|rom~4_combout ),
	.datae(!\PCAdder|Add0~1_sumout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux29~0 .extended_lut = "off";
defparam \pc_mux|Mux29~0 .lut_mask = 64'hFFF00F00C5C5C5C5;
defparam \pc_mux|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y25_N17
dffeas \PC|pc_out[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_mux|Mux29~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[2] .is_wysiwyg = "true";
defparam \PC|pc_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y25_N12
cyclonev_lcell_comb \InstructionMemory|rom~373 (
// Equation(s):
// \InstructionMemory|rom~373_combout  = ( \PC|pc_out [4] & ( \PC|pc_out [3] & ( (!\PC|pc_out [5] & (!\PC|pc_out [7] & (!\PC|pc_out [8] $ (\PC|pc_out [6])))) ) ) ) # ( \PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [8] & ((!\PC|pc_out [7] & 
// ((!\PC|pc_out [5]) # (\PC|pc_out [6]))) # (\PC|pc_out [7] & ((!\PC|pc_out [6]))))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [5] & ((!\PC|pc_out [8] & (\PC|pc_out [7] & \PC|pc_out [6])) # (\PC|pc_out [8] & (!\PC|pc_out [7] & 
// !\PC|pc_out [6])))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [8]),
	.datac(!\PC|pc_out [7]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~373 .extended_lut = "off";
defparam \InstructionMemory|rom~373 .lut_mask = 64'h20088CC000008020;
defparam \InstructionMemory|rom~373 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y25_N6
cyclonev_lcell_comb \InstructionMemory|rom~48 (
// Equation(s):
// \InstructionMemory|rom~48_combout  = ( \PC|pc_out [5] & ( \PC|pc_out [7] & ( (!\PC|pc_out [6] & (!\PC|pc_out [8] & ((!\PC|pc_out [4]) # (\PC|pc_out [3])))) # (\PC|pc_out [6] & (!\PC|pc_out [3] & (\PC|pc_out [8] & \PC|pc_out [4]))) ) ) ) # ( !\PC|pc_out 
// [5] & ( \PC|pc_out [7] & ( (\PC|pc_out [6] & (\PC|pc_out [3] & (!\PC|pc_out [8] & !\PC|pc_out [4]))) ) ) ) # ( \PC|pc_out [5] & ( !\PC|pc_out [7] & ( (!\PC|pc_out [6] & (\PC|pc_out [3] & (\PC|pc_out [8] & !\PC|pc_out [4]))) ) ) ) # ( !\PC|pc_out [5] & ( 
// !\PC|pc_out [7] & ( (!\PC|pc_out [3] & (\PC|pc_out [8] & \PC|pc_out [4])) ) ) )

	.dataa(!\PC|pc_out [6]),
	.datab(!\PC|pc_out [3]),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [5]),
	.dataf(!\PC|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~48 .extended_lut = "off";
defparam \InstructionMemory|rom~48 .lut_mask = 64'h000C02001000A024;
defparam \InstructionMemory|rom~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y25_N24
cyclonev_lcell_comb \InstructionMemory|rom~47 (
// Equation(s):
// \InstructionMemory|rom~47_combout  = ( \PC|pc_out [7] & ( \PC|pc_out [8] & ( (!\PC|pc_out [3] & (\PC|pc_out [5] & (\PC|pc_out [6]))) # (\PC|pc_out [3] & (!\PC|pc_out [5] & (!\PC|pc_out [6] $ (!\PC|pc_out [4])))) ) ) ) # ( !\PC|pc_out [7] & ( \PC|pc_out 
// [8] & ( (!\PC|pc_out [5] & (((\PC|pc_out [6] & !\PC|pc_out [4])))) # (\PC|pc_out [5] & (!\PC|pc_out [3] & ((\PC|pc_out [4])))) ) ) ) # ( \PC|pc_out [7] & ( !\PC|pc_out [8] & ( (!\PC|pc_out [3] & (!\PC|pc_out [6] & (!\PC|pc_out [5] $ (!\PC|pc_out [4])))) ) 
// ) ) # ( !\PC|pc_out [7] & ( !\PC|pc_out [8] & ( (\PC|pc_out [3] & (\PC|pc_out [5] & (!\PC|pc_out [6] & \PC|pc_out [4]))) ) ) )

	.dataa(!\PC|pc_out [3]),
	.datab(!\PC|pc_out [5]),
	.datac(!\PC|pc_out [6]),
	.datad(!\PC|pc_out [4]),
	.datae(!\PC|pc_out [7]),
	.dataf(!\PC|pc_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~47 .extended_lut = "off";
defparam \InstructionMemory|rom~47 .lut_mask = 64'h001020800C220642;
defparam \InstructionMemory|rom~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y25_N42
cyclonev_lcell_comb \InstructionMemory|rom~51 (
// Equation(s):
// \InstructionMemory|rom~51_combout  = ( \InstructionMemory|rom~50_combout  & ( \InstructionMemory|rom~47_combout  & ( (!\PC|pc_out [2] & (((!\PC|pc_out [10]) # (\InstructionMemory|rom~48_combout )))) # (\PC|pc_out [2] & (((\PC|pc_out [10])) # 
// (\InstructionMemory|rom~373_combout ))) ) ) ) # ( !\InstructionMemory|rom~50_combout  & ( \InstructionMemory|rom~47_combout  & ( (!\PC|pc_out [2] & (((\InstructionMemory|rom~48_combout  & \PC|pc_out [10])))) # (\PC|pc_out [2] & (((\PC|pc_out [10])) # 
// (\InstructionMemory|rom~373_combout ))) ) ) ) # ( \InstructionMemory|rom~50_combout  & ( !\InstructionMemory|rom~47_combout  & ( (!\PC|pc_out [2] & (((!\PC|pc_out [10]) # (\InstructionMemory|rom~48_combout )))) # (\PC|pc_out [2] & 
// (\InstructionMemory|rom~373_combout  & ((!\PC|pc_out [10])))) ) ) ) # ( !\InstructionMemory|rom~50_combout  & ( !\InstructionMemory|rom~47_combout  & ( (!\PC|pc_out [2] & (((\InstructionMemory|rom~48_combout  & \PC|pc_out [10])))) # (\PC|pc_out [2] & 
// (\InstructionMemory|rom~373_combout  & ((!\PC|pc_out [10])))) ) ) )

	.dataa(!\PC|pc_out [2]),
	.datab(!\InstructionMemory|rom~373_combout ),
	.datac(!\InstructionMemory|rom~48_combout ),
	.datad(!\PC|pc_out [10]),
	.datae(!\InstructionMemory|rom~50_combout ),
	.dataf(!\InstructionMemory|rom~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~51 .extended_lut = "off";
defparam \InstructionMemory|rom~51 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \InstructionMemory|rom~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N24
cyclonev_lcell_comb \InstructionMemory|rom~302 (
// Equation(s):
// \InstructionMemory|rom~302_combout  = ( \InstructionMemory|rom~56_combout  & ( \PC|pc_out [9] & ( \InstructionMemory|rom~51_combout  ) ) ) # ( !\InstructionMemory|rom~56_combout  & ( \PC|pc_out [9] & ( \InstructionMemory|rom~51_combout  ) ) ) # ( 
// !\InstructionMemory|rom~56_combout  & ( !\PC|pc_out [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionMemory|rom~51_combout ),
	.datad(gnd),
	.datae(!\InstructionMemory|rom~56_combout ),
	.dataf(!\PC|pc_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~302 .extended_lut = "off";
defparam \InstructionMemory|rom~302 .lut_mask = 64'hFFFF00000F0F0F0F;
defparam \InstructionMemory|rom~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N6
cyclonev_lcell_comb \pc_mux|Mux23~0 (
// Equation(s):
// \pc_mux|Mux23~0_combout  = ( !\pc_src[1]~2_combout  & ( (((!\pc_src[0]~1_combout  & ((\PCAdder|Add0~25_sumout ))) # (\pc_src[0]~1_combout  & (\branch_adder|Add0~25_sumout )))) ) ) # ( \pc_src[1]~2_combout  & ( ((!\pc_src[0]~1_combout  & 
// (((\InstructionMemory|rom~57_combout )))) # (\pc_src[0]~1_combout  & (\RegFile|read_data1[8]~47_combout  & (!\RegFile|Equal0~0_combout )))) ) )

	.dataa(!\branch_adder|Add0~25_sumout ),
	.datab(!\RegFile|read_data1[8]~47_combout ),
	.datac(!\RegFile|Equal0~0_combout ),
	.datad(!\InstructionMemory|rom~57_combout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(!\PCAdder|Add0~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux23~0 .extended_lut = "on";
defparam \pc_mux|Mux23~0 .lut_mask = 64'h0F0F00FF55553030;
defparam \pc_mux|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y25_N21
cyclonev_lcell_comb \PC|pc_out[8]~6 (
// Equation(s):
// \PC|pc_out[8]~6_combout  = ( !\pc_mux|Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_mux|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|pc_out[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|pc_out[8]~6 .extended_lut = "off";
defparam \PC|pc_out[8]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC|pc_out[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N23
dffeas \PC|pc_out[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC|pc_out[8]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[8] .is_wysiwyg = "true";
defparam \PC|pc_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y25_N30
cyclonev_lcell_comb \InstructionMemory|rom~77 (
// Equation(s):
// \InstructionMemory|rom~77_combout  = ( \PC|pc_out [4] & ( !\PC|pc_out [3] & ( (\PC|pc_out [5] & (\PC|pc_out [7] & (!\PC|pc_out [9] & \PC|pc_out [6]))) ) ) ) # ( !\PC|pc_out [4] & ( !\PC|pc_out [3] & ( (!\PC|pc_out [5] & (!\PC|pc_out [7] & (\PC|pc_out [9] 
// & !\PC|pc_out [6]))) ) ) )

	.dataa(!\PC|pc_out [5]),
	.datab(!\PC|pc_out [7]),
	.datac(!\PC|pc_out [9]),
	.datad(!\PC|pc_out [6]),
	.datae(!\PC|pc_out [4]),
	.dataf(!\PC|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~77 .extended_lut = "off";
defparam \InstructionMemory|rom~77 .lut_mask = 64'h0800001000000000;
defparam \InstructionMemory|rom~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y25_N36
cyclonev_lcell_comb \InstructionMemory|rom~78 (
// Equation(s):
// \InstructionMemory|rom~78_combout  = ( \InstructionMemory|rom~77_combout  & ( (\PC|pc_out [8] & \PC|pc_out [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc_out [8]),
	.datad(!\PC|pc_out [2]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~78 .extended_lut = "off";
defparam \InstructionMemory|rom~78 .lut_mask = 64'h00000000000F000F;
defparam \InstructionMemory|rom~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y25_N39
cyclonev_lcell_comb \InstructionMemory|rom~305 (
// Equation(s):
// \InstructionMemory|rom~305_combout  = ( \InstructionMemory|rom~76_combout  & ( (!\PC|pc_out [10]) # (\InstructionMemory|rom~73_combout ) ) ) # ( !\InstructionMemory|rom~76_combout  & ( (!\PC|pc_out [10] & (\InstructionMemory|rom~78_combout )) # 
// (\PC|pc_out [10] & ((\InstructionMemory|rom~73_combout ))) ) )

	.dataa(!\InstructionMemory|rom~78_combout ),
	.datab(gnd),
	.datac(!\PC|pc_out [10]),
	.datad(!\InstructionMemory|rom~73_combout ),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~305 .extended_lut = "off";
defparam \InstructionMemory|rom~305 .lut_mask = 64'h505F505FF0FFF0FF;
defparam \InstructionMemory|rom~305 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y26_N51
cyclonev_lcell_comb \pc_mux|Mux20~0 (
// Equation(s):
// \pc_mux|Mux20~0_combout  = ( \pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\RegFile|read_data1[11]~65_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( \pc_src[0]~1_combout  & ( !\branch_adder|Add0~37_sumout  ) ) ) # ( \pc_src[1]~2_combout  & ( 
// !\pc_src[0]~1_combout  & ( !\InstructionMemory|rom~79_combout  ) ) ) # ( !\pc_src[1]~2_combout  & ( !\pc_src[0]~1_combout  & ( !\PCAdder|Add0~37_sumout  ) ) )

	.dataa(!\branch_adder|Add0~37_sumout ),
	.datab(!\PCAdder|Add0~37_sumout ),
	.datac(!\InstructionMemory|rom~79_combout ),
	.datad(!\RegFile|read_data1[11]~65_combout ),
	.datae(!\pc_src[1]~2_combout ),
	.dataf(!\pc_src[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Mux20~0 .extended_lut = "off";
defparam \pc_mux|Mux20~0 .lut_mask = 64'hCCCCF0F0AAAAFF00;
defparam \pc_mux|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y26_N38
dffeas \PC|pc_out[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_mux|Mux20~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc_out[11] .is_wysiwyg = "true";
defparam \PC|pc_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y23_N42
cyclonev_lcell_comb \InstructionMemory|rom~150 (
// Equation(s):
// \InstructionMemory|rom~150_combout  = ( \InstructionMemory|rom~146_combout  & ( (!\reset~input_o  & \PC|pc_out [11]) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc_out [11]),
	.datae(gnd),
	.dataf(!\InstructionMemory|rom~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionMemory|rom~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionMemory|rom~150 .extended_lut = "off";
defparam \InstructionMemory|rom~150 .lut_mask = 64'h0000000000AA00AA;
defparam \InstructionMemory|rom~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N57
cyclonev_lcell_comb \RegFile|read_data2[0]~345 (
// Equation(s):
// \RegFile|read_data2[0]~345_combout  = ( \RegFile|read_data2[0]~6_combout  & ( \RegFile|read_data2[0]~341_combout  ) ) # ( !\RegFile|read_data2[0]~6_combout  & ( \RegFile|read_data2[0]~341_combout  ) ) # ( \RegFile|read_data2[0]~6_combout  & ( 
// !\RegFile|read_data2[0]~341_combout  ) ) # ( !\RegFile|read_data2[0]~6_combout  & ( !\RegFile|read_data2[0]~341_combout  & ( (\InstructionMemory|rom~150_combout  & \RegFile|read_data2[0]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\InstructionMemory|rom~150_combout ),
	.datac(!\RegFile|read_data2[0]~4_combout ),
	.datad(gnd),
	.datae(!\RegFile|read_data2[0]~6_combout ),
	.dataf(!\RegFile|read_data2[0]~341_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegFile|read_data2[0]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegFile|read_data2[0]~345 .extended_lut = "off";
defparam \RegFile|read_data2[0]~345 .lut_mask = 64'h0303FFFFFFFFFFFF;
defparam \RegFile|read_data2[0]~345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N18
cyclonev_lcell_comb \DataMem|ser|s_data_out[0]~0 (
// Equation(s):
// \DataMem|ser|s_data_out[0]~0_combout  = ( \ALU|O_out[2]~37_combout  & ( \ALU|_~9_sumout  & ( (\Control|WideOr5~1_combout  & ((!\ALU|O_out[1]~26_combout ) # ((\ALU|Equal2~0_combout  & \ALU|O_out[2]~38_combout )))) ) ) ) # ( !\ALU|O_out[2]~37_combout  & ( 
// \ALU|_~9_sumout  & ( (\Control|WideOr5~1_combout  & (\ALU|Equal2~0_combout  & ((!\ALU|O_out[1]~26_combout ) # (\ALU|O_out[2]~38_combout )))) ) ) ) # ( \ALU|O_out[2]~37_combout  & ( !\ALU|_~9_sumout  & ( (\Control|WideOr5~1_combout  & 
// ((!\ALU|O_out[1]~26_combout  & (!\ALU|Equal2~0_combout )) # (\ALU|O_out[1]~26_combout  & (\ALU|Equal2~0_combout  & \ALU|O_out[2]~38_combout )))) ) ) ) # ( !\ALU|O_out[2]~37_combout  & ( !\ALU|_~9_sumout  & ( (\Control|WideOr5~1_combout  & 
// (\ALU|O_out[1]~26_combout  & (\ALU|Equal2~0_combout  & \ALU|O_out[2]~38_combout ))) ) ) )

	.dataa(!\Control|WideOr5~1_combout ),
	.datab(!\ALU|O_out[1]~26_combout ),
	.datac(!\ALU|Equal2~0_combout ),
	.datad(!\ALU|O_out[2]~38_combout ),
	.datae(!\ALU|O_out[2]~37_combout ),
	.dataf(!\ALU|_~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|ser|s_data_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|ser|s_data_out[0]~0 .extended_lut = "off";
defparam \DataMem|ser|s_data_out[0]~0 .lut_mask = 64'h0001404104054445;
defparam \DataMem|ser|s_data_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N39
cyclonev_lcell_comb \DataMem|ser|s_data_out[0]~1 (
// Equation(s):
// \DataMem|ser|s_data_out[0]~1_combout  = ( \ALU|O_out[3]~47_combout  & ( \DataMem|ser|s_data_out[0]~0_combout  & ( (\DataMem|ser|Equal0~0_combout  & (\ALU|O_out[31]~213_combout  & (\DataMem|ser|Equal0~1_combout  & \DataMem|ser|Equal0~3_combout ))) ) ) )

	.dataa(!\DataMem|ser|Equal0~0_combout ),
	.datab(!\ALU|O_out[31]~213_combout ),
	.datac(!\DataMem|ser|Equal0~1_combout ),
	.datad(!\DataMem|ser|Equal0~3_combout ),
	.datae(!\ALU|O_out[3]~47_combout ),
	.dataf(!\DataMem|ser|s_data_out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|ser|s_data_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|ser|s_data_out[0]~1 .extended_lut = "off";
defparam \DataMem|ser|s_data_out[0]~1 .lut_mask = 64'h0000000000000001;
defparam \DataMem|ser|s_data_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y24_N49
dffeas \DataMem|ser|s_data_out[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegFile|read_data2[0]~345_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMem|ser|s_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMem|ser|s_data_out[0] .is_wysiwyg = "true";
defparam \DataMem|ser|s_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N8
dffeas \DataMem|ser|s_data_out[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegFile|read_data2[1]~346_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMem|ser|s_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMem|ser|s_data_out[1] .is_wysiwyg = "true";
defparam \DataMem|ser|s_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y24_N4
dffeas \DataMem|ser|s_data_out[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegFile|read_data2[2]~347_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMem|ser|s_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMem|ser|s_data_out[2] .is_wysiwyg = "true";
defparam \DataMem|ser|s_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N0
cyclonev_lcell_comb \DataMem|ser|s_data_out[3]~feeder (
// Equation(s):
// \DataMem|ser|s_data_out[3]~feeder_combout  = ( \RegFile|read_data2[3]~348_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[3]~348_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|ser|s_data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|ser|s_data_out[3]~feeder .extended_lut = "off";
defparam \DataMem|ser|s_data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DataMem|ser|s_data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y24_N1
dffeas \DataMem|ser|s_data_out[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\DataMem|ser|s_data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMem|ser|s_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMem|ser|s_data_out[3] .is_wysiwyg = "true";
defparam \DataMem|ser|s_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N31
dffeas \DataMem|ser|s_data_out[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegFile|read_data2[4]~350_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMem|ser|s_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMem|ser|s_data_out[4] .is_wysiwyg = "true";
defparam \DataMem|ser|s_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y24_N12
cyclonev_lcell_comb \DataMem|ser|s_data_out[5]~feeder (
// Equation(s):
// \DataMem|ser|s_data_out[5]~feeder_combout  = ( \RegFile|read_data2[5]~352_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RegFile|read_data2[5]~352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|ser|s_data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|ser|s_data_out[5]~feeder .extended_lut = "off";
defparam \DataMem|ser|s_data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DataMem|ser|s_data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y24_N13
dffeas \DataMem|ser|s_data_out[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\DataMem|ser|s_data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMem|ser|s_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMem|ser|s_data_out[5] .is_wysiwyg = "true";
defparam \DataMem|ser|s_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y23_N16
dffeas \DataMem|ser|s_data_out[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegFile|read_data2[6]~354_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMem|ser|s_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMem|ser|s_data_out[6] .is_wysiwyg = "true";
defparam \DataMem|ser|s_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N46
dffeas \DataMem|ser|s_data_out[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegFile|read_data2[7]~356_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DataMem|ser|s_data_out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMem|ser|s_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DataMem|ser|s_data_out[7] .is_wysiwyg = "true";
defparam \DataMem|ser|s_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N24
cyclonev_lcell_comb \DataMem|ser|s_rden_out~1 (
// Equation(s):
// \DataMem|ser|s_rden_out~1_combout  = ( \DataMem|ser|s_rden_out~0_combout  & ( \DataMem|ser|Equal0~4_combout  & ( \Control|WideOr5~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\Control|WideOr5~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DataMem|ser|s_rden_out~0_combout ),
	.dataf(!\DataMem|ser|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|ser|s_rden_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|ser|s_rden_out~1 .extended_lut = "off";
defparam \DataMem|ser|s_rden_out~1 .lut_mask = 64'h0000000000003333;
defparam \DataMem|ser|s_rden_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N25
dffeas \DataMem|ser|s_rden_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\DataMem|ser|s_rden_out~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMem|ser|s_rden_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataMem|ser|s_rden_out .is_wysiwyg = "true";
defparam \DataMem|ser|s_rden_out .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N17
dffeas \DataMem|ser|s_wren_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|ser|s_data_out[0]~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DataMem|ser|s_wren_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DataMem|ser|s_wren_out .is_wysiwyg = "true";
defparam \DataMem|ser|s_wren_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y33_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
