BENNOUR, I. AND ABOULHAMID, E. M. 1997. Lower-bounds on the iteration and initiation interval of functional pipelining and loop folding. Des. Autom. Embedded Syst. (to appear).
Raul Camposano , Jörg Wilberg, Embedded system design, Design Automation for Embedded Systems, v.1 n.1-2, p.5-50, Jan. 1996[doi>10.1007/BF00134682]
DEWILDE, P., DEPRETTERE, E., AND NOUTA, R. 1985. Parallel and pipelined VLSI implementation of signal processing algorithms. In VLSI and Modern Signal Processing, S. Y. Kung, H. J. Whitehouse, T. Kailath, Eds., Prentice-Hall, Englewood Cliffs, NJ.
Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, Specification and design of embedded systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
Catherine H. Gebotys , Mohamed I. Elmasry, Simultaneous scheduling and allocation for cost constrained optimal architectural synthesis, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.2-7, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127609]
HWANG, C.-T., LEE, J.-H., AND HSU, Y.-C. 1991. A formal approach to the scheduling problem in high level synthesis. IEEE Trans. CAD 10, 464-475.
Kai Hwang , Faye A. Briggs, Computer Architecture and Parallel Processing, McGraw-Hill, Inc., New York, NY, 1990
Rajiv Jain , K. Kücükcakar , M. J. Mlinar , A. C. Parker, Experience with ADAM synthesis system, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.56-61, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74393]
LANGEVIN, M., CERNY, E., WILBERG, J., AND VIERHAUS, H.-T. 1995. Local microcode generation in system design. In Code Generation for Embedded Processors, P. Marwedel and G. Goossens, Eds., Kluwer Academic, Boston, MA, Ch. 10, 171-187.
Michael C. McFarland , Alice C. Parker , Raul Camposano, Tutorial on high-level synthesis, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.330-336, June 12-15, 1988, Atlantic City, New Jersey, USA
PAPACHRISTOU, C. A. AND KONUK, H. 1989. A high-level synthesis technique based on linear programming. Tech. Rep., Computer Engineering and Science Dept., Case Western Reserve Univ., Nov.
PARK, N. AND PARKER, A.C. 1988. Sehwa: A software package for synthesis of pipelines from behavioral specifications. IEEE Trans. CAD 7, 356-370.
PAULIN, P. G. AND KNIGHT, J.P. 1989. Force-directed scheduling for the behavioral synthesis of ASIC's. IEEE Trans. CAD 8, 661-679.
RABAEY, g. M. AND POTKONJAK, M. 1994. Estimating implementation bounds for real time DSP application specific circuits. IEEE Trans. CAD 13, 669-683.
RIM, M. AND JAIN, R. 1994. Lower-bound performance estimation for high-level synthesis scheduling problem. IEEE Trans. CAD 13, 451-458.
SHARMA, A. AND JAIN, R. 1993. Estimating architectural resources and performance for high-level synthesis applications. IEEE Trans. VLSI Syst. 1.
Adwin H. Timmer , Jochen A. G. Jess, Execution interval analysis under resource constraints, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.454-459, November 07-11, 1993, Santa Clara, California, USA
