{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540421228523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540421228526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 20:47:08 2018 " "Processing started: Wed Oct 24 20:47:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540421228526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540421228526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off morse_encoder -c morse_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off morse_encoder -c morse_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540421228526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540421228772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540421228772 ""}
{ "Warning" "WSGN_SEARCH_FILE" "morse_encoder.v 1 1 " "Using design file morse_encoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 morse_encoder " "Found entity 1: morse_encoder" {  } { { "morse_encoder.v" "" { Text "D:/GitHub Clones/codigo-morse-verilog/Projeto para FPGA/CodeGenerated/DE2_115/morse_encoder/morse_encoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540421238875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1540421238875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "morse_encoder " "Elaborating entity \"morse_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540421238877 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG morse_encoder.v(26) " "Output port \"LEDG\" at morse_encoder.v(26) has no driver" {  } { { "morse_encoder.v" "" { Text "D:/GitHub Clones/codigo-morse-verilog/Projeto para FPGA/CodeGenerated/DE2_115/morse_encoder/morse_encoder.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540421238877 "|morse_encoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[12..0\] morse_encoder.v(27) " "Output port \"LEDR\[12..0\]\" at morse_encoder.v(27) has no driver" {  } { { "morse_encoder.v" "" { Text "D:/GitHub Clones/codigo-morse-verilog/Projeto para FPGA/CodeGenerated/DE2_115/morse_encoder/morse_encoder.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540421238878 "|morse_encoder"}
{ "Warning" "WSGN_SEARCH_FILE" "codificador.v 1 1 " "Using design file codificador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 codificador " "Found entity 1: codificador" {  } { { "codificador.v" "" { Text "D:/GitHub Clones/codigo-morse-verilog/Projeto para FPGA/CodeGenerated/DE2_115/morse_encoder/codificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540421238882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1540421238882 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "s1 codificador.v(8) " "Verilog HDL error at codificador.v(8): can't index object \"s1\" with zero packed or unpacked array dimensions" {  } { { "codificador.v" "" { Text "D:/GitHub Clones/codigo-morse-verilog/Projeto para FPGA/CodeGenerated/DE2_115/morse_encoder/codificador.v" 8 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1540421238916 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "s1 codificador.v(9) " "Verilog HDL error at codificador.v(9): can't index object \"s1\" with zero packed or unpacked array dimensions" {  } { { "codificador.v" "" { Text "D:/GitHub Clones/codigo-morse-verilog/Projeto para FPGA/CodeGenerated/DE2_115/morse_encoder/codificador.v" 9 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1540421238916 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "s1 codificador.v(10) " "Verilog HDL error at codificador.v(10): can't index object \"s1\" with zero packed or unpacked array dimensions" {  } { { "codificador.v" "" { Text "D:/GitHub Clones/codigo-morse-verilog/Projeto para FPGA/CodeGenerated/DE2_115/morse_encoder/codificador.v" 10 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1540421238916 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "s1 codificador.v(11) " "Verilog HDL error at codificador.v(11): can't index object \"s1\" with zero packed or unpacked array dimensions" {  } { { "codificador.v" "" { Text "D:/GitHub Clones/codigo-morse-verilog/Projeto para FPGA/CodeGenerated/DE2_115/morse_encoder/codificador.v" 11 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1540421238916 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "s1 codificador.v(12) " "Verilog HDL error at codificador.v(12): can't index object \"s1\" with zero packed or unpacked array dimensions" {  } { { "codificador.v" "" { Text "D:/GitHub Clones/codigo-morse-verilog/Projeto para FPGA/CodeGenerated/DE2_115/morse_encoder/codificador.v" 12 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1540421238916 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540421239017 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 24 20:47:19 2018 " "Processing ended: Wed Oct 24 20:47:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540421239017 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540421239017 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540421239017 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540421239017 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540421239644 ""}
