$date
	Sat Apr 22 16:52:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MUX_2to1_TB $end
$var wire 1 ! Out $end
$var reg 1 " I0 $end
$var reg 1 # I1 $end
$var reg 1 $ sel $end
$scope module dut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ select $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#1000
1#
#2000
1!
1$
#3000
0#
0!
0$
#4000
1!
1"
#5000
0"
0!
1$
#6000
