
amplifer_fan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c00  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08005d10  08005d10  00015d10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005da8  08005da8  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08005da8  08005da8  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005da8  08005da8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005da8  08005da8  00015da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005dac  08005dac  00015dac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005db0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  20000074  08005e24  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  08005e24  0002025c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dac5  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000020ac  00000000  00000000  0002db62  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c38  00000000  00000000  0002fc10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b30  00000000  00000000  00030848  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001925d  00000000  00000000  00031378  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b1f5  00000000  00000000  0004a5d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008ebe2  00000000  00000000  000557ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e43ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003674  00000000  00000000  000e4428  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08005cf8 	.word	0x08005cf8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08005cf8 	.word	0x08005cf8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	d1ed      	bne.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__gesf2>:
 8000ce4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000ce8:	e006      	b.n	8000cf8 <__cmpsf2+0x4>
 8000cea:	bf00      	nop

08000cec <__lesf2>:
 8000cec:	f04f 0c01 	mov.w	ip, #1
 8000cf0:	e002      	b.n	8000cf8 <__cmpsf2+0x4>
 8000cf2:	bf00      	nop

08000cf4 <__cmpsf2>:
 8000cf4:	f04f 0c01 	mov.w	ip, #1
 8000cf8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000cfc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d00:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d04:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d08:	bf18      	it	ne
 8000d0a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d0e:	d011      	beq.n	8000d34 <__cmpsf2+0x40>
 8000d10:	b001      	add	sp, #4
 8000d12:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d16:	bf18      	it	ne
 8000d18:	ea90 0f01 	teqne	r0, r1
 8000d1c:	bf58      	it	pl
 8000d1e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d22:	bf88      	it	hi
 8000d24:	17c8      	asrhi	r0, r1, #31
 8000d26:	bf38      	it	cc
 8000d28:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000d2c:	bf18      	it	ne
 8000d2e:	f040 0001 	orrne.w	r0, r0, #1
 8000d32:	4770      	bx	lr
 8000d34:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d38:	d102      	bne.n	8000d40 <__cmpsf2+0x4c>
 8000d3a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000d3e:	d105      	bne.n	8000d4c <__cmpsf2+0x58>
 8000d40:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000d44:	d1e4      	bne.n	8000d10 <__cmpsf2+0x1c>
 8000d46:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000d4a:	d0e1      	beq.n	8000d10 <__cmpsf2+0x1c>
 8000d4c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop

08000d54 <__aeabi_cfrcmple>:
 8000d54:	4684      	mov	ip, r0
 8000d56:	4608      	mov	r0, r1
 8000d58:	4661      	mov	r1, ip
 8000d5a:	e7ff      	b.n	8000d5c <__aeabi_cfcmpeq>

08000d5c <__aeabi_cfcmpeq>:
 8000d5c:	b50f      	push	{r0, r1, r2, r3, lr}
 8000d5e:	f7ff ffc9 	bl	8000cf4 <__cmpsf2>
 8000d62:	2800      	cmp	r0, #0
 8000d64:	bf48      	it	mi
 8000d66:	f110 0f00 	cmnmi.w	r0, #0
 8000d6a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000d6c <__aeabi_fcmpeq>:
 8000d6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d70:	f7ff fff4 	bl	8000d5c <__aeabi_cfcmpeq>
 8000d74:	bf0c      	ite	eq
 8000d76:	2001      	moveq	r0, #1
 8000d78:	2000      	movne	r0, #0
 8000d7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d7e:	bf00      	nop

08000d80 <__aeabi_fcmplt>:
 8000d80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d84:	f7ff ffea 	bl	8000d5c <__aeabi_cfcmpeq>
 8000d88:	bf34      	ite	cc
 8000d8a:	2001      	movcc	r0, #1
 8000d8c:	2000      	movcs	r0, #0
 8000d8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d92:	bf00      	nop

08000d94 <__aeabi_fcmple>:
 8000d94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d98:	f7ff ffe0 	bl	8000d5c <__aeabi_cfcmpeq>
 8000d9c:	bf94      	ite	ls
 8000d9e:	2001      	movls	r0, #1
 8000da0:	2000      	movhi	r0, #0
 8000da2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000da6:	bf00      	nop

08000da8 <__aeabi_fcmpge>:
 8000da8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dac:	f7ff ffd2 	bl	8000d54 <__aeabi_cfrcmple>
 8000db0:	bf94      	ite	ls
 8000db2:	2001      	movls	r0, #1
 8000db4:	2000      	movhi	r0, #0
 8000db6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dba:	bf00      	nop

08000dbc <__aeabi_fcmpgt>:
 8000dbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dc0:	f7ff ffc8 	bl	8000d54 <__aeabi_cfrcmple>
 8000dc4:	bf34      	ite	cc
 8000dc6:	2001      	movcc	r0, #1
 8000dc8:	2000      	movcs	r0, #0
 8000dca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dce:	bf00      	nop

08000dd0 <__aeabi_f2iz>:
 8000dd0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000dd4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000dd8:	d30f      	bcc.n	8000dfa <__aeabi_f2iz+0x2a>
 8000dda:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000dde:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000de2:	d90d      	bls.n	8000e00 <__aeabi_f2iz+0x30>
 8000de4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000de8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000dec:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000df0:	fa23 f002 	lsr.w	r0, r3, r2
 8000df4:	bf18      	it	ne
 8000df6:	4240      	negne	r0, r0
 8000df8:	4770      	bx	lr
 8000dfa:	f04f 0000 	mov.w	r0, #0
 8000dfe:	4770      	bx	lr
 8000e00:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e04:	d101      	bne.n	8000e0a <__aeabi_f2iz+0x3a>
 8000e06:	0242      	lsls	r2, r0, #9
 8000e08:	d105      	bne.n	8000e16 <__aeabi_f2iz+0x46>
 8000e0a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000e0e:	bf08      	it	eq
 8000e10:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e14:	4770      	bx	lr
 8000e16:	f04f 0000 	mov.w	r0, #0
 8000e1a:	4770      	bx	lr
 8000e1c:	0000      	movs	r0, r0
	...

08000e20 <tempADC2>:
	float T = ((u25-Usense)/AVG_slope+25.0);

	*value = T;
}

float tempADC2(u32 adc_data){
 8000e20:	b590      	push	{r4, r7, lr}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
	return ((((3.3/4096)*adc_data)-1.43)/(4.3/1000.0)+25);
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f7ff fad3 	bl	80003d4 <__aeabi_ui2d>
 8000e2e:	a316      	add	r3, pc, #88	; (adr r3, 8000e88 <tempADC2+0x68>)
 8000e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e34:	f7ff fb48 	bl	80004c8 <__aeabi_dmul>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	460c      	mov	r4, r1
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	4621      	mov	r1, r4
 8000e40:	a313      	add	r3, pc, #76	; (adr r3, 8000e90 <tempADC2+0x70>)
 8000e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e46:	f7ff f987 	bl	8000158 <__aeabi_dsub>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	460c      	mov	r4, r1
 8000e4e:	4618      	mov	r0, r3
 8000e50:	4621      	mov	r1, r4
 8000e52:	a311      	add	r3, pc, #68	; (adr r3, 8000e98 <tempADC2+0x78>)
 8000e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e58:	f7ff fc60 	bl	800071c <__aeabi_ddiv>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	460c      	mov	r4, r1
 8000e60:	4618      	mov	r0, r3
 8000e62:	4621      	mov	r1, r4
 8000e64:	f04f 0200 	mov.w	r2, #0
 8000e68:	4b0d      	ldr	r3, [pc, #52]	; (8000ea0 <tempADC2+0x80>)
 8000e6a:	f7ff f977 	bl	800015c <__adddf3>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	460c      	mov	r4, r1
 8000e72:	4618      	mov	r0, r3
 8000e74:	4621      	mov	r1, r4
 8000e76:	f7ff fdd7 	bl	8000a28 <__aeabi_d2f>
 8000e7a:	4603      	mov	r3, r0
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd90      	pop	{r4, r7, pc}
 8000e84:	f3af 8000 	nop.w
 8000e88:	66666666 	.word	0x66666666
 8000e8c:	3f4a6666 	.word	0x3f4a6666
 8000e90:	ae147ae1 	.word	0xae147ae1
 8000e94:	3ff6e147 	.word	0x3ff6e147
 8000e98:	75f6fd22 	.word	0x75f6fd22
 8000e9c:	3f719ce0 	.word	0x3f719ce0
 8000ea0:	40390000 	.word	0x40390000

08000ea4 <reverse>:

	LCD_string(string);
}

void reverse(char* str, int len)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b087      	sub	sp, #28
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	6039      	str	r1, [r7, #0]
    int i = 0, j = len - 1, temp;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	617b      	str	r3, [r7, #20]
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	3b01      	subs	r3, #1
 8000eb6:	613b      	str	r3, [r7, #16]
    while (i < j) {
 8000eb8:	e018      	b.n	8000eec <reverse+0x48>
        temp = str[i];
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	4413      	add	r3, r2
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	441a      	add	r2, r3
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	6879      	ldr	r1, [r7, #4]
 8000ece:	440b      	add	r3, r1
 8000ed0:	7812      	ldrb	r2, [r2, #0]
 8000ed2:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 8000ed4:	693b      	ldr	r3, [r7, #16]
 8000ed6:	687a      	ldr	r2, [r7, #4]
 8000ed8:	4413      	add	r3, r2
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	b2d2      	uxtb	r2, r2
 8000ede:	701a      	strb	r2, [r3, #0]
        i++;
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	617b      	str	r3, [r7, #20]
        j--;
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	3b01      	subs	r3, #1
 8000eea:	613b      	str	r3, [r7, #16]
    while (i < j) {
 8000eec:	697a      	ldr	r2, [r7, #20]
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	dbe2      	blt.n	8000eba <reverse+0x16>
    }
}
 8000ef4:	bf00      	nop
 8000ef6:	371c      	adds	r7, #28
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bc80      	pop	{r7}
 8000efc:	4770      	bx	lr
	...

08000f00 <intToStr>:

int intToStr(int x, char *str, int d) {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
    int i = 0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	617b      	str	r3, [r7, #20]
    while (x) {
 8000f10:	e01d      	b.n	8000f4e <intToStr+0x4e>
        str[i++] = (x % 10) + '0';
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	4b1d      	ldr	r3, [pc, #116]	; (8000f8c <intToStr+0x8c>)
 8000f16:	fb83 1302 	smull	r1, r3, r3, r2
 8000f1a:	1099      	asrs	r1, r3, #2
 8000f1c:	17d3      	asrs	r3, r2, #31
 8000f1e:	1ac9      	subs	r1, r1, r3
 8000f20:	460b      	mov	r3, r1
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	440b      	add	r3, r1
 8000f26:	005b      	lsls	r3, r3, #1
 8000f28:	1ad1      	subs	r1, r2, r3
 8000f2a:	b2ca      	uxtb	r2, r1
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	1c59      	adds	r1, r3, #1
 8000f30:	6179      	str	r1, [r7, #20]
 8000f32:	4619      	mov	r1, r3
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	440b      	add	r3, r1
 8000f38:	3230      	adds	r2, #48	; 0x30
 8000f3a:	b2d2      	uxtb	r2, r2
 8000f3c:	701a      	strb	r2, [r3, #0]
        x = x / 10;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	4a12      	ldr	r2, [pc, #72]	; (8000f8c <intToStr+0x8c>)
 8000f42:	fb82 1203 	smull	r1, r2, r2, r3
 8000f46:	1092      	asrs	r2, r2, #2
 8000f48:	17db      	asrs	r3, r3, #31
 8000f4a:	1ad3      	subs	r3, r2, r3
 8000f4c:	60fb      	str	r3, [r7, #12]
    while (x) {
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d1de      	bne.n	8000f12 <intToStr+0x12>
    }
    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 8000f54:	e007      	b.n	8000f66 <intToStr+0x66>
        str[i++] = '0';
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	1c5a      	adds	r2, r3, #1
 8000f5a:	617a      	str	r2, [r7, #20]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	4413      	add	r3, r2
 8000f62:	2230      	movs	r2, #48	; 0x30
 8000f64:	701a      	strb	r2, [r3, #0]
    while (i < d)
 8000f66:	697a      	ldr	r2, [r7, #20]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	dbf3      	blt.n	8000f56 <intToStr+0x56>

    reverse(str, i);
 8000f6e:	6979      	ldr	r1, [r7, #20]
 8000f70:	68b8      	ldr	r0, [r7, #8]
 8000f72:	f7ff ff97 	bl	8000ea4 <reverse>
    str[i] = '\0';
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	68ba      	ldr	r2, [r7, #8]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	701a      	strb	r2, [r3, #0]

    return i;
 8000f80:	697b      	ldr	r3, [r7, #20]
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	66666667 	.word	0x66666667

08000f90 <ftoa>:

void ftoa(float n, char* res, int afterpoint) {
 8000f90:	b5b0      	push	{r4, r5, r7, lr}
 8000f92:	b088      	sub	sp, #32
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
    // Extract integer part
    int ipart = (int)n;
 8000f9c:	68f8      	ldr	r0, [r7, #12]
 8000f9e:	f7ff ff17 	bl	8000dd0 <__aeabi_f2iz>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	61fb      	str	r3, [r7, #28]

    // Extract floating part
    float fpart = n - (float)ipart;
 8000fa6:	69f8      	ldr	r0, [r7, #28]
 8000fa8:	f7ff fe48 	bl	8000c3c <__aeabi_i2f>
 8000fac:	4603      	mov	r3, r0
 8000fae:	4619      	mov	r1, r3
 8000fb0:	68f8      	ldr	r0, [r7, #12]
 8000fb2:	f7ff fd8d 	bl	8000ad0 <__aeabi_fsub>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	61bb      	str	r3, [r7, #24]

    // convert integer part to string
    int i = intToStr(ipart, res, 0);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	68b9      	ldr	r1, [r7, #8]
 8000fbe:	69f8      	ldr	r0, [r7, #28]
 8000fc0:	f7ff ff9e 	bl	8000f00 <intToStr>
 8000fc4:	6178      	str	r0, [r7, #20]

    // check for display option after point
    if (afterpoint != 0) {
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d02c      	beq.n	8001026 <ftoa+0x96>
        res[i] = '.'; // add dot
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	68ba      	ldr	r2, [r7, #8]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	222e      	movs	r2, #46	; 0x2e
 8000fd4:	701a      	strb	r2, [r3, #0]

        // Get the value of fraction part upto given no.
        // of points after dot. The third parameter
        // is needed to handle cases like 233.007
        fpart = fpart * pow(10, afterpoint);
 8000fd6:	69b8      	ldr	r0, [r7, #24]
 8000fd8:	f7ff fa1e 	bl	8000418 <__aeabi_f2d>
 8000fdc:	4604      	mov	r4, r0
 8000fde:	460d      	mov	r5, r1
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff fa07 	bl	80003f4 <__aeabi_i2d>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	f04f 0000 	mov.w	r0, #0
 8000fee:	4910      	ldr	r1, [pc, #64]	; (8001030 <ftoa+0xa0>)
 8000ff0:	f003 fe58 	bl	8004ca4 <pow>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	4629      	mov	r1, r5
 8000ffc:	f7ff fa64 	bl	80004c8 <__aeabi_dmul>
 8001000:	4603      	mov	r3, r0
 8001002:	460c      	mov	r4, r1
 8001004:	4618      	mov	r0, r3
 8001006:	4621      	mov	r1, r4
 8001008:	f7ff fd0e 	bl	8000a28 <__aeabi_d2f>
 800100c:	4603      	mov	r3, r0
 800100e:	61bb      	str	r3, [r7, #24]

        intToStr((int)fpart, res + i + 1, afterpoint);
 8001010:	69b8      	ldr	r0, [r7, #24]
 8001012:	f7ff fedd 	bl	8000dd0 <__aeabi_f2iz>
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	3301      	adds	r3, #1
 800101a:	68ba      	ldr	r2, [r7, #8]
 800101c:	4413      	add	r3, r2
 800101e:	687a      	ldr	r2, [r7, #4]
 8001020:	4619      	mov	r1, r3
 8001022:	f7ff ff6d 	bl	8000f00 <intToStr>
    }
}
 8001026:	bf00      	nop
 8001028:	3720      	adds	r7, #32
 800102a:	46bd      	mov	sp, r7
 800102c:	bdb0      	pop	{r4, r5, r7, pc}
 800102e:	bf00      	nop
 8001030:	40240000 	.word	0x40240000

08001034 <LCD_test>:
 */
//I use a LCD display with 2 row and 16 cool, with Hitachi basic
//i use it in 4 data_bit mode
#include "lcd.h"

void LCD_test(){
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
	LCD_goto(0,0);
 8001038:	2100      	movs	r1, #0
 800103a:	2000      	movs	r0, #0
 800103c:	f000 f82d 	bl	800109a <LCD_goto>
	LCD_string("#+++Elso-sor+++#");
 8001040:	4809      	ldr	r0, [pc, #36]	; (8001068 <LCD_test+0x34>)
 8001042:	f000 f815 	bl	8001070 <LCD_string>
	LCD_goto(1,0);
 8001046:	2100      	movs	r1, #0
 8001048:	2001      	movs	r0, #1
 800104a:	f000 f826 	bl	800109a <LCD_goto>
	LCD_string("#+Masodik--sor+#");
 800104e:	4807      	ldr	r0, [pc, #28]	; (800106c <LCD_test+0x38>)
 8001050:	f000 f80e 	bl	8001070 <LCD_string>
	HAL_Delay(1000);
 8001054:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001058:	f001 f932 	bl	80022c0 <HAL_Delay>
	LCD_cmd(CLEAR);
 800105c:	2001      	movs	r0, #1
 800105e:	f000 f871 	bl	8001144 <LCD_cmd>
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	08005d10 	.word	0x08005d10
 800106c:	08005d24 	.word	0x08005d24

08001070 <LCD_string>:

void LCD_string(char *str){
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	while(*str){
 8001078:	e007      	b.n	800108a <LCD_string+0x1a>
		LCD_data(*str);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	4618      	mov	r0, r3
 8001080:	f000 f8d2 	bl	8001228 <LCD_data>
		str++;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	3301      	adds	r3, #1
 8001088:	607b      	str	r3, [r7, #4]
	while(*str){
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d1f3      	bne.n	800107a <LCD_string+0xa>
	}
}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <LCD_goto>:

void LCD_goto(u8 row, u8 col){
 800109a:	b580      	push	{r7, lr}
 800109c:	b084      	sub	sp, #16
 800109e:	af00      	add	r7, sp, #0
 80010a0:	4603      	mov	r3, r0
 80010a2:	460a      	mov	r2, r1
 80010a4:	71fb      	strb	r3, [r7, #7]
 80010a6:	4613      	mov	r3, r2
 80010a8:	71bb      	strb	r3, [r7, #6]
	switch(row){
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d002      	beq.n	80010b6 <LCD_goto+0x1c>
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d010      	beq.n	80010d6 <LCD_goto+0x3c>
			for(u8 i = col; i>0; i--){
				LCD_cmd(0x14);
			}
		 break;
	}
}
 80010b4:	e01f      	b.n	80010f6 <LCD_goto+0x5c>
			LCD_cmd(0x80);
 80010b6:	2080      	movs	r0, #128	; 0x80
 80010b8:	f000 f844 	bl	8001144 <LCD_cmd>
			for(u8 i = col; i>0; i--){
 80010bc:	79bb      	ldrb	r3, [r7, #6]
 80010be:	73fb      	strb	r3, [r7, #15]
 80010c0:	e005      	b.n	80010ce <LCD_goto+0x34>
				LCD_cmd(0x14);
 80010c2:	2014      	movs	r0, #20
 80010c4:	f000 f83e 	bl	8001144 <LCD_cmd>
			for(u8 i = col; i>0; i--){
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
 80010ca:	3b01      	subs	r3, #1
 80010cc:	73fb      	strb	r3, [r7, #15]
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d1f6      	bne.n	80010c2 <LCD_goto+0x28>
		 break;
 80010d4:	e00f      	b.n	80010f6 <LCD_goto+0x5c>
			LCD_cmd(0xC0);
 80010d6:	20c0      	movs	r0, #192	; 0xc0
 80010d8:	f000 f834 	bl	8001144 <LCD_cmd>
			for(u8 i = col; i>0; i--){
 80010dc:	79bb      	ldrb	r3, [r7, #6]
 80010de:	73bb      	strb	r3, [r7, #14]
 80010e0:	e005      	b.n	80010ee <LCD_goto+0x54>
				LCD_cmd(0x14);
 80010e2:	2014      	movs	r0, #20
 80010e4:	f000 f82e 	bl	8001144 <LCD_cmd>
			for(u8 i = col; i>0; i--){
 80010e8:	7bbb      	ldrb	r3, [r7, #14]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	73bb      	strb	r3, [r7, #14]
 80010ee:	7bbb      	ldrb	r3, [r7, #14]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d1f6      	bne.n	80010e2 <LCD_goto+0x48>
		 break;
 80010f4:	bf00      	nop
}
 80010f6:	bf00      	nop
 80010f8:	3710      	adds	r7, #16
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
	...

08001100 <LCD_enable>:

void LCD_enable(){
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	//need a square  signal _| |_ for LCD enable Port
	//we need a 0-1-0 signalflow, transition
	HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, RESET);	//make _
 8001104:	2200      	movs	r2, #0
 8001106:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800110a:	480d      	ldr	r0, [pc, #52]	; (8001140 <LCD_enable+0x40>)
 800110c:	f002 f923 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_Delay(5);		//wait
 8001110:	2005      	movs	r0, #5
 8001112:	f001 f8d5 	bl	80022c0 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_E_GPIO_Port,LCD_E_Pin, SET);	//_|
 8001116:	2201      	movs	r2, #1
 8001118:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800111c:	4808      	ldr	r0, [pc, #32]	; (8001140 <LCD_enable+0x40>)
 800111e:	f002 f91a 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_Delay(5);		//wait
 8001122:	2005      	movs	r0, #5
 8001124:	f001 f8cc 	bl	80022c0 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_E_GPIO_Port,LCD_E_Pin, RESET);	//	|_
 8001128:	2200      	movs	r2, #0
 800112a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800112e:	4804      	ldr	r0, [pc, #16]	; (8001140 <LCD_enable+0x40>)
 8001130:	f002 f911 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001134:	2005      	movs	r0, #5
 8001136:	f001 f8c3 	bl	80022c0 <HAL_Delay>
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40010c00 	.word	0x40010c00

08001144 <LCD_cmd>:

void LCD_cmd(u8 cmd){
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]
	//we need reset RS port, why we send commands for the LCD display
		//the R/W pin is already on GNDm because we only write the display
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port,LCD_RS_Pin, RESET);
 800114e:	2200      	movs	r2, #0
 8001150:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001154:	4832      	ldr	r0, [pc, #200]	; (8001220 <LCD_cmd+0xdc>)
 8001156:	f002 f8fe 	bl	8003356 <HAL_GPIO_WritePin>
	//we write the data with 2 cycle, first the upper Bits
		//we use PORT MASK just in case
	HAL_GPIO_WritePin(LCD_DATA_7_GPIO_Port,LCD_DATA_7_Pin,(cmd>>7) & 0x01);
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	09db      	lsrs	r3, r3, #7
 800115e:	b2db      	uxtb	r3, r3
 8001160:	461a      	mov	r2, r3
 8001162:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001166:	482f      	ldr	r0, [pc, #188]	; (8001224 <LCD_cmd+0xe0>)
 8001168:	f002 f8f5 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_6_GPIO_Port,LCD_DATA_6_Pin,(cmd>>6) & 0x01);
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	099b      	lsrs	r3, r3, #6
 8001170:	b2db      	uxtb	r3, r3
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	b2db      	uxtb	r3, r3
 8001178:	461a      	mov	r2, r3
 800117a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800117e:	4829      	ldr	r0, [pc, #164]	; (8001224 <LCD_cmd+0xe0>)
 8001180:	f002 f8e9 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_5_GPIO_Port,LCD_DATA_5_Pin,(cmd>>5) & 0x01);
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	095b      	lsrs	r3, r3, #5
 8001188:	b2db      	uxtb	r3, r3
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	b2db      	uxtb	r3, r3
 8001190:	461a      	mov	r2, r3
 8001192:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001196:	4822      	ldr	r0, [pc, #136]	; (8001220 <LCD_cmd+0xdc>)
 8001198:	f002 f8dd 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_4_GPIO_Port,LCD_DATA_4_Pin,(cmd>>4) & 0x01);
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	091b      	lsrs	r3, r3, #4
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	461a      	mov	r2, r3
 80011aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011ae:	481c      	ldr	r0, [pc, #112]	; (8001220 <LCD_cmd+0xdc>)
 80011b0:	f002 f8d1 	bl	8003356 <HAL_GPIO_WritePin>

	//we write this for LCD with LCD_enable, we send the datas
	LCD_enable();
 80011b4:	f7ff ffa4 	bl	8001100 <LCD_enable>

	//now we write the four lower Bit
	HAL_GPIO_WritePin(LCD_DATA_7_GPIO_Port,LCD_DATA_7_Pin,(cmd>>3) & 0x01);
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	08db      	lsrs	r3, r3, #3
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	461a      	mov	r2, r3
 80011c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011ca:	4816      	ldr	r0, [pc, #88]	; (8001224 <LCD_cmd+0xe0>)
 80011cc:	f002 f8c3 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_6_GPIO_Port,LCD_DATA_6_Pin,(cmd>>2) & 0x01);
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	089b      	lsrs	r3, r3, #2
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	461a      	mov	r2, r3
 80011de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011e2:	4810      	ldr	r0, [pc, #64]	; (8001224 <LCD_cmd+0xe0>)
 80011e4:	f002 f8b7 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_5_GPIO_Port,LCD_DATA_5_Pin,(cmd>>1) & 0x01);
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	085b      	lsrs	r3, r3, #1
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	461a      	mov	r2, r3
 80011f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011fa:	4809      	ldr	r0, [pc, #36]	; (8001220 <LCD_cmd+0xdc>)
 80011fc:	f002 f8ab 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_4_GPIO_Port,LCD_DATA_4_Pin,(cmd>>0) & 0x01);		//here truly we don`t need the MASK,just in case
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	b2db      	uxtb	r3, r3
 8001208:	461a      	mov	r2, r3
 800120a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800120e:	4804      	ldr	r0, [pc, #16]	; (8001220 <LCD_cmd+0xdc>)
 8001210:	f002 f8a1 	bl	8003356 <HAL_GPIO_WritePin>

	//again write for LCD
	LCD_enable();
 8001214:	f7ff ff74 	bl	8001100 <LCD_enable>
}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40010c00 	.word	0x40010c00
 8001224:	40010800 	.word	0x40010800

08001228 <LCD_data>:

void LCD_data(u8 data){
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]
	//we set the RS Pin, because we send now data
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port,LCD_RS_Pin,SET);
 8001232:	2201      	movs	r2, #1
 8001234:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001238:	4832      	ldr	r0, [pc, #200]	; (8001304 <LCD_data+0xdc>)
 800123a:	f002 f88c 	bl	8003356 <HAL_GPIO_WritePin>
	//send data again with 2 cycles
	HAL_GPIO_WritePin(LCD_DATA_7_GPIO_Port,LCD_DATA_7_Pin, (data>>7) & 0x01);
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	09db      	lsrs	r3, r3, #7
 8001242:	b2db      	uxtb	r3, r3
 8001244:	461a      	mov	r2, r3
 8001246:	f44f 7100 	mov.w	r1, #512	; 0x200
 800124a:	482f      	ldr	r0, [pc, #188]	; (8001308 <LCD_data+0xe0>)
 800124c:	f002 f883 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_6_GPIO_Port,LCD_DATA_6_Pin, (data>>6) & 0x01);
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	099b      	lsrs	r3, r3, #6
 8001254:	b2db      	uxtb	r3, r3
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	b2db      	uxtb	r3, r3
 800125c:	461a      	mov	r2, r3
 800125e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001262:	4829      	ldr	r0, [pc, #164]	; (8001308 <LCD_data+0xe0>)
 8001264:	f002 f877 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_5_GPIO_Port,LCD_DATA_5_Pin, (data>>5) & 0x01);
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	095b      	lsrs	r3, r3, #5
 800126c:	b2db      	uxtb	r3, r3
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	b2db      	uxtb	r3, r3
 8001274:	461a      	mov	r2, r3
 8001276:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800127a:	4822      	ldr	r0, [pc, #136]	; (8001304 <LCD_data+0xdc>)
 800127c:	f002 f86b 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_4_GPIO_Port,LCD_DATA_4_Pin, (data>>4) & 0x01);
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	091b      	lsrs	r3, r3, #4
 8001284:	b2db      	uxtb	r3, r3
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	b2db      	uxtb	r3, r3
 800128c:	461a      	mov	r2, r3
 800128e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001292:	481c      	ldr	r0, [pc, #112]	; (8001304 <LCD_data+0xdc>)
 8001294:	f002 f85f 	bl	8003356 <HAL_GPIO_WritePin>
	//we send the data for display
	LCD_enable();
 8001298:	f7ff ff32 	bl	8001100 <LCD_enable>

	//now we send the low 4 bits
	HAL_GPIO_WritePin(LCD_DATA_7_GPIO_Port,LCD_DATA_7_Pin, (data>>3) & 0x01);
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	08db      	lsrs	r3, r3, #3
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	461a      	mov	r2, r3
 80012aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012ae:	4816      	ldr	r0, [pc, #88]	; (8001308 <LCD_data+0xe0>)
 80012b0:	f002 f851 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_6_GPIO_Port,LCD_DATA_6_Pin, (data>>2) & 0x01);
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	089b      	lsrs	r3, r3, #2
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	461a      	mov	r2, r3
 80012c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012c6:	4810      	ldr	r0, [pc, #64]	; (8001308 <LCD_data+0xe0>)
 80012c8:	f002 f845 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_5_GPIO_Port,LCD_DATA_5_Pin, (data>>1) & 0x01);
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	085b      	lsrs	r3, r3, #1
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	f003 0301 	and.w	r3, r3, #1
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	461a      	mov	r2, r3
 80012da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012de:	4809      	ldr	r0, [pc, #36]	; (8001304 <LCD_data+0xdc>)
 80012e0:	f002 f839 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA_4_GPIO_Port,LCD_DATA_4_Pin, (data>>0) & 0x01);
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	461a      	mov	r2, r3
 80012ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012f2:	4804      	ldr	r0, [pc, #16]	; (8001304 <LCD_data+0xdc>)
 80012f4:	f002 f82f 	bl	8003356 <HAL_GPIO_WritePin>

	LCD_enable();
 80012f8:	f7ff ff02 	bl	8001100 <LCD_enable>
}
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40010c00 	.word	0x40010c00
 8001308:	40010800 	.word	0x40010800

0800130c <LCD_init>:

void LCD_init(bool curzor, bool blink){
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	460a      	mov	r2, r1
 8001316:	71fb      	strb	r3, [r7, #7]
 8001318:	4613      	mov	r3, r2
 800131a:	71bb      	strb	r3, [r7, #6]
	//we before init
	HAL_Delay(15);
 800131c:	200f      	movs	r0, #15
 800131e:	f000 ffcf 	bl	80022c0 <HAL_Delay>
	//we use it in 4bit mode with 2 row - 5*8 pixel
	LCD_cmd(0x20);
 8001322:	2020      	movs	r0, #32
 8001324:	f7ff ff0e 	bl	8001144 <LCD_cmd>

	//just in case we send for Enable PORT 3 cycle
	LCD_enable();
 8001328:	f7ff feea 	bl	8001100 <LCD_enable>
	LCD_enable();
 800132c:	f7ff fee8 	bl	8001100 <LCD_enable>
	LCD_enable();
 8001330:	f7ff fee6 	bl	8001100 <LCD_enable>

	//this hexacodes is from datasheet (LCD 1602, with hitachi base)
	LCD_cmd(0x28);		//set the mode 3 time
 8001334:	2028      	movs	r0, #40	; 0x28
 8001336:	f7ff ff05 	bl	8001144 <LCD_cmd>
	LCD_cmd(0x28);		//we don`t know before the init function wich one mode is the display
 800133a:	2028      	movs	r0, #40	; 0x28
 800133c:	f7ff ff02 	bl	8001144 <LCD_cmd>
	LCD_cmd(0x28);		//when we set the mode only 2 times, the display cant work well
 8001340:	2028      	movs	r0, #40	; 0x28
 8001342:	f7ff feff 	bl	8001144 <LCD_cmd>

	LCD_cmd(CLEAR);			//lcd clear
 8001346:	2001      	movs	r0, #1
 8001348:	f7ff fefc 	bl	8001144 <LCD_cmd>
	LCD_cmd(HOME);			//send the curzor to 0.row 0.cool
 800134c:	2002      	movs	r0, #2
 800134e:	f7ff fef9 	bl	8001144 <LCD_cmd>
	//set the curzor blink and the curzor visibility
	LCD_cmd(0x08 | (1<<LCD_E) | (curzor<<LCD_curzor) | (blink<<LCD_blink));
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	b25b      	sxtb	r3, r3
 8001358:	f043 030c 	orr.w	r3, r3, #12
 800135c:	b25a      	sxtb	r2, r3
 800135e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001362:	4313      	orrs	r3, r2
 8001364:	b25b      	sxtb	r3, r3
 8001366:	b2db      	uxtb	r3, r3
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff feeb 	bl	8001144 <LCD_cmd>
}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
	...

08001378 <ledrow_half>:
	HAL_GPIO_WritePin(ledrow7_GPIO_Port, ledrow7_Pin, SET);
	HAL_GPIO_WritePin(ledrow8_GPIO_Port, ledrow8_Pin, SET);
	HAL_GPIO_WritePin(ledrow9_GPIO_Port, ledrow9_Pin, SET);
}

void ledrow_half(void){
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ledrow0_GPIO_Port, ledrow0_Pin, SET);
 800137c:	2201      	movs	r2, #1
 800137e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001382:	481b      	ldr	r0, [pc, #108]	; (80013f0 <ledrow_half+0x78>)
 8001384:	f001 ffe7 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow1_GPIO_Port, ledrow1_Pin, SET);
 8001388:	2201      	movs	r2, #1
 800138a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800138e:	4819      	ldr	r0, [pc, #100]	; (80013f4 <ledrow_half+0x7c>)
 8001390:	f001 ffe1 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow2_GPIO_Port, ledrow2_Pin, SET);
 8001394:	2201      	movs	r2, #1
 8001396:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800139a:	4816      	ldr	r0, [pc, #88]	; (80013f4 <ledrow_half+0x7c>)
 800139c:	f001 ffdb 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow3_GPIO_Port, ledrow3_Pin, SET);
 80013a0:	2201      	movs	r2, #1
 80013a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013a6:	4813      	ldr	r0, [pc, #76]	; (80013f4 <ledrow_half+0x7c>)
 80013a8:	f001 ffd5 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow4_GPIO_Port, ledrow4_Pin, SET);
 80013ac:	2201      	movs	r2, #1
 80013ae:	2108      	movs	r1, #8
 80013b0:	480f      	ldr	r0, [pc, #60]	; (80013f0 <ledrow_half+0x78>)
 80013b2:	f001 ffd0 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow5_GPIO_Port, ledrow5_Pin, RESET);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2110      	movs	r1, #16
 80013ba:	480d      	ldr	r0, [pc, #52]	; (80013f0 <ledrow_half+0x78>)
 80013bc:	f001 ffcb 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow6_GPIO_Port, ledrow6_Pin, RESET);
 80013c0:	2200      	movs	r2, #0
 80013c2:	2120      	movs	r1, #32
 80013c4:	480a      	ldr	r0, [pc, #40]	; (80013f0 <ledrow_half+0x78>)
 80013c6:	f001 ffc6 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow7_GPIO_Port, ledrow7_Pin, RESET);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2140      	movs	r1, #64	; 0x40
 80013ce:	4808      	ldr	r0, [pc, #32]	; (80013f0 <ledrow_half+0x78>)
 80013d0:	f001 ffc1 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow8_GPIO_Port, ledrow8_Pin, RESET);
 80013d4:	2200      	movs	r2, #0
 80013d6:	2180      	movs	r1, #128	; 0x80
 80013d8:	4805      	ldr	r0, [pc, #20]	; (80013f0 <ledrow_half+0x78>)
 80013da:	f001 ffbc 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow9_GPIO_Port, ledrow9_Pin, RESET);
 80013de:	2200      	movs	r2, #0
 80013e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013e4:	4802      	ldr	r0, [pc, #8]	; (80013f0 <ledrow_half+0x78>)
 80013e6:	f001 ffb6 	bl	8003356 <HAL_GPIO_WritePin>
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40010c00 	.word	0x40010c00
 80013f4:	40010800 	.word	0x40010800

080013f8 <ledrow1>:
	HAL_GPIO_WritePin(ledrow7_GPIO_Port, ledrow7_Pin, RESET);
	HAL_GPIO_WritePin(ledrow8_GPIO_Port, ledrow8_Pin, RESET);
	HAL_GPIO_WritePin(ledrow9_GPIO_Port, ledrow9_Pin, RESET);
}

void ledrow1(){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ledrow0_GPIO_Port, ledrow0_Pin, SET);
 80013fc:	2201      	movs	r2, #1
 80013fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001402:	481b      	ldr	r0, [pc, #108]	; (8001470 <ledrow1+0x78>)
 8001404:	f001 ffa7 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow1_GPIO_Port, ledrow1_Pin, SET);
 8001408:	2201      	movs	r2, #1
 800140a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800140e:	4819      	ldr	r0, [pc, #100]	; (8001474 <ledrow1+0x7c>)
 8001410:	f001 ffa1 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow2_GPIO_Port, ledrow2_Pin, RESET);
 8001414:	2200      	movs	r2, #0
 8001416:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800141a:	4816      	ldr	r0, [pc, #88]	; (8001474 <ledrow1+0x7c>)
 800141c:	f001 ff9b 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow3_GPIO_Port, ledrow3_Pin, RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001426:	4813      	ldr	r0, [pc, #76]	; (8001474 <ledrow1+0x7c>)
 8001428:	f001 ff95 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow4_GPIO_Port, ledrow4_Pin, RESET);
 800142c:	2200      	movs	r2, #0
 800142e:	2108      	movs	r1, #8
 8001430:	480f      	ldr	r0, [pc, #60]	; (8001470 <ledrow1+0x78>)
 8001432:	f001 ff90 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow5_GPIO_Port, ledrow5_Pin, RESET);
 8001436:	2200      	movs	r2, #0
 8001438:	2110      	movs	r1, #16
 800143a:	480d      	ldr	r0, [pc, #52]	; (8001470 <ledrow1+0x78>)
 800143c:	f001 ff8b 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow6_GPIO_Port, ledrow6_Pin, RESET);
 8001440:	2200      	movs	r2, #0
 8001442:	2120      	movs	r1, #32
 8001444:	480a      	ldr	r0, [pc, #40]	; (8001470 <ledrow1+0x78>)
 8001446:	f001 ff86 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow7_GPIO_Port, ledrow7_Pin, RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	2140      	movs	r1, #64	; 0x40
 800144e:	4808      	ldr	r0, [pc, #32]	; (8001470 <ledrow1+0x78>)
 8001450:	f001 ff81 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow8_GPIO_Port, ledrow8_Pin, RESET);
 8001454:	2200      	movs	r2, #0
 8001456:	2180      	movs	r1, #128	; 0x80
 8001458:	4805      	ldr	r0, [pc, #20]	; (8001470 <ledrow1+0x78>)
 800145a:	f001 ff7c 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow9_GPIO_Port, ledrow9_Pin, RESET);
 800145e:	2200      	movs	r2, #0
 8001460:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001464:	4802      	ldr	r0, [pc, #8]	; (8001470 <ledrow1+0x78>)
 8001466:	f001 ff76 	bl	8003356 <HAL_GPIO_WritePin>
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40010c00 	.word	0x40010c00
 8001474:	40010800 	.word	0x40010800

08001478 <ledrow8>:
	HAL_GPIO_WritePin(ledrow7_GPIO_Port, ledrow7_Pin, SET);
	HAL_GPIO_WritePin(ledrow8_GPIO_Port, ledrow8_Pin, RESET);
	HAL_GPIO_WritePin(ledrow9_GPIO_Port, ledrow9_Pin, RESET);
}

void ledrow8(){
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ledrow0_GPIO_Port, ledrow0_Pin, SET);
 800147c:	2201      	movs	r2, #1
 800147e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001482:	481b      	ldr	r0, [pc, #108]	; (80014f0 <ledrow8+0x78>)
 8001484:	f001 ff67 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow1_GPIO_Port, ledrow1_Pin, SET);
 8001488:	2201      	movs	r2, #1
 800148a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800148e:	4819      	ldr	r0, [pc, #100]	; (80014f4 <ledrow8+0x7c>)
 8001490:	f001 ff61 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow2_GPIO_Port, ledrow2_Pin, SET);
 8001494:	2201      	movs	r2, #1
 8001496:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800149a:	4816      	ldr	r0, [pc, #88]	; (80014f4 <ledrow8+0x7c>)
 800149c:	f001 ff5b 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow3_GPIO_Port, ledrow3_Pin, SET);
 80014a0:	2201      	movs	r2, #1
 80014a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014a6:	4813      	ldr	r0, [pc, #76]	; (80014f4 <ledrow8+0x7c>)
 80014a8:	f001 ff55 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow4_GPIO_Port, ledrow4_Pin, SET);
 80014ac:	2201      	movs	r2, #1
 80014ae:	2108      	movs	r1, #8
 80014b0:	480f      	ldr	r0, [pc, #60]	; (80014f0 <ledrow8+0x78>)
 80014b2:	f001 ff50 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow5_GPIO_Port, ledrow5_Pin, SET);
 80014b6:	2201      	movs	r2, #1
 80014b8:	2110      	movs	r1, #16
 80014ba:	480d      	ldr	r0, [pc, #52]	; (80014f0 <ledrow8+0x78>)
 80014bc:	f001 ff4b 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow6_GPIO_Port, ledrow6_Pin, SET);
 80014c0:	2201      	movs	r2, #1
 80014c2:	2120      	movs	r1, #32
 80014c4:	480a      	ldr	r0, [pc, #40]	; (80014f0 <ledrow8+0x78>)
 80014c6:	f001 ff46 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow7_GPIO_Port, ledrow7_Pin, SET);
 80014ca:	2201      	movs	r2, #1
 80014cc:	2140      	movs	r1, #64	; 0x40
 80014ce:	4808      	ldr	r0, [pc, #32]	; (80014f0 <ledrow8+0x78>)
 80014d0:	f001 ff41 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow8_GPIO_Port, ledrow8_Pin, SET);
 80014d4:	2201      	movs	r2, #1
 80014d6:	2180      	movs	r1, #128	; 0x80
 80014d8:	4805      	ldr	r0, [pc, #20]	; (80014f0 <ledrow8+0x78>)
 80014da:	f001 ff3c 	bl	8003356 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ledrow9_GPIO_Port, ledrow9_Pin, RESET);
 80014de:	2200      	movs	r2, #0
 80014e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014e4:	4802      	ldr	r0, [pc, #8]	; (80014f0 <ledrow8+0x78>)
 80014e6:	f001 ff36 	bl	8003356 <HAL_GPIO_WritePin>
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40010c00 	.word	0x40010c00
 80014f4:	40010800 	.word	0x40010800

080014f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f8:	b598      	push	{r3, r4, r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014fc:	f000 fe7e 	bl	80021fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001500:	f000 f952 	bl	80017a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001504:	f000 fbb8 	bl	8001c78 <MX_GPIO_Init>
  MX_DMA_Init();
 8001508:	f000 fb98 	bl	8001c3c <MX_DMA_Init>
  MX_ADC1_Init();
 800150c:	f000 f9a2 	bl	8001854 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001510:	f000 faaa 	bl	8001a68 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001514:	f000 faf6 	bl	8001b04 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001518:	f000 fb42 	bl	8001ba0 <MX_TIM4_Init>
  MX_TIM1_Init();
 800151c:	f000 fa04 	bl	8001928 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001520:	2108      	movs	r1, #8
 8001522:	4891      	ldr	r0, [pc, #580]	; (8001768 <main+0x270>)
 8001524:	f002 fce2 	bl	8003eec <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8001528:	4890      	ldr	r0, [pc, #576]	; (800176c <main+0x274>)
 800152a:	f002 fc35 	bl	8003d98 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 800152e:	4890      	ldr	r0, [pc, #576]	; (8001770 <main+0x278>)
 8001530:	f002 fc32 	bl	8003d98 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8001534:	488f      	ldr	r0, [pc, #572]	; (8001774 <main+0x27c>)
 8001536:	f002 fc2f 	bl	8003d98 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, data_DMAadc, 4);
 800153a:	2204      	movs	r2, #4
 800153c:	498e      	ldr	r1, [pc, #568]	; (8001778 <main+0x280>)
 800153e:	488f      	ldr	r0, [pc, #572]	; (800177c <main+0x284>)
 8001540:	f000 ffb8 	bl	80024b4 <HAL_ADC_Start_DMA>
  LCD_init(0,0);
 8001544:	2100      	movs	r1, #0
 8001546:	2000      	movs	r0, #0
 8001548:	f7ff fee0 	bl	800130c <LCD_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  LCD_test();
 800154c:	f7ff fd72 	bl	8001034 <LCD_test>
  //__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,149);
  __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,148);
 8001550:	4b85      	ldr	r3, [pc, #532]	; (8001768 <main+0x270>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2294      	movs	r2, #148	; 0x94
 8001556:	63da      	str	r2, [r3, #60]	; 0x3c
	  LCD_goto(0,0);
	  LCD_string("Na mehet...");
	  LCD_goto(1,0);
	  LCD_string("Na mehet...");
	  */
	  LCD_goto(0,0);
 8001558:	2100      	movs	r1, #0
 800155a:	2000      	movs	r0, #0
 800155c:	f7ff fd9d 	bl	800109a <LCD_goto>
	  temp_f = ((3.3/4096)*data_DMAadc[0]);
 8001560:	4b85      	ldr	r3, [pc, #532]	; (8001778 <main+0x280>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4618      	mov	r0, r3
 8001566:	f7fe ff35 	bl	80003d4 <__aeabi_ui2d>
 800156a:	a37b      	add	r3, pc, #492	; (adr r3, 8001758 <main+0x260>)
 800156c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001570:	f7fe ffaa 	bl	80004c8 <__aeabi_dmul>
 8001574:	4603      	mov	r3, r0
 8001576:	460c      	mov	r4, r1
 8001578:	4618      	mov	r0, r3
 800157a:	4621      	mov	r1, r4
 800157c:	f7ff fa54 	bl	8000a28 <__aeabi_d2f>
 8001580:	4602      	mov	r2, r0
 8001582:	4b7f      	ldr	r3, [pc, #508]	; (8001780 <main+0x288>)
 8001584:	601a      	str	r2, [r3, #0]
	  ftoa(temp_f, buffer, 2);
 8001586:	4b7e      	ldr	r3, [pc, #504]	; (8001780 <main+0x288>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2202      	movs	r2, #2
 800158c:	497d      	ldr	r1, [pc, #500]	; (8001784 <main+0x28c>)
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff fcfe 	bl	8000f90 <ftoa>
	  if(temp_f < 1.0){
 8001594:	4b7a      	ldr	r3, [pc, #488]	; (8001780 <main+0x288>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff fbef 	bl	8000d80 <__aeabi_fcmplt>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d006      	beq.n	80015b6 <main+0xbe>
		  LCD_string("0");
 80015a8:	4877      	ldr	r0, [pc, #476]	; (8001788 <main+0x290>)
 80015aa:	f7ff fd61 	bl	8001070 <LCD_string>
	  	  LCD_string(buffer);
 80015ae:	4875      	ldr	r0, [pc, #468]	; (8001784 <main+0x28c>)
 80015b0:	f7ff fd5e 	bl	8001070 <LCD_string>
 80015b4:	e002      	b.n	80015bc <main+0xc4>
	  }else{
		  LCD_string(buffer);
 80015b6:	4873      	ldr	r0, [pc, #460]	; (8001784 <main+0x28c>)
 80015b8:	f7ff fd5a 	bl	8001070 <LCD_string>
	  }

	  LCD_goto(1,0);
 80015bc:	2100      	movs	r1, #0
 80015be:	2001      	movs	r0, #1
 80015c0:	f7ff fd6b 	bl	800109a <LCD_goto>
	  tmp_adc = ((3.3/4096)*data_DMAadc[1]);
 80015c4:	4b6c      	ldr	r3, [pc, #432]	; (8001778 <main+0x280>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7fe ff03 	bl	80003d4 <__aeabi_ui2d>
 80015ce:	a362      	add	r3, pc, #392	; (adr r3, 8001758 <main+0x260>)
 80015d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d4:	f7fe ff78 	bl	80004c8 <__aeabi_dmul>
 80015d8:	4603      	mov	r3, r0
 80015da:	460c      	mov	r4, r1
 80015dc:	4618      	mov	r0, r3
 80015de:	4621      	mov	r1, r4
 80015e0:	f7ff fa22 	bl	8000a28 <__aeabi_d2f>
 80015e4:	4602      	mov	r2, r0
 80015e6:	4b69      	ldr	r3, [pc, #420]	; (800178c <main+0x294>)
 80015e8:	601a      	str	r2, [r3, #0]
	  ftoa(tmp_adc, buffer, 2);
 80015ea:	4b68      	ldr	r3, [pc, #416]	; (800178c <main+0x294>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2202      	movs	r2, #2
 80015f0:	4964      	ldr	r1, [pc, #400]	; (8001784 <main+0x28c>)
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fccc 	bl	8000f90 <ftoa>
	  if(tmp_adc < 1.0){
 80015f8:	4b64      	ldr	r3, [pc, #400]	; (800178c <main+0x294>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fbbd 	bl	8000d80 <__aeabi_fcmplt>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d006      	beq.n	800161a <main+0x122>
		  LCD_string("0");
 800160c:	485e      	ldr	r0, [pc, #376]	; (8001788 <main+0x290>)
 800160e:	f7ff fd2f 	bl	8001070 <LCD_string>
		  LCD_string(buffer);
 8001612:	485c      	ldr	r0, [pc, #368]	; (8001784 <main+0x28c>)
 8001614:	f7ff fd2c 	bl	8001070 <LCD_string>
 8001618:	e002      	b.n	8001620 <main+0x128>
	  }else{
		  LCD_string(buffer);
 800161a:	485a      	ldr	r0, [pc, #360]	; (8001784 <main+0x28c>)
 800161c:	f7ff fd28 	bl	8001070 <LCD_string>
	  }

	  LCD_goto(0,8);
 8001620:	2108      	movs	r1, #8
 8001622:	2000      	movs	r0, #0
 8001624:	f7ff fd39 	bl	800109a <LCD_goto>
	  //temp_f = ((3.3/4096)*data_DMAadc[1]);
	  //tempADC(&temp_f, data_DMAadc[2]);
	  //ftoa(temp_f, buffer, 2);
	  temp_f = tempADC2(data_DMAadc[2]);
 8001628:	4b53      	ldr	r3, [pc, #332]	; (8001778 <main+0x280>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff fbf7 	bl	8000e20 <tempADC2>
 8001632:	4602      	mov	r2, r0
 8001634:	4b52      	ldr	r3, [pc, #328]	; (8001780 <main+0x288>)
 8001636:	601a      	str	r2, [r3, #0]
	  ftoa(temp_f, buffer, 2);
 8001638:	4b51      	ldr	r3, [pc, #324]	; (8001780 <main+0x288>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2202      	movs	r2, #2
 800163e:	4951      	ldr	r1, [pc, #324]	; (8001784 <main+0x28c>)
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fca5 	bl	8000f90 <ftoa>
	  if(temp_f < 1.0){
 8001646:	4b4e      	ldr	r3, [pc, #312]	; (8001780 <main+0x288>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff fb96 	bl	8000d80 <__aeabi_fcmplt>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d006      	beq.n	8001668 <main+0x170>
		  LCD_string("0");
 800165a:	484b      	ldr	r0, [pc, #300]	; (8001788 <main+0x290>)
 800165c:	f7ff fd08 	bl	8001070 <LCD_string>
		  LCD_string(buffer);
 8001660:	4848      	ldr	r0, [pc, #288]	; (8001784 <main+0x28c>)
 8001662:	f7ff fd05 	bl	8001070 <LCD_string>
 8001666:	e002      	b.n	800166e <main+0x176>
	  }else{
		  LCD_string(buffer);
 8001668:	4846      	ldr	r0, [pc, #280]	; (8001784 <main+0x28c>)
 800166a:	f7ff fd01 	bl	8001070 <LCD_string>
	  }

	  LCD_goto(1,8);
 800166e:	2108      	movs	r1, #8
 8001670:	2001      	movs	r0, #1
 8001672:	f7ff fd12 	bl	800109a <LCD_goto>
	  //temp_f = ((3.3/4096)*data_DMAadc[3]);
	  lm35 = ((data_DMAadc[3]*3.3)/4096)*180;
 8001676:	4b40      	ldr	r3, [pc, #256]	; (8001778 <main+0x280>)
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe feaa 	bl	80003d4 <__aeabi_ui2d>
 8001680:	a337      	add	r3, pc, #220	; (adr r3, 8001760 <main+0x268>)
 8001682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001686:	f7fe ff1f 	bl	80004c8 <__aeabi_dmul>
 800168a:	4603      	mov	r3, r0
 800168c:	460c      	mov	r4, r1
 800168e:	4618      	mov	r0, r3
 8001690:	4621      	mov	r1, r4
 8001692:	f04f 0200 	mov.w	r2, #0
 8001696:	4b3e      	ldr	r3, [pc, #248]	; (8001790 <main+0x298>)
 8001698:	f7ff f840 	bl	800071c <__aeabi_ddiv>
 800169c:	4603      	mov	r3, r0
 800169e:	460c      	mov	r4, r1
 80016a0:	4618      	mov	r0, r3
 80016a2:	4621      	mov	r1, r4
 80016a4:	f04f 0200 	mov.w	r2, #0
 80016a8:	4b3a      	ldr	r3, [pc, #232]	; (8001794 <main+0x29c>)
 80016aa:	f7fe ff0d 	bl	80004c8 <__aeabi_dmul>
 80016ae:	4603      	mov	r3, r0
 80016b0:	460c      	mov	r4, r1
 80016b2:	4618      	mov	r0, r3
 80016b4:	4621      	mov	r1, r4
 80016b6:	f7ff f9b7 	bl	8000a28 <__aeabi_d2f>
 80016ba:	4602      	mov	r2, r0
 80016bc:	4b36      	ldr	r3, [pc, #216]	; (8001798 <main+0x2a0>)
 80016be:	601a      	str	r2, [r3, #0]
	  	  //tempADC(&temp_f, data_DMAadc[2]);
	  	  //ftoa(temp_f, buffer, 2);
	  //temp_f = tempADC2(data_DMAadc[4]);
	  ftoa(lm35, buffer, 2);
 80016c0:	4b35      	ldr	r3, [pc, #212]	; (8001798 <main+0x2a0>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2202      	movs	r2, #2
 80016c6:	492f      	ldr	r1, [pc, #188]	; (8001784 <main+0x28c>)
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff fc61 	bl	8000f90 <ftoa>
	  if(lm35 < 1.0){
 80016ce:	4b32      	ldr	r3, [pc, #200]	; (8001798 <main+0x2a0>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff fb52 	bl	8000d80 <__aeabi_fcmplt>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d006      	beq.n	80016f0 <main+0x1f8>
		  LCD_string("0");
 80016e2:	4829      	ldr	r0, [pc, #164]	; (8001788 <main+0x290>)
 80016e4:	f7ff fcc4 	bl	8001070 <LCD_string>
		  LCD_string(buffer);
 80016e8:	4826      	ldr	r0, [pc, #152]	; (8001784 <main+0x28c>)
 80016ea:	f7ff fcc1 	bl	8001070 <LCD_string>
 80016ee:	e002      	b.n	80016f6 <main+0x1fe>
	  }else{
		  LCD_string(buffer);
 80016f0:	4824      	ldr	r0, [pc, #144]	; (8001784 <main+0x28c>)
 80016f2:	f7ff fcbd 	bl	8001070 <LCD_string>
	  HAL_Delay(500);
	  //ledrow_clear();
	  ledrow_half();
	  HAL_Delay(500);
	  ledrow_clear();*/
	  if(HAL_GPIO_ReadPin(in_btn_GPIO_Port, in_btn_Pin) == 1 && !flag_btn){
 80016f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016fa:	4828      	ldr	r0, [pc, #160]	; (800179c <main+0x2a4>)
 80016fc:	f001 fe14 	bl	8003328 <HAL_GPIO_ReadPin>
 8001700:	4603      	mov	r3, r0
 8001702:	2b01      	cmp	r3, #1
 8001704:	d10f      	bne.n	8001726 <main+0x22e>
 8001706:	4b26      	ldr	r3, [pc, #152]	; (80017a0 <main+0x2a8>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	f083 0301 	eor.w	r3, r3, #1
 800170e:	b2db      	uxtb	r3, r3
 8001710:	2b00      	cmp	r3, #0
 8001712:	d008      	beq.n	8001726 <main+0x22e>
		  HAL_GPIO_WritePin(led0_GPIO_Port, led0_Pin, SET);
 8001714:	2201      	movs	r2, #1
 8001716:	2108      	movs	r1, #8
 8001718:	4822      	ldr	r0, [pc, #136]	; (80017a4 <main+0x2ac>)
 800171a:	f001 fe1c 	bl	8003356 <HAL_GPIO_WritePin>
		  flag_btn = 1;
 800171e:	4b20      	ldr	r3, [pc, #128]	; (80017a0 <main+0x2a8>)
 8001720:	2201      	movs	r2, #1
 8001722:	701a      	strb	r2, [r3, #0]
 8001724:	e013      	b.n	800174e <main+0x256>
	  }else if(HAL_GPIO_ReadPin(in_btn_GPIO_Port, in_btn_Pin) == 1 && flag_btn){
 8001726:	f44f 7100 	mov.w	r1, #512	; 0x200
 800172a:	481c      	ldr	r0, [pc, #112]	; (800179c <main+0x2a4>)
 800172c:	f001 fdfc 	bl	8003328 <HAL_GPIO_ReadPin>
 8001730:	4603      	mov	r3, r0
 8001732:	2b01      	cmp	r3, #1
 8001734:	d10b      	bne.n	800174e <main+0x256>
 8001736:	4b1a      	ldr	r3, [pc, #104]	; (80017a0 <main+0x2a8>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d007      	beq.n	800174e <main+0x256>
		  HAL_GPIO_WritePin(led0_GPIO_Port, led0_Pin, RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	2108      	movs	r1, #8
 8001742:	4818      	ldr	r0, [pc, #96]	; (80017a4 <main+0x2ac>)
 8001744:	f001 fe07 	bl	8003356 <HAL_GPIO_WritePin>
		  flag_btn = 0;
 8001748:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <main+0x2a8>)
 800174a:	2200      	movs	r2, #0
 800174c:	701a      	strb	r2, [r3, #0]
	  }
	  HAL_Delay(500);
 800174e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001752:	f000 fdb5 	bl	80022c0 <HAL_Delay>
	  LCD_goto(0,0);
 8001756:	e6ff      	b.n	8001558 <main+0x60>
 8001758:	66666666 	.word	0x66666666
 800175c:	3f4a6666 	.word	0x3f4a6666
 8001760:	66666666 	.word	0x66666666
 8001764:	400a6666 	.word	0x400a6666
 8001768:	200001c4 	.word	0x200001c4
 800176c:	2000020c 	.word	0x2000020c
 8001770:	200000f4 	.word	0x200000f4
 8001774:	200000ac 	.word	0x200000ac
 8001778:	20000090 	.word	0x20000090
 800177c:	2000013c 	.word	0x2000013c
 8001780:	20000254 	.word	0x20000254
 8001784:	2000016c 	.word	0x2000016c
 8001788:	08005d38 	.word	0x08005d38
 800178c:	200000a8 	.word	0x200000a8
 8001790:	40b00000 	.word	0x40b00000
 8001794:	40668000 	.word	0x40668000
 8001798:	200000a4 	.word	0x200000a4
 800179c:	40010c00 	.word	0x40010c00
 80017a0:	200000a0 	.word	0x200000a0
 80017a4:	40010800 	.word	0x40010800

080017a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b094      	sub	sp, #80	; 0x50
 80017ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017b2:	2228      	movs	r2, #40	; 0x28
 80017b4:	2100      	movs	r1, #0
 80017b6:	4618      	mov	r0, r3
 80017b8:	f003 fa6c 	bl	8004c94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017bc:	f107 0314 	add.w	r3, r7, #20
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017cc:	1d3b      	adds	r3, r7, #4
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]
 80017d6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017d8:	2302      	movs	r3, #2
 80017da:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017dc:	2301      	movs	r3, #1
 80017de:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017e0:	2310      	movs	r3, #16
 80017e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017e4:	2302      	movs	r3, #2
 80017e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80017e8:	2300      	movs	r3, #0
 80017ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL7;
 80017ec:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 80017f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017f6:	4618      	mov	r0, r3
 80017f8:	f001 fdde 	bl	80033b8 <HAL_RCC_OscConfig>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001802:	f000 fb25 	bl	8001e50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001806:	230f      	movs	r3, #15
 8001808:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800180a:	2302      	movs	r3, #2
 800180c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800180e:	2300      	movs	r3, #0
 8001810:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001812:	2300      	movs	r3, #0
 8001814:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001816:	2300      	movs	r3, #0
 8001818:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800181a:	f107 0314 	add.w	r3, r7, #20
 800181e:	2101      	movs	r1, #1
 8001820:	4618      	mov	r0, r3
 8001822:	f002 f849 	bl	80038b8 <HAL_RCC_ClockConfig>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800182c:	f000 fb10 	bl	8001e50 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001830:	2302      	movs	r3, #2
 8001832:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001834:	2300      	movs	r3, #0
 8001836:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001838:	1d3b      	adds	r3, r7, #4
 800183a:	4618      	mov	r0, r3
 800183c:	f002 f9a6 	bl	8003b8c <HAL_RCCEx_PeriphCLKConfig>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001846:	f000 fb03 	bl	8001e50 <Error_Handler>
  }
}
 800184a:	bf00      	nop
 800184c:	3750      	adds	r7, #80	; 0x50
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
	...

08001854 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800185a:	1d3b      	adds	r3, r7, #4
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001864:	4b2e      	ldr	r3, [pc, #184]	; (8001920 <MX_ADC1_Init+0xcc>)
 8001866:	4a2f      	ldr	r2, [pc, #188]	; (8001924 <MX_ADC1_Init+0xd0>)
 8001868:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800186a:	4b2d      	ldr	r3, [pc, #180]	; (8001920 <MX_ADC1_Init+0xcc>)
 800186c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001870:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001872:	4b2b      	ldr	r3, [pc, #172]	; (8001920 <MX_ADC1_Init+0xcc>)
 8001874:	2201      	movs	r2, #1
 8001876:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001878:	4b29      	ldr	r3, [pc, #164]	; (8001920 <MX_ADC1_Init+0xcc>)
 800187a:	2200      	movs	r2, #0
 800187c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800187e:	4b28      	ldr	r3, [pc, #160]	; (8001920 <MX_ADC1_Init+0xcc>)
 8001880:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001884:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001886:	4b26      	ldr	r3, [pc, #152]	; (8001920 <MX_ADC1_Init+0xcc>)
 8001888:	2200      	movs	r2, #0
 800188a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 800188c:	4b24      	ldr	r3, [pc, #144]	; (8001920 <MX_ADC1_Init+0xcc>)
 800188e:	2204      	movs	r2, #4
 8001890:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001892:	4823      	ldr	r0, [pc, #140]	; (8001920 <MX_ADC1_Init+0xcc>)
 8001894:	f000 fd36 	bl	8002304 <HAL_ADC_Init>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800189e:	f000 fad7 	bl	8001e50 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80018a2:	2308      	movs	r3, #8
 80018a4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018a6:	2301      	movs	r3, #1
 80018a8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80018aa:	2307      	movs	r3, #7
 80018ac:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ae:	1d3b      	adds	r3, r7, #4
 80018b0:	4619      	mov	r1, r3
 80018b2:	481b      	ldr	r0, [pc, #108]	; (8001920 <MX_ADC1_Init+0xcc>)
 80018b4:	f000 fef8 	bl	80026a8 <HAL_ADC_ConfigChannel>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80018be:	f000 fac7 	bl	8001e50 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80018c2:	2309      	movs	r3, #9
 80018c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80018c6:	2302      	movs	r3, #2
 80018c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ca:	1d3b      	adds	r3, r7, #4
 80018cc:	4619      	mov	r1, r3
 80018ce:	4814      	ldr	r0, [pc, #80]	; (8001920 <MX_ADC1_Init+0xcc>)
 80018d0:	f000 feea 	bl	80026a8 <HAL_ADC_ConfigChannel>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80018da:	f000 fab9 	bl	8001e50 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80018de:	2310      	movs	r3, #16
 80018e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80018e2:	2303      	movs	r3, #3
 80018e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018e6:	1d3b      	adds	r3, r7, #4
 80018e8:	4619      	mov	r1, r3
 80018ea:	480d      	ldr	r0, [pc, #52]	; (8001920 <MX_ADC1_Init+0xcc>)
 80018ec:	f000 fedc 	bl	80026a8 <HAL_ADC_ConfigChannel>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80018f6:	f000 faab 	bl	8001e50 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80018fa:	2307      	movs	r3, #7
 80018fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80018fe:	2304      	movs	r3, #4
 8001900:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001902:	1d3b      	adds	r3, r7, #4
 8001904:	4619      	mov	r1, r3
 8001906:	4806      	ldr	r0, [pc, #24]	; (8001920 <MX_ADC1_Init+0xcc>)
 8001908:	f000 fece 	bl	80026a8 <HAL_ADC_ConfigChannel>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001912:	f000 fa9d 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001916:	bf00      	nop
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	2000013c 	.word	0x2000013c
 8001924:	40012400 	.word	0x40012400

08001928 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b096      	sub	sp, #88	; 0x58
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800192e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	605a      	str	r2, [r3, #4]
 8001938:	609a      	str	r2, [r3, #8]
 800193a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800193c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001946:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]
 8001952:	60da      	str	r2, [r3, #12]
 8001954:	611a      	str	r2, [r3, #16]
 8001956:	615a      	str	r2, [r3, #20]
 8001958:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800195a:	1d3b      	adds	r3, r7, #4
 800195c:	2220      	movs	r2, #32
 800195e:	2100      	movs	r1, #0
 8001960:	4618      	mov	r0, r3
 8001962:	f003 f997 	bl	8004c94 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001966:	4b3e      	ldr	r3, [pc, #248]	; (8001a60 <MX_TIM1_Init+0x138>)
 8001968:	4a3e      	ldr	r2, [pc, #248]	; (8001a64 <MX_TIM1_Init+0x13c>)
 800196a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 300;
 800196c:	4b3c      	ldr	r3, [pc, #240]	; (8001a60 <MX_TIM1_Init+0x138>)
 800196e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001972:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001974:	4b3a      	ldr	r3, [pc, #232]	; (8001a60 <MX_TIM1_Init+0x138>)
 8001976:	2200      	movs	r2, #0
 8001978:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 250;
 800197a:	4b39      	ldr	r3, [pc, #228]	; (8001a60 <MX_TIM1_Init+0x138>)
 800197c:	22fa      	movs	r2, #250	; 0xfa
 800197e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001980:	4b37      	ldr	r3, [pc, #220]	; (8001a60 <MX_TIM1_Init+0x138>)
 8001982:	2200      	movs	r2, #0
 8001984:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001986:	4b36      	ldr	r3, [pc, #216]	; (8001a60 <MX_TIM1_Init+0x138>)
 8001988:	2200      	movs	r2, #0
 800198a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800198c:	4b34      	ldr	r3, [pc, #208]	; (8001a60 <MX_TIM1_Init+0x138>)
 800198e:	2280      	movs	r2, #128	; 0x80
 8001990:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001992:	4833      	ldr	r0, [pc, #204]	; (8001a60 <MX_TIM1_Init+0x138>)
 8001994:	f002 f9b0 	bl	8003cf8 <HAL_TIM_Base_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800199e:	f000 fa57 	bl	8001e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019a6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80019a8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80019ac:	4619      	mov	r1, r3
 80019ae:	482c      	ldr	r0, [pc, #176]	; (8001a60 <MX_TIM1_Init+0x138>)
 80019b0:	f002 fd04 	bl	80043bc <HAL_TIM_ConfigClockSource>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80019ba:	f000 fa49 	bl	8001e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80019be:	4828      	ldr	r0, [pc, #160]	; (8001a60 <MX_TIM1_Init+0x138>)
 80019c0:	f002 fa3c 	bl	8003e3c <HAL_TIM_PWM_Init>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80019ca:	f000 fa41 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ce:	2300      	movs	r3, #0
 80019d0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019d2:	2300      	movs	r3, #0
 80019d4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019da:	4619      	mov	r1, r3
 80019dc:	4820      	ldr	r0, [pc, #128]	; (8001a60 <MX_TIM1_Init+0x138>)
 80019de:	f003 f86d 	bl	8004abc <HAL_TIMEx_MasterConfigSynchronization>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80019e8:	f000 fa32 	bl	8001e50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ec:	2360      	movs	r3, #96	; 0x60
 80019ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019f4:	2300      	movs	r3, #0
 80019f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019f8:	2300      	movs	r3, #0
 80019fa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019fc:	2300      	movs	r3, #0
 80019fe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a00:	2300      	movs	r3, #0
 8001a02:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a04:	2300      	movs	r3, #0
 8001a06:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a0c:	2208      	movs	r2, #8
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4813      	ldr	r0, [pc, #76]	; (8001a60 <MX_TIM1_Init+0x138>)
 8001a12:	f002 fc15 	bl	8004240 <HAL_TIM_PWM_ConfigChannel>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001a1c:	f000 fa18 	bl	8001e50 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a20:	2300      	movs	r3, #0
 8001a22:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a24:	2300      	movs	r3, #0
 8001a26:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a38:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a3e:	1d3b      	adds	r3, r7, #4
 8001a40:	4619      	mov	r1, r3
 8001a42:	4807      	ldr	r0, [pc, #28]	; (8001a60 <MX_TIM1_Init+0x138>)
 8001a44:	f003 f898 	bl	8004b78 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001a4e:	f000 f9ff 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a52:	4803      	ldr	r0, [pc, #12]	; (8001a60 <MX_TIM1_Init+0x138>)
 8001a54:	f000 fb22 	bl	800209c <HAL_TIM_MspPostInit>

}
 8001a58:	bf00      	nop
 8001a5a:	3758      	adds	r7, #88	; 0x58
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	200001c4 	.word	0x200001c4
 8001a64:	40012c00 	.word	0x40012c00

08001a68 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a6e:	f107 0308 	add.w	r3, r7, #8
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a7c:	463b      	mov	r3, r7
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a84:	4b1e      	ldr	r3, [pc, #120]	; (8001b00 <MX_TIM2_Init+0x98>)
 8001a86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a8a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 39999;
 8001a8c:	4b1c      	ldr	r3, [pc, #112]	; (8001b00 <MX_TIM2_Init+0x98>)
 8001a8e:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8001a92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a94:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <MX_TIM2_Init+0x98>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 349;
 8001a9a:	4b19      	ldr	r3, [pc, #100]	; (8001b00 <MX_TIM2_Init+0x98>)
 8001a9c:	f240 125d 	movw	r2, #349	; 0x15d
 8001aa0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa2:	4b17      	ldr	r3, [pc, #92]	; (8001b00 <MX_TIM2_Init+0x98>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa8:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <MX_TIM2_Init+0x98>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001aae:	4814      	ldr	r0, [pc, #80]	; (8001b00 <MX_TIM2_Init+0x98>)
 8001ab0:	f002 f922 	bl	8003cf8 <HAL_TIM_Base_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001aba:	f000 f9c9 	bl	8001e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001abe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ac2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ac4:	f107 0308 	add.w	r3, r7, #8
 8001ac8:	4619      	mov	r1, r3
 8001aca:	480d      	ldr	r0, [pc, #52]	; (8001b00 <MX_TIM2_Init+0x98>)
 8001acc:	f002 fc76 	bl	80043bc <HAL_TIM_ConfigClockSource>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001ad6:	f000 f9bb 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ada:	2300      	movs	r3, #0
 8001adc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4806      	ldr	r0, [pc, #24]	; (8001b00 <MX_TIM2_Init+0x98>)
 8001ae8:	f002 ffe8 	bl	8004abc <HAL_TIMEx_MasterConfigSynchronization>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001af2:	f000 f9ad 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	2000020c 	.word	0x2000020c

08001b04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b0a:	f107 0308 	add.w	r3, r7, #8
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b18:	463b      	mov	r3, r7
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b20:	4b1d      	ldr	r3, [pc, #116]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b22:	4a1e      	ldr	r2, [pc, #120]	; (8001b9c <MX_TIM3_Init+0x98>)
 8001b24:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 39999;
 8001b26:	4b1c      	ldr	r3, [pc, #112]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b28:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8001b2c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2e:	4b1a      	ldr	r3, [pc, #104]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 699;
 8001b34:	4b18      	ldr	r3, [pc, #96]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b36:	f240 22bb 	movw	r2, #699	; 0x2bb
 8001b3a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3c:	4b16      	ldr	r3, [pc, #88]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b42:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b48:	4813      	ldr	r0, [pc, #76]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b4a:	f002 f8d5 	bl	8003cf8 <HAL_TIM_Base_Init>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001b54:	f000 f97c 	bl	8001e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b5e:	f107 0308 	add.w	r3, r7, #8
 8001b62:	4619      	mov	r1, r3
 8001b64:	480c      	ldr	r0, [pc, #48]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b66:	f002 fc29 	bl	80043bc <HAL_TIM_ConfigClockSource>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001b70:	f000 f96e 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b74:	2300      	movs	r3, #0
 8001b76:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4805      	ldr	r0, [pc, #20]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b82:	f002 ff9b 	bl	8004abc <HAL_TIMEx_MasterConfigSynchronization>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001b8c:	f000 f960 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b90:	bf00      	nop
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	200000f4 	.word	0x200000f4
 8001b9c:	40000400 	.word	0x40000400

08001ba0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ba6:	f107 0308 	add.w	r3, r7, #8
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb4:	463b      	mov	r3, r7
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001bbc:	4b1d      	ldr	r3, [pc, #116]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001bbe:	4a1e      	ldr	r2, [pc, #120]	; (8001c38 <MX_TIM4_Init+0x98>)
 8001bc0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 39999;
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001bc4:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8001bc8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bca:	4b1a      	ldr	r3, [pc, #104]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 70;
 8001bd0:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001bd2:	2246      	movs	r2, #70	; 0x46
 8001bd4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bd6:	4b17      	ldr	r3, [pc, #92]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bdc:	4b15      	ldr	r3, [pc, #84]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001be2:	4814      	ldr	r0, [pc, #80]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001be4:	f002 f888 	bl	8003cf8 <HAL_TIM_Base_Init>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001bee:	f000 f92f 	bl	8001e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bf2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bf6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001bf8:	f107 0308 	add.w	r3, r7, #8
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	480d      	ldr	r0, [pc, #52]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001c00:	f002 fbdc 	bl	80043bc <HAL_TIM_ConfigClockSource>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001c0a:	f000 f921 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c12:	2300      	movs	r3, #0
 8001c14:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c16:	463b      	mov	r3, r7
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4806      	ldr	r0, [pc, #24]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001c1c:	f002 ff4e 	bl	8004abc <HAL_TIMEx_MasterConfigSynchronization>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001c26:	f000 f913 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c2a:	bf00      	nop
 8001c2c:	3718      	adds	r7, #24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	200000ac 	.word	0x200000ac
 8001c38:	40000800 	.word	0x40000800

08001c3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c42:	4b0c      	ldr	r3, [pc, #48]	; (8001c74 <MX_DMA_Init+0x38>)
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	4a0b      	ldr	r2, [pc, #44]	; (8001c74 <MX_DMA_Init+0x38>)
 8001c48:	f043 0301 	orr.w	r3, r3, #1
 8001c4c:	6153      	str	r3, [r2, #20]
 8001c4e:	4b09      	ldr	r3, [pc, #36]	; (8001c74 <MX_DMA_Init+0x38>)
 8001c50:	695b      	ldr	r3, [r3, #20]
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	607b      	str	r3, [r7, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	200b      	movs	r0, #11
 8001c60:	f000 ffe3 	bl	8002c2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001c64:	200b      	movs	r0, #11
 8001c66:	f000 fffc 	bl	8002c62 <HAL_NVIC_EnableIRQ>

}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40021000 	.word	0x40021000

08001c78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b088      	sub	sp, #32
 8001c7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c7e:	f107 0310 	add.w	r3, r7, #16
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	605a      	str	r2, [r3, #4]
 8001c88:	609a      	str	r2, [r3, #8]
 8001c8a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c8c:	4b3f      	ldr	r3, [pc, #252]	; (8001d8c <MX_GPIO_Init+0x114>)
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	4a3e      	ldr	r2, [pc, #248]	; (8001d8c <MX_GPIO_Init+0x114>)
 8001c92:	f043 0310 	orr.w	r3, r3, #16
 8001c96:	6193      	str	r3, [r2, #24]
 8001c98:	4b3c      	ldr	r3, [pc, #240]	; (8001d8c <MX_GPIO_Init+0x114>)
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	f003 0310 	and.w	r3, r3, #16
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ca4:	4b39      	ldr	r3, [pc, #228]	; (8001d8c <MX_GPIO_Init+0x114>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	4a38      	ldr	r2, [pc, #224]	; (8001d8c <MX_GPIO_Init+0x114>)
 8001caa:	f043 0320 	orr.w	r3, r3, #32
 8001cae:	6193      	str	r3, [r2, #24]
 8001cb0:	4b36      	ldr	r3, [pc, #216]	; (8001d8c <MX_GPIO_Init+0x114>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	f003 0320 	and.w	r3, r3, #32
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbc:	4b33      	ldr	r3, [pc, #204]	; (8001d8c <MX_GPIO_Init+0x114>)
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	4a32      	ldr	r2, [pc, #200]	; (8001d8c <MX_GPIO_Init+0x114>)
 8001cc2:	f043 0304 	orr.w	r3, r3, #4
 8001cc6:	6193      	str	r3, [r2, #24]
 8001cc8:	4b30      	ldr	r3, [pc, #192]	; (8001d8c <MX_GPIO_Init+0x114>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	607b      	str	r3, [r7, #4]
 8001cd2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd4:	4b2d      	ldr	r3, [pc, #180]	; (8001d8c <MX_GPIO_Init+0x114>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	4a2c      	ldr	r2, [pc, #176]	; (8001d8c <MX_GPIO_Init+0x114>)
 8001cda:	f043 0308 	orr.w	r3, r3, #8
 8001cde:	6193      	str	r3, [r2, #24]
 8001ce0:	4b2a      	ldr	r3, [pc, #168]	; (8001d8c <MX_GPIO_Init+0x114>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	f003 0308 	and.w	r3, r3, #8
 8001ce8:	603b      	str	r3, [r7, #0]
 8001cea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_panel_GPIO_Port, led_panel_Pin, GPIO_PIN_RESET);
 8001cec:	2200      	movs	r2, #0
 8001cee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cf2:	4827      	ldr	r0, [pc, #156]	; (8001d90 <MX_GPIO_Init+0x118>)
 8001cf4:	f001 fb2f 	bl	8003356 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, rgb0_Pin|rgb1_Pin|led0_Pin|led1_Pin
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f649 317e 	movw	r1, #39806	; 0x9b7e
 8001cfe:	4825      	ldr	r0, [pc, #148]	; (8001d94 <MX_GPIO_Init+0x11c>)
 8001d00:	f001 fb29 	bl	8003356 <HAL_GPIO_WritePin>
                          |led2_Pin|led3_Pin|LCD_DATA_6_Pin|LCD_DATA_7_Pin
                          |ledrow1_Pin|ledrow2_Pin|ledrow3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, led4_Pin|ledrow0_Pin|LCD_E_Pin|LCD_RS_Pin
 8001d04:	2200      	movs	r2, #0
 8001d06:	f64f 51f8 	movw	r1, #65016	; 0xfdf8
 8001d0a:	4823      	ldr	r0, [pc, #140]	; (8001d98 <MX_GPIO_Init+0x120>)
 8001d0c:	f001 fb23 	bl	8003356 <HAL_GPIO_WritePin>
                          |LCD_DATA_4_Pin|LCD_DATA_5_Pin|ledrow4_Pin|ledrow5_Pin
                          |ledrow6_Pin|ledrow7_Pin|ledrow8_Pin|ledrow9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : led_panel_Pin */
  GPIO_InitStruct.Pin = led_panel_Pin;
 8001d10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d16:	2301      	movs	r3, #1
 8001d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1e:	2302      	movs	r3, #2
 8001d20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(led_panel_GPIO_Port, &GPIO_InitStruct);
 8001d22:	f107 0310 	add.w	r3, r7, #16
 8001d26:	4619      	mov	r1, r3
 8001d28:	4819      	ldr	r0, [pc, #100]	; (8001d90 <MX_GPIO_Init+0x118>)
 8001d2a:	f001 f9a3 	bl	8003074 <HAL_GPIO_Init>

  /*Configure GPIO pins : rgb0_Pin rgb1_Pin led0_Pin led1_Pin
                           led2_Pin led3_Pin LCD_DATA_6_Pin LCD_DATA_7_Pin
                           ledrow1_Pin ledrow2_Pin ledrow3_Pin */
  GPIO_InitStruct.Pin = rgb0_Pin|rgb1_Pin|led0_Pin|led1_Pin
 8001d2e:	f649 337e 	movw	r3, #39806	; 0x9b7e
 8001d32:	613b      	str	r3, [r7, #16]
                          |led2_Pin|led3_Pin|LCD_DATA_6_Pin|LCD_DATA_7_Pin
                          |ledrow1_Pin|ledrow2_Pin|ledrow3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d34:	2301      	movs	r3, #1
 8001d36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d40:	f107 0310 	add.w	r3, r7, #16
 8001d44:	4619      	mov	r1, r3
 8001d46:	4813      	ldr	r0, [pc, #76]	; (8001d94 <MX_GPIO_Init+0x11c>)
 8001d48:	f001 f994 	bl	8003074 <HAL_GPIO_Init>

  /*Configure GPIO pins : led4_Pin ledrow0_Pin LCD_E_Pin LCD_RS_Pin
                           LCD_DATA_4_Pin LCD_DATA_5_Pin ledrow4_Pin ledrow5_Pin
                           ledrow6_Pin ledrow7_Pin ledrow8_Pin ledrow9_Pin */
  GPIO_InitStruct.Pin = led4_Pin|ledrow0_Pin|LCD_E_Pin|LCD_RS_Pin
 8001d4c:	f64f 53f8 	movw	r3, #65016	; 0xfdf8
 8001d50:	613b      	str	r3, [r7, #16]
                          |LCD_DATA_4_Pin|LCD_DATA_5_Pin|ledrow4_Pin|ledrow5_Pin
                          |ledrow6_Pin|ledrow7_Pin|ledrow8_Pin|ledrow9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d52:	2301      	movs	r3, #1
 8001d54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5e:	f107 0310 	add.w	r3, r7, #16
 8001d62:	4619      	mov	r1, r3
 8001d64:	480c      	ldr	r0, [pc, #48]	; (8001d98 <MX_GPIO_Init+0x120>)
 8001d66:	f001 f985 	bl	8003074 <HAL_GPIO_Init>

  /*Configure GPIO pin : in_btn_Pin */
  GPIO_InitStruct.Pin = in_btn_Pin;
 8001d6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d70:	2300      	movs	r3, #0
 8001d72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(in_btn_GPIO_Port, &GPIO_InitStruct);
 8001d78:	f107 0310 	add.w	r3, r7, #16
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4806      	ldr	r0, [pc, #24]	; (8001d98 <MX_GPIO_Init+0x120>)
 8001d80:	f001 f978 	bl	8003074 <HAL_GPIO_Init>

}
 8001d84:	bf00      	nop
 8001d86:	3720      	adds	r7, #32
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	40011000 	.word	0x40011000
 8001d94:	40010800 	.word	0x40010800
 8001d98:	40010c00 	.word	0x40010c00
 8001d9c:	00000000 	.word	0x00000000

08001da0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
	if(htim-> Instance == TIM2){
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001db0:	d104      	bne.n	8001dbc <HAL_TIM_PeriodElapsedCallback+0x1c>
			HAL_GPIO_TogglePin(led_panel_GPIO_Port, led_panel_Pin);
 8001db2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001db6:	4822      	ldr	r0, [pc, #136]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001db8:	f001 fae5 	bl	8003386 <HAL_GPIO_TogglePin>
		}
	if(htim-> Instance == TIM3){
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a20      	ldr	r2, [pc, #128]	; (8001e44 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d133      	bne.n	8001e2e <HAL_TIM_PeriodElapsedCallback+0x8e>
		if(tmp_adc < 1.0){
 8001dc6:	4b20      	ldr	r3, [pc, #128]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7fe ffd6 	bl	8000d80 <__aeabi_fcmplt>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d002      	beq.n	8001de0 <HAL_TIM_PeriodElapsedCallback+0x40>
			ledrow1();
 8001dda:	f7ff fb0d 	bl	80013f8 <ledrow1>
			 break;
			default:
				break;
		}
	}*/
}
 8001dde:	e026      	b.n	8001e2e <HAL_TIM_PeriodElapsedCallback+0x8e>
		}else if(tmp_adc > 3.0){
 8001de0:	4b19      	ldr	r3, [pc, #100]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4919      	ldr	r1, [pc, #100]	; (8001e4c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe ffe8 	bl	8000dbc <__aeabi_fcmpgt>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d002      	beq.n	8001df8 <HAL_TIM_PeriodElapsedCallback+0x58>
			ledrow8();
 8001df2:	f7ff fb41 	bl	8001478 <ledrow8>
}
 8001df6:	e01a      	b.n	8001e2e <HAL_TIM_PeriodElapsedCallback+0x8e>
		}else if(2.0 < tmp_adc && tmp_adc < 2.9 ){
 8001df8:	4b13      	ldr	r3, [pc, #76]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe ffdb 	bl	8000dbc <__aeabi_fcmpgt>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d100      	bne.n	8001e0e <HAL_TIM_PeriodElapsedCallback+0x6e>
}
 8001e0c:	e00f      	b.n	8001e2e <HAL_TIM_PeriodElapsedCallback+0x8e>
		}else if(2.0 < tmp_adc && tmp_adc < 2.9 ){
 8001e0e:	4b0e      	ldr	r3, [pc, #56]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7fe fb00 	bl	8000418 <__aeabi_f2d>
 8001e18:	a307      	add	r3, pc, #28	; (adr r3, 8001e38 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1e:	f7fe fdc5 	bl	80009ac <__aeabi_dcmplt>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d100      	bne.n	8001e2a <HAL_TIM_PeriodElapsedCallback+0x8a>
}
 8001e28:	e001      	b.n	8001e2e <HAL_TIM_PeriodElapsedCallback+0x8e>
			ledrow_half();
 8001e2a:	f7ff faa5 	bl	8001378 <ledrow_half>
}
 8001e2e:	bf00      	nop
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	33333333 	.word	0x33333333
 8001e3c:	40073333 	.word	0x40073333
 8001e40:	40011000 	.word	0x40011000
 8001e44:	40000400 	.word	0x40000400
 8001e48:	200000a8 	.word	0x200000a8
 8001e4c:	40400000 	.word	0x40400000

08001e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e54:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e56:	e7fe      	b.n	8001e56 <Error_Handler+0x6>

08001e58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e5e:	4b15      	ldr	r3, [pc, #84]	; (8001eb4 <HAL_MspInit+0x5c>)
 8001e60:	699b      	ldr	r3, [r3, #24]
 8001e62:	4a14      	ldr	r2, [pc, #80]	; (8001eb4 <HAL_MspInit+0x5c>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	6193      	str	r3, [r2, #24]
 8001e6a:	4b12      	ldr	r3, [pc, #72]	; (8001eb4 <HAL_MspInit+0x5c>)
 8001e6c:	699b      	ldr	r3, [r3, #24]
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	60bb      	str	r3, [r7, #8]
 8001e74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e76:	4b0f      	ldr	r3, [pc, #60]	; (8001eb4 <HAL_MspInit+0x5c>)
 8001e78:	69db      	ldr	r3, [r3, #28]
 8001e7a:	4a0e      	ldr	r2, [pc, #56]	; (8001eb4 <HAL_MspInit+0x5c>)
 8001e7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e80:	61d3      	str	r3, [r2, #28]
 8001e82:	4b0c      	ldr	r3, [pc, #48]	; (8001eb4 <HAL_MspInit+0x5c>)
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e8a:	607b      	str	r3, [r7, #4]
 8001e8c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e8e:	4b0a      	ldr	r3, [pc, #40]	; (8001eb8 <HAL_MspInit+0x60>)
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	60fb      	str	r3, [r7, #12]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	4a04      	ldr	r2, [pc, #16]	; (8001eb8 <HAL_MspInit+0x60>)
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	3714      	adds	r7, #20
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bc80      	pop	{r7}
 8001eb2:	4770      	bx	lr
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	40010000 	.word	0x40010000

08001ebc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b08a      	sub	sp, #40	; 0x28
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec4:	f107 0318 	add.w	r3, r7, #24
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	609a      	str	r2, [r3, #8]
 8001ed0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a33      	ldr	r2, [pc, #204]	; (8001fa4 <HAL_ADC_MspInit+0xe8>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d15f      	bne.n	8001f9c <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001edc:	4b32      	ldr	r3, [pc, #200]	; (8001fa8 <HAL_ADC_MspInit+0xec>)
 8001ede:	699b      	ldr	r3, [r3, #24]
 8001ee0:	4a31      	ldr	r2, [pc, #196]	; (8001fa8 <HAL_ADC_MspInit+0xec>)
 8001ee2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ee6:	6193      	str	r3, [r2, #24]
 8001ee8:	4b2f      	ldr	r3, [pc, #188]	; (8001fa8 <HAL_ADC_MspInit+0xec>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ef0:	617b      	str	r3, [r7, #20]
 8001ef2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef4:	4b2c      	ldr	r3, [pc, #176]	; (8001fa8 <HAL_ADC_MspInit+0xec>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	4a2b      	ldr	r2, [pc, #172]	; (8001fa8 <HAL_ADC_MspInit+0xec>)
 8001efa:	f043 0304 	orr.w	r3, r3, #4
 8001efe:	6193      	str	r3, [r2, #24]
 8001f00:	4b29      	ldr	r3, [pc, #164]	; (8001fa8 <HAL_ADC_MspInit+0xec>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	613b      	str	r3, [r7, #16]
 8001f0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0c:	4b26      	ldr	r3, [pc, #152]	; (8001fa8 <HAL_ADC_MspInit+0xec>)
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	4a25      	ldr	r2, [pc, #148]	; (8001fa8 <HAL_ADC_MspInit+0xec>)
 8001f12:	f043 0308 	orr.w	r3, r3, #8
 8001f16:	6193      	str	r3, [r2, #24]
 8001f18:	4b23      	ldr	r3, [pc, #140]	; (8001fa8 <HAL_ADC_MspInit+0xec>)
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	f003 0308 	and.w	r3, r3, #8
 8001f20:	60fb      	str	r3, [r7, #12]
 8001f22:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f24:	2380      	movs	r3, #128	; 0x80
 8001f26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2c:	f107 0318 	add.w	r3, r7, #24
 8001f30:	4619      	mov	r1, r3
 8001f32:	481e      	ldr	r0, [pc, #120]	; (8001fac <HAL_ADC_MspInit+0xf0>)
 8001f34:	f001 f89e 	bl	8003074 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f40:	f107 0318 	add.w	r3, r7, #24
 8001f44:	4619      	mov	r1, r3
 8001f46:	481a      	ldr	r0, [pc, #104]	; (8001fb0 <HAL_ADC_MspInit+0xf4>)
 8001f48:	f001 f894 	bl	8003074 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001f4c:	4b19      	ldr	r3, [pc, #100]	; (8001fb4 <HAL_ADC_MspInit+0xf8>)
 8001f4e:	4a1a      	ldr	r2, [pc, #104]	; (8001fb8 <HAL_ADC_MspInit+0xfc>)
 8001f50:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f52:	4b18      	ldr	r3, [pc, #96]	; (8001fb4 <HAL_ADC_MspInit+0xf8>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f58:	4b16      	ldr	r3, [pc, #88]	; (8001fb4 <HAL_ADC_MspInit+0xf8>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f5e:	4b15      	ldr	r3, [pc, #84]	; (8001fb4 <HAL_ADC_MspInit+0xf8>)
 8001f60:	2280      	movs	r2, #128	; 0x80
 8001f62:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f64:	4b13      	ldr	r3, [pc, #76]	; (8001fb4 <HAL_ADC_MspInit+0xf8>)
 8001f66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f6a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f6c:	4b11      	ldr	r3, [pc, #68]	; (8001fb4 <HAL_ADC_MspInit+0xf8>)
 8001f6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f72:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f74:	4b0f      	ldr	r3, [pc, #60]	; (8001fb4 <HAL_ADC_MspInit+0xf8>)
 8001f76:	2220      	movs	r2, #32
 8001f78:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f7a:	4b0e      	ldr	r3, [pc, #56]	; (8001fb4 <HAL_ADC_MspInit+0xf8>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f80:	480c      	ldr	r0, [pc, #48]	; (8001fb4 <HAL_ADC_MspInit+0xf8>)
 8001f82:	f000 fe89 	bl	8002c98 <HAL_DMA_Init>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8001f8c:	f7ff ff60 	bl	8001e50 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a08      	ldr	r2, [pc, #32]	; (8001fb4 <HAL_ADC_MspInit+0xf8>)
 8001f94:	621a      	str	r2, [r3, #32]
 8001f96:	4a07      	ldr	r2, [pc, #28]	; (8001fb4 <HAL_ADC_MspInit+0xf8>)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f9c:	bf00      	nop
 8001f9e:	3728      	adds	r7, #40	; 0x28
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40012400 	.word	0x40012400
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	40010800 	.word	0x40010800
 8001fb0:	40010c00 	.word	0x40010c00
 8001fb4:	20000180 	.word	0x20000180
 8001fb8:	40020008 	.word	0x40020008

08001fbc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a30      	ldr	r2, [pc, #192]	; (800208c <HAL_TIM_Base_MspInit+0xd0>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d10c      	bne.n	8001fe8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fce:	4b30      	ldr	r3, [pc, #192]	; (8002090 <HAL_TIM_Base_MspInit+0xd4>)
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	4a2f      	ldr	r2, [pc, #188]	; (8002090 <HAL_TIM_Base_MspInit+0xd4>)
 8001fd4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001fd8:	6193      	str	r3, [r2, #24]
 8001fda:	4b2d      	ldr	r3, [pc, #180]	; (8002090 <HAL_TIM_Base_MspInit+0xd4>)
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001fe2:	617b      	str	r3, [r7, #20]
 8001fe4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001fe6:	e04c      	b.n	8002082 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ff0:	d114      	bne.n	800201c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ff2:	4b27      	ldr	r3, [pc, #156]	; (8002090 <HAL_TIM_Base_MspInit+0xd4>)
 8001ff4:	69db      	ldr	r3, [r3, #28]
 8001ff6:	4a26      	ldr	r2, [pc, #152]	; (8002090 <HAL_TIM_Base_MspInit+0xd4>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	61d3      	str	r3, [r2, #28]
 8001ffe:	4b24      	ldr	r3, [pc, #144]	; (8002090 <HAL_TIM_Base_MspInit+0xd4>)
 8002000:	69db      	ldr	r3, [r3, #28]
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	613b      	str	r3, [r7, #16]
 8002008:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800200a:	2200      	movs	r2, #0
 800200c:	2100      	movs	r1, #0
 800200e:	201c      	movs	r0, #28
 8002010:	f000 fe0b 	bl	8002c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002014:	201c      	movs	r0, #28
 8002016:	f000 fe24 	bl	8002c62 <HAL_NVIC_EnableIRQ>
}
 800201a:	e032      	b.n	8002082 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM3)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a1c      	ldr	r2, [pc, #112]	; (8002094 <HAL_TIM_Base_MspInit+0xd8>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d114      	bne.n	8002050 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002026:	4b1a      	ldr	r3, [pc, #104]	; (8002090 <HAL_TIM_Base_MspInit+0xd4>)
 8002028:	69db      	ldr	r3, [r3, #28]
 800202a:	4a19      	ldr	r2, [pc, #100]	; (8002090 <HAL_TIM_Base_MspInit+0xd4>)
 800202c:	f043 0302 	orr.w	r3, r3, #2
 8002030:	61d3      	str	r3, [r2, #28]
 8002032:	4b17      	ldr	r3, [pc, #92]	; (8002090 <HAL_TIM_Base_MspInit+0xd4>)
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800203e:	2200      	movs	r2, #0
 8002040:	2100      	movs	r1, #0
 8002042:	201d      	movs	r0, #29
 8002044:	f000 fdf1 	bl	8002c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002048:	201d      	movs	r0, #29
 800204a:	f000 fe0a 	bl	8002c62 <HAL_NVIC_EnableIRQ>
}
 800204e:	e018      	b.n	8002082 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM4)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a10      	ldr	r2, [pc, #64]	; (8002098 <HAL_TIM_Base_MspInit+0xdc>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d113      	bne.n	8002082 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800205a:	4b0d      	ldr	r3, [pc, #52]	; (8002090 <HAL_TIM_Base_MspInit+0xd4>)
 800205c:	69db      	ldr	r3, [r3, #28]
 800205e:	4a0c      	ldr	r2, [pc, #48]	; (8002090 <HAL_TIM_Base_MspInit+0xd4>)
 8002060:	f043 0304 	orr.w	r3, r3, #4
 8002064:	61d3      	str	r3, [r2, #28]
 8002066:	4b0a      	ldr	r3, [pc, #40]	; (8002090 <HAL_TIM_Base_MspInit+0xd4>)
 8002068:	69db      	ldr	r3, [r3, #28]
 800206a:	f003 0304 	and.w	r3, r3, #4
 800206e:	60bb      	str	r3, [r7, #8]
 8002070:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2100      	movs	r1, #0
 8002076:	201e      	movs	r0, #30
 8002078:	f000 fdd7 	bl	8002c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800207c:	201e      	movs	r0, #30
 800207e:	f000 fdf0 	bl	8002c62 <HAL_NVIC_EnableIRQ>
}
 8002082:	bf00      	nop
 8002084:	3718      	adds	r7, #24
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40012c00 	.word	0x40012c00
 8002090:	40021000 	.word	0x40021000
 8002094:	40000400 	.word	0x40000400
 8002098:	40000800 	.word	0x40000800

0800209c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b088      	sub	sp, #32
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a4:	f107 0310 	add.w	r3, r7, #16
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a10      	ldr	r2, [pc, #64]	; (80020f8 <HAL_TIM_MspPostInit+0x5c>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d118      	bne.n	80020ee <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020bc:	4b0f      	ldr	r3, [pc, #60]	; (80020fc <HAL_TIM_MspPostInit+0x60>)
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	4a0e      	ldr	r2, [pc, #56]	; (80020fc <HAL_TIM_MspPostInit+0x60>)
 80020c2:	f043 0304 	orr.w	r3, r3, #4
 80020c6:	6193      	str	r3, [r2, #24]
 80020c8:	4b0c      	ldr	r3, [pc, #48]	; (80020fc <HAL_TIM_MspPostInit+0x60>)
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	f003 0304 	and.w	r3, r3, #4
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020da:	2302      	movs	r3, #2
 80020dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020de:	2302      	movs	r3, #2
 80020e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e2:	f107 0310 	add.w	r3, r7, #16
 80020e6:	4619      	mov	r1, r3
 80020e8:	4805      	ldr	r0, [pc, #20]	; (8002100 <HAL_TIM_MspPostInit+0x64>)
 80020ea:	f000 ffc3 	bl	8003074 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80020ee:	bf00      	nop
 80020f0:	3720      	adds	r7, #32
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	40012c00 	.word	0x40012c00
 80020fc:	40021000 	.word	0x40021000
 8002100:	40010800 	.word	0x40010800

08002104 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002108:	e7fe      	b.n	8002108 <NMI_Handler+0x4>

0800210a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800210a:	b480      	push	{r7}
 800210c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800210e:	e7fe      	b.n	800210e <HardFault_Handler+0x4>

08002110 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002114:	e7fe      	b.n	8002114 <MemManage_Handler+0x4>

08002116 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002116:	b480      	push	{r7}
 8002118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800211a:	e7fe      	b.n	800211a <BusFault_Handler+0x4>

0800211c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002120:	e7fe      	b.n	8002120 <UsageFault_Handler+0x4>

08002122 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002122:	b480      	push	{r7}
 8002124:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002126:	bf00      	nop
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr

0800212e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800212e:	b480      	push	{r7}
 8002130:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr

0800213a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800213a:	b480      	push	{r7}
 800213c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	46bd      	mov	sp, r7
 8002142:	bc80      	pop	{r7}
 8002144:	4770      	bx	lr

08002146 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800214a:	f000 f89d 	bl	8002288 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002158:	4802      	ldr	r0, [pc, #8]	; (8002164 <DMA1_Channel1_IRQHandler+0x10>)
 800215a:	f000 fe57 	bl	8002e0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	20000180 	.word	0x20000180

08002168 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800216c:	4802      	ldr	r0, [pc, #8]	; (8002178 <TIM2_IRQHandler+0x10>)
 800216e:	f001 ff5f 	bl	8004030 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	2000020c 	.word	0x2000020c

0800217c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002180:	4802      	ldr	r0, [pc, #8]	; (800218c <TIM3_IRQHandler+0x10>)
 8002182:	f001 ff55 	bl	8004030 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	200000f4 	.word	0x200000f4

08002190 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002194:	4802      	ldr	r0, [pc, #8]	; (80021a0 <TIM4_IRQHandler+0x10>)
 8002196:	f001 ff4b 	bl	8004030 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800219a:	bf00      	nop
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	200000ac 	.word	0x200000ac

080021a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bc80      	pop	{r7}
 80021ae:	4770      	bx	lr

080021b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80021b0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80021b2:	e003      	b.n	80021bc <LoopCopyDataInit>

080021b4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80021b4:	4b0b      	ldr	r3, [pc, #44]	; (80021e4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80021b6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80021b8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80021ba:	3104      	adds	r1, #4

080021bc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80021bc:	480a      	ldr	r0, [pc, #40]	; (80021e8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80021be:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80021c0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80021c2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80021c4:	d3f6      	bcc.n	80021b4 <CopyDataInit>
  ldr r2, =_sbss
 80021c6:	4a0a      	ldr	r2, [pc, #40]	; (80021f0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80021c8:	e002      	b.n	80021d0 <LoopFillZerobss>

080021ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80021ca:	2300      	movs	r3, #0
  str r3, [r2], #4
 80021cc:	f842 3b04 	str.w	r3, [r2], #4

080021d0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80021d0:	4b08      	ldr	r3, [pc, #32]	; (80021f4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80021d2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80021d4:	d3f9      	bcc.n	80021ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80021d6:	f7ff ffe5 	bl	80021a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021da:	f002 fd37 	bl	8004c4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021de:	f7ff f98b 	bl	80014f8 <main>
  bx lr
 80021e2:	4770      	bx	lr
  ldr r3, =_sidata
 80021e4:	08005db0 	.word	0x08005db0
  ldr r0, =_sdata
 80021e8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80021ec:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 80021f0:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 80021f4:	2000025c 	.word	0x2000025c

080021f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021f8:	e7fe      	b.n	80021f8 <ADC1_2_IRQHandler>
	...

080021fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002200:	4b08      	ldr	r3, [pc, #32]	; (8002224 <HAL_Init+0x28>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a07      	ldr	r2, [pc, #28]	; (8002224 <HAL_Init+0x28>)
 8002206:	f043 0310 	orr.w	r3, r3, #16
 800220a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800220c:	2003      	movs	r0, #3
 800220e:	f000 fd01 	bl	8002c14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002212:	2000      	movs	r0, #0
 8002214:	f000 f808 	bl	8002228 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002218:	f7ff fe1e 	bl	8001e58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	40022000 	.word	0x40022000

08002228 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002230:	4b12      	ldr	r3, [pc, #72]	; (800227c <HAL_InitTick+0x54>)
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	4b12      	ldr	r3, [pc, #72]	; (8002280 <HAL_InitTick+0x58>)
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	4619      	mov	r1, r3
 800223a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800223e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002242:	fbb2 f3f3 	udiv	r3, r2, r3
 8002246:	4618      	mov	r0, r3
 8002248:	f000 fd19 	bl	8002c7e <HAL_SYSTICK_Config>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e00e      	b.n	8002274 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2b0f      	cmp	r3, #15
 800225a:	d80a      	bhi.n	8002272 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800225c:	2200      	movs	r2, #0
 800225e:	6879      	ldr	r1, [r7, #4]
 8002260:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002264:	f000 fce1 	bl	8002c2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002268:	4a06      	ldr	r2, [pc, #24]	; (8002284 <HAL_InitTick+0x5c>)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800226e:	2300      	movs	r3, #0
 8002270:	e000      	b.n	8002274 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
}
 8002274:	4618      	mov	r0, r3
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	20000000 	.word	0x20000000
 8002280:	20000008 	.word	0x20000008
 8002284:	20000004 	.word	0x20000004

08002288 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800228c:	4b05      	ldr	r3, [pc, #20]	; (80022a4 <HAL_IncTick+0x1c>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	461a      	mov	r2, r3
 8002292:	4b05      	ldr	r3, [pc, #20]	; (80022a8 <HAL_IncTick+0x20>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4413      	add	r3, r2
 8002298:	4a03      	ldr	r2, [pc, #12]	; (80022a8 <HAL_IncTick+0x20>)
 800229a:	6013      	str	r3, [r2, #0]
}
 800229c:	bf00      	nop
 800229e:	46bd      	mov	sp, r7
 80022a0:	bc80      	pop	{r7}
 80022a2:	4770      	bx	lr
 80022a4:	20000008 	.word	0x20000008
 80022a8:	20000258 	.word	0x20000258

080022ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  return uwTick;
 80022b0:	4b02      	ldr	r3, [pc, #8]	; (80022bc <HAL_GetTick+0x10>)
 80022b2:	681b      	ldr	r3, [r3, #0]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bc80      	pop	{r7}
 80022ba:	4770      	bx	lr
 80022bc:	20000258 	.word	0x20000258

080022c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022c8:	f7ff fff0 	bl	80022ac <HAL_GetTick>
 80022cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022d8:	d005      	beq.n	80022e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022da:	4b09      	ldr	r3, [pc, #36]	; (8002300 <HAL_Delay+0x40>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	461a      	mov	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4413      	add	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022e6:	bf00      	nop
 80022e8:	f7ff ffe0 	bl	80022ac <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d8f7      	bhi.n	80022e8 <HAL_Delay+0x28>
  {
  }
}
 80022f8:	bf00      	nop
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	20000008 	.word	0x20000008

08002304 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800230c:	2300      	movs	r3, #0
 800230e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002310:	2300      	movs	r3, #0
 8002312:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002314:	2300      	movs	r3, #0
 8002316:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d101      	bne.n	8002326 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e0be      	b.n	80024a4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002330:	2b00      	cmp	r3, #0
 8002332:	d109      	bne.n	8002348 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7ff fdba 	bl	8001ebc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f000 faf7 	bl	800293c <ADC_ConversionStop_Disable>
 800234e:	4603      	mov	r3, r0
 8002350:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002356:	f003 0310 	and.w	r3, r3, #16
 800235a:	2b00      	cmp	r3, #0
 800235c:	f040 8099 	bne.w	8002492 <HAL_ADC_Init+0x18e>
 8002360:	7dfb      	ldrb	r3, [r7, #23]
 8002362:	2b00      	cmp	r3, #0
 8002364:	f040 8095 	bne.w	8002492 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800236c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002370:	f023 0302 	bic.w	r3, r3, #2
 8002374:	f043 0202 	orr.w	r2, r3, #2
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002384:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	7b1b      	ldrb	r3, [r3, #12]
 800238a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800238c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800238e:	68ba      	ldr	r2, [r7, #8]
 8002390:	4313      	orrs	r3, r2
 8002392:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800239c:	d003      	beq.n	80023a6 <HAL_ADC_Init+0xa2>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d102      	bne.n	80023ac <HAL_ADC_Init+0xa8>
 80023a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023aa:	e000      	b.n	80023ae <HAL_ADC_Init+0xaa>
 80023ac:	2300      	movs	r3, #0
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	7d1b      	ldrb	r3, [r3, #20]
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d119      	bne.n	80023f0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	7b1b      	ldrb	r3, [r3, #12]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d109      	bne.n	80023d8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	3b01      	subs	r3, #1
 80023ca:	035a      	lsls	r2, r3, #13
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023d4:	613b      	str	r3, [r7, #16]
 80023d6:	e00b      	b.n	80023f0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023dc:	f043 0220 	orr.w	r2, r3, #32
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e8:	f043 0201 	orr.w	r2, r3, #1
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	430a      	orrs	r2, r1
 8002402:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689a      	ldr	r2, [r3, #8]
 800240a:	4b28      	ldr	r3, [pc, #160]	; (80024ac <HAL_ADC_Init+0x1a8>)
 800240c:	4013      	ands	r3, r2
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	6812      	ldr	r2, [r2, #0]
 8002412:	68b9      	ldr	r1, [r7, #8]
 8002414:	430b      	orrs	r3, r1
 8002416:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002420:	d003      	beq.n	800242a <HAL_ADC_Init+0x126>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d104      	bne.n	8002434 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	691b      	ldr	r3, [r3, #16]
 800242e:	3b01      	subs	r3, #1
 8002430:	051b      	lsls	r3, r3, #20
 8002432:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	430a      	orrs	r2, r1
 8002446:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	4b18      	ldr	r3, [pc, #96]	; (80024b0 <HAL_ADC_Init+0x1ac>)
 8002450:	4013      	ands	r3, r2
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	429a      	cmp	r2, r3
 8002456:	d10b      	bne.n	8002470 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002462:	f023 0303 	bic.w	r3, r3, #3
 8002466:	f043 0201 	orr.w	r2, r3, #1
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800246e:	e018      	b.n	80024a2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002474:	f023 0312 	bic.w	r3, r3, #18
 8002478:	f043 0210 	orr.w	r2, r3, #16
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002484:	f043 0201 	orr.w	r2, r3, #1
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002490:	e007      	b.n	80024a2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002496:	f043 0210 	orr.w	r2, r3, #16
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80024a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3718      	adds	r7, #24
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	ffe1f7fd 	.word	0xffe1f7fd
 80024b0:	ff1f0efe 	.word	0xff1f0efe

080024b4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024c0:	2300      	movs	r3, #0
 80024c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a64      	ldr	r2, [pc, #400]	; (800265c <HAL_ADC_Start_DMA+0x1a8>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d004      	beq.n	80024d8 <HAL_ADC_Start_DMA+0x24>
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a63      	ldr	r2, [pc, #396]	; (8002660 <HAL_ADC_Start_DMA+0x1ac>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d106      	bne.n	80024e6 <HAL_ADC_Start_DMA+0x32>
 80024d8:	4b60      	ldr	r3, [pc, #384]	; (800265c <HAL_ADC_Start_DMA+0x1a8>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f040 80b3 	bne.w	800264c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d101      	bne.n	80024f4 <HAL_ADC_Start_DMA+0x40>
 80024f0:	2302      	movs	r3, #2
 80024f2:	e0ae      	b.n	8002652 <HAL_ADC_Start_DMA+0x19e>
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f000 f9cb 	bl	8002898 <ADC_Enable>
 8002502:	4603      	mov	r3, r0
 8002504:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002506:	7dfb      	ldrb	r3, [r7, #23]
 8002508:	2b00      	cmp	r3, #0
 800250a:	f040 809a 	bne.w	8002642 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002512:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002516:	f023 0301 	bic.w	r3, r3, #1
 800251a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a4e      	ldr	r2, [pc, #312]	; (8002660 <HAL_ADC_Start_DMA+0x1ac>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d105      	bne.n	8002538 <HAL_ADC_Start_DMA+0x84>
 800252c:	4b4b      	ldr	r3, [pc, #300]	; (800265c <HAL_ADC_Start_DMA+0x1a8>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d115      	bne.n	8002564 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800254e:	2b00      	cmp	r3, #0
 8002550:	d026      	beq.n	80025a0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002556:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800255a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002562:	e01d      	b.n	80025a0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002568:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a39      	ldr	r2, [pc, #228]	; (800265c <HAL_ADC_Start_DMA+0x1a8>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d004      	beq.n	8002584 <HAL_ADC_Start_DMA+0xd0>
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a38      	ldr	r2, [pc, #224]	; (8002660 <HAL_ADC_Start_DMA+0x1ac>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d10d      	bne.n	80025a0 <HAL_ADC_Start_DMA+0xec>
 8002584:	4b35      	ldr	r3, [pc, #212]	; (800265c <HAL_ADC_Start_DMA+0x1a8>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800258c:	2b00      	cmp	r3, #0
 800258e:	d007      	beq.n	80025a0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002594:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002598:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d006      	beq.n	80025ba <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b0:	f023 0206 	bic.w	r2, r3, #6
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80025b8:	e002      	b.n	80025c0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2200      	movs	r2, #0
 80025be:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6a1b      	ldr	r3, [r3, #32]
 80025cc:	4a25      	ldr	r2, [pc, #148]	; (8002664 <HAL_ADC_Start_DMA+0x1b0>)
 80025ce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6a1b      	ldr	r3, [r3, #32]
 80025d4:	4a24      	ldr	r2, [pc, #144]	; (8002668 <HAL_ADC_Start_DMA+0x1b4>)
 80025d6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6a1b      	ldr	r3, [r3, #32]
 80025dc:	4a23      	ldr	r2, [pc, #140]	; (800266c <HAL_ADC_Start_DMA+0x1b8>)
 80025de:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f06f 0202 	mvn.w	r2, #2
 80025e8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	689a      	ldr	r2, [r3, #8]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025f8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6a18      	ldr	r0, [r3, #32]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	334c      	adds	r3, #76	; 0x4c
 8002604:	4619      	mov	r1, r3
 8002606:	68ba      	ldr	r2, [r7, #8]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f000 fb9f 	bl	8002d4c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002618:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800261c:	d108      	bne.n	8002630 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800262c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800262e:	e00f      	b.n	8002650 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689a      	ldr	r2, [r3, #8]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800263e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002640:	e006      	b.n	8002650 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800264a:	e001      	b.n	8002650 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002650:	7dfb      	ldrb	r3, [r7, #23]
}
 8002652:	4618      	mov	r0, r3
 8002654:	3718      	adds	r7, #24
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40012400 	.word	0x40012400
 8002660:	40012800 	.word	0x40012800
 8002664:	080029b1 	.word	0x080029b1
 8002668:	08002a2d 	.word	0x08002a2d
 800266c:	08002a49 	.word	0x08002a49

08002670 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002678:	bf00      	nop
 800267a:	370c      	adds	r7, #12
 800267c:	46bd      	mov	sp, r7
 800267e:	bc80      	pop	{r7}
 8002680:	4770      	bx	lr

08002682 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002682:	b480      	push	{r7}
 8002684:	b083      	sub	sp, #12
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800268a:	bf00      	nop
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	bc80      	pop	{r7}
 8002692:	4770      	bx	lr

08002694 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800269c:	bf00      	nop
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bc80      	pop	{r7}
 80026a4:	4770      	bx	lr
	...

080026a8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026b2:	2300      	movs	r3, #0
 80026b4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80026b6:	2300      	movs	r3, #0
 80026b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d101      	bne.n	80026c8 <HAL_ADC_ConfigChannel+0x20>
 80026c4:	2302      	movs	r3, #2
 80026c6:	e0dc      	b.n	8002882 <HAL_ADC_ConfigChannel+0x1da>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	2b06      	cmp	r3, #6
 80026d6:	d81c      	bhi.n	8002712 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	4613      	mov	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	4413      	add	r3, r2
 80026e8:	3b05      	subs	r3, #5
 80026ea:	221f      	movs	r2, #31
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	4019      	ands	r1, r3
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	6818      	ldr	r0, [r3, #0]
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685a      	ldr	r2, [r3, #4]
 80026fc:	4613      	mov	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4413      	add	r3, r2
 8002702:	3b05      	subs	r3, #5
 8002704:	fa00 f203 	lsl.w	r2, r0, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	430a      	orrs	r2, r1
 800270e:	635a      	str	r2, [r3, #52]	; 0x34
 8002710:	e03c      	b.n	800278c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b0c      	cmp	r3, #12
 8002718:	d81c      	bhi.n	8002754 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685a      	ldr	r2, [r3, #4]
 8002724:	4613      	mov	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4413      	add	r3, r2
 800272a:	3b23      	subs	r3, #35	; 0x23
 800272c:	221f      	movs	r2, #31
 800272e:	fa02 f303 	lsl.w	r3, r2, r3
 8002732:	43db      	mvns	r3, r3
 8002734:	4019      	ands	r1, r3
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	6818      	ldr	r0, [r3, #0]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	4613      	mov	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4413      	add	r3, r2
 8002744:	3b23      	subs	r3, #35	; 0x23
 8002746:	fa00 f203 	lsl.w	r2, r0, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	430a      	orrs	r2, r1
 8002750:	631a      	str	r2, [r3, #48]	; 0x30
 8002752:	e01b      	b.n	800278c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685a      	ldr	r2, [r3, #4]
 800275e:	4613      	mov	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	3b41      	subs	r3, #65	; 0x41
 8002766:	221f      	movs	r2, #31
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43db      	mvns	r3, r3
 800276e:	4019      	ands	r1, r3
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	6818      	ldr	r0, [r3, #0]
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685a      	ldr	r2, [r3, #4]
 8002778:	4613      	mov	r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	4413      	add	r3, r2
 800277e:	3b41      	subs	r3, #65	; 0x41
 8002780:	fa00 f203 	lsl.w	r2, r0, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	430a      	orrs	r2, r1
 800278a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2b09      	cmp	r3, #9
 8002792:	d91c      	bls.n	80027ce <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	68d9      	ldr	r1, [r3, #12]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	4613      	mov	r3, r2
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	4413      	add	r3, r2
 80027a4:	3b1e      	subs	r3, #30
 80027a6:	2207      	movs	r2, #7
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	43db      	mvns	r3, r3
 80027ae:	4019      	ands	r1, r3
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	6898      	ldr	r0, [r3, #8]
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	4613      	mov	r3, r2
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	4413      	add	r3, r2
 80027be:	3b1e      	subs	r3, #30
 80027c0:	fa00 f203 	lsl.w	r2, r0, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	430a      	orrs	r2, r1
 80027ca:	60da      	str	r2, [r3, #12]
 80027cc:	e019      	b.n	8002802 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6919      	ldr	r1, [r3, #16]
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	4613      	mov	r3, r2
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	4413      	add	r3, r2
 80027de:	2207      	movs	r2, #7
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	43db      	mvns	r3, r3
 80027e6:	4019      	ands	r1, r3
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	6898      	ldr	r0, [r3, #8]
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	4613      	mov	r3, r2
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	4413      	add	r3, r2
 80027f6:	fa00 f203 	lsl.w	r2, r0, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	430a      	orrs	r2, r1
 8002800:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2b10      	cmp	r3, #16
 8002808:	d003      	beq.n	8002812 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800280e:	2b11      	cmp	r3, #17
 8002810:	d132      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a1d      	ldr	r2, [pc, #116]	; (800288c <HAL_ADC_ConfigChannel+0x1e4>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d125      	bne.n	8002868 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d126      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002838:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2b10      	cmp	r3, #16
 8002840:	d11a      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002842:	4b13      	ldr	r3, [pc, #76]	; (8002890 <HAL_ADC_ConfigChannel+0x1e8>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a13      	ldr	r2, [pc, #76]	; (8002894 <HAL_ADC_ConfigChannel+0x1ec>)
 8002848:	fba2 2303 	umull	r2, r3, r2, r3
 800284c:	0c9a      	lsrs	r2, r3, #18
 800284e:	4613      	mov	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4413      	add	r3, r2
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002858:	e002      	b.n	8002860 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	3b01      	subs	r3, #1
 800285e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1f9      	bne.n	800285a <HAL_ADC_ConfigChannel+0x1b2>
 8002866:	e007      	b.n	8002878 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800286c:	f043 0220 	orr.w	r2, r3, #32
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002880:	7bfb      	ldrb	r3, [r7, #15]
}
 8002882:	4618      	mov	r0, r3
 8002884:	3714      	adds	r7, #20
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr
 800288c:	40012400 	.word	0x40012400
 8002890:	20000000 	.word	0x20000000
 8002894:	431bde83 	.word	0x431bde83

08002898 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028a0:	2300      	movs	r3, #0
 80028a2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80028a4:	2300      	movs	r3, #0
 80028a6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d039      	beq.n	800292a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f042 0201 	orr.w	r2, r2, #1
 80028c4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028c6:	4b1b      	ldr	r3, [pc, #108]	; (8002934 <ADC_Enable+0x9c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a1b      	ldr	r2, [pc, #108]	; (8002938 <ADC_Enable+0xa0>)
 80028cc:	fba2 2303 	umull	r2, r3, r2, r3
 80028d0:	0c9b      	lsrs	r3, r3, #18
 80028d2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028d4:	e002      	b.n	80028dc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	3b01      	subs	r3, #1
 80028da:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d1f9      	bne.n	80028d6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028e2:	f7ff fce3 	bl	80022ac <HAL_GetTick>
 80028e6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028e8:	e018      	b.n	800291c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028ea:	f7ff fcdf 	bl	80022ac <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d911      	bls.n	800291c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fc:	f043 0210 	orr.w	r2, r3, #16
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002908:	f043 0201 	orr.w	r2, r3, #1
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e007      	b.n	800292c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b01      	cmp	r3, #1
 8002928:	d1df      	bne.n	80028ea <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	20000000 	.word	0x20000000
 8002938:	431bde83 	.word	0x431bde83

0800293c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002944:	2300      	movs	r3, #0
 8002946:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b01      	cmp	r3, #1
 8002954:	d127      	bne.n	80029a6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	689a      	ldr	r2, [r3, #8]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f022 0201 	bic.w	r2, r2, #1
 8002964:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002966:	f7ff fca1 	bl	80022ac <HAL_GetTick>
 800296a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800296c:	e014      	b.n	8002998 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800296e:	f7ff fc9d 	bl	80022ac <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d90d      	bls.n	8002998 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002980:	f043 0210 	orr.w	r2, r3, #16
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298c:	f043 0201 	orr.w	r2, r3, #1
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e007      	b.n	80029a8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d0e3      	beq.n	800296e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029bc:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d127      	bne.n	8002a1a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80029e0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80029e4:	d115      	bne.n	8002a12 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d111      	bne.n	8002a12 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d105      	bne.n	8002a12 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0a:	f043 0201 	orr.w	r2, r3, #1
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a12:	68f8      	ldr	r0, [r7, #12]
 8002a14:	f7ff fe2c 	bl	8002670 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002a18:	e004      	b.n	8002a24 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	4798      	blx	r3
}
 8002a24:	bf00      	nop
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a38:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002a3a:	68f8      	ldr	r0, [r7, #12]
 8002a3c:	f7ff fe21 	bl	8002682 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a40:	bf00      	nop
 8002a42:	3710      	adds	r7, #16
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a54:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a5a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a66:	f043 0204 	orr.w	r2, r3, #4
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f7ff fe10 	bl	8002694 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a74:	bf00      	nop
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b085      	sub	sp, #20
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a8c:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a92:	68ba      	ldr	r2, [r7, #8]
 8002a94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a98:	4013      	ands	r3, r2
 8002a9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002aa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002aa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002aac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aae:	4a04      	ldr	r2, [pc, #16]	; (8002ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	60d3      	str	r3, [r2, #12]
}
 8002ab4:	bf00      	nop
 8002ab6:	3714      	adds	r7, #20
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bc80      	pop	{r7}
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	e000ed00 	.word	0xe000ed00

08002ac4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ac8:	4b04      	ldr	r3, [pc, #16]	; (8002adc <__NVIC_GetPriorityGrouping+0x18>)
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	0a1b      	lsrs	r3, r3, #8
 8002ace:	f003 0307 	and.w	r3, r3, #7
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bc80      	pop	{r7}
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	e000ed00 	.word	0xe000ed00

08002ae0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	db0b      	blt.n	8002b0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002af2:	79fb      	ldrb	r3, [r7, #7]
 8002af4:	f003 021f 	and.w	r2, r3, #31
 8002af8:	4906      	ldr	r1, [pc, #24]	; (8002b14 <__NVIC_EnableIRQ+0x34>)
 8002afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afe:	095b      	lsrs	r3, r3, #5
 8002b00:	2001      	movs	r0, #1
 8002b02:	fa00 f202 	lsl.w	r2, r0, r2
 8002b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b0a:	bf00      	nop
 8002b0c:	370c      	adds	r7, #12
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bc80      	pop	{r7}
 8002b12:	4770      	bx	lr
 8002b14:	e000e100 	.word	0xe000e100

08002b18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4603      	mov	r3, r0
 8002b20:	6039      	str	r1, [r7, #0]
 8002b22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	db0a      	blt.n	8002b42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	b2da      	uxtb	r2, r3
 8002b30:	490c      	ldr	r1, [pc, #48]	; (8002b64 <__NVIC_SetPriority+0x4c>)
 8002b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b36:	0112      	lsls	r2, r2, #4
 8002b38:	b2d2      	uxtb	r2, r2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b40:	e00a      	b.n	8002b58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	b2da      	uxtb	r2, r3
 8002b46:	4908      	ldr	r1, [pc, #32]	; (8002b68 <__NVIC_SetPriority+0x50>)
 8002b48:	79fb      	ldrb	r3, [r7, #7]
 8002b4a:	f003 030f 	and.w	r3, r3, #15
 8002b4e:	3b04      	subs	r3, #4
 8002b50:	0112      	lsls	r2, r2, #4
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	440b      	add	r3, r1
 8002b56:	761a      	strb	r2, [r3, #24]
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	e000e100 	.word	0xe000e100
 8002b68:	e000ed00 	.word	0xe000ed00

08002b6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b089      	sub	sp, #36	; 0x24
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f003 0307 	and.w	r3, r3, #7
 8002b7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	f1c3 0307 	rsb	r3, r3, #7
 8002b86:	2b04      	cmp	r3, #4
 8002b88:	bf28      	it	cs
 8002b8a:	2304      	movcs	r3, #4
 8002b8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	3304      	adds	r3, #4
 8002b92:	2b06      	cmp	r3, #6
 8002b94:	d902      	bls.n	8002b9c <NVIC_EncodePriority+0x30>
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	3b03      	subs	r3, #3
 8002b9a:	e000      	b.n	8002b9e <NVIC_EncodePriority+0x32>
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8002baa:	43da      	mvns	r2, r3
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	401a      	ands	r2, r3
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bb4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	fa01 f303 	lsl.w	r3, r1, r3
 8002bbe:	43d9      	mvns	r1, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc4:	4313      	orrs	r3, r2
         );
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3724      	adds	r7, #36	; 0x24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bc80      	pop	{r7}
 8002bce:	4770      	bx	lr

08002bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002be0:	d301      	bcc.n	8002be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002be2:	2301      	movs	r3, #1
 8002be4:	e00f      	b.n	8002c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002be6:	4a0a      	ldr	r2, [pc, #40]	; (8002c10 <SysTick_Config+0x40>)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3b01      	subs	r3, #1
 8002bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bee:	210f      	movs	r1, #15
 8002bf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002bf4:	f7ff ff90 	bl	8002b18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bf8:	4b05      	ldr	r3, [pc, #20]	; (8002c10 <SysTick_Config+0x40>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bfe:	4b04      	ldr	r3, [pc, #16]	; (8002c10 <SysTick_Config+0x40>)
 8002c00:	2207      	movs	r2, #7
 8002c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	e000e010 	.word	0xe000e010

08002c14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f7ff ff2d 	bl	8002a7c <__NVIC_SetPriorityGrouping>
}
 8002c22:	bf00      	nop
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b086      	sub	sp, #24
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	4603      	mov	r3, r0
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	607a      	str	r2, [r7, #4]
 8002c36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c3c:	f7ff ff42 	bl	8002ac4 <__NVIC_GetPriorityGrouping>
 8002c40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	68b9      	ldr	r1, [r7, #8]
 8002c46:	6978      	ldr	r0, [r7, #20]
 8002c48:	f7ff ff90 	bl	8002b6c <NVIC_EncodePriority>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c52:	4611      	mov	r1, r2
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff ff5f 	bl	8002b18 <__NVIC_SetPriority>
}
 8002c5a:	bf00      	nop
 8002c5c:	3718      	adds	r7, #24
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b082      	sub	sp, #8
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	4603      	mov	r3, r0
 8002c6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff ff35 	bl	8002ae0 <__NVIC_EnableIRQ>
}
 8002c76:	bf00      	nop
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b082      	sub	sp, #8
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f7ff ffa2 	bl	8002bd0 <SysTick_Config>
 8002c8c:	4603      	mov	r3, r0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
	...

08002c98 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d101      	bne.n	8002cae <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e043      	b.n	8002d36 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	4b22      	ldr	r3, [pc, #136]	; (8002d40 <HAL_DMA_Init+0xa8>)
 8002cb6:	4413      	add	r3, r2
 8002cb8:	4a22      	ldr	r2, [pc, #136]	; (8002d44 <HAL_DMA_Init+0xac>)
 8002cba:	fba2 2303 	umull	r2, r3, r2, r3
 8002cbe:	091b      	lsrs	r3, r3, #4
 8002cc0:	009a      	lsls	r2, r3, #2
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a1f      	ldr	r2, [pc, #124]	; (8002d48 <HAL_DMA_Init+0xb0>)
 8002cca:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002ce2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002ce6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002cf0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	695b      	ldr	r3, [r3, #20]
 8002d02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002d10:	68fa      	ldr	r2, [r7, #12]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3714      	adds	r7, #20
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bc80      	pop	{r7}
 8002d3e:	4770      	bx	lr
 8002d40:	bffdfff8 	.word	0xbffdfff8
 8002d44:	cccccccd 	.word	0xcccccccd
 8002d48:	40020000 	.word	0x40020000

08002d4c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
 8002d58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d101      	bne.n	8002d6c <HAL_DMA_Start_IT+0x20>
 8002d68:	2302      	movs	r3, #2
 8002d6a:	e04a      	b.n	8002e02 <HAL_DMA_Start_IT+0xb6>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d13a      	bne.n	8002df4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2202      	movs	r2, #2
 8002d82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 0201 	bic.w	r2, r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	68b9      	ldr	r1, [r7, #8]
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f000 f938 	bl	8003018 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d008      	beq.n	8002dc2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 020e 	orr.w	r2, r2, #14
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	e00f      	b.n	8002de2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f022 0204 	bic.w	r2, r2, #4
 8002dd0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f042 020a 	orr.w	r2, r2, #10
 8002de0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f042 0201 	orr.w	r2, r2, #1
 8002df0:	601a      	str	r2, [r3, #0]
 8002df2:	e005      	b.n	8002e00 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002e00:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3718      	adds	r7, #24
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
	...

08002e0c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e28:	2204      	movs	r2, #4
 8002e2a:	409a      	lsls	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4013      	ands	r3, r2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d04f      	beq.n	8002ed4 <HAL_DMA_IRQHandler+0xc8>
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	f003 0304 	and.w	r3, r3, #4
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d04a      	beq.n	8002ed4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0320 	and.w	r3, r3, #32
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d107      	bne.n	8002e5c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 0204 	bic.w	r2, r2, #4
 8002e5a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a66      	ldr	r2, [pc, #408]	; (8002ffc <HAL_DMA_IRQHandler+0x1f0>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d029      	beq.n	8002eba <HAL_DMA_IRQHandler+0xae>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a65      	ldr	r2, [pc, #404]	; (8003000 <HAL_DMA_IRQHandler+0x1f4>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d022      	beq.n	8002eb6 <HAL_DMA_IRQHandler+0xaa>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a63      	ldr	r2, [pc, #396]	; (8003004 <HAL_DMA_IRQHandler+0x1f8>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d01a      	beq.n	8002eb0 <HAL_DMA_IRQHandler+0xa4>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a62      	ldr	r2, [pc, #392]	; (8003008 <HAL_DMA_IRQHandler+0x1fc>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d012      	beq.n	8002eaa <HAL_DMA_IRQHandler+0x9e>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a60      	ldr	r2, [pc, #384]	; (800300c <HAL_DMA_IRQHandler+0x200>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d00a      	beq.n	8002ea4 <HAL_DMA_IRQHandler+0x98>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a5f      	ldr	r2, [pc, #380]	; (8003010 <HAL_DMA_IRQHandler+0x204>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d102      	bne.n	8002e9e <HAL_DMA_IRQHandler+0x92>
 8002e98:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002e9c:	e00e      	b.n	8002ebc <HAL_DMA_IRQHandler+0xb0>
 8002e9e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002ea2:	e00b      	b.n	8002ebc <HAL_DMA_IRQHandler+0xb0>
 8002ea4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002ea8:	e008      	b.n	8002ebc <HAL_DMA_IRQHandler+0xb0>
 8002eaa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002eae:	e005      	b.n	8002ebc <HAL_DMA_IRQHandler+0xb0>
 8002eb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002eb4:	e002      	b.n	8002ebc <HAL_DMA_IRQHandler+0xb0>
 8002eb6:	2340      	movs	r3, #64	; 0x40
 8002eb8:	e000      	b.n	8002ebc <HAL_DMA_IRQHandler+0xb0>
 8002eba:	2304      	movs	r3, #4
 8002ebc:	4a55      	ldr	r2, [pc, #340]	; (8003014 <HAL_DMA_IRQHandler+0x208>)
 8002ebe:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f000 8094 	beq.w	8002ff2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002ed2:	e08e      	b.n	8002ff2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed8:	2202      	movs	r2, #2
 8002eda:	409a      	lsls	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d056      	beq.n	8002f92 <HAL_DMA_IRQHandler+0x186>
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	f003 0302 	and.w	r3, r3, #2
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d051      	beq.n	8002f92 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0320 	and.w	r3, r3, #32
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d10b      	bne.n	8002f14 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 020a 	bic.w	r2, r2, #10
 8002f0a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a38      	ldr	r2, [pc, #224]	; (8002ffc <HAL_DMA_IRQHandler+0x1f0>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d029      	beq.n	8002f72 <HAL_DMA_IRQHandler+0x166>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a37      	ldr	r2, [pc, #220]	; (8003000 <HAL_DMA_IRQHandler+0x1f4>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d022      	beq.n	8002f6e <HAL_DMA_IRQHandler+0x162>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a35      	ldr	r2, [pc, #212]	; (8003004 <HAL_DMA_IRQHandler+0x1f8>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d01a      	beq.n	8002f68 <HAL_DMA_IRQHandler+0x15c>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a34      	ldr	r2, [pc, #208]	; (8003008 <HAL_DMA_IRQHandler+0x1fc>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d012      	beq.n	8002f62 <HAL_DMA_IRQHandler+0x156>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a32      	ldr	r2, [pc, #200]	; (800300c <HAL_DMA_IRQHandler+0x200>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d00a      	beq.n	8002f5c <HAL_DMA_IRQHandler+0x150>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a31      	ldr	r2, [pc, #196]	; (8003010 <HAL_DMA_IRQHandler+0x204>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d102      	bne.n	8002f56 <HAL_DMA_IRQHandler+0x14a>
 8002f50:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002f54:	e00e      	b.n	8002f74 <HAL_DMA_IRQHandler+0x168>
 8002f56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f5a:	e00b      	b.n	8002f74 <HAL_DMA_IRQHandler+0x168>
 8002f5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f60:	e008      	b.n	8002f74 <HAL_DMA_IRQHandler+0x168>
 8002f62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f66:	e005      	b.n	8002f74 <HAL_DMA_IRQHandler+0x168>
 8002f68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f6c:	e002      	b.n	8002f74 <HAL_DMA_IRQHandler+0x168>
 8002f6e:	2320      	movs	r3, #32
 8002f70:	e000      	b.n	8002f74 <HAL_DMA_IRQHandler+0x168>
 8002f72:	2302      	movs	r3, #2
 8002f74:	4a27      	ldr	r2, [pc, #156]	; (8003014 <HAL_DMA_IRQHandler+0x208>)
 8002f76:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d034      	beq.n	8002ff2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002f90:	e02f      	b.n	8002ff2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f96:	2208      	movs	r2, #8
 8002f98:	409a      	lsls	r2, r3
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d028      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x1e8>
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	f003 0308 	and.w	r3, r3, #8
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d023      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 020e 	bic.w	r2, r2, #14
 8002fba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc4:	2101      	movs	r1, #1
 8002fc6:	fa01 f202 	lsl.w	r2, r1, r2
 8002fca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d004      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	4798      	blx	r3
    }
  }
  return;
 8002ff2:	bf00      	nop
 8002ff4:	bf00      	nop
}
 8002ff6:	3710      	adds	r7, #16
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	40020008 	.word	0x40020008
 8003000:	4002001c 	.word	0x4002001c
 8003004:	40020030 	.word	0x40020030
 8003008:	40020044 	.word	0x40020044
 800300c:	40020058 	.word	0x40020058
 8003010:	4002006c 	.word	0x4002006c
 8003014:	40020000 	.word	0x40020000

08003018 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003018:	b480      	push	{r7}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	60b9      	str	r1, [r7, #8]
 8003022:	607a      	str	r2, [r7, #4]
 8003024:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800302e:	2101      	movs	r1, #1
 8003030:	fa01 f202 	lsl.w	r2, r1, r2
 8003034:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	2b10      	cmp	r3, #16
 8003044:	d108      	bne.n	8003058 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68ba      	ldr	r2, [r7, #8]
 8003054:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003056:	e007      	b.n	8003068 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68ba      	ldr	r2, [r7, #8]
 800305e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	60da      	str	r2, [r3, #12]
}
 8003068:	bf00      	nop
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	bc80      	pop	{r7}
 8003070:	4770      	bx	lr
	...

08003074 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003074:	b480      	push	{r7}
 8003076:	b08b      	sub	sp, #44	; 0x2c
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800307e:	2300      	movs	r3, #0
 8003080:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003082:	2300      	movs	r3, #0
 8003084:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003086:	e127      	b.n	80032d8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003088:	2201      	movs	r2, #1
 800308a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	69fa      	ldr	r2, [r7, #28]
 8003098:	4013      	ands	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	f040 8116 	bne.w	80032d2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b12      	cmp	r3, #18
 80030ac:	d034      	beq.n	8003118 <HAL_GPIO_Init+0xa4>
 80030ae:	2b12      	cmp	r3, #18
 80030b0:	d80d      	bhi.n	80030ce <HAL_GPIO_Init+0x5a>
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d02b      	beq.n	800310e <HAL_GPIO_Init+0x9a>
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d804      	bhi.n	80030c4 <HAL_GPIO_Init+0x50>
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d031      	beq.n	8003122 <HAL_GPIO_Init+0xae>
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d01c      	beq.n	80030fc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030c2:	e048      	b.n	8003156 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80030c4:	2b03      	cmp	r3, #3
 80030c6:	d043      	beq.n	8003150 <HAL_GPIO_Init+0xdc>
 80030c8:	2b11      	cmp	r3, #17
 80030ca:	d01b      	beq.n	8003104 <HAL_GPIO_Init+0x90>
          break;
 80030cc:	e043      	b.n	8003156 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80030ce:	4a89      	ldr	r2, [pc, #548]	; (80032f4 <HAL_GPIO_Init+0x280>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d026      	beq.n	8003122 <HAL_GPIO_Init+0xae>
 80030d4:	4a87      	ldr	r2, [pc, #540]	; (80032f4 <HAL_GPIO_Init+0x280>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d806      	bhi.n	80030e8 <HAL_GPIO_Init+0x74>
 80030da:	4a87      	ldr	r2, [pc, #540]	; (80032f8 <HAL_GPIO_Init+0x284>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d020      	beq.n	8003122 <HAL_GPIO_Init+0xae>
 80030e0:	4a86      	ldr	r2, [pc, #536]	; (80032fc <HAL_GPIO_Init+0x288>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d01d      	beq.n	8003122 <HAL_GPIO_Init+0xae>
          break;
 80030e6:	e036      	b.n	8003156 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80030e8:	4a85      	ldr	r2, [pc, #532]	; (8003300 <HAL_GPIO_Init+0x28c>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d019      	beq.n	8003122 <HAL_GPIO_Init+0xae>
 80030ee:	4a85      	ldr	r2, [pc, #532]	; (8003304 <HAL_GPIO_Init+0x290>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d016      	beq.n	8003122 <HAL_GPIO_Init+0xae>
 80030f4:	4a84      	ldr	r2, [pc, #528]	; (8003308 <HAL_GPIO_Init+0x294>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d013      	beq.n	8003122 <HAL_GPIO_Init+0xae>
          break;
 80030fa:	e02c      	b.n	8003156 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	623b      	str	r3, [r7, #32]
          break;
 8003102:	e028      	b.n	8003156 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	3304      	adds	r3, #4
 800310a:	623b      	str	r3, [r7, #32]
          break;
 800310c:	e023      	b.n	8003156 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	3308      	adds	r3, #8
 8003114:	623b      	str	r3, [r7, #32]
          break;
 8003116:	e01e      	b.n	8003156 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	330c      	adds	r3, #12
 800311e:	623b      	str	r3, [r7, #32]
          break;
 8003120:	e019      	b.n	8003156 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d102      	bne.n	8003130 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800312a:	2304      	movs	r3, #4
 800312c:	623b      	str	r3, [r7, #32]
          break;
 800312e:	e012      	b.n	8003156 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	2b01      	cmp	r3, #1
 8003136:	d105      	bne.n	8003144 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003138:	2308      	movs	r3, #8
 800313a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	69fa      	ldr	r2, [r7, #28]
 8003140:	611a      	str	r2, [r3, #16]
          break;
 8003142:	e008      	b.n	8003156 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003144:	2308      	movs	r3, #8
 8003146:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	69fa      	ldr	r2, [r7, #28]
 800314c:	615a      	str	r2, [r3, #20]
          break;
 800314e:	e002      	b.n	8003156 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003150:	2300      	movs	r3, #0
 8003152:	623b      	str	r3, [r7, #32]
          break;
 8003154:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	2bff      	cmp	r3, #255	; 0xff
 800315a:	d801      	bhi.n	8003160 <HAL_GPIO_Init+0xec>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	e001      	b.n	8003164 <HAL_GPIO_Init+0xf0>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	3304      	adds	r3, #4
 8003164:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	2bff      	cmp	r3, #255	; 0xff
 800316a:	d802      	bhi.n	8003172 <HAL_GPIO_Init+0xfe>
 800316c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	e002      	b.n	8003178 <HAL_GPIO_Init+0x104>
 8003172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003174:	3b08      	subs	r3, #8
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	210f      	movs	r1, #15
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	fa01 f303 	lsl.w	r3, r1, r3
 8003186:	43db      	mvns	r3, r3
 8003188:	401a      	ands	r2, r3
 800318a:	6a39      	ldr	r1, [r7, #32]
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	fa01 f303 	lsl.w	r3, r1, r3
 8003192:	431a      	orrs	r2, r3
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f000 8096 	beq.w	80032d2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80031a6:	4b59      	ldr	r3, [pc, #356]	; (800330c <HAL_GPIO_Init+0x298>)
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	4a58      	ldr	r2, [pc, #352]	; (800330c <HAL_GPIO_Init+0x298>)
 80031ac:	f043 0301 	orr.w	r3, r3, #1
 80031b0:	6193      	str	r3, [r2, #24]
 80031b2:	4b56      	ldr	r3, [pc, #344]	; (800330c <HAL_GPIO_Init+0x298>)
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	60bb      	str	r3, [r7, #8]
 80031bc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80031be:	4a54      	ldr	r2, [pc, #336]	; (8003310 <HAL_GPIO_Init+0x29c>)
 80031c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c2:	089b      	lsrs	r3, r3, #2
 80031c4:	3302      	adds	r3, #2
 80031c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ca:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80031cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ce:	f003 0303 	and.w	r3, r3, #3
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	220f      	movs	r2, #15
 80031d6:	fa02 f303 	lsl.w	r3, r2, r3
 80031da:	43db      	mvns	r3, r3
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	4013      	ands	r3, r2
 80031e0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a4b      	ldr	r2, [pc, #300]	; (8003314 <HAL_GPIO_Init+0x2a0>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d013      	beq.n	8003212 <HAL_GPIO_Init+0x19e>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a4a      	ldr	r2, [pc, #296]	; (8003318 <HAL_GPIO_Init+0x2a4>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d00d      	beq.n	800320e <HAL_GPIO_Init+0x19a>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a49      	ldr	r2, [pc, #292]	; (800331c <HAL_GPIO_Init+0x2a8>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d007      	beq.n	800320a <HAL_GPIO_Init+0x196>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a48      	ldr	r2, [pc, #288]	; (8003320 <HAL_GPIO_Init+0x2ac>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d101      	bne.n	8003206 <HAL_GPIO_Init+0x192>
 8003202:	2303      	movs	r3, #3
 8003204:	e006      	b.n	8003214 <HAL_GPIO_Init+0x1a0>
 8003206:	2304      	movs	r3, #4
 8003208:	e004      	b.n	8003214 <HAL_GPIO_Init+0x1a0>
 800320a:	2302      	movs	r3, #2
 800320c:	e002      	b.n	8003214 <HAL_GPIO_Init+0x1a0>
 800320e:	2301      	movs	r3, #1
 8003210:	e000      	b.n	8003214 <HAL_GPIO_Init+0x1a0>
 8003212:	2300      	movs	r3, #0
 8003214:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003216:	f002 0203 	and.w	r2, r2, #3
 800321a:	0092      	lsls	r2, r2, #2
 800321c:	4093      	lsls	r3, r2
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	4313      	orrs	r3, r2
 8003222:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003224:	493a      	ldr	r1, [pc, #232]	; (8003310 <HAL_GPIO_Init+0x29c>)
 8003226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003228:	089b      	lsrs	r3, r3, #2
 800322a:	3302      	adds	r3, #2
 800322c:	68fa      	ldr	r2, [r7, #12]
 800322e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d006      	beq.n	800324c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800323e:	4b39      	ldr	r3, [pc, #228]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	4938      	ldr	r1, [pc, #224]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	4313      	orrs	r3, r2
 8003248:	600b      	str	r3, [r1, #0]
 800324a:	e006      	b.n	800325a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800324c:	4b35      	ldr	r3, [pc, #212]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	43db      	mvns	r3, r3
 8003254:	4933      	ldr	r1, [pc, #204]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 8003256:	4013      	ands	r3, r2
 8003258:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d006      	beq.n	8003274 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003266:	4b2f      	ldr	r3, [pc, #188]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 8003268:	685a      	ldr	r2, [r3, #4]
 800326a:	492e      	ldr	r1, [pc, #184]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	4313      	orrs	r3, r2
 8003270:	604b      	str	r3, [r1, #4]
 8003272:	e006      	b.n	8003282 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003274:	4b2b      	ldr	r3, [pc, #172]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 8003276:	685a      	ldr	r2, [r3, #4]
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	43db      	mvns	r3, r3
 800327c:	4929      	ldr	r1, [pc, #164]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 800327e:	4013      	ands	r3, r2
 8003280:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d006      	beq.n	800329c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800328e:	4b25      	ldr	r3, [pc, #148]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 8003290:	689a      	ldr	r2, [r3, #8]
 8003292:	4924      	ldr	r1, [pc, #144]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	4313      	orrs	r3, r2
 8003298:	608b      	str	r3, [r1, #8]
 800329a:	e006      	b.n	80032aa <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800329c:	4b21      	ldr	r3, [pc, #132]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 800329e:	689a      	ldr	r2, [r3, #8]
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	43db      	mvns	r3, r3
 80032a4:	491f      	ldr	r1, [pc, #124]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 80032a6:	4013      	ands	r3, r2
 80032a8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d006      	beq.n	80032c4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032b6:	4b1b      	ldr	r3, [pc, #108]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 80032b8:	68da      	ldr	r2, [r3, #12]
 80032ba:	491a      	ldr	r1, [pc, #104]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	4313      	orrs	r3, r2
 80032c0:	60cb      	str	r3, [r1, #12]
 80032c2:	e006      	b.n	80032d2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032c4:	4b17      	ldr	r3, [pc, #92]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 80032c6:	68da      	ldr	r2, [r3, #12]
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	43db      	mvns	r3, r3
 80032cc:	4915      	ldr	r1, [pc, #84]	; (8003324 <HAL_GPIO_Init+0x2b0>)
 80032ce:	4013      	ands	r3, r2
 80032d0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80032d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d4:	3301      	adds	r3, #1
 80032d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032de:	fa22 f303 	lsr.w	r3, r2, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	f47f aed0 	bne.w	8003088 <HAL_GPIO_Init+0x14>
  }
}
 80032e8:	bf00      	nop
 80032ea:	372c      	adds	r7, #44	; 0x2c
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bc80      	pop	{r7}
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	10210000 	.word	0x10210000
 80032f8:	10110000 	.word	0x10110000
 80032fc:	10120000 	.word	0x10120000
 8003300:	10310000 	.word	0x10310000
 8003304:	10320000 	.word	0x10320000
 8003308:	10220000 	.word	0x10220000
 800330c:	40021000 	.word	0x40021000
 8003310:	40010000 	.word	0x40010000
 8003314:	40010800 	.word	0x40010800
 8003318:	40010c00 	.word	0x40010c00
 800331c:	40011000 	.word	0x40011000
 8003320:	40011400 	.word	0x40011400
 8003324:	40010400 	.word	0x40010400

08003328 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	460b      	mov	r3, r1
 8003332:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	887b      	ldrh	r3, [r7, #2]
 800333a:	4013      	ands	r3, r2
 800333c:	2b00      	cmp	r3, #0
 800333e:	d002      	beq.n	8003346 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003340:	2301      	movs	r3, #1
 8003342:	73fb      	strb	r3, [r7, #15]
 8003344:	e001      	b.n	800334a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003346:	2300      	movs	r3, #0
 8003348:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800334a:	7bfb      	ldrb	r3, [r7, #15]
}
 800334c:	4618      	mov	r0, r3
 800334e:	3714      	adds	r7, #20
 8003350:	46bd      	mov	sp, r7
 8003352:	bc80      	pop	{r7}
 8003354:	4770      	bx	lr

08003356 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003356:	b480      	push	{r7}
 8003358:	b083      	sub	sp, #12
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
 800335e:	460b      	mov	r3, r1
 8003360:	807b      	strh	r3, [r7, #2]
 8003362:	4613      	mov	r3, r2
 8003364:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003366:	787b      	ldrb	r3, [r7, #1]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d003      	beq.n	8003374 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800336c:	887a      	ldrh	r2, [r7, #2]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003372:	e003      	b.n	800337c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003374:	887b      	ldrh	r3, [r7, #2]
 8003376:	041a      	lsls	r2, r3, #16
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	611a      	str	r2, [r3, #16]
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	bc80      	pop	{r7}
 8003384:	4770      	bx	lr

08003386 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003386:	b480      	push	{r7}
 8003388:	b085      	sub	sp, #20
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
 800338e:	460b      	mov	r3, r1
 8003390:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003398:	887a      	ldrh	r2, [r7, #2]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	4013      	ands	r3, r2
 800339e:	041a      	lsls	r2, r3, #16
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	43d9      	mvns	r1, r3
 80033a4:	887b      	ldrh	r3, [r7, #2]
 80033a6:	400b      	ands	r3, r1
 80033a8:	431a      	orrs	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	611a      	str	r2, [r3, #16]
}
 80033ae:	bf00      	nop
 80033b0:	3714      	adds	r7, #20
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bc80      	pop	{r7}
 80033b6:	4770      	bx	lr

080033b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b086      	sub	sp, #24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e26c      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	f000 8087 	beq.w	80034e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033d8:	4b92      	ldr	r3, [pc, #584]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f003 030c 	and.w	r3, r3, #12
 80033e0:	2b04      	cmp	r3, #4
 80033e2:	d00c      	beq.n	80033fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033e4:	4b8f      	ldr	r3, [pc, #572]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f003 030c 	and.w	r3, r3, #12
 80033ec:	2b08      	cmp	r3, #8
 80033ee:	d112      	bne.n	8003416 <HAL_RCC_OscConfig+0x5e>
 80033f0:	4b8c      	ldr	r3, [pc, #560]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033fc:	d10b      	bne.n	8003416 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033fe:	4b89      	ldr	r3, [pc, #548]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d06c      	beq.n	80034e4 <HAL_RCC_OscConfig+0x12c>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d168      	bne.n	80034e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e246      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800341e:	d106      	bne.n	800342e <HAL_RCC_OscConfig+0x76>
 8003420:	4b80      	ldr	r3, [pc, #512]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a7f      	ldr	r2, [pc, #508]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003426:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800342a:	6013      	str	r3, [r2, #0]
 800342c:	e02e      	b.n	800348c <HAL_RCC_OscConfig+0xd4>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10c      	bne.n	8003450 <HAL_RCC_OscConfig+0x98>
 8003436:	4b7b      	ldr	r3, [pc, #492]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a7a      	ldr	r2, [pc, #488]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 800343c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003440:	6013      	str	r3, [r2, #0]
 8003442:	4b78      	ldr	r3, [pc, #480]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a77      	ldr	r2, [pc, #476]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003448:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800344c:	6013      	str	r3, [r2, #0]
 800344e:	e01d      	b.n	800348c <HAL_RCC_OscConfig+0xd4>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003458:	d10c      	bne.n	8003474 <HAL_RCC_OscConfig+0xbc>
 800345a:	4b72      	ldr	r3, [pc, #456]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a71      	ldr	r2, [pc, #452]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003460:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003464:	6013      	str	r3, [r2, #0]
 8003466:	4b6f      	ldr	r3, [pc, #444]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a6e      	ldr	r2, [pc, #440]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 800346c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003470:	6013      	str	r3, [r2, #0]
 8003472:	e00b      	b.n	800348c <HAL_RCC_OscConfig+0xd4>
 8003474:	4b6b      	ldr	r3, [pc, #428]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a6a      	ldr	r2, [pc, #424]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 800347a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800347e:	6013      	str	r3, [r2, #0]
 8003480:	4b68      	ldr	r3, [pc, #416]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a67      	ldr	r2, [pc, #412]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003486:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800348a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d013      	beq.n	80034bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003494:	f7fe ff0a 	bl	80022ac <HAL_GetTick>
 8003498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800349a:	e008      	b.n	80034ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800349c:	f7fe ff06 	bl	80022ac <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b64      	cmp	r3, #100	; 0x64
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e1fa      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ae:	4b5d      	ldr	r3, [pc, #372]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d0f0      	beq.n	800349c <HAL_RCC_OscConfig+0xe4>
 80034ba:	e014      	b.n	80034e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034bc:	f7fe fef6 	bl	80022ac <HAL_GetTick>
 80034c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034c2:	e008      	b.n	80034d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034c4:	f7fe fef2 	bl	80022ac <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b64      	cmp	r3, #100	; 0x64
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e1e6      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034d6:	4b53      	ldr	r3, [pc, #332]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1f0      	bne.n	80034c4 <HAL_RCC_OscConfig+0x10c>
 80034e2:	e000      	b.n	80034e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d063      	beq.n	80035ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034f2:	4b4c      	ldr	r3, [pc, #304]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f003 030c 	and.w	r3, r3, #12
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00b      	beq.n	8003516 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034fe:	4b49      	ldr	r3, [pc, #292]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f003 030c 	and.w	r3, r3, #12
 8003506:	2b08      	cmp	r3, #8
 8003508:	d11c      	bne.n	8003544 <HAL_RCC_OscConfig+0x18c>
 800350a:	4b46      	ldr	r3, [pc, #280]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d116      	bne.n	8003544 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003516:	4b43      	ldr	r3, [pc, #268]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d005      	beq.n	800352e <HAL_RCC_OscConfig+0x176>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d001      	beq.n	800352e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e1ba      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800352e:	4b3d      	ldr	r3, [pc, #244]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	00db      	lsls	r3, r3, #3
 800353c:	4939      	ldr	r1, [pc, #228]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 800353e:	4313      	orrs	r3, r2
 8003540:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003542:	e03a      	b.n	80035ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d020      	beq.n	800358e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800354c:	4b36      	ldr	r3, [pc, #216]	; (8003628 <HAL_RCC_OscConfig+0x270>)
 800354e:	2201      	movs	r2, #1
 8003550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003552:	f7fe feab 	bl	80022ac <HAL_GetTick>
 8003556:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003558:	e008      	b.n	800356c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800355a:	f7fe fea7 	bl	80022ac <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e19b      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800356c:	4b2d      	ldr	r3, [pc, #180]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0f0      	beq.n	800355a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003578:	4b2a      	ldr	r3, [pc, #168]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	695b      	ldr	r3, [r3, #20]
 8003584:	00db      	lsls	r3, r3, #3
 8003586:	4927      	ldr	r1, [pc, #156]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003588:	4313      	orrs	r3, r2
 800358a:	600b      	str	r3, [r1, #0]
 800358c:	e015      	b.n	80035ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800358e:	4b26      	ldr	r3, [pc, #152]	; (8003628 <HAL_RCC_OscConfig+0x270>)
 8003590:	2200      	movs	r2, #0
 8003592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003594:	f7fe fe8a 	bl	80022ac <HAL_GetTick>
 8003598:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800359a:	e008      	b.n	80035ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800359c:	f7fe fe86 	bl	80022ac <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e17a      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ae:	4b1d      	ldr	r3, [pc, #116]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d1f0      	bne.n	800359c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0308 	and.w	r3, r3, #8
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d03a      	beq.n	800363c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d019      	beq.n	8003602 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035ce:	4b17      	ldr	r3, [pc, #92]	; (800362c <HAL_RCC_OscConfig+0x274>)
 80035d0:	2201      	movs	r2, #1
 80035d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035d4:	f7fe fe6a 	bl	80022ac <HAL_GetTick>
 80035d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035da:	e008      	b.n	80035ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035dc:	f7fe fe66 	bl	80022ac <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d901      	bls.n	80035ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035ea:	2303      	movs	r3, #3
 80035ec:	e15a      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ee:	4b0d      	ldr	r3, [pc, #52]	; (8003624 <HAL_RCC_OscConfig+0x26c>)
 80035f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d0f0      	beq.n	80035dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80035fa:	2001      	movs	r0, #1
 80035fc:	f000 faa8 	bl	8003b50 <RCC_Delay>
 8003600:	e01c      	b.n	800363c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003602:	4b0a      	ldr	r3, [pc, #40]	; (800362c <HAL_RCC_OscConfig+0x274>)
 8003604:	2200      	movs	r2, #0
 8003606:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003608:	f7fe fe50 	bl	80022ac <HAL_GetTick>
 800360c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800360e:	e00f      	b.n	8003630 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003610:	f7fe fe4c 	bl	80022ac <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b02      	cmp	r3, #2
 800361c:	d908      	bls.n	8003630 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e140      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
 8003622:	bf00      	nop
 8003624:	40021000 	.word	0x40021000
 8003628:	42420000 	.word	0x42420000
 800362c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003630:	4b9e      	ldr	r3, [pc, #632]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1e9      	bne.n	8003610 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0304 	and.w	r3, r3, #4
 8003644:	2b00      	cmp	r3, #0
 8003646:	f000 80a6 	beq.w	8003796 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800364a:	2300      	movs	r3, #0
 800364c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800364e:	4b97      	ldr	r3, [pc, #604]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10d      	bne.n	8003676 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800365a:	4b94      	ldr	r3, [pc, #592]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	4a93      	ldr	r2, [pc, #588]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003660:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003664:	61d3      	str	r3, [r2, #28]
 8003666:	4b91      	ldr	r3, [pc, #580]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003668:	69db      	ldr	r3, [r3, #28]
 800366a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800366e:	60bb      	str	r3, [r7, #8]
 8003670:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003672:	2301      	movs	r3, #1
 8003674:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003676:	4b8e      	ldr	r3, [pc, #568]	; (80038b0 <HAL_RCC_OscConfig+0x4f8>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800367e:	2b00      	cmp	r3, #0
 8003680:	d118      	bne.n	80036b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003682:	4b8b      	ldr	r3, [pc, #556]	; (80038b0 <HAL_RCC_OscConfig+0x4f8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a8a      	ldr	r2, [pc, #552]	; (80038b0 <HAL_RCC_OscConfig+0x4f8>)
 8003688:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800368c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800368e:	f7fe fe0d 	bl	80022ac <HAL_GetTick>
 8003692:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003694:	e008      	b.n	80036a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003696:	f7fe fe09 	bl	80022ac <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b64      	cmp	r3, #100	; 0x64
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e0fd      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a8:	4b81      	ldr	r3, [pc, #516]	; (80038b0 <HAL_RCC_OscConfig+0x4f8>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d0f0      	beq.n	8003696 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d106      	bne.n	80036ca <HAL_RCC_OscConfig+0x312>
 80036bc:	4b7b      	ldr	r3, [pc, #492]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80036be:	6a1b      	ldr	r3, [r3, #32]
 80036c0:	4a7a      	ldr	r2, [pc, #488]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80036c2:	f043 0301 	orr.w	r3, r3, #1
 80036c6:	6213      	str	r3, [r2, #32]
 80036c8:	e02d      	b.n	8003726 <HAL_RCC_OscConfig+0x36e>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10c      	bne.n	80036ec <HAL_RCC_OscConfig+0x334>
 80036d2:	4b76      	ldr	r3, [pc, #472]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	4a75      	ldr	r2, [pc, #468]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80036d8:	f023 0301 	bic.w	r3, r3, #1
 80036dc:	6213      	str	r3, [r2, #32]
 80036de:	4b73      	ldr	r3, [pc, #460]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	4a72      	ldr	r2, [pc, #456]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80036e4:	f023 0304 	bic.w	r3, r3, #4
 80036e8:	6213      	str	r3, [r2, #32]
 80036ea:	e01c      	b.n	8003726 <HAL_RCC_OscConfig+0x36e>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	2b05      	cmp	r3, #5
 80036f2:	d10c      	bne.n	800370e <HAL_RCC_OscConfig+0x356>
 80036f4:	4b6d      	ldr	r3, [pc, #436]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	4a6c      	ldr	r2, [pc, #432]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80036fa:	f043 0304 	orr.w	r3, r3, #4
 80036fe:	6213      	str	r3, [r2, #32]
 8003700:	4b6a      	ldr	r3, [pc, #424]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	4a69      	ldr	r2, [pc, #420]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003706:	f043 0301 	orr.w	r3, r3, #1
 800370a:	6213      	str	r3, [r2, #32]
 800370c:	e00b      	b.n	8003726 <HAL_RCC_OscConfig+0x36e>
 800370e:	4b67      	ldr	r3, [pc, #412]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	4a66      	ldr	r2, [pc, #408]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003714:	f023 0301 	bic.w	r3, r3, #1
 8003718:	6213      	str	r3, [r2, #32]
 800371a:	4b64      	ldr	r3, [pc, #400]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	4a63      	ldr	r2, [pc, #396]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003720:	f023 0304 	bic.w	r3, r3, #4
 8003724:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d015      	beq.n	800375a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800372e:	f7fe fdbd 	bl	80022ac <HAL_GetTick>
 8003732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003734:	e00a      	b.n	800374c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003736:	f7fe fdb9 	bl	80022ac <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	f241 3288 	movw	r2, #5000	; 0x1388
 8003744:	4293      	cmp	r3, r2
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e0ab      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800374c:	4b57      	ldr	r3, [pc, #348]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 800374e:	6a1b      	ldr	r3, [r3, #32]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0ee      	beq.n	8003736 <HAL_RCC_OscConfig+0x37e>
 8003758:	e014      	b.n	8003784 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800375a:	f7fe fda7 	bl	80022ac <HAL_GetTick>
 800375e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003760:	e00a      	b.n	8003778 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003762:	f7fe fda3 	bl	80022ac <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003770:	4293      	cmp	r3, r2
 8003772:	d901      	bls.n	8003778 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e095      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003778:	4b4c      	ldr	r3, [pc, #304]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	f003 0302 	and.w	r3, r3, #2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1ee      	bne.n	8003762 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003784:	7dfb      	ldrb	r3, [r7, #23]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d105      	bne.n	8003796 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800378a:	4b48      	ldr	r3, [pc, #288]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 800378c:	69db      	ldr	r3, [r3, #28]
 800378e:	4a47      	ldr	r2, [pc, #284]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003790:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003794:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	69db      	ldr	r3, [r3, #28]
 800379a:	2b00      	cmp	r3, #0
 800379c:	f000 8081 	beq.w	80038a2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037a0:	4b42      	ldr	r3, [pc, #264]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f003 030c 	and.w	r3, r3, #12
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d061      	beq.n	8003870 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	69db      	ldr	r3, [r3, #28]
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d146      	bne.n	8003842 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037b4:	4b3f      	ldr	r3, [pc, #252]	; (80038b4 <HAL_RCC_OscConfig+0x4fc>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ba:	f7fe fd77 	bl	80022ac <HAL_GetTick>
 80037be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037c0:	e008      	b.n	80037d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c2:	f7fe fd73 	bl	80022ac <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d901      	bls.n	80037d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e067      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037d4:	4b35      	ldr	r3, [pc, #212]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1f0      	bne.n	80037c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037e8:	d108      	bne.n	80037fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037ea:	4b30      	ldr	r3, [pc, #192]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	492d      	ldr	r1, [pc, #180]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037fc:	4b2b      	ldr	r3, [pc, #172]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a19      	ldr	r1, [r3, #32]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380c:	430b      	orrs	r3, r1
 800380e:	4927      	ldr	r1, [pc, #156]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003810:	4313      	orrs	r3, r2
 8003812:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003814:	4b27      	ldr	r3, [pc, #156]	; (80038b4 <HAL_RCC_OscConfig+0x4fc>)
 8003816:	2201      	movs	r2, #1
 8003818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800381a:	f7fe fd47 	bl	80022ac <HAL_GetTick>
 800381e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003820:	e008      	b.n	8003834 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003822:	f7fe fd43 	bl	80022ac <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d901      	bls.n	8003834 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e037      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003834:	4b1d      	ldr	r3, [pc, #116]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d0f0      	beq.n	8003822 <HAL_RCC_OscConfig+0x46a>
 8003840:	e02f      	b.n	80038a2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003842:	4b1c      	ldr	r3, [pc, #112]	; (80038b4 <HAL_RCC_OscConfig+0x4fc>)
 8003844:	2200      	movs	r2, #0
 8003846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003848:	f7fe fd30 	bl	80022ac <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800384e:	e008      	b.n	8003862 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003850:	f7fe fd2c 	bl	80022ac <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e020      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003862:	4b12      	ldr	r3, [pc, #72]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1f0      	bne.n	8003850 <HAL_RCC_OscConfig+0x498>
 800386e:	e018      	b.n	80038a2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	69db      	ldr	r3, [r3, #28]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d101      	bne.n	800387c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e013      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800387c:	4b0b      	ldr	r3, [pc, #44]	; (80038ac <HAL_RCC_OscConfig+0x4f4>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a1b      	ldr	r3, [r3, #32]
 800388c:	429a      	cmp	r2, r3
 800388e:	d106      	bne.n	800389e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800389a:	429a      	cmp	r2, r3
 800389c:	d001      	beq.n	80038a2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e000      	b.n	80038a4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3718      	adds	r7, #24
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	40021000 	.word	0x40021000
 80038b0:	40007000 	.word	0x40007000
 80038b4:	42420060 	.word	0x42420060

080038b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d101      	bne.n	80038cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e0d0      	b.n	8003a6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038cc:	4b6a      	ldr	r3, [pc, #424]	; (8003a78 <HAL_RCC_ClockConfig+0x1c0>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0307 	and.w	r3, r3, #7
 80038d4:	683a      	ldr	r2, [r7, #0]
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d910      	bls.n	80038fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038da:	4b67      	ldr	r3, [pc, #412]	; (8003a78 <HAL_RCC_ClockConfig+0x1c0>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f023 0207 	bic.w	r2, r3, #7
 80038e2:	4965      	ldr	r1, [pc, #404]	; (8003a78 <HAL_RCC_ClockConfig+0x1c0>)
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ea:	4b63      	ldr	r3, [pc, #396]	; (8003a78 <HAL_RCC_ClockConfig+0x1c0>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0307 	and.w	r3, r3, #7
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d001      	beq.n	80038fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e0b8      	b.n	8003a6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d020      	beq.n	800394a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0304 	and.w	r3, r3, #4
 8003910:	2b00      	cmp	r3, #0
 8003912:	d005      	beq.n	8003920 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003914:	4b59      	ldr	r3, [pc, #356]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	4a58      	ldr	r2, [pc, #352]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 800391a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800391e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0308 	and.w	r3, r3, #8
 8003928:	2b00      	cmp	r3, #0
 800392a:	d005      	beq.n	8003938 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800392c:	4b53      	ldr	r3, [pc, #332]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	4a52      	ldr	r2, [pc, #328]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 8003932:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003936:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003938:	4b50      	ldr	r3, [pc, #320]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	494d      	ldr	r1, [pc, #308]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 8003946:	4313      	orrs	r3, r2
 8003948:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	d040      	beq.n	80039d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	2b01      	cmp	r3, #1
 800395c:	d107      	bne.n	800396e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800395e:	4b47      	ldr	r3, [pc, #284]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d115      	bne.n	8003996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e07f      	b.n	8003a6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	2b02      	cmp	r3, #2
 8003974:	d107      	bne.n	8003986 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003976:	4b41      	ldr	r3, [pc, #260]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d109      	bne.n	8003996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e073      	b.n	8003a6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003986:	4b3d      	ldr	r3, [pc, #244]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e06b      	b.n	8003a6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003996:	4b39      	ldr	r3, [pc, #228]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f023 0203 	bic.w	r2, r3, #3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	4936      	ldr	r1, [pc, #216]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039a8:	f7fe fc80 	bl	80022ac <HAL_GetTick>
 80039ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ae:	e00a      	b.n	80039c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039b0:	f7fe fc7c 	bl	80022ac <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80039be:	4293      	cmp	r3, r2
 80039c0:	d901      	bls.n	80039c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e053      	b.n	8003a6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039c6:	4b2d      	ldr	r3, [pc, #180]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f003 020c 	and.w	r2, r3, #12
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d1eb      	bne.n	80039b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039d8:	4b27      	ldr	r3, [pc, #156]	; (8003a78 <HAL_RCC_ClockConfig+0x1c0>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	683a      	ldr	r2, [r7, #0]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d210      	bcs.n	8003a08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e6:	4b24      	ldr	r3, [pc, #144]	; (8003a78 <HAL_RCC_ClockConfig+0x1c0>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f023 0207 	bic.w	r2, r3, #7
 80039ee:	4922      	ldr	r1, [pc, #136]	; (8003a78 <HAL_RCC_ClockConfig+0x1c0>)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f6:	4b20      	ldr	r3, [pc, #128]	; (8003a78 <HAL_RCC_ClockConfig+0x1c0>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	683a      	ldr	r2, [r7, #0]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d001      	beq.n	8003a08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e032      	b.n	8003a6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0304 	and.w	r3, r3, #4
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d008      	beq.n	8003a26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a14:	4b19      	ldr	r3, [pc, #100]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	4916      	ldr	r1, [pc, #88]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0308 	and.w	r3, r3, #8
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d009      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a32:	4b12      	ldr	r3, [pc, #72]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	691b      	ldr	r3, [r3, #16]
 8003a3e:	00db      	lsls	r3, r3, #3
 8003a40:	490e      	ldr	r1, [pc, #56]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a46:	f000 f821 	bl	8003a8c <HAL_RCC_GetSysClockFreq>
 8003a4a:	4601      	mov	r1, r0
 8003a4c:	4b0b      	ldr	r3, [pc, #44]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	091b      	lsrs	r3, r3, #4
 8003a52:	f003 030f 	and.w	r3, r3, #15
 8003a56:	4a0a      	ldr	r2, [pc, #40]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 8003a58:	5cd3      	ldrb	r3, [r2, r3]
 8003a5a:	fa21 f303 	lsr.w	r3, r1, r3
 8003a5e:	4a09      	ldr	r2, [pc, #36]	; (8003a84 <HAL_RCC_ClockConfig+0x1cc>)
 8003a60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a62:	4b09      	ldr	r3, [pc, #36]	; (8003a88 <HAL_RCC_ClockConfig+0x1d0>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fe fbde 	bl	8002228 <HAL_InitTick>

  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	40022000 	.word	0x40022000
 8003a7c:	40021000 	.word	0x40021000
 8003a80:	08005d50 	.word	0x08005d50
 8003a84:	20000000 	.word	0x20000000
 8003a88:	20000004 	.word	0x20000004

08003a8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a8c:	b490      	push	{r4, r7}
 8003a8e:	b08a      	sub	sp, #40	; 0x28
 8003a90:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003a92:	4b2a      	ldr	r3, [pc, #168]	; (8003b3c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a94:	1d3c      	adds	r4, r7, #4
 8003a96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003a9c:	4b28      	ldr	r3, [pc, #160]	; (8003b40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a9e:	881b      	ldrh	r3, [r3, #0]
 8003aa0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	61fb      	str	r3, [r7, #28]
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	61bb      	str	r3, [r7, #24]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	627b      	str	r3, [r7, #36]	; 0x24
 8003aae:	2300      	movs	r3, #0
 8003ab0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ab6:	4b23      	ldr	r3, [pc, #140]	; (8003b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f003 030c 	and.w	r3, r3, #12
 8003ac2:	2b04      	cmp	r3, #4
 8003ac4:	d002      	beq.n	8003acc <HAL_RCC_GetSysClockFreq+0x40>
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d003      	beq.n	8003ad2 <HAL_RCC_GetSysClockFreq+0x46>
 8003aca:	e02d      	b.n	8003b28 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003acc:	4b1e      	ldr	r3, [pc, #120]	; (8003b48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ace:	623b      	str	r3, [r7, #32]
      break;
 8003ad0:	e02d      	b.n	8003b2e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	0c9b      	lsrs	r3, r3, #18
 8003ad6:	f003 030f 	and.w	r3, r3, #15
 8003ada:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003ade:	4413      	add	r3, r2
 8003ae0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003ae4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d013      	beq.n	8003b18 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003af0:	4b14      	ldr	r3, [pc, #80]	; (8003b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	0c5b      	lsrs	r3, r3, #17
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003afe:	4413      	add	r3, r2
 8003b00:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003b04:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	4a0f      	ldr	r2, [pc, #60]	; (8003b48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b0a:	fb02 f203 	mul.w	r2, r2, r3
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b14:	627b      	str	r3, [r7, #36]	; 0x24
 8003b16:	e004      	b.n	8003b22 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	4a0c      	ldr	r2, [pc, #48]	; (8003b4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b1c:	fb02 f303 	mul.w	r3, r2, r3
 8003b20:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b24:	623b      	str	r3, [r7, #32]
      break;
 8003b26:	e002      	b.n	8003b2e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b28:	4b07      	ldr	r3, [pc, #28]	; (8003b48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b2a:	623b      	str	r3, [r7, #32]
      break;
 8003b2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3728      	adds	r7, #40	; 0x28
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bc90      	pop	{r4, r7}
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	08005d3c 	.word	0x08005d3c
 8003b40:	08005d4c 	.word	0x08005d4c
 8003b44:	40021000 	.word	0x40021000
 8003b48:	007a1200 	.word	0x007a1200
 8003b4c:	003d0900 	.word	0x003d0900

08003b50 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b085      	sub	sp, #20
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b58:	4b0a      	ldr	r3, [pc, #40]	; (8003b84 <RCC_Delay+0x34>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a0a      	ldr	r2, [pc, #40]	; (8003b88 <RCC_Delay+0x38>)
 8003b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b62:	0a5b      	lsrs	r3, r3, #9
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	fb02 f303 	mul.w	r3, r2, r3
 8003b6a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b6c:	bf00      	nop
  }
  while (Delay --);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	1e5a      	subs	r2, r3, #1
 8003b72:	60fa      	str	r2, [r7, #12]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1f9      	bne.n	8003b6c <RCC_Delay+0x1c>
}
 8003b78:	bf00      	nop
 8003b7a:	3714      	adds	r7, #20
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	20000000 	.word	0x20000000
 8003b88:	10624dd3 	.word	0x10624dd3

08003b8c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003b94:	2300      	movs	r3, #0
 8003b96:	613b      	str	r3, [r7, #16]
 8003b98:	2300      	movs	r3, #0
 8003b9a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d07d      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bac:	4b4f      	ldr	r3, [pc, #316]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bae:	69db      	ldr	r3, [r3, #28]
 8003bb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d10d      	bne.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb8:	4b4c      	ldr	r3, [pc, #304]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bba:	69db      	ldr	r3, [r3, #28]
 8003bbc:	4a4b      	ldr	r2, [pc, #300]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bc2:	61d3      	str	r3, [r2, #28]
 8003bc4:	4b49      	ldr	r3, [pc, #292]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bc6:	69db      	ldr	r3, [r3, #28]
 8003bc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bcc:	60bb      	str	r3, [r7, #8]
 8003bce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd4:	4b46      	ldr	r3, [pc, #280]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d118      	bne.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003be0:	4b43      	ldr	r3, [pc, #268]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a42      	ldr	r2, [pc, #264]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003be6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bec:	f7fe fb5e 	bl	80022ac <HAL_GetTick>
 8003bf0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf2:	e008      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bf4:	f7fe fb5a 	bl	80022ac <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b64      	cmp	r3, #100	; 0x64
 8003c00:	d901      	bls.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e06d      	b.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c06:	4b3a      	ldr	r3, [pc, #232]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d0f0      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c12:	4b36      	ldr	r3, [pc, #216]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c14:	6a1b      	ldr	r3, [r3, #32]
 8003c16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c1a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d02e      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d027      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c30:	4b2e      	ldr	r3, [pc, #184]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c38:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c3a:	4b2e      	ldr	r3, [pc, #184]	; (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c40:	4b2c      	ldr	r3, [pc, #176]	; (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c46:	4a29      	ldr	r2, [pc, #164]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d014      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c56:	f7fe fb29 	bl	80022ac <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c5c:	e00a      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c5e:	f7fe fb25 	bl	80022ac <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d901      	bls.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	e036      	b.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c74:	4b1d      	ldr	r3, [pc, #116]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c76:	6a1b      	ldr	r3, [r3, #32]
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d0ee      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c80:	4b1a      	ldr	r3, [pc, #104]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c82:	6a1b      	ldr	r3, [r3, #32]
 8003c84:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	4917      	ldr	r1, [pc, #92]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c92:	7dfb      	ldrb	r3, [r7, #23]
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d105      	bne.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c98:	4b14      	ldr	r3, [pc, #80]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c9a:	69db      	ldr	r3, [r3, #28]
 8003c9c:	4a13      	ldr	r2, [pc, #76]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ca2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d008      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cb0:	4b0e      	ldr	r3, [pc, #56]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	490b      	ldr	r1, [pc, #44]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0310 	and.w	r3, r3, #16
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d008      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cce:	4b07      	ldr	r3, [pc, #28]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	4904      	ldr	r1, [pc, #16]	; (8003cec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3718      	adds	r7, #24
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	40007000 	.word	0x40007000
 8003cf4:	42420440 	.word	0x42420440

08003cf8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d101      	bne.n	8003d0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e041      	b.n	8003d8e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d106      	bne.n	8003d24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f7fe f94c 	bl	8001fbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2202      	movs	r2, #2
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	3304      	adds	r3, #4
 8003d34:	4619      	mov	r1, r3
 8003d36:	4610      	mov	r0, r2
 8003d38:	f000 fc1c 	bl	8004574 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3708      	adds	r7, #8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
	...

08003d98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d001      	beq.n	8003db0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e03a      	b.n	8003e26 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2202      	movs	r2, #2
 8003db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68da      	ldr	r2, [r3, #12]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f042 0201 	orr.w	r2, r2, #1
 8003dc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a18      	ldr	r2, [pc, #96]	; (8003e30 <HAL_TIM_Base_Start_IT+0x98>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d00e      	beq.n	8003df0 <HAL_TIM_Base_Start_IT+0x58>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dda:	d009      	beq.n	8003df0 <HAL_TIM_Base_Start_IT+0x58>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a14      	ldr	r2, [pc, #80]	; (8003e34 <HAL_TIM_Base_Start_IT+0x9c>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d004      	beq.n	8003df0 <HAL_TIM_Base_Start_IT+0x58>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a13      	ldr	r2, [pc, #76]	; (8003e38 <HAL_TIM_Base_Start_IT+0xa0>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d111      	bne.n	8003e14 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f003 0307 	and.w	r3, r3, #7
 8003dfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b06      	cmp	r3, #6
 8003e00:	d010      	beq.n	8003e24 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f042 0201 	orr.w	r2, r2, #1
 8003e10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e12:	e007      	b.n	8003e24 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f042 0201 	orr.w	r2, r2, #1
 8003e22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3714      	adds	r7, #20
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bc80      	pop	{r7}
 8003e2e:	4770      	bx	lr
 8003e30:	40012c00 	.word	0x40012c00
 8003e34:	40000400 	.word	0x40000400
 8003e38:	40000800 	.word	0x40000800

08003e3c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e041      	b.n	8003ed2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d106      	bne.n	8003e68 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f000 f839 	bl	8003eda <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2202      	movs	r2, #2
 8003e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	3304      	adds	r3, #4
 8003e78:	4619      	mov	r1, r3
 8003e7a:	4610      	mov	r0, r2
 8003e7c:	f000 fb7a 	bl	8004574 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3708      	adds	r7, #8
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}

08003eda <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003eda:	b480      	push	{r7}
 8003edc:	b083      	sub	sp, #12
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ee2:	bf00      	nop
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bc80      	pop	{r7}
 8003eea:	4770      	bx	lr

08003eec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d109      	bne.n	8003f10 <HAL_TIM_PWM_Start+0x24>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	bf14      	ite	ne
 8003f08:	2301      	movne	r3, #1
 8003f0a:	2300      	moveq	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	e022      	b.n	8003f56 <HAL_TIM_PWM_Start+0x6a>
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	2b04      	cmp	r3, #4
 8003f14:	d109      	bne.n	8003f2a <HAL_TIM_PWM_Start+0x3e>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	bf14      	ite	ne
 8003f22:	2301      	movne	r3, #1
 8003f24:	2300      	moveq	r3, #0
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	e015      	b.n	8003f56 <HAL_TIM_PWM_Start+0x6a>
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	2b08      	cmp	r3, #8
 8003f2e:	d109      	bne.n	8003f44 <HAL_TIM_PWM_Start+0x58>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	bf14      	ite	ne
 8003f3c:	2301      	movne	r3, #1
 8003f3e:	2300      	moveq	r3, #0
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	e008      	b.n	8003f56 <HAL_TIM_PWM_Start+0x6a>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	bf14      	ite	ne
 8003f50:	2301      	movne	r3, #1
 8003f52:	2300      	moveq	r3, #0
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d001      	beq.n	8003f5e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e05e      	b.n	800401c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d104      	bne.n	8003f6e <HAL_TIM_PWM_Start+0x82>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2202      	movs	r2, #2
 8003f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f6c:	e013      	b.n	8003f96 <HAL_TIM_PWM_Start+0xaa>
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	2b04      	cmp	r3, #4
 8003f72:	d104      	bne.n	8003f7e <HAL_TIM_PWM_Start+0x92>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2202      	movs	r2, #2
 8003f78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f7c:	e00b      	b.n	8003f96 <HAL_TIM_PWM_Start+0xaa>
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	2b08      	cmp	r3, #8
 8003f82:	d104      	bne.n	8003f8e <HAL_TIM_PWM_Start+0xa2>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2202      	movs	r2, #2
 8003f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f8c:	e003      	b.n	8003f96 <HAL_TIM_PWM_Start+0xaa>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2202      	movs	r2, #2
 8003f92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	6839      	ldr	r1, [r7, #0]
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f000 fd68 	bl	8004a74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a1e      	ldr	r2, [pc, #120]	; (8004024 <HAL_TIM_PWM_Start+0x138>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d107      	bne.n	8003fbe <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fbc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a18      	ldr	r2, [pc, #96]	; (8004024 <HAL_TIM_PWM_Start+0x138>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d00e      	beq.n	8003fe6 <HAL_TIM_PWM_Start+0xfa>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fd0:	d009      	beq.n	8003fe6 <HAL_TIM_PWM_Start+0xfa>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a14      	ldr	r2, [pc, #80]	; (8004028 <HAL_TIM_PWM_Start+0x13c>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d004      	beq.n	8003fe6 <HAL_TIM_PWM_Start+0xfa>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a12      	ldr	r2, [pc, #72]	; (800402c <HAL_TIM_PWM_Start+0x140>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d111      	bne.n	800400a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f003 0307 	and.w	r3, r3, #7
 8003ff0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2b06      	cmp	r3, #6
 8003ff6:	d010      	beq.n	800401a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f042 0201 	orr.w	r2, r2, #1
 8004006:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004008:	e007      	b.n	800401a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f042 0201 	orr.w	r2, r2, #1
 8004018:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	3710      	adds	r7, #16
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	40012c00 	.word	0x40012c00
 8004028:	40000400 	.word	0x40000400
 800402c:	40000800 	.word	0x40000800

08004030 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b02      	cmp	r3, #2
 8004044:	d122      	bne.n	800408c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b02      	cmp	r3, #2
 8004052:	d11b      	bne.n	800408c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f06f 0202 	mvn.w	r2, #2
 800405c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	f003 0303 	and.w	r3, r3, #3
 800406e:	2b00      	cmp	r3, #0
 8004070:	d003      	beq.n	800407a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 fa62 	bl	800453c <HAL_TIM_IC_CaptureCallback>
 8004078:	e005      	b.n	8004086 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 fa55 	bl	800452a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 fa64 	bl	800454e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	f003 0304 	and.w	r3, r3, #4
 8004096:	2b04      	cmp	r3, #4
 8004098:	d122      	bne.n	80040e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	f003 0304 	and.w	r3, r3, #4
 80040a4:	2b04      	cmp	r3, #4
 80040a6:	d11b      	bne.n	80040e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f06f 0204 	mvn.w	r2, #4
 80040b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2202      	movs	r2, #2
 80040b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 fa38 	bl	800453c <HAL_TIM_IC_CaptureCallback>
 80040cc:	e005      	b.n	80040da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f000 fa2b 	bl	800452a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 fa3a 	bl	800454e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	f003 0308 	and.w	r3, r3, #8
 80040ea:	2b08      	cmp	r3, #8
 80040ec:	d122      	bne.n	8004134 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	f003 0308 	and.w	r3, r3, #8
 80040f8:	2b08      	cmp	r3, #8
 80040fa:	d11b      	bne.n	8004134 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f06f 0208 	mvn.w	r2, #8
 8004104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2204      	movs	r2, #4
 800410a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	f003 0303 	and.w	r3, r3, #3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d003      	beq.n	8004122 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 fa0e 	bl	800453c <HAL_TIM_IC_CaptureCallback>
 8004120:	e005      	b.n	800412e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 fa01 	bl	800452a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f000 fa10 	bl	800454e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	691b      	ldr	r3, [r3, #16]
 800413a:	f003 0310 	and.w	r3, r3, #16
 800413e:	2b10      	cmp	r3, #16
 8004140:	d122      	bne.n	8004188 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	f003 0310 	and.w	r3, r3, #16
 800414c:	2b10      	cmp	r3, #16
 800414e:	d11b      	bne.n	8004188 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f06f 0210 	mvn.w	r2, #16
 8004158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2208      	movs	r2, #8
 800415e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	69db      	ldr	r3, [r3, #28]
 8004166:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800416a:	2b00      	cmp	r3, #0
 800416c:	d003      	beq.n	8004176 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 f9e4 	bl	800453c <HAL_TIM_IC_CaptureCallback>
 8004174:	e005      	b.n	8004182 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 f9d7 	bl	800452a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 f9e6 	bl	800454e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	2b01      	cmp	r3, #1
 8004194:	d10e      	bne.n	80041b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	f003 0301 	and.w	r3, r3, #1
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d107      	bne.n	80041b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f06f 0201 	mvn.w	r2, #1
 80041ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f7fd fdf6 	bl	8001da0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041be:	2b80      	cmp	r3, #128	; 0x80
 80041c0:	d10e      	bne.n	80041e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041cc:	2b80      	cmp	r3, #128	; 0x80
 80041ce:	d107      	bne.n	80041e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 fd26 	bl	8004c2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ea:	2b40      	cmp	r3, #64	; 0x40
 80041ec:	d10e      	bne.n	800420c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041f8:	2b40      	cmp	r3, #64	; 0x40
 80041fa:	d107      	bne.n	800420c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f9aa 	bl	8004560 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	f003 0320 	and.w	r3, r3, #32
 8004216:	2b20      	cmp	r3, #32
 8004218:	d10e      	bne.n	8004238 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f003 0320 	and.w	r3, r3, #32
 8004224:	2b20      	cmp	r3, #32
 8004226:	d107      	bne.n	8004238 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f06f 0220 	mvn.w	r2, #32
 8004230:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 fcf1 	bl	8004c1a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004238:	bf00      	nop
 800423a:	3708      	adds	r7, #8
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004252:	2b01      	cmp	r3, #1
 8004254:	d101      	bne.n	800425a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004256:	2302      	movs	r3, #2
 8004258:	e0ac      	b.n	80043b4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2b0c      	cmp	r3, #12
 8004266:	f200 809f 	bhi.w	80043a8 <HAL_TIM_PWM_ConfigChannel+0x168>
 800426a:	a201      	add	r2, pc, #4	; (adr r2, 8004270 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800426c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004270:	080042a5 	.word	0x080042a5
 8004274:	080043a9 	.word	0x080043a9
 8004278:	080043a9 	.word	0x080043a9
 800427c:	080043a9 	.word	0x080043a9
 8004280:	080042e5 	.word	0x080042e5
 8004284:	080043a9 	.word	0x080043a9
 8004288:	080043a9 	.word	0x080043a9
 800428c:	080043a9 	.word	0x080043a9
 8004290:	08004327 	.word	0x08004327
 8004294:	080043a9 	.word	0x080043a9
 8004298:	080043a9 	.word	0x080043a9
 800429c:	080043a9 	.word	0x080043a9
 80042a0:	08004367 	.word	0x08004367
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68b9      	ldr	r1, [r7, #8]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f000 f9c4 	bl	8004638 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	699a      	ldr	r2, [r3, #24]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0208 	orr.w	r2, r2, #8
 80042be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	699a      	ldr	r2, [r3, #24]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f022 0204 	bic.w	r2, r2, #4
 80042ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6999      	ldr	r1, [r3, #24]
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	691a      	ldr	r2, [r3, #16]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	619a      	str	r2, [r3, #24]
      break;
 80042e2:	e062      	b.n	80043aa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68b9      	ldr	r1, [r7, #8]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f000 fa0a 	bl	8004704 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	699a      	ldr	r2, [r3, #24]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	699a      	ldr	r2, [r3, #24]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800430e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	6999      	ldr	r1, [r3, #24]
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	021a      	lsls	r2, r3, #8
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	430a      	orrs	r2, r1
 8004322:	619a      	str	r2, [r3, #24]
      break;
 8004324:	e041      	b.n	80043aa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	68b9      	ldr	r1, [r7, #8]
 800432c:	4618      	mov	r0, r3
 800432e:	f000 fa53 	bl	80047d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	69da      	ldr	r2, [r3, #28]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f042 0208 	orr.w	r2, r2, #8
 8004340:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	69da      	ldr	r2, [r3, #28]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f022 0204 	bic.w	r2, r2, #4
 8004350:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	69d9      	ldr	r1, [r3, #28]
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	691a      	ldr	r2, [r3, #16]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	430a      	orrs	r2, r1
 8004362:	61da      	str	r2, [r3, #28]
      break;
 8004364:	e021      	b.n	80043aa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68b9      	ldr	r1, [r7, #8]
 800436c:	4618      	mov	r0, r3
 800436e:	f000 fa9d 	bl	80048ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	69da      	ldr	r2, [r3, #28]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004380:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	69da      	ldr	r2, [r3, #28]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004390:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	69d9      	ldr	r1, [r3, #28]
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	691b      	ldr	r3, [r3, #16]
 800439c:	021a      	lsls	r2, r3, #8
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	61da      	str	r2, [r3, #28]
      break;
 80043a6:	e000      	b.n	80043aa <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80043a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3710      	adds	r7, #16
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d101      	bne.n	80043d4 <HAL_TIM_ConfigClockSource+0x18>
 80043d0:	2302      	movs	r3, #2
 80043d2:	e0a6      	b.n	8004522 <HAL_TIM_ConfigClockSource+0x166>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80043f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043fa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68fa      	ldr	r2, [r7, #12]
 8004402:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2b40      	cmp	r3, #64	; 0x40
 800440a:	d067      	beq.n	80044dc <HAL_TIM_ConfigClockSource+0x120>
 800440c:	2b40      	cmp	r3, #64	; 0x40
 800440e:	d80b      	bhi.n	8004428 <HAL_TIM_ConfigClockSource+0x6c>
 8004410:	2b10      	cmp	r3, #16
 8004412:	d073      	beq.n	80044fc <HAL_TIM_ConfigClockSource+0x140>
 8004414:	2b10      	cmp	r3, #16
 8004416:	d802      	bhi.n	800441e <HAL_TIM_ConfigClockSource+0x62>
 8004418:	2b00      	cmp	r3, #0
 800441a:	d06f      	beq.n	80044fc <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800441c:	e078      	b.n	8004510 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800441e:	2b20      	cmp	r3, #32
 8004420:	d06c      	beq.n	80044fc <HAL_TIM_ConfigClockSource+0x140>
 8004422:	2b30      	cmp	r3, #48	; 0x30
 8004424:	d06a      	beq.n	80044fc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004426:	e073      	b.n	8004510 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004428:	2b70      	cmp	r3, #112	; 0x70
 800442a:	d00d      	beq.n	8004448 <HAL_TIM_ConfigClockSource+0x8c>
 800442c:	2b70      	cmp	r3, #112	; 0x70
 800442e:	d804      	bhi.n	800443a <HAL_TIM_ConfigClockSource+0x7e>
 8004430:	2b50      	cmp	r3, #80	; 0x50
 8004432:	d033      	beq.n	800449c <HAL_TIM_ConfigClockSource+0xe0>
 8004434:	2b60      	cmp	r3, #96	; 0x60
 8004436:	d041      	beq.n	80044bc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004438:	e06a      	b.n	8004510 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800443a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800443e:	d066      	beq.n	800450e <HAL_TIM_ConfigClockSource+0x152>
 8004440:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004444:	d017      	beq.n	8004476 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004446:	e063      	b.n	8004510 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6818      	ldr	r0, [r3, #0]
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	6899      	ldr	r1, [r3, #8]
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	685a      	ldr	r2, [r3, #4]
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	f000 faed 	bl	8004a36 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800446a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68fa      	ldr	r2, [r7, #12]
 8004472:	609a      	str	r2, [r3, #8]
      break;
 8004474:	e04c      	b.n	8004510 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6818      	ldr	r0, [r3, #0]
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	6899      	ldr	r1, [r3, #8]
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	685a      	ldr	r2, [r3, #4]
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	f000 fad6 	bl	8004a36 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689a      	ldr	r2, [r3, #8]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004498:	609a      	str	r2, [r3, #8]
      break;
 800449a:	e039      	b.n	8004510 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6818      	ldr	r0, [r3, #0]
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	6859      	ldr	r1, [r3, #4]
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	461a      	mov	r2, r3
 80044aa:	f000 fa4d 	bl	8004948 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2150      	movs	r1, #80	; 0x50
 80044b4:	4618      	mov	r0, r3
 80044b6:	f000 faa4 	bl	8004a02 <TIM_ITRx_SetConfig>
      break;
 80044ba:	e029      	b.n	8004510 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6818      	ldr	r0, [r3, #0]
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	6859      	ldr	r1, [r3, #4]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	461a      	mov	r2, r3
 80044ca:	f000 fa6b 	bl	80049a4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2160      	movs	r1, #96	; 0x60
 80044d4:	4618      	mov	r0, r3
 80044d6:	f000 fa94 	bl	8004a02 <TIM_ITRx_SetConfig>
      break;
 80044da:	e019      	b.n	8004510 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6818      	ldr	r0, [r3, #0]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	6859      	ldr	r1, [r3, #4]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	461a      	mov	r2, r3
 80044ea:	f000 fa2d 	bl	8004948 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2140      	movs	r1, #64	; 0x40
 80044f4:	4618      	mov	r0, r3
 80044f6:	f000 fa84 	bl	8004a02 <TIM_ITRx_SetConfig>
      break;
 80044fa:	e009      	b.n	8004510 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4619      	mov	r1, r3
 8004506:	4610      	mov	r0, r2
 8004508:	f000 fa7b 	bl	8004a02 <TIM_ITRx_SetConfig>
        break;
 800450c:	e000      	b.n	8004510 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800450e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	3710      	adds	r7, #16
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800452a:	b480      	push	{r7}
 800452c:	b083      	sub	sp, #12
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	bc80      	pop	{r7}
 800453a:	4770      	bx	lr

0800453c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	bc80      	pop	{r7}
 800454c:	4770      	bx	lr

0800454e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800454e:	b480      	push	{r7}
 8004550:	b083      	sub	sp, #12
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr

08004560 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004568:	bf00      	nop
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	bc80      	pop	{r7}
 8004570:	4770      	bx	lr
	...

08004574 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	4a29      	ldr	r2, [pc, #164]	; (800462c <TIM_Base_SetConfig+0xb8>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d00b      	beq.n	80045a4 <TIM_Base_SetConfig+0x30>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004592:	d007      	beq.n	80045a4 <TIM_Base_SetConfig+0x30>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a26      	ldr	r2, [pc, #152]	; (8004630 <TIM_Base_SetConfig+0xbc>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d003      	beq.n	80045a4 <TIM_Base_SetConfig+0x30>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a25      	ldr	r2, [pc, #148]	; (8004634 <TIM_Base_SetConfig+0xc0>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d108      	bne.n	80045b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	68fa      	ldr	r2, [r7, #12]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a1c      	ldr	r2, [pc, #112]	; (800462c <TIM_Base_SetConfig+0xb8>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d00b      	beq.n	80045d6 <TIM_Base_SetConfig+0x62>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045c4:	d007      	beq.n	80045d6 <TIM_Base_SetConfig+0x62>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a19      	ldr	r2, [pc, #100]	; (8004630 <TIM_Base_SetConfig+0xbc>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d003      	beq.n	80045d6 <TIM_Base_SetConfig+0x62>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a18      	ldr	r2, [pc, #96]	; (8004634 <TIM_Base_SetConfig+0xc0>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d108      	bne.n	80045e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	695b      	ldr	r3, [r3, #20]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	68fa      	ldr	r2, [r7, #12]
 80045fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	689a      	ldr	r2, [r3, #8]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a07      	ldr	r2, [pc, #28]	; (800462c <TIM_Base_SetConfig+0xb8>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d103      	bne.n	800461c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	691a      	ldr	r2, [r3, #16]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	615a      	str	r2, [r3, #20]
}
 8004622:	bf00      	nop
 8004624:	3714      	adds	r7, #20
 8004626:	46bd      	mov	sp, r7
 8004628:	bc80      	pop	{r7}
 800462a:	4770      	bx	lr
 800462c:	40012c00 	.word	0x40012c00
 8004630:	40000400 	.word	0x40000400
 8004634:	40000800 	.word	0x40000800

08004638 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004638:	b480      	push	{r7}
 800463a:	b087      	sub	sp, #28
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	f023 0201 	bic.w	r2, r3, #1
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a1b      	ldr	r3, [r3, #32]
 8004652:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	699b      	ldr	r3, [r3, #24]
 800465e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004666:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f023 0303 	bic.w	r3, r3, #3
 800466e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	4313      	orrs	r3, r2
 8004678:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	f023 0302 	bic.w	r3, r3, #2
 8004680:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	697a      	ldr	r2, [r7, #20]
 8004688:	4313      	orrs	r3, r2
 800468a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a1c      	ldr	r2, [pc, #112]	; (8004700 <TIM_OC1_SetConfig+0xc8>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d10c      	bne.n	80046ae <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	f023 0308 	bic.w	r3, r3, #8
 800469a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	697a      	ldr	r2, [r7, #20]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	f023 0304 	bic.w	r3, r3, #4
 80046ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a13      	ldr	r2, [pc, #76]	; (8004700 <TIM_OC1_SetConfig+0xc8>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d111      	bne.n	80046da <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	693a      	ldr	r2, [r7, #16]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	68fa      	ldr	r2, [r7, #12]
 80046e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	685a      	ldr	r2, [r3, #4]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	697a      	ldr	r2, [r7, #20]
 80046f2:	621a      	str	r2, [r3, #32]
}
 80046f4:	bf00      	nop
 80046f6:	371c      	adds	r7, #28
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bc80      	pop	{r7}
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	40012c00 	.word	0x40012c00

08004704 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004704:	b480      	push	{r7}
 8004706:	b087      	sub	sp, #28
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6a1b      	ldr	r3, [r3, #32]
 8004712:	f023 0210 	bic.w	r2, r3, #16
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a1b      	ldr	r3, [r3, #32]
 800471e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	699b      	ldr	r3, [r3, #24]
 800472a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004732:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800473a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	021b      	lsls	r3, r3, #8
 8004742:	68fa      	ldr	r2, [r7, #12]
 8004744:	4313      	orrs	r3, r2
 8004746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	f023 0320 	bic.w	r3, r3, #32
 800474e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	011b      	lsls	r3, r3, #4
 8004756:	697a      	ldr	r2, [r7, #20]
 8004758:	4313      	orrs	r3, r2
 800475a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	4a1d      	ldr	r2, [pc, #116]	; (80047d4 <TIM_OC2_SetConfig+0xd0>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d10d      	bne.n	8004780 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800476a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	011b      	lsls	r3, r3, #4
 8004772:	697a      	ldr	r2, [r7, #20]
 8004774:	4313      	orrs	r3, r2
 8004776:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800477e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4a14      	ldr	r2, [pc, #80]	; (80047d4 <TIM_OC2_SetConfig+0xd0>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d113      	bne.n	80047b0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800478e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004796:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	695b      	ldr	r3, [r3, #20]
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	693a      	ldr	r2, [r7, #16]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	693a      	ldr	r2, [r7, #16]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	693a      	ldr	r2, [r7, #16]
 80047b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68fa      	ldr	r2, [r7, #12]
 80047ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685a      	ldr	r2, [r3, #4]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	697a      	ldr	r2, [r7, #20]
 80047c8:	621a      	str	r2, [r3, #32]
}
 80047ca:	bf00      	nop
 80047cc:	371c      	adds	r7, #28
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bc80      	pop	{r7}
 80047d2:	4770      	bx	lr
 80047d4:	40012c00 	.word	0x40012c00

080047d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047d8:	b480      	push	{r7}
 80047da:	b087      	sub	sp, #28
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a1b      	ldr	r3, [r3, #32]
 80047e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a1b      	ldr	r3, [r3, #32]
 80047f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	69db      	ldr	r3, [r3, #28]
 80047fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f023 0303 	bic.w	r3, r3, #3
 800480e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	4313      	orrs	r3, r2
 8004818:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004820:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	021b      	lsls	r3, r3, #8
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	4313      	orrs	r3, r2
 800482c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a1d      	ldr	r2, [pc, #116]	; (80048a8 <TIM_OC3_SetConfig+0xd0>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d10d      	bne.n	8004852 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800483c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	021b      	lsls	r3, r3, #8
 8004844:	697a      	ldr	r2, [r7, #20]
 8004846:	4313      	orrs	r3, r2
 8004848:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004850:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a14      	ldr	r2, [pc, #80]	; (80048a8 <TIM_OC3_SetConfig+0xd0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d113      	bne.n	8004882 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004860:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004868:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	011b      	lsls	r3, r3, #4
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	4313      	orrs	r3, r2
 8004874:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	011b      	lsls	r3, r3, #4
 800487c:	693a      	ldr	r2, [r7, #16]
 800487e:	4313      	orrs	r3, r2
 8004880:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	693a      	ldr	r2, [r7, #16]
 8004886:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	621a      	str	r2, [r3, #32]
}
 800489c:	bf00      	nop
 800489e:	371c      	adds	r7, #28
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bc80      	pop	{r7}
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	40012c00 	.word	0x40012c00

080048ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b087      	sub	sp, #28
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a1b      	ldr	r3, [r3, #32]
 80048c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	69db      	ldr	r3, [r3, #28]
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	021b      	lsls	r3, r3, #8
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	031b      	lsls	r3, r3, #12
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	4313      	orrs	r3, r2
 8004902:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a0f      	ldr	r2, [pc, #60]	; (8004944 <TIM_OC4_SetConfig+0x98>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d109      	bne.n	8004920 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004912:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	695b      	ldr	r3, [r3, #20]
 8004918:	019b      	lsls	r3, r3, #6
 800491a:	697a      	ldr	r2, [r7, #20]
 800491c:	4313      	orrs	r3, r2
 800491e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	697a      	ldr	r2, [r7, #20]
 8004924:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68fa      	ldr	r2, [r7, #12]
 800492a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	685a      	ldr	r2, [r3, #4]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	621a      	str	r2, [r3, #32]
}
 800493a:	bf00      	nop
 800493c:	371c      	adds	r7, #28
 800493e:	46bd      	mov	sp, r7
 8004940:	bc80      	pop	{r7}
 8004942:	4770      	bx	lr
 8004944:	40012c00 	.word	0x40012c00

08004948 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004948:	b480      	push	{r7}
 800494a:	b087      	sub	sp, #28
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6a1b      	ldr	r3, [r3, #32]
 8004958:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	f023 0201 	bic.w	r2, r3, #1
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004972:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	011b      	lsls	r3, r3, #4
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	4313      	orrs	r3, r2
 800497c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	f023 030a 	bic.w	r3, r3, #10
 8004984:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004986:	697a      	ldr	r2, [r7, #20]
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	4313      	orrs	r3, r2
 800498c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	693a      	ldr	r2, [r7, #16]
 8004992:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	621a      	str	r2, [r3, #32]
}
 800499a:	bf00      	nop
 800499c:	371c      	adds	r7, #28
 800499e:	46bd      	mov	sp, r7
 80049a0:	bc80      	pop	{r7}
 80049a2:	4770      	bx	lr

080049a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b087      	sub	sp, #28
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6a1b      	ldr	r3, [r3, #32]
 80049b4:	f023 0210 	bic.w	r2, r3, #16
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	699b      	ldr	r3, [r3, #24]
 80049c0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049ce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	031b      	lsls	r3, r3, #12
 80049d4:	697a      	ldr	r2, [r7, #20]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80049e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	011b      	lsls	r3, r3, #4
 80049e6:	693a      	ldr	r2, [r7, #16]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	621a      	str	r2, [r3, #32]
}
 80049f8:	bf00      	nop
 80049fa:	371c      	adds	r7, #28
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bc80      	pop	{r7}
 8004a00:	4770      	bx	lr

08004a02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a02:	b480      	push	{r7}
 8004a04:	b085      	sub	sp, #20
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
 8004a0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	f043 0307 	orr.w	r3, r3, #7
 8004a24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	609a      	str	r2, [r3, #8]
}
 8004a2c:	bf00      	nop
 8004a2e:	3714      	adds	r7, #20
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bc80      	pop	{r7}
 8004a34:	4770      	bx	lr

08004a36 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a36:	b480      	push	{r7}
 8004a38:	b087      	sub	sp, #28
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	60f8      	str	r0, [r7, #12]
 8004a3e:	60b9      	str	r1, [r7, #8]
 8004a40:	607a      	str	r2, [r7, #4]
 8004a42:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a50:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	021a      	lsls	r2, r3, #8
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	431a      	orrs	r2, r3
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	609a      	str	r2, [r3, #8]
}
 8004a6a:	bf00      	nop
 8004a6c:	371c      	adds	r7, #28
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bc80      	pop	{r7}
 8004a72:	4770      	bx	lr

08004a74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b087      	sub	sp, #28
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	f003 031f 	and.w	r3, r3, #31
 8004a86:	2201      	movs	r2, #1
 8004a88:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6a1a      	ldr	r2, [r3, #32]
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	43db      	mvns	r3, r3
 8004a96:	401a      	ands	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6a1a      	ldr	r2, [r3, #32]
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	f003 031f 	and.w	r3, r3, #31
 8004aa6:	6879      	ldr	r1, [r7, #4]
 8004aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8004aac:	431a      	orrs	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	621a      	str	r2, [r3, #32]
}
 8004ab2:	bf00      	nop
 8004ab4:	371c      	adds	r7, #28
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bc80      	pop	{r7}
 8004aba:	4770      	bx	lr

08004abc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d101      	bne.n	8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ad0:	2302      	movs	r3, #2
 8004ad2:	e046      	b.n	8004b62 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004afa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a16      	ldr	r2, [pc, #88]	; (8004b6c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d00e      	beq.n	8004b36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b20:	d009      	beq.n	8004b36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a12      	ldr	r2, [pc, #72]	; (8004b70 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d004      	beq.n	8004b36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a10      	ldr	r2, [pc, #64]	; (8004b74 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d10c      	bne.n	8004b50 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3714      	adds	r7, #20
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bc80      	pop	{r7}
 8004b6a:	4770      	bx	lr
 8004b6c:	40012c00 	.word	0x40012c00
 8004b70:	40000400 	.word	0x40000400
 8004b74:	40000800 	.word	0x40000800

08004b78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b085      	sub	sp, #20
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004b82:	2300      	movs	r3, #0
 8004b84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d101      	bne.n	8004b94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004b90:	2302      	movs	r3, #2
 8004b92:	e03d      	b.n	8004c10 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	695b      	ldr	r3, [r3, #20]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3714      	adds	r7, #20
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bc80      	pop	{r7}
 8004c18:	4770      	bx	lr

08004c1a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b083      	sub	sp, #12
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c22:	bf00      	nop
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bc80      	pop	{r7}
 8004c2a:	4770      	bx	lr

08004c2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c34:	bf00      	nop
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bc80      	pop	{r7}
 8004c3c:	4770      	bx	lr
	...

08004c40 <__errno>:
 8004c40:	4b01      	ldr	r3, [pc, #4]	; (8004c48 <__errno+0x8>)
 8004c42:	6818      	ldr	r0, [r3, #0]
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	2000000c 	.word	0x2000000c

08004c4c <__libc_init_array>:
 8004c4c:	b570      	push	{r4, r5, r6, lr}
 8004c4e:	2500      	movs	r5, #0
 8004c50:	4e0c      	ldr	r6, [pc, #48]	; (8004c84 <__libc_init_array+0x38>)
 8004c52:	4c0d      	ldr	r4, [pc, #52]	; (8004c88 <__libc_init_array+0x3c>)
 8004c54:	1ba4      	subs	r4, r4, r6
 8004c56:	10a4      	asrs	r4, r4, #2
 8004c58:	42a5      	cmp	r5, r4
 8004c5a:	d109      	bne.n	8004c70 <__libc_init_array+0x24>
 8004c5c:	f001 f84c 	bl	8005cf8 <_init>
 8004c60:	2500      	movs	r5, #0
 8004c62:	4e0a      	ldr	r6, [pc, #40]	; (8004c8c <__libc_init_array+0x40>)
 8004c64:	4c0a      	ldr	r4, [pc, #40]	; (8004c90 <__libc_init_array+0x44>)
 8004c66:	1ba4      	subs	r4, r4, r6
 8004c68:	10a4      	asrs	r4, r4, #2
 8004c6a:	42a5      	cmp	r5, r4
 8004c6c:	d105      	bne.n	8004c7a <__libc_init_array+0x2e>
 8004c6e:	bd70      	pop	{r4, r5, r6, pc}
 8004c70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c74:	4798      	blx	r3
 8004c76:	3501      	adds	r5, #1
 8004c78:	e7ee      	b.n	8004c58 <__libc_init_array+0xc>
 8004c7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c7e:	4798      	blx	r3
 8004c80:	3501      	adds	r5, #1
 8004c82:	e7f2      	b.n	8004c6a <__libc_init_array+0x1e>
 8004c84:	08005da8 	.word	0x08005da8
 8004c88:	08005da8 	.word	0x08005da8
 8004c8c:	08005da8 	.word	0x08005da8
 8004c90:	08005dac 	.word	0x08005dac

08004c94 <memset>:
 8004c94:	4603      	mov	r3, r0
 8004c96:	4402      	add	r2, r0
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d100      	bne.n	8004c9e <memset+0xa>
 8004c9c:	4770      	bx	lr
 8004c9e:	f803 1b01 	strb.w	r1, [r3], #1
 8004ca2:	e7f9      	b.n	8004c98 <memset+0x4>

08004ca4 <pow>:
 8004ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ca8:	b08f      	sub	sp, #60	; 0x3c
 8004caa:	461d      	mov	r5, r3
 8004cac:	4680      	mov	r8, r0
 8004cae:	4689      	mov	r9, r1
 8004cb0:	4614      	mov	r4, r2
 8004cb2:	f000 f955 	bl	8004f60 <__ieee754_pow>
 8004cb6:	4fa1      	ldr	r7, [pc, #644]	; (8004f3c <pow+0x298>)
 8004cb8:	e9cd 0100 	strd	r0, r1, [sp]
 8004cbc:	f997 3000 	ldrsb.w	r3, [r7]
 8004cc0:	463e      	mov	r6, r7
 8004cc2:	9302      	str	r3, [sp, #8]
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	d05f      	beq.n	8004d88 <pow+0xe4>
 8004cc8:	4622      	mov	r2, r4
 8004cca:	462b      	mov	r3, r5
 8004ccc:	4620      	mov	r0, r4
 8004cce:	4629      	mov	r1, r5
 8004cd0:	f7fb fe94 	bl	80009fc <__aeabi_dcmpun>
 8004cd4:	4682      	mov	sl, r0
 8004cd6:	2800      	cmp	r0, #0
 8004cd8:	d156      	bne.n	8004d88 <pow+0xe4>
 8004cda:	4642      	mov	r2, r8
 8004cdc:	464b      	mov	r3, r9
 8004cde:	4640      	mov	r0, r8
 8004ce0:	4649      	mov	r1, r9
 8004ce2:	f7fb fe8b 	bl	80009fc <__aeabi_dcmpun>
 8004ce6:	9003      	str	r0, [sp, #12]
 8004ce8:	b1e8      	cbz	r0, 8004d26 <pow+0x82>
 8004cea:	2200      	movs	r2, #0
 8004cec:	2300      	movs	r3, #0
 8004cee:	4620      	mov	r0, r4
 8004cf0:	4629      	mov	r1, r5
 8004cf2:	f7fb fe51 	bl	8000998 <__aeabi_dcmpeq>
 8004cf6:	2800      	cmp	r0, #0
 8004cf8:	d046      	beq.n	8004d88 <pow+0xe4>
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	9304      	str	r3, [sp, #16]
 8004d00:	4b8f      	ldr	r3, [pc, #572]	; (8004f40 <pow+0x29c>)
 8004d02:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8004d06:	9305      	str	r3, [sp, #20]
 8004d08:	4b8e      	ldr	r3, [pc, #568]	; (8004f44 <pow+0x2a0>)
 8004d0a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004d0e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004d12:	9b02      	ldr	r3, [sp, #8]
 8004d14:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d031      	beq.n	8004d80 <pow+0xdc>
 8004d1c:	a804      	add	r0, sp, #16
 8004d1e:	f000 fedf 	bl	8005ae0 <matherr>
 8004d22:	bb38      	cbnz	r0, 8004d74 <pow+0xd0>
 8004d24:	e058      	b.n	8004dd8 <pow+0x134>
 8004d26:	f04f 0a00 	mov.w	sl, #0
 8004d2a:	f04f 0b00 	mov.w	fp, #0
 8004d2e:	4652      	mov	r2, sl
 8004d30:	465b      	mov	r3, fp
 8004d32:	4640      	mov	r0, r8
 8004d34:	4649      	mov	r1, r9
 8004d36:	f7fb fe2f 	bl	8000998 <__aeabi_dcmpeq>
 8004d3a:	2800      	cmp	r0, #0
 8004d3c:	d051      	beq.n	8004de2 <pow+0x13e>
 8004d3e:	4652      	mov	r2, sl
 8004d40:	465b      	mov	r3, fp
 8004d42:	4620      	mov	r0, r4
 8004d44:	4629      	mov	r1, r5
 8004d46:	f7fb fe27 	bl	8000998 <__aeabi_dcmpeq>
 8004d4a:	4606      	mov	r6, r0
 8004d4c:	b308      	cbz	r0, 8004d92 <pow+0xee>
 8004d4e:	2301      	movs	r3, #1
 8004d50:	9304      	str	r3, [sp, #16]
 8004d52:	4b7b      	ldr	r3, [pc, #492]	; (8004f40 <pow+0x29c>)
 8004d54:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004d58:	9305      	str	r3, [sp, #20]
 8004d5a:	9b03      	ldr	r3, [sp, #12]
 8004d5c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004d60:	930c      	str	r3, [sp, #48]	; 0x30
 8004d62:	9b02      	ldr	r3, [sp, #8]
 8004d64:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d0d7      	beq.n	8004d1c <pow+0x78>
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	4b75      	ldr	r3, [pc, #468]	; (8004f44 <pow+0x2a0>)
 8004d70:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004d74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d76:	b11b      	cbz	r3, 8004d80 <pow+0xdc>
 8004d78:	f7ff ff62 	bl	8004c40 <__errno>
 8004d7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d7e:	6003      	str	r3, [r0, #0]
 8004d80:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8004d84:	e9cd 3400 	strd	r3, r4, [sp]
 8004d88:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d8c:	b00f      	add	sp, #60	; 0x3c
 8004d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d92:	4620      	mov	r0, r4
 8004d94:	4629      	mov	r1, r5
 8004d96:	f000 fe9d 	bl	8005ad4 <finite>
 8004d9a:	2800      	cmp	r0, #0
 8004d9c:	d0f4      	beq.n	8004d88 <pow+0xe4>
 8004d9e:	4652      	mov	r2, sl
 8004da0:	465b      	mov	r3, fp
 8004da2:	4620      	mov	r0, r4
 8004da4:	4629      	mov	r1, r5
 8004da6:	f7fb fe01 	bl	80009ac <__aeabi_dcmplt>
 8004daa:	2800      	cmp	r0, #0
 8004dac:	d0ec      	beq.n	8004d88 <pow+0xe4>
 8004dae:	2301      	movs	r3, #1
 8004db0:	9304      	str	r3, [sp, #16]
 8004db2:	4b63      	ldr	r3, [pc, #396]	; (8004f40 <pow+0x29c>)
 8004db4:	960c      	str	r6, [sp, #48]	; 0x30
 8004db6:	9305      	str	r3, [sp, #20]
 8004db8:	f997 3000 	ldrsb.w	r3, [r7]
 8004dbc:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004dc0:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004dc4:	b913      	cbnz	r3, 8004dcc <pow+0x128>
 8004dc6:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8004dca:	e7a7      	b.n	8004d1c <pow+0x78>
 8004dcc:	2000      	movs	r0, #0
 8004dce:	495e      	ldr	r1, [pc, #376]	; (8004f48 <pow+0x2a4>)
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004dd6:	d1a1      	bne.n	8004d1c <pow+0x78>
 8004dd8:	f7ff ff32 	bl	8004c40 <__errno>
 8004ddc:	2321      	movs	r3, #33	; 0x21
 8004dde:	6003      	str	r3, [r0, #0]
 8004de0:	e7c8      	b.n	8004d74 <pow+0xd0>
 8004de2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004de6:	f000 fe75 	bl	8005ad4 <finite>
 8004dea:	9002      	str	r0, [sp, #8]
 8004dec:	2800      	cmp	r0, #0
 8004dee:	d177      	bne.n	8004ee0 <pow+0x23c>
 8004df0:	4640      	mov	r0, r8
 8004df2:	4649      	mov	r1, r9
 8004df4:	f000 fe6e 	bl	8005ad4 <finite>
 8004df8:	2800      	cmp	r0, #0
 8004dfa:	d071      	beq.n	8004ee0 <pow+0x23c>
 8004dfc:	4620      	mov	r0, r4
 8004dfe:	4629      	mov	r1, r5
 8004e00:	f000 fe68 	bl	8005ad4 <finite>
 8004e04:	2800      	cmp	r0, #0
 8004e06:	d06b      	beq.n	8004ee0 <pow+0x23c>
 8004e08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	4610      	mov	r0, r2
 8004e10:	f7fb fdf4 	bl	80009fc <__aeabi_dcmpun>
 8004e14:	f997 7000 	ldrsb.w	r7, [r7]
 8004e18:	4b49      	ldr	r3, [pc, #292]	; (8004f40 <pow+0x29c>)
 8004e1a:	b1a0      	cbz	r0, 8004e46 <pow+0x1a2>
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004e22:	9b02      	ldr	r3, [sp, #8]
 8004e24:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004e28:	930c      	str	r3, [sp, #48]	; 0x30
 8004e2a:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004e2e:	2f00      	cmp	r7, #0
 8004e30:	d0c9      	beq.n	8004dc6 <pow+0x122>
 8004e32:	4652      	mov	r2, sl
 8004e34:	465b      	mov	r3, fp
 8004e36:	4650      	mov	r0, sl
 8004e38:	4659      	mov	r1, fp
 8004e3a:	f7fb fc6f 	bl	800071c <__aeabi_ddiv>
 8004e3e:	2f02      	cmp	r7, #2
 8004e40:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004e44:	e7c7      	b.n	8004dd6 <pow+0x132>
 8004e46:	2203      	movs	r2, #3
 8004e48:	900c      	str	r0, [sp, #48]	; 0x30
 8004e4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004e4e:	4620      	mov	r0, r4
 8004e50:	4629      	mov	r1, r5
 8004e52:	2200      	movs	r2, #0
 8004e54:	4b3d      	ldr	r3, [pc, #244]	; (8004f4c <pow+0x2a8>)
 8004e56:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004e5a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004e5e:	f7fb fb33 	bl	80004c8 <__aeabi_dmul>
 8004e62:	4604      	mov	r4, r0
 8004e64:	460d      	mov	r5, r1
 8004e66:	bb17      	cbnz	r7, 8004eae <pow+0x20a>
 8004e68:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004e6c:	4b38      	ldr	r3, [pc, #224]	; (8004f50 <pow+0x2ac>)
 8004e6e:	4640      	mov	r0, r8
 8004e70:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004e74:	4649      	mov	r1, r9
 8004e76:	4652      	mov	r2, sl
 8004e78:	465b      	mov	r3, fp
 8004e7a:	f7fb fd97 	bl	80009ac <__aeabi_dcmplt>
 8004e7e:	2800      	cmp	r0, #0
 8004e80:	d054      	beq.n	8004f2c <pow+0x288>
 8004e82:	4620      	mov	r0, r4
 8004e84:	4629      	mov	r1, r5
 8004e86:	f000 fe33 	bl	8005af0 <rint>
 8004e8a:	4622      	mov	r2, r4
 8004e8c:	462b      	mov	r3, r5
 8004e8e:	f7fb fd83 	bl	8000998 <__aeabi_dcmpeq>
 8004e92:	b920      	cbnz	r0, 8004e9e <pow+0x1fa>
 8004e94:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004e98:	4b2e      	ldr	r3, [pc, #184]	; (8004f54 <pow+0x2b0>)
 8004e9a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004e9e:	f996 3000 	ldrsb.w	r3, [r6]
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d142      	bne.n	8004f2c <pow+0x288>
 8004ea6:	f7ff fecb 	bl	8004c40 <__errno>
 8004eaa:	2322      	movs	r3, #34	; 0x22
 8004eac:	e797      	b.n	8004dde <pow+0x13a>
 8004eae:	2200      	movs	r2, #0
 8004eb0:	4b29      	ldr	r3, [pc, #164]	; (8004f58 <pow+0x2b4>)
 8004eb2:	4640      	mov	r0, r8
 8004eb4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004eb8:	4649      	mov	r1, r9
 8004eba:	4652      	mov	r2, sl
 8004ebc:	465b      	mov	r3, fp
 8004ebe:	f7fb fd75 	bl	80009ac <__aeabi_dcmplt>
 8004ec2:	2800      	cmp	r0, #0
 8004ec4:	d0eb      	beq.n	8004e9e <pow+0x1fa>
 8004ec6:	4620      	mov	r0, r4
 8004ec8:	4629      	mov	r1, r5
 8004eca:	f000 fe11 	bl	8005af0 <rint>
 8004ece:	4622      	mov	r2, r4
 8004ed0:	462b      	mov	r3, r5
 8004ed2:	f7fb fd61 	bl	8000998 <__aeabi_dcmpeq>
 8004ed6:	2800      	cmp	r0, #0
 8004ed8:	d1e1      	bne.n	8004e9e <pow+0x1fa>
 8004eda:	2200      	movs	r2, #0
 8004edc:	4b1a      	ldr	r3, [pc, #104]	; (8004f48 <pow+0x2a4>)
 8004ede:	e7dc      	b.n	8004e9a <pow+0x1f6>
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	f7fb fd56 	bl	8000998 <__aeabi_dcmpeq>
 8004eec:	2800      	cmp	r0, #0
 8004eee:	f43f af4b 	beq.w	8004d88 <pow+0xe4>
 8004ef2:	4640      	mov	r0, r8
 8004ef4:	4649      	mov	r1, r9
 8004ef6:	f000 fded 	bl	8005ad4 <finite>
 8004efa:	2800      	cmp	r0, #0
 8004efc:	f43f af44 	beq.w	8004d88 <pow+0xe4>
 8004f00:	4620      	mov	r0, r4
 8004f02:	4629      	mov	r1, r5
 8004f04:	f000 fde6 	bl	8005ad4 <finite>
 8004f08:	2800      	cmp	r0, #0
 8004f0a:	f43f af3d 	beq.w	8004d88 <pow+0xe4>
 8004f0e:	2304      	movs	r3, #4
 8004f10:	9304      	str	r3, [sp, #16]
 8004f12:	4b0b      	ldr	r3, [pc, #44]	; (8004f40 <pow+0x29c>)
 8004f14:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004f18:	9305      	str	r3, [sp, #20]
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	2400      	movs	r4, #0
 8004f1e:	930c      	str	r3, [sp, #48]	; 0x30
 8004f20:	2300      	movs	r3, #0
 8004f22:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004f26:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8004f2a:	e7b8      	b.n	8004e9e <pow+0x1fa>
 8004f2c:	a804      	add	r0, sp, #16
 8004f2e:	f000 fdd7 	bl	8005ae0 <matherr>
 8004f32:	2800      	cmp	r0, #0
 8004f34:	f47f af1e 	bne.w	8004d74 <pow+0xd0>
 8004f38:	e7b5      	b.n	8004ea6 <pow+0x202>
 8004f3a:	bf00      	nop
 8004f3c:	20000070 	.word	0x20000070
 8004f40:	08005d60 	.word	0x08005d60
 8004f44:	3ff00000 	.word	0x3ff00000
 8004f48:	fff00000 	.word	0xfff00000
 8004f4c:	3fe00000 	.word	0x3fe00000
 8004f50:	47efffff 	.word	0x47efffff
 8004f54:	c7efffff 	.word	0xc7efffff
 8004f58:	7ff00000 	.word	0x7ff00000
 8004f5c:	00000000 	.word	0x00000000

08004f60 <__ieee754_pow>:
 8004f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f64:	b091      	sub	sp, #68	; 0x44
 8004f66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f6a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 8004f6e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8004f72:	ea55 0302 	orrs.w	r3, r5, r2
 8004f76:	4607      	mov	r7, r0
 8004f78:	4688      	mov	r8, r1
 8004f7a:	f000 84b7 	beq.w	80058ec <__ieee754_pow+0x98c>
 8004f7e:	4b80      	ldr	r3, [pc, #512]	; (8005180 <__ieee754_pow+0x220>)
 8004f80:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8004f84:	429c      	cmp	r4, r3
 8004f86:	4689      	mov	r9, r1
 8004f88:	4682      	mov	sl, r0
 8004f8a:	dc09      	bgt.n	8004fa0 <__ieee754_pow+0x40>
 8004f8c:	d103      	bne.n	8004f96 <__ieee754_pow+0x36>
 8004f8e:	b938      	cbnz	r0, 8004fa0 <__ieee754_pow+0x40>
 8004f90:	42a5      	cmp	r5, r4
 8004f92:	dc0d      	bgt.n	8004fb0 <__ieee754_pow+0x50>
 8004f94:	e001      	b.n	8004f9a <__ieee754_pow+0x3a>
 8004f96:	429d      	cmp	r5, r3
 8004f98:	dc02      	bgt.n	8004fa0 <__ieee754_pow+0x40>
 8004f9a:	429d      	cmp	r5, r3
 8004f9c:	d10e      	bne.n	8004fbc <__ieee754_pow+0x5c>
 8004f9e:	b16a      	cbz	r2, 8004fbc <__ieee754_pow+0x5c>
 8004fa0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004fa4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004fa8:	ea54 030a 	orrs.w	r3, r4, sl
 8004fac:	f000 849e 	beq.w	80058ec <__ieee754_pow+0x98c>
 8004fb0:	4874      	ldr	r0, [pc, #464]	; (8005184 <__ieee754_pow+0x224>)
 8004fb2:	b011      	add	sp, #68	; 0x44
 8004fb4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb8:	f000 bd94 	b.w	8005ae4 <nan>
 8004fbc:	f1b9 0f00 	cmp.w	r9, #0
 8004fc0:	da53      	bge.n	800506a <__ieee754_pow+0x10a>
 8004fc2:	4b71      	ldr	r3, [pc, #452]	; (8005188 <__ieee754_pow+0x228>)
 8004fc4:	429d      	cmp	r5, r3
 8004fc6:	dc4e      	bgt.n	8005066 <__ieee754_pow+0x106>
 8004fc8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004fcc:	429d      	cmp	r5, r3
 8004fce:	dd4c      	ble.n	800506a <__ieee754_pow+0x10a>
 8004fd0:	152b      	asrs	r3, r5, #20
 8004fd2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004fd6:	2b14      	cmp	r3, #20
 8004fd8:	dd28      	ble.n	800502c <__ieee754_pow+0xcc>
 8004fda:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004fde:	fa22 f103 	lsr.w	r1, r2, r3
 8004fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d13f      	bne.n	800506a <__ieee754_pow+0x10a>
 8004fea:	f001 0101 	and.w	r1, r1, #1
 8004fee:	f1c1 0302 	rsb	r3, r1, #2
 8004ff2:	9300      	str	r3, [sp, #0]
 8004ff4:	2a00      	cmp	r2, #0
 8004ff6:	d15c      	bne.n	80050b2 <__ieee754_pow+0x152>
 8004ff8:	4b61      	ldr	r3, [pc, #388]	; (8005180 <__ieee754_pow+0x220>)
 8004ffa:	429d      	cmp	r5, r3
 8004ffc:	d126      	bne.n	800504c <__ieee754_pow+0xec>
 8004ffe:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005002:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005006:	ea53 030a 	orrs.w	r3, r3, sl
 800500a:	f000 846f 	beq.w	80058ec <__ieee754_pow+0x98c>
 800500e:	4b5f      	ldr	r3, [pc, #380]	; (800518c <__ieee754_pow+0x22c>)
 8005010:	429c      	cmp	r4, r3
 8005012:	dd2c      	ble.n	800506e <__ieee754_pow+0x10e>
 8005014:	2e00      	cmp	r6, #0
 8005016:	f280 846f 	bge.w	80058f8 <__ieee754_pow+0x998>
 800501a:	f04f 0b00 	mov.w	fp, #0
 800501e:	f04f 0c00 	mov.w	ip, #0
 8005022:	4658      	mov	r0, fp
 8005024:	4661      	mov	r1, ip
 8005026:	b011      	add	sp, #68	; 0x44
 8005028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800502c:	2a00      	cmp	r2, #0
 800502e:	d13e      	bne.n	80050ae <__ieee754_pow+0x14e>
 8005030:	f1c3 0314 	rsb	r3, r3, #20
 8005034:	fa45 f103 	asr.w	r1, r5, r3
 8005038:	fa01 f303 	lsl.w	r3, r1, r3
 800503c:	42ab      	cmp	r3, r5
 800503e:	f040 8463 	bne.w	8005908 <__ieee754_pow+0x9a8>
 8005042:	f001 0101 	and.w	r1, r1, #1
 8005046:	f1c1 0302 	rsb	r3, r1, #2
 800504a:	9300      	str	r3, [sp, #0]
 800504c:	4b50      	ldr	r3, [pc, #320]	; (8005190 <__ieee754_pow+0x230>)
 800504e:	429d      	cmp	r5, r3
 8005050:	d114      	bne.n	800507c <__ieee754_pow+0x11c>
 8005052:	2e00      	cmp	r6, #0
 8005054:	f280 8454 	bge.w	8005900 <__ieee754_pow+0x9a0>
 8005058:	463a      	mov	r2, r7
 800505a:	4643      	mov	r3, r8
 800505c:	2000      	movs	r0, #0
 800505e:	494c      	ldr	r1, [pc, #304]	; (8005190 <__ieee754_pow+0x230>)
 8005060:	f7fb fb5c 	bl	800071c <__aeabi_ddiv>
 8005064:	e013      	b.n	800508e <__ieee754_pow+0x12e>
 8005066:	2302      	movs	r3, #2
 8005068:	e7c3      	b.n	8004ff2 <__ieee754_pow+0x92>
 800506a:	2300      	movs	r3, #0
 800506c:	e7c1      	b.n	8004ff2 <__ieee754_pow+0x92>
 800506e:	2e00      	cmp	r6, #0
 8005070:	dad3      	bge.n	800501a <__ieee754_pow+0xba>
 8005072:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8005076:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800507a:	e7d2      	b.n	8005022 <__ieee754_pow+0xc2>
 800507c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8005080:	d108      	bne.n	8005094 <__ieee754_pow+0x134>
 8005082:	463a      	mov	r2, r7
 8005084:	4643      	mov	r3, r8
 8005086:	4638      	mov	r0, r7
 8005088:	4641      	mov	r1, r8
 800508a:	f7fb fa1d 	bl	80004c8 <__aeabi_dmul>
 800508e:	4683      	mov	fp, r0
 8005090:	468c      	mov	ip, r1
 8005092:	e7c6      	b.n	8005022 <__ieee754_pow+0xc2>
 8005094:	4b3f      	ldr	r3, [pc, #252]	; (8005194 <__ieee754_pow+0x234>)
 8005096:	429e      	cmp	r6, r3
 8005098:	d10b      	bne.n	80050b2 <__ieee754_pow+0x152>
 800509a:	f1b9 0f00 	cmp.w	r9, #0
 800509e:	db08      	blt.n	80050b2 <__ieee754_pow+0x152>
 80050a0:	4638      	mov	r0, r7
 80050a2:	4641      	mov	r1, r8
 80050a4:	b011      	add	sp, #68	; 0x44
 80050a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050aa:	f000 bc63 	b.w	8005974 <__ieee754_sqrt>
 80050ae:	2300      	movs	r3, #0
 80050b0:	9300      	str	r3, [sp, #0]
 80050b2:	4638      	mov	r0, r7
 80050b4:	4641      	mov	r1, r8
 80050b6:	f000 fd09 	bl	8005acc <fabs>
 80050ba:	4683      	mov	fp, r0
 80050bc:	468c      	mov	ip, r1
 80050be:	f1ba 0f00 	cmp.w	sl, #0
 80050c2:	d12b      	bne.n	800511c <__ieee754_pow+0x1bc>
 80050c4:	b124      	cbz	r4, 80050d0 <__ieee754_pow+0x170>
 80050c6:	4b32      	ldr	r3, [pc, #200]	; (8005190 <__ieee754_pow+0x230>)
 80050c8:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d125      	bne.n	800511c <__ieee754_pow+0x1bc>
 80050d0:	2e00      	cmp	r6, #0
 80050d2:	da07      	bge.n	80050e4 <__ieee754_pow+0x184>
 80050d4:	465a      	mov	r2, fp
 80050d6:	4663      	mov	r3, ip
 80050d8:	2000      	movs	r0, #0
 80050da:	492d      	ldr	r1, [pc, #180]	; (8005190 <__ieee754_pow+0x230>)
 80050dc:	f7fb fb1e 	bl	800071c <__aeabi_ddiv>
 80050e0:	4683      	mov	fp, r0
 80050e2:	468c      	mov	ip, r1
 80050e4:	f1b9 0f00 	cmp.w	r9, #0
 80050e8:	da9b      	bge.n	8005022 <__ieee754_pow+0xc2>
 80050ea:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80050ee:	9b00      	ldr	r3, [sp, #0]
 80050f0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80050f4:	4323      	orrs	r3, r4
 80050f6:	d108      	bne.n	800510a <__ieee754_pow+0x1aa>
 80050f8:	465a      	mov	r2, fp
 80050fa:	4663      	mov	r3, ip
 80050fc:	4658      	mov	r0, fp
 80050fe:	4661      	mov	r1, ip
 8005100:	f7fb f82a 	bl	8000158 <__aeabi_dsub>
 8005104:	4602      	mov	r2, r0
 8005106:	460b      	mov	r3, r1
 8005108:	e7aa      	b.n	8005060 <__ieee754_pow+0x100>
 800510a:	9b00      	ldr	r3, [sp, #0]
 800510c:	2b01      	cmp	r3, #1
 800510e:	d188      	bne.n	8005022 <__ieee754_pow+0xc2>
 8005110:	4658      	mov	r0, fp
 8005112:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8005116:	4683      	mov	fp, r0
 8005118:	469c      	mov	ip, r3
 800511a:	e782      	b.n	8005022 <__ieee754_pow+0xc2>
 800511c:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8005120:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8005124:	930d      	str	r3, [sp, #52]	; 0x34
 8005126:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005128:	9b00      	ldr	r3, [sp, #0]
 800512a:	4313      	orrs	r3, r2
 800512c:	d104      	bne.n	8005138 <__ieee754_pow+0x1d8>
 800512e:	463a      	mov	r2, r7
 8005130:	4643      	mov	r3, r8
 8005132:	4638      	mov	r0, r7
 8005134:	4641      	mov	r1, r8
 8005136:	e7e3      	b.n	8005100 <__ieee754_pow+0x1a0>
 8005138:	4b17      	ldr	r3, [pc, #92]	; (8005198 <__ieee754_pow+0x238>)
 800513a:	429d      	cmp	r5, r3
 800513c:	f340 80fe 	ble.w	800533c <__ieee754_pow+0x3dc>
 8005140:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005144:	429d      	cmp	r5, r3
 8005146:	dd0b      	ble.n	8005160 <__ieee754_pow+0x200>
 8005148:	4b10      	ldr	r3, [pc, #64]	; (800518c <__ieee754_pow+0x22c>)
 800514a:	429c      	cmp	r4, r3
 800514c:	dc0e      	bgt.n	800516c <__ieee754_pow+0x20c>
 800514e:	2e00      	cmp	r6, #0
 8005150:	f6bf af63 	bge.w	800501a <__ieee754_pow+0xba>
 8005154:	a308      	add	r3, pc, #32	; (adr r3, 8005178 <__ieee754_pow+0x218>)
 8005156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515a:	4610      	mov	r0, r2
 800515c:	4619      	mov	r1, r3
 800515e:	e794      	b.n	800508a <__ieee754_pow+0x12a>
 8005160:	4b0e      	ldr	r3, [pc, #56]	; (800519c <__ieee754_pow+0x23c>)
 8005162:	429c      	cmp	r4, r3
 8005164:	ddf3      	ble.n	800514e <__ieee754_pow+0x1ee>
 8005166:	4b0a      	ldr	r3, [pc, #40]	; (8005190 <__ieee754_pow+0x230>)
 8005168:	429c      	cmp	r4, r3
 800516a:	dd19      	ble.n	80051a0 <__ieee754_pow+0x240>
 800516c:	2e00      	cmp	r6, #0
 800516e:	dcf1      	bgt.n	8005154 <__ieee754_pow+0x1f4>
 8005170:	e753      	b.n	800501a <__ieee754_pow+0xba>
 8005172:	bf00      	nop
 8005174:	f3af 8000 	nop.w
 8005178:	8800759c 	.word	0x8800759c
 800517c:	7e37e43c 	.word	0x7e37e43c
 8005180:	7ff00000 	.word	0x7ff00000
 8005184:	08005d63 	.word	0x08005d63
 8005188:	433fffff 	.word	0x433fffff
 800518c:	3fefffff 	.word	0x3fefffff
 8005190:	3ff00000 	.word	0x3ff00000
 8005194:	3fe00000 	.word	0x3fe00000
 8005198:	41e00000 	.word	0x41e00000
 800519c:	3feffffe 	.word	0x3feffffe
 80051a0:	4661      	mov	r1, ip
 80051a2:	2200      	movs	r2, #0
 80051a4:	4b60      	ldr	r3, [pc, #384]	; (8005328 <__ieee754_pow+0x3c8>)
 80051a6:	4658      	mov	r0, fp
 80051a8:	f7fa ffd6 	bl	8000158 <__aeabi_dsub>
 80051ac:	a354      	add	r3, pc, #336	; (adr r3, 8005300 <__ieee754_pow+0x3a0>)
 80051ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b2:	4604      	mov	r4, r0
 80051b4:	460d      	mov	r5, r1
 80051b6:	f7fb f987 	bl	80004c8 <__aeabi_dmul>
 80051ba:	a353      	add	r3, pc, #332	; (adr r3, 8005308 <__ieee754_pow+0x3a8>)
 80051bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c0:	4606      	mov	r6, r0
 80051c2:	460f      	mov	r7, r1
 80051c4:	4620      	mov	r0, r4
 80051c6:	4629      	mov	r1, r5
 80051c8:	f7fb f97e 	bl	80004c8 <__aeabi_dmul>
 80051cc:	2200      	movs	r2, #0
 80051ce:	4682      	mov	sl, r0
 80051d0:	468b      	mov	fp, r1
 80051d2:	4b56      	ldr	r3, [pc, #344]	; (800532c <__ieee754_pow+0x3cc>)
 80051d4:	4620      	mov	r0, r4
 80051d6:	4629      	mov	r1, r5
 80051d8:	f7fb f976 	bl	80004c8 <__aeabi_dmul>
 80051dc:	4602      	mov	r2, r0
 80051de:	460b      	mov	r3, r1
 80051e0:	a14b      	add	r1, pc, #300	; (adr r1, 8005310 <__ieee754_pow+0x3b0>)
 80051e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051e6:	f7fa ffb7 	bl	8000158 <__aeabi_dsub>
 80051ea:	4622      	mov	r2, r4
 80051ec:	462b      	mov	r3, r5
 80051ee:	f7fb f96b 	bl	80004c8 <__aeabi_dmul>
 80051f2:	4602      	mov	r2, r0
 80051f4:	460b      	mov	r3, r1
 80051f6:	2000      	movs	r0, #0
 80051f8:	494d      	ldr	r1, [pc, #308]	; (8005330 <__ieee754_pow+0x3d0>)
 80051fa:	f7fa ffad 	bl	8000158 <__aeabi_dsub>
 80051fe:	4622      	mov	r2, r4
 8005200:	462b      	mov	r3, r5
 8005202:	4680      	mov	r8, r0
 8005204:	4689      	mov	r9, r1
 8005206:	4620      	mov	r0, r4
 8005208:	4629      	mov	r1, r5
 800520a:	f7fb f95d 	bl	80004c8 <__aeabi_dmul>
 800520e:	4602      	mov	r2, r0
 8005210:	460b      	mov	r3, r1
 8005212:	4640      	mov	r0, r8
 8005214:	4649      	mov	r1, r9
 8005216:	f7fb f957 	bl	80004c8 <__aeabi_dmul>
 800521a:	a33f      	add	r3, pc, #252	; (adr r3, 8005318 <__ieee754_pow+0x3b8>)
 800521c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005220:	f7fb f952 	bl	80004c8 <__aeabi_dmul>
 8005224:	4602      	mov	r2, r0
 8005226:	460b      	mov	r3, r1
 8005228:	4650      	mov	r0, sl
 800522a:	4659      	mov	r1, fp
 800522c:	f7fa ff94 	bl	8000158 <__aeabi_dsub>
 8005230:	4602      	mov	r2, r0
 8005232:	460b      	mov	r3, r1
 8005234:	4604      	mov	r4, r0
 8005236:	460d      	mov	r5, r1
 8005238:	4630      	mov	r0, r6
 800523a:	4639      	mov	r1, r7
 800523c:	f7fa ff8e 	bl	800015c <__adddf3>
 8005240:	2000      	movs	r0, #0
 8005242:	468b      	mov	fp, r1
 8005244:	4682      	mov	sl, r0
 8005246:	4632      	mov	r2, r6
 8005248:	463b      	mov	r3, r7
 800524a:	f7fa ff85 	bl	8000158 <__aeabi_dsub>
 800524e:	4602      	mov	r2, r0
 8005250:	460b      	mov	r3, r1
 8005252:	4620      	mov	r0, r4
 8005254:	4629      	mov	r1, r5
 8005256:	f7fa ff7f 	bl	8000158 <__aeabi_dsub>
 800525a:	9b00      	ldr	r3, [sp, #0]
 800525c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800525e:	3b01      	subs	r3, #1
 8005260:	4313      	orrs	r3, r2
 8005262:	f04f 0300 	mov.w	r3, #0
 8005266:	bf0c      	ite	eq
 8005268:	4c32      	ldreq	r4, [pc, #200]	; (8005334 <__ieee754_pow+0x3d4>)
 800526a:	4c2f      	ldrne	r4, [pc, #188]	; (8005328 <__ieee754_pow+0x3c8>)
 800526c:	4606      	mov	r6, r0
 800526e:	e9cd 3400 	strd	r3, r4, [sp]
 8005272:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005276:	2400      	movs	r4, #0
 8005278:	460f      	mov	r7, r1
 800527a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800527e:	4622      	mov	r2, r4
 8005280:	462b      	mov	r3, r5
 8005282:	f7fa ff69 	bl	8000158 <__aeabi_dsub>
 8005286:	4652      	mov	r2, sl
 8005288:	465b      	mov	r3, fp
 800528a:	f7fb f91d 	bl	80004c8 <__aeabi_dmul>
 800528e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005292:	4680      	mov	r8, r0
 8005294:	4689      	mov	r9, r1
 8005296:	4630      	mov	r0, r6
 8005298:	4639      	mov	r1, r7
 800529a:	f7fb f915 	bl	80004c8 <__aeabi_dmul>
 800529e:	4602      	mov	r2, r0
 80052a0:	460b      	mov	r3, r1
 80052a2:	4640      	mov	r0, r8
 80052a4:	4649      	mov	r1, r9
 80052a6:	f7fa ff59 	bl	800015c <__adddf3>
 80052aa:	4622      	mov	r2, r4
 80052ac:	462b      	mov	r3, r5
 80052ae:	4680      	mov	r8, r0
 80052b0:	4689      	mov	r9, r1
 80052b2:	4650      	mov	r0, sl
 80052b4:	4659      	mov	r1, fp
 80052b6:	f7fb f907 	bl	80004c8 <__aeabi_dmul>
 80052ba:	4604      	mov	r4, r0
 80052bc:	460d      	mov	r5, r1
 80052be:	460b      	mov	r3, r1
 80052c0:	4602      	mov	r2, r0
 80052c2:	4649      	mov	r1, r9
 80052c4:	4640      	mov	r0, r8
 80052c6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80052ca:	f7fa ff47 	bl	800015c <__adddf3>
 80052ce:	4b1a      	ldr	r3, [pc, #104]	; (8005338 <__ieee754_pow+0x3d8>)
 80052d0:	4682      	mov	sl, r0
 80052d2:	4299      	cmp	r1, r3
 80052d4:	460f      	mov	r7, r1
 80052d6:	460e      	mov	r6, r1
 80052d8:	f340 82e1 	ble.w	800589e <__ieee754_pow+0x93e>
 80052dc:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80052e0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80052e4:	4303      	orrs	r3, r0
 80052e6:	f000 81db 	beq.w	80056a0 <__ieee754_pow+0x740>
 80052ea:	a30d      	add	r3, pc, #52	; (adr r3, 8005320 <__ieee754_pow+0x3c0>)
 80052ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80052f4:	f7fb f8e8 	bl	80004c8 <__aeabi_dmul>
 80052f8:	a309      	add	r3, pc, #36	; (adr r3, 8005320 <__ieee754_pow+0x3c0>)
 80052fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052fe:	e6c4      	b.n	800508a <__ieee754_pow+0x12a>
 8005300:	60000000 	.word	0x60000000
 8005304:	3ff71547 	.word	0x3ff71547
 8005308:	f85ddf44 	.word	0xf85ddf44
 800530c:	3e54ae0b 	.word	0x3e54ae0b
 8005310:	55555555 	.word	0x55555555
 8005314:	3fd55555 	.word	0x3fd55555
 8005318:	652b82fe 	.word	0x652b82fe
 800531c:	3ff71547 	.word	0x3ff71547
 8005320:	8800759c 	.word	0x8800759c
 8005324:	7e37e43c 	.word	0x7e37e43c
 8005328:	3ff00000 	.word	0x3ff00000
 800532c:	3fd00000 	.word	0x3fd00000
 8005330:	3fe00000 	.word	0x3fe00000
 8005334:	bff00000 	.word	0xbff00000
 8005338:	408fffff 	.word	0x408fffff
 800533c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005340:	f04f 0200 	mov.w	r2, #0
 8005344:	da08      	bge.n	8005358 <__ieee754_pow+0x3f8>
 8005346:	4658      	mov	r0, fp
 8005348:	4bcd      	ldr	r3, [pc, #820]	; (8005680 <__ieee754_pow+0x720>)
 800534a:	4661      	mov	r1, ip
 800534c:	f7fb f8bc 	bl	80004c8 <__aeabi_dmul>
 8005350:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005354:	4683      	mov	fp, r0
 8005356:	460c      	mov	r4, r1
 8005358:	1523      	asrs	r3, r4, #20
 800535a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800535e:	4413      	add	r3, r2
 8005360:	930c      	str	r3, [sp, #48]	; 0x30
 8005362:	4bc8      	ldr	r3, [pc, #800]	; (8005684 <__ieee754_pow+0x724>)
 8005364:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005368:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800536c:	429c      	cmp	r4, r3
 800536e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005372:	dd08      	ble.n	8005386 <__ieee754_pow+0x426>
 8005374:	4bc4      	ldr	r3, [pc, #784]	; (8005688 <__ieee754_pow+0x728>)
 8005376:	429c      	cmp	r4, r3
 8005378:	f340 815b 	ble.w	8005632 <__ieee754_pow+0x6d2>
 800537c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800537e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005382:	3301      	adds	r3, #1
 8005384:	930c      	str	r3, [sp, #48]	; 0x30
 8005386:	f04f 0800 	mov.w	r8, #0
 800538a:	4658      	mov	r0, fp
 800538c:	4629      	mov	r1, r5
 800538e:	4bbf      	ldr	r3, [pc, #764]	; (800568c <__ieee754_pow+0x72c>)
 8005390:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8005394:	444b      	add	r3, r9
 8005396:	e9d3 3400 	ldrd	r3, r4, [r3]
 800539a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800539e:	461a      	mov	r2, r3
 80053a0:	4623      	mov	r3, r4
 80053a2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80053a6:	f7fa fed7 	bl	8000158 <__aeabi_dsub>
 80053aa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80053ae:	4606      	mov	r6, r0
 80053b0:	460f      	mov	r7, r1
 80053b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80053b6:	f7fa fed1 	bl	800015c <__adddf3>
 80053ba:	4602      	mov	r2, r0
 80053bc:	460b      	mov	r3, r1
 80053be:	2000      	movs	r0, #0
 80053c0:	49b3      	ldr	r1, [pc, #716]	; (8005690 <__ieee754_pow+0x730>)
 80053c2:	f7fb f9ab 	bl	800071c <__aeabi_ddiv>
 80053c6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80053ca:	4602      	mov	r2, r0
 80053cc:	460b      	mov	r3, r1
 80053ce:	4630      	mov	r0, r6
 80053d0:	4639      	mov	r1, r7
 80053d2:	f7fb f879 	bl	80004c8 <__aeabi_dmul>
 80053d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80053da:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80053de:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80053e2:	2300      	movs	r3, #0
 80053e4:	2200      	movs	r2, #0
 80053e6:	106d      	asrs	r5, r5, #1
 80053e8:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80053ec:	9304      	str	r3, [sp, #16]
 80053ee:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80053f2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80053f6:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 80053fa:	4650      	mov	r0, sl
 80053fc:	4659      	mov	r1, fp
 80053fe:	4614      	mov	r4, r2
 8005400:	461d      	mov	r5, r3
 8005402:	f7fb f861 	bl	80004c8 <__aeabi_dmul>
 8005406:	4602      	mov	r2, r0
 8005408:	460b      	mov	r3, r1
 800540a:	4630      	mov	r0, r6
 800540c:	4639      	mov	r1, r7
 800540e:	f7fa fea3 	bl	8000158 <__aeabi_dsub>
 8005412:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005416:	4606      	mov	r6, r0
 8005418:	460f      	mov	r7, r1
 800541a:	4620      	mov	r0, r4
 800541c:	4629      	mov	r1, r5
 800541e:	f7fa fe9b 	bl	8000158 <__aeabi_dsub>
 8005422:	4602      	mov	r2, r0
 8005424:	460b      	mov	r3, r1
 8005426:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800542a:	f7fa fe95 	bl	8000158 <__aeabi_dsub>
 800542e:	4652      	mov	r2, sl
 8005430:	465b      	mov	r3, fp
 8005432:	f7fb f849 	bl	80004c8 <__aeabi_dmul>
 8005436:	4602      	mov	r2, r0
 8005438:	460b      	mov	r3, r1
 800543a:	4630      	mov	r0, r6
 800543c:	4639      	mov	r1, r7
 800543e:	f7fa fe8b 	bl	8000158 <__aeabi_dsub>
 8005442:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005446:	f7fb f83f 	bl	80004c8 <__aeabi_dmul>
 800544a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800544e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005452:	4610      	mov	r0, r2
 8005454:	4619      	mov	r1, r3
 8005456:	f7fb f837 	bl	80004c8 <__aeabi_dmul>
 800545a:	a377      	add	r3, pc, #476	; (adr r3, 8005638 <__ieee754_pow+0x6d8>)
 800545c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005460:	4604      	mov	r4, r0
 8005462:	460d      	mov	r5, r1
 8005464:	f7fb f830 	bl	80004c8 <__aeabi_dmul>
 8005468:	a375      	add	r3, pc, #468	; (adr r3, 8005640 <__ieee754_pow+0x6e0>)
 800546a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800546e:	f7fa fe75 	bl	800015c <__adddf3>
 8005472:	4622      	mov	r2, r4
 8005474:	462b      	mov	r3, r5
 8005476:	f7fb f827 	bl	80004c8 <__aeabi_dmul>
 800547a:	a373      	add	r3, pc, #460	; (adr r3, 8005648 <__ieee754_pow+0x6e8>)
 800547c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005480:	f7fa fe6c 	bl	800015c <__adddf3>
 8005484:	4622      	mov	r2, r4
 8005486:	462b      	mov	r3, r5
 8005488:	f7fb f81e 	bl	80004c8 <__aeabi_dmul>
 800548c:	a370      	add	r3, pc, #448	; (adr r3, 8005650 <__ieee754_pow+0x6f0>)
 800548e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005492:	f7fa fe63 	bl	800015c <__adddf3>
 8005496:	4622      	mov	r2, r4
 8005498:	462b      	mov	r3, r5
 800549a:	f7fb f815 	bl	80004c8 <__aeabi_dmul>
 800549e:	a36e      	add	r3, pc, #440	; (adr r3, 8005658 <__ieee754_pow+0x6f8>)
 80054a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a4:	f7fa fe5a 	bl	800015c <__adddf3>
 80054a8:	4622      	mov	r2, r4
 80054aa:	462b      	mov	r3, r5
 80054ac:	f7fb f80c 	bl	80004c8 <__aeabi_dmul>
 80054b0:	a36b      	add	r3, pc, #428	; (adr r3, 8005660 <__ieee754_pow+0x700>)
 80054b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b6:	f7fa fe51 	bl	800015c <__adddf3>
 80054ba:	4622      	mov	r2, r4
 80054bc:	4606      	mov	r6, r0
 80054be:	460f      	mov	r7, r1
 80054c0:	462b      	mov	r3, r5
 80054c2:	4620      	mov	r0, r4
 80054c4:	4629      	mov	r1, r5
 80054c6:	f7fa ffff 	bl	80004c8 <__aeabi_dmul>
 80054ca:	4602      	mov	r2, r0
 80054cc:	460b      	mov	r3, r1
 80054ce:	4630      	mov	r0, r6
 80054d0:	4639      	mov	r1, r7
 80054d2:	f7fa fff9 	bl	80004c8 <__aeabi_dmul>
 80054d6:	4604      	mov	r4, r0
 80054d8:	460d      	mov	r5, r1
 80054da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054de:	4652      	mov	r2, sl
 80054e0:	465b      	mov	r3, fp
 80054e2:	f7fa fe3b 	bl	800015c <__adddf3>
 80054e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054ea:	f7fa ffed 	bl	80004c8 <__aeabi_dmul>
 80054ee:	4622      	mov	r2, r4
 80054f0:	462b      	mov	r3, r5
 80054f2:	f7fa fe33 	bl	800015c <__adddf3>
 80054f6:	4652      	mov	r2, sl
 80054f8:	4606      	mov	r6, r0
 80054fa:	460f      	mov	r7, r1
 80054fc:	465b      	mov	r3, fp
 80054fe:	4650      	mov	r0, sl
 8005500:	4659      	mov	r1, fp
 8005502:	f7fa ffe1 	bl	80004c8 <__aeabi_dmul>
 8005506:	2200      	movs	r2, #0
 8005508:	4b62      	ldr	r3, [pc, #392]	; (8005694 <__ieee754_pow+0x734>)
 800550a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800550e:	f7fa fe25 	bl	800015c <__adddf3>
 8005512:	4632      	mov	r2, r6
 8005514:	463b      	mov	r3, r7
 8005516:	f7fa fe21 	bl	800015c <__adddf3>
 800551a:	9804      	ldr	r0, [sp, #16]
 800551c:	460d      	mov	r5, r1
 800551e:	4604      	mov	r4, r0
 8005520:	4602      	mov	r2, r0
 8005522:	460b      	mov	r3, r1
 8005524:	4650      	mov	r0, sl
 8005526:	4659      	mov	r1, fp
 8005528:	f7fa ffce 	bl	80004c8 <__aeabi_dmul>
 800552c:	2200      	movs	r2, #0
 800552e:	4682      	mov	sl, r0
 8005530:	468b      	mov	fp, r1
 8005532:	4b58      	ldr	r3, [pc, #352]	; (8005694 <__ieee754_pow+0x734>)
 8005534:	4620      	mov	r0, r4
 8005536:	4629      	mov	r1, r5
 8005538:	f7fa fe0e 	bl	8000158 <__aeabi_dsub>
 800553c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005540:	f7fa fe0a 	bl	8000158 <__aeabi_dsub>
 8005544:	4602      	mov	r2, r0
 8005546:	460b      	mov	r3, r1
 8005548:	4630      	mov	r0, r6
 800554a:	4639      	mov	r1, r7
 800554c:	f7fa fe04 	bl	8000158 <__aeabi_dsub>
 8005550:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005554:	f7fa ffb8 	bl	80004c8 <__aeabi_dmul>
 8005558:	4622      	mov	r2, r4
 800555a:	4606      	mov	r6, r0
 800555c:	460f      	mov	r7, r1
 800555e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005562:	462b      	mov	r3, r5
 8005564:	f7fa ffb0 	bl	80004c8 <__aeabi_dmul>
 8005568:	4602      	mov	r2, r0
 800556a:	460b      	mov	r3, r1
 800556c:	4630      	mov	r0, r6
 800556e:	4639      	mov	r1, r7
 8005570:	f7fa fdf4 	bl	800015c <__adddf3>
 8005574:	4606      	mov	r6, r0
 8005576:	460f      	mov	r7, r1
 8005578:	4602      	mov	r2, r0
 800557a:	460b      	mov	r3, r1
 800557c:	4650      	mov	r0, sl
 800557e:	4659      	mov	r1, fp
 8005580:	f7fa fdec 	bl	800015c <__adddf3>
 8005584:	a338      	add	r3, pc, #224	; (adr r3, 8005668 <__ieee754_pow+0x708>)
 8005586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800558a:	9804      	ldr	r0, [sp, #16]
 800558c:	460d      	mov	r5, r1
 800558e:	4604      	mov	r4, r0
 8005590:	f7fa ff9a 	bl	80004c8 <__aeabi_dmul>
 8005594:	4652      	mov	r2, sl
 8005596:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800559a:	465b      	mov	r3, fp
 800559c:	4620      	mov	r0, r4
 800559e:	4629      	mov	r1, r5
 80055a0:	f7fa fdda 	bl	8000158 <__aeabi_dsub>
 80055a4:	4602      	mov	r2, r0
 80055a6:	460b      	mov	r3, r1
 80055a8:	4630      	mov	r0, r6
 80055aa:	4639      	mov	r1, r7
 80055ac:	f7fa fdd4 	bl	8000158 <__aeabi_dsub>
 80055b0:	a32f      	add	r3, pc, #188	; (adr r3, 8005670 <__ieee754_pow+0x710>)
 80055b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b6:	f7fa ff87 	bl	80004c8 <__aeabi_dmul>
 80055ba:	a32f      	add	r3, pc, #188	; (adr r3, 8005678 <__ieee754_pow+0x718>)
 80055bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c0:	4606      	mov	r6, r0
 80055c2:	460f      	mov	r7, r1
 80055c4:	4620      	mov	r0, r4
 80055c6:	4629      	mov	r1, r5
 80055c8:	f7fa ff7e 	bl	80004c8 <__aeabi_dmul>
 80055cc:	4602      	mov	r2, r0
 80055ce:	460b      	mov	r3, r1
 80055d0:	4630      	mov	r0, r6
 80055d2:	4639      	mov	r1, r7
 80055d4:	f7fa fdc2 	bl	800015c <__adddf3>
 80055d8:	4b2f      	ldr	r3, [pc, #188]	; (8005698 <__ieee754_pow+0x738>)
 80055da:	444b      	add	r3, r9
 80055dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e0:	f7fa fdbc 	bl	800015c <__adddf3>
 80055e4:	4604      	mov	r4, r0
 80055e6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80055e8:	460d      	mov	r5, r1
 80055ea:	f7fa ff03 	bl	80003f4 <__aeabi_i2d>
 80055ee:	4606      	mov	r6, r0
 80055f0:	460f      	mov	r7, r1
 80055f2:	4b2a      	ldr	r3, [pc, #168]	; (800569c <__ieee754_pow+0x73c>)
 80055f4:	4622      	mov	r2, r4
 80055f6:	444b      	add	r3, r9
 80055f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80055fc:	462b      	mov	r3, r5
 80055fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005602:	f7fa fdab 	bl	800015c <__adddf3>
 8005606:	4642      	mov	r2, r8
 8005608:	464b      	mov	r3, r9
 800560a:	f7fa fda7 	bl	800015c <__adddf3>
 800560e:	4632      	mov	r2, r6
 8005610:	463b      	mov	r3, r7
 8005612:	f7fa fda3 	bl	800015c <__adddf3>
 8005616:	9804      	ldr	r0, [sp, #16]
 8005618:	4632      	mov	r2, r6
 800561a:	463b      	mov	r3, r7
 800561c:	4682      	mov	sl, r0
 800561e:	468b      	mov	fp, r1
 8005620:	f7fa fd9a 	bl	8000158 <__aeabi_dsub>
 8005624:	4642      	mov	r2, r8
 8005626:	464b      	mov	r3, r9
 8005628:	f7fa fd96 	bl	8000158 <__aeabi_dsub>
 800562c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005630:	e60b      	b.n	800524a <__ieee754_pow+0x2ea>
 8005632:	f04f 0801 	mov.w	r8, #1
 8005636:	e6a8      	b.n	800538a <__ieee754_pow+0x42a>
 8005638:	4a454eef 	.word	0x4a454eef
 800563c:	3fca7e28 	.word	0x3fca7e28
 8005640:	93c9db65 	.word	0x93c9db65
 8005644:	3fcd864a 	.word	0x3fcd864a
 8005648:	a91d4101 	.word	0xa91d4101
 800564c:	3fd17460 	.word	0x3fd17460
 8005650:	518f264d 	.word	0x518f264d
 8005654:	3fd55555 	.word	0x3fd55555
 8005658:	db6fabff 	.word	0xdb6fabff
 800565c:	3fdb6db6 	.word	0x3fdb6db6
 8005660:	33333303 	.word	0x33333303
 8005664:	3fe33333 	.word	0x3fe33333
 8005668:	e0000000 	.word	0xe0000000
 800566c:	3feec709 	.word	0x3feec709
 8005670:	dc3a03fd 	.word	0xdc3a03fd
 8005674:	3feec709 	.word	0x3feec709
 8005678:	145b01f5 	.word	0x145b01f5
 800567c:	be3e2fe0 	.word	0xbe3e2fe0
 8005680:	43400000 	.word	0x43400000
 8005684:	0003988e 	.word	0x0003988e
 8005688:	000bb679 	.word	0x000bb679
 800568c:	08005d68 	.word	0x08005d68
 8005690:	3ff00000 	.word	0x3ff00000
 8005694:	40080000 	.word	0x40080000
 8005698:	08005d88 	.word	0x08005d88
 800569c:	08005d78 	.word	0x08005d78
 80056a0:	a39b      	add	r3, pc, #620	; (adr r3, 8005910 <__ieee754_pow+0x9b0>)
 80056a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a6:	4640      	mov	r0, r8
 80056a8:	4649      	mov	r1, r9
 80056aa:	f7fa fd57 	bl	800015c <__adddf3>
 80056ae:	4622      	mov	r2, r4
 80056b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056b4:	462b      	mov	r3, r5
 80056b6:	4650      	mov	r0, sl
 80056b8:	4639      	mov	r1, r7
 80056ba:	f7fa fd4d 	bl	8000158 <__aeabi_dsub>
 80056be:	4602      	mov	r2, r0
 80056c0:	460b      	mov	r3, r1
 80056c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056c6:	f7fb f98f 	bl	80009e8 <__aeabi_dcmpgt>
 80056ca:	2800      	cmp	r0, #0
 80056cc:	f47f ae0d 	bne.w	80052ea <__ieee754_pow+0x38a>
 80056d0:	4aa3      	ldr	r2, [pc, #652]	; (8005960 <__ieee754_pow+0xa00>)
 80056d2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80056d6:	4293      	cmp	r3, r2
 80056d8:	f340 8103 	ble.w	80058e2 <__ieee754_pow+0x982>
 80056dc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80056e0:	2000      	movs	r0, #0
 80056e2:	151b      	asrs	r3, r3, #20
 80056e4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80056e8:	fa4a f303 	asr.w	r3, sl, r3
 80056ec:	4433      	add	r3, r6
 80056ee:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80056f2:	4f9c      	ldr	r7, [pc, #624]	; (8005964 <__ieee754_pow+0xa04>)
 80056f4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80056f8:	4117      	asrs	r7, r2
 80056fa:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80056fe:	ea23 0107 	bic.w	r1, r3, r7
 8005702:	f1c2 0214 	rsb	r2, r2, #20
 8005706:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800570a:	fa4a fa02 	asr.w	sl, sl, r2
 800570e:	2e00      	cmp	r6, #0
 8005710:	4602      	mov	r2, r0
 8005712:	460b      	mov	r3, r1
 8005714:	4620      	mov	r0, r4
 8005716:	4629      	mov	r1, r5
 8005718:	bfb8      	it	lt
 800571a:	f1ca 0a00 	rsblt	sl, sl, #0
 800571e:	f7fa fd1b 	bl	8000158 <__aeabi_dsub>
 8005722:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005726:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800572a:	4642      	mov	r2, r8
 800572c:	464b      	mov	r3, r9
 800572e:	f7fa fd15 	bl	800015c <__adddf3>
 8005732:	a379      	add	r3, pc, #484	; (adr r3, 8005918 <__ieee754_pow+0x9b8>)
 8005734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005738:	2000      	movs	r0, #0
 800573a:	460d      	mov	r5, r1
 800573c:	4604      	mov	r4, r0
 800573e:	f7fa fec3 	bl	80004c8 <__aeabi_dmul>
 8005742:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005746:	4606      	mov	r6, r0
 8005748:	460f      	mov	r7, r1
 800574a:	4620      	mov	r0, r4
 800574c:	4629      	mov	r1, r5
 800574e:	f7fa fd03 	bl	8000158 <__aeabi_dsub>
 8005752:	4602      	mov	r2, r0
 8005754:	460b      	mov	r3, r1
 8005756:	4640      	mov	r0, r8
 8005758:	4649      	mov	r1, r9
 800575a:	f7fa fcfd 	bl	8000158 <__aeabi_dsub>
 800575e:	a370      	add	r3, pc, #448	; (adr r3, 8005920 <__ieee754_pow+0x9c0>)
 8005760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005764:	f7fa feb0 	bl	80004c8 <__aeabi_dmul>
 8005768:	a36f      	add	r3, pc, #444	; (adr r3, 8005928 <__ieee754_pow+0x9c8>)
 800576a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800576e:	4680      	mov	r8, r0
 8005770:	4689      	mov	r9, r1
 8005772:	4620      	mov	r0, r4
 8005774:	4629      	mov	r1, r5
 8005776:	f7fa fea7 	bl	80004c8 <__aeabi_dmul>
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	4640      	mov	r0, r8
 8005780:	4649      	mov	r1, r9
 8005782:	f7fa fceb 	bl	800015c <__adddf3>
 8005786:	4604      	mov	r4, r0
 8005788:	460d      	mov	r5, r1
 800578a:	4602      	mov	r2, r0
 800578c:	460b      	mov	r3, r1
 800578e:	4630      	mov	r0, r6
 8005790:	4639      	mov	r1, r7
 8005792:	f7fa fce3 	bl	800015c <__adddf3>
 8005796:	4632      	mov	r2, r6
 8005798:	463b      	mov	r3, r7
 800579a:	4680      	mov	r8, r0
 800579c:	4689      	mov	r9, r1
 800579e:	f7fa fcdb 	bl	8000158 <__aeabi_dsub>
 80057a2:	4602      	mov	r2, r0
 80057a4:	460b      	mov	r3, r1
 80057a6:	4620      	mov	r0, r4
 80057a8:	4629      	mov	r1, r5
 80057aa:	f7fa fcd5 	bl	8000158 <__aeabi_dsub>
 80057ae:	4642      	mov	r2, r8
 80057b0:	4606      	mov	r6, r0
 80057b2:	460f      	mov	r7, r1
 80057b4:	464b      	mov	r3, r9
 80057b6:	4640      	mov	r0, r8
 80057b8:	4649      	mov	r1, r9
 80057ba:	f7fa fe85 	bl	80004c8 <__aeabi_dmul>
 80057be:	a35c      	add	r3, pc, #368	; (adr r3, 8005930 <__ieee754_pow+0x9d0>)
 80057c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c4:	4604      	mov	r4, r0
 80057c6:	460d      	mov	r5, r1
 80057c8:	f7fa fe7e 	bl	80004c8 <__aeabi_dmul>
 80057cc:	a35a      	add	r3, pc, #360	; (adr r3, 8005938 <__ieee754_pow+0x9d8>)
 80057ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d2:	f7fa fcc1 	bl	8000158 <__aeabi_dsub>
 80057d6:	4622      	mov	r2, r4
 80057d8:	462b      	mov	r3, r5
 80057da:	f7fa fe75 	bl	80004c8 <__aeabi_dmul>
 80057de:	a358      	add	r3, pc, #352	; (adr r3, 8005940 <__ieee754_pow+0x9e0>)
 80057e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e4:	f7fa fcba 	bl	800015c <__adddf3>
 80057e8:	4622      	mov	r2, r4
 80057ea:	462b      	mov	r3, r5
 80057ec:	f7fa fe6c 	bl	80004c8 <__aeabi_dmul>
 80057f0:	a355      	add	r3, pc, #340	; (adr r3, 8005948 <__ieee754_pow+0x9e8>)
 80057f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f6:	f7fa fcaf 	bl	8000158 <__aeabi_dsub>
 80057fa:	4622      	mov	r2, r4
 80057fc:	462b      	mov	r3, r5
 80057fe:	f7fa fe63 	bl	80004c8 <__aeabi_dmul>
 8005802:	a353      	add	r3, pc, #332	; (adr r3, 8005950 <__ieee754_pow+0x9f0>)
 8005804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005808:	f7fa fca8 	bl	800015c <__adddf3>
 800580c:	4622      	mov	r2, r4
 800580e:	462b      	mov	r3, r5
 8005810:	f7fa fe5a 	bl	80004c8 <__aeabi_dmul>
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	4640      	mov	r0, r8
 800581a:	4649      	mov	r1, r9
 800581c:	f7fa fc9c 	bl	8000158 <__aeabi_dsub>
 8005820:	4604      	mov	r4, r0
 8005822:	460d      	mov	r5, r1
 8005824:	4602      	mov	r2, r0
 8005826:	460b      	mov	r3, r1
 8005828:	4640      	mov	r0, r8
 800582a:	4649      	mov	r1, r9
 800582c:	f7fa fe4c 	bl	80004c8 <__aeabi_dmul>
 8005830:	2200      	movs	r2, #0
 8005832:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005836:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800583a:	4620      	mov	r0, r4
 800583c:	4629      	mov	r1, r5
 800583e:	f7fa fc8b 	bl	8000158 <__aeabi_dsub>
 8005842:	4602      	mov	r2, r0
 8005844:	460b      	mov	r3, r1
 8005846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800584a:	f7fa ff67 	bl	800071c <__aeabi_ddiv>
 800584e:	4632      	mov	r2, r6
 8005850:	4604      	mov	r4, r0
 8005852:	460d      	mov	r5, r1
 8005854:	463b      	mov	r3, r7
 8005856:	4640      	mov	r0, r8
 8005858:	4649      	mov	r1, r9
 800585a:	f7fa fe35 	bl	80004c8 <__aeabi_dmul>
 800585e:	4632      	mov	r2, r6
 8005860:	463b      	mov	r3, r7
 8005862:	f7fa fc7b 	bl	800015c <__adddf3>
 8005866:	4602      	mov	r2, r0
 8005868:	460b      	mov	r3, r1
 800586a:	4620      	mov	r0, r4
 800586c:	4629      	mov	r1, r5
 800586e:	f7fa fc73 	bl	8000158 <__aeabi_dsub>
 8005872:	4642      	mov	r2, r8
 8005874:	464b      	mov	r3, r9
 8005876:	f7fa fc6f 	bl	8000158 <__aeabi_dsub>
 800587a:	4602      	mov	r2, r0
 800587c:	460b      	mov	r3, r1
 800587e:	2000      	movs	r0, #0
 8005880:	4939      	ldr	r1, [pc, #228]	; (8005968 <__ieee754_pow+0xa08>)
 8005882:	f7fa fc69 	bl	8000158 <__aeabi_dsub>
 8005886:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800588a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800588e:	da2b      	bge.n	80058e8 <__ieee754_pow+0x988>
 8005890:	4652      	mov	r2, sl
 8005892:	f000 f9b9 	bl	8005c08 <scalbn>
 8005896:	e9dd 2300 	ldrd	r2, r3, [sp]
 800589a:	f7ff bbf6 	b.w	800508a <__ieee754_pow+0x12a>
 800589e:	4b33      	ldr	r3, [pc, #204]	; (800596c <__ieee754_pow+0xa0c>)
 80058a0:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80058a4:	429f      	cmp	r7, r3
 80058a6:	f77f af13 	ble.w	80056d0 <__ieee754_pow+0x770>
 80058aa:	4b31      	ldr	r3, [pc, #196]	; (8005970 <__ieee754_pow+0xa10>)
 80058ac:	440b      	add	r3, r1
 80058ae:	4303      	orrs	r3, r0
 80058b0:	d00b      	beq.n	80058ca <__ieee754_pow+0x96a>
 80058b2:	a329      	add	r3, pc, #164	; (adr r3, 8005958 <__ieee754_pow+0x9f8>)
 80058b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058bc:	f7fa fe04 	bl	80004c8 <__aeabi_dmul>
 80058c0:	a325      	add	r3, pc, #148	; (adr r3, 8005958 <__ieee754_pow+0x9f8>)
 80058c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c6:	f7ff bbe0 	b.w	800508a <__ieee754_pow+0x12a>
 80058ca:	4622      	mov	r2, r4
 80058cc:	462b      	mov	r3, r5
 80058ce:	f7fa fc43 	bl	8000158 <__aeabi_dsub>
 80058d2:	4642      	mov	r2, r8
 80058d4:	464b      	mov	r3, r9
 80058d6:	f7fb f87d 	bl	80009d4 <__aeabi_dcmpge>
 80058da:	2800      	cmp	r0, #0
 80058dc:	f43f aef8 	beq.w	80056d0 <__ieee754_pow+0x770>
 80058e0:	e7e7      	b.n	80058b2 <__ieee754_pow+0x952>
 80058e2:	f04f 0a00 	mov.w	sl, #0
 80058e6:	e71e      	b.n	8005726 <__ieee754_pow+0x7c6>
 80058e8:	4621      	mov	r1, r4
 80058ea:	e7d4      	b.n	8005896 <__ieee754_pow+0x936>
 80058ec:	f04f 0b00 	mov.w	fp, #0
 80058f0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8005968 <__ieee754_pow+0xa08>
 80058f4:	f7ff bb95 	b.w	8005022 <__ieee754_pow+0xc2>
 80058f8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 80058fc:	f7ff bb91 	b.w	8005022 <__ieee754_pow+0xc2>
 8005900:	4638      	mov	r0, r7
 8005902:	4641      	mov	r1, r8
 8005904:	f7ff bbc3 	b.w	800508e <__ieee754_pow+0x12e>
 8005908:	9200      	str	r2, [sp, #0]
 800590a:	f7ff bb9f 	b.w	800504c <__ieee754_pow+0xec>
 800590e:	bf00      	nop
 8005910:	652b82fe 	.word	0x652b82fe
 8005914:	3c971547 	.word	0x3c971547
 8005918:	00000000 	.word	0x00000000
 800591c:	3fe62e43 	.word	0x3fe62e43
 8005920:	fefa39ef 	.word	0xfefa39ef
 8005924:	3fe62e42 	.word	0x3fe62e42
 8005928:	0ca86c39 	.word	0x0ca86c39
 800592c:	be205c61 	.word	0xbe205c61
 8005930:	72bea4d0 	.word	0x72bea4d0
 8005934:	3e663769 	.word	0x3e663769
 8005938:	c5d26bf1 	.word	0xc5d26bf1
 800593c:	3ebbbd41 	.word	0x3ebbbd41
 8005940:	af25de2c 	.word	0xaf25de2c
 8005944:	3f11566a 	.word	0x3f11566a
 8005948:	16bebd93 	.word	0x16bebd93
 800594c:	3f66c16c 	.word	0x3f66c16c
 8005950:	5555553e 	.word	0x5555553e
 8005954:	3fc55555 	.word	0x3fc55555
 8005958:	c2f8f359 	.word	0xc2f8f359
 800595c:	01a56e1f 	.word	0x01a56e1f
 8005960:	3fe00000 	.word	0x3fe00000
 8005964:	000fffff 	.word	0x000fffff
 8005968:	3ff00000 	.word	0x3ff00000
 800596c:	4090cbff 	.word	0x4090cbff
 8005970:	3f6f3400 	.word	0x3f6f3400

08005974 <__ieee754_sqrt>:
 8005974:	4b54      	ldr	r3, [pc, #336]	; (8005ac8 <__ieee754_sqrt+0x154>)
 8005976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800597a:	438b      	bics	r3, r1
 800597c:	4606      	mov	r6, r0
 800597e:	460d      	mov	r5, r1
 8005980:	460a      	mov	r2, r1
 8005982:	460c      	mov	r4, r1
 8005984:	d10f      	bne.n	80059a6 <__ieee754_sqrt+0x32>
 8005986:	4602      	mov	r2, r0
 8005988:	460b      	mov	r3, r1
 800598a:	f7fa fd9d 	bl	80004c8 <__aeabi_dmul>
 800598e:	4602      	mov	r2, r0
 8005990:	460b      	mov	r3, r1
 8005992:	4630      	mov	r0, r6
 8005994:	4629      	mov	r1, r5
 8005996:	f7fa fbe1 	bl	800015c <__adddf3>
 800599a:	4606      	mov	r6, r0
 800599c:	460d      	mov	r5, r1
 800599e:	4630      	mov	r0, r6
 80059a0:	4629      	mov	r1, r5
 80059a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059a6:	2900      	cmp	r1, #0
 80059a8:	4607      	mov	r7, r0
 80059aa:	4603      	mov	r3, r0
 80059ac:	dc0e      	bgt.n	80059cc <__ieee754_sqrt+0x58>
 80059ae:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 80059b2:	ea5c 0707 	orrs.w	r7, ip, r7
 80059b6:	d0f2      	beq.n	800599e <__ieee754_sqrt+0x2a>
 80059b8:	b141      	cbz	r1, 80059cc <__ieee754_sqrt+0x58>
 80059ba:	4602      	mov	r2, r0
 80059bc:	460b      	mov	r3, r1
 80059be:	f7fa fbcb 	bl	8000158 <__aeabi_dsub>
 80059c2:	4602      	mov	r2, r0
 80059c4:	460b      	mov	r3, r1
 80059c6:	f7fa fea9 	bl	800071c <__aeabi_ddiv>
 80059ca:	e7e6      	b.n	800599a <__ieee754_sqrt+0x26>
 80059cc:	1512      	asrs	r2, r2, #20
 80059ce:	d074      	beq.n	8005aba <__ieee754_sqrt+0x146>
 80059d0:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80059d4:	07d5      	lsls	r5, r2, #31
 80059d6:	f04f 0500 	mov.w	r5, #0
 80059da:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80059de:	bf48      	it	mi
 80059e0:	0fd9      	lsrmi	r1, r3, #31
 80059e2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 80059e6:	bf44      	itt	mi
 80059e8:	005b      	lslmi	r3, r3, #1
 80059ea:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 80059ee:	1051      	asrs	r1, r2, #1
 80059f0:	0fda      	lsrs	r2, r3, #31
 80059f2:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 80059f6:	4628      	mov	r0, r5
 80059f8:	2216      	movs	r2, #22
 80059fa:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80059fe:	005b      	lsls	r3, r3, #1
 8005a00:	1987      	adds	r7, r0, r6
 8005a02:	42a7      	cmp	r7, r4
 8005a04:	bfde      	ittt	le
 8005a06:	19b8      	addle	r0, r7, r6
 8005a08:	1be4      	suble	r4, r4, r7
 8005a0a:	19ad      	addle	r5, r5, r6
 8005a0c:	0fdf      	lsrs	r7, r3, #31
 8005a0e:	3a01      	subs	r2, #1
 8005a10:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8005a14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005a18:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005a1c:	d1f0      	bne.n	8005a00 <__ieee754_sqrt+0x8c>
 8005a1e:	f04f 0c20 	mov.w	ip, #32
 8005a22:	4696      	mov	lr, r2
 8005a24:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005a28:	4284      	cmp	r4, r0
 8005a2a:	eb06 070e 	add.w	r7, r6, lr
 8005a2e:	dc02      	bgt.n	8005a36 <__ieee754_sqrt+0xc2>
 8005a30:	d112      	bne.n	8005a58 <__ieee754_sqrt+0xe4>
 8005a32:	429f      	cmp	r7, r3
 8005a34:	d810      	bhi.n	8005a58 <__ieee754_sqrt+0xe4>
 8005a36:	2f00      	cmp	r7, #0
 8005a38:	eb07 0e06 	add.w	lr, r7, r6
 8005a3c:	da42      	bge.n	8005ac4 <__ieee754_sqrt+0x150>
 8005a3e:	f1be 0f00 	cmp.w	lr, #0
 8005a42:	db3f      	blt.n	8005ac4 <__ieee754_sqrt+0x150>
 8005a44:	f100 0801 	add.w	r8, r0, #1
 8005a48:	1a24      	subs	r4, r4, r0
 8005a4a:	4640      	mov	r0, r8
 8005a4c:	429f      	cmp	r7, r3
 8005a4e:	bf88      	it	hi
 8005a50:	f104 34ff 	addhi.w	r4, r4, #4294967295	; 0xffffffff
 8005a54:	1bdb      	subs	r3, r3, r7
 8005a56:	4432      	add	r2, r6
 8005a58:	0064      	lsls	r4, r4, #1
 8005a5a:	f1bc 0c01 	subs.w	ip, ip, #1
 8005a5e:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8005a62:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005a66:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005a6a:	d1dd      	bne.n	8005a28 <__ieee754_sqrt+0xb4>
 8005a6c:	4323      	orrs	r3, r4
 8005a6e:	d006      	beq.n	8005a7e <__ieee754_sqrt+0x10a>
 8005a70:	1c54      	adds	r4, r2, #1
 8005a72:	bf0b      	itete	eq
 8005a74:	4662      	moveq	r2, ip
 8005a76:	3201      	addne	r2, #1
 8005a78:	3501      	addeq	r5, #1
 8005a7a:	f022 0201 	bicne.w	r2, r2, #1
 8005a7e:	106b      	asrs	r3, r5, #1
 8005a80:	0852      	lsrs	r2, r2, #1
 8005a82:	07e8      	lsls	r0, r5, #31
 8005a84:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005a88:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005a8c:	bf48      	it	mi
 8005a8e:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8005a92:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 8005a96:	4616      	mov	r6, r2
 8005a98:	e781      	b.n	800599e <__ieee754_sqrt+0x2a>
 8005a9a:	0adc      	lsrs	r4, r3, #11
 8005a9c:	3915      	subs	r1, #21
 8005a9e:	055b      	lsls	r3, r3, #21
 8005aa0:	2c00      	cmp	r4, #0
 8005aa2:	d0fa      	beq.n	8005a9a <__ieee754_sqrt+0x126>
 8005aa4:	02e6      	lsls	r6, r4, #11
 8005aa6:	d50a      	bpl.n	8005abe <__ieee754_sqrt+0x14a>
 8005aa8:	f1c2 0020 	rsb	r0, r2, #32
 8005aac:	fa23 f000 	lsr.w	r0, r3, r0
 8005ab0:	1e55      	subs	r5, r2, #1
 8005ab2:	4093      	lsls	r3, r2
 8005ab4:	4304      	orrs	r4, r0
 8005ab6:	1b4a      	subs	r2, r1, r5
 8005ab8:	e78a      	b.n	80059d0 <__ieee754_sqrt+0x5c>
 8005aba:	4611      	mov	r1, r2
 8005abc:	e7f0      	b.n	8005aa0 <__ieee754_sqrt+0x12c>
 8005abe:	0064      	lsls	r4, r4, #1
 8005ac0:	3201      	adds	r2, #1
 8005ac2:	e7ef      	b.n	8005aa4 <__ieee754_sqrt+0x130>
 8005ac4:	4680      	mov	r8, r0
 8005ac6:	e7bf      	b.n	8005a48 <__ieee754_sqrt+0xd4>
 8005ac8:	7ff00000 	.word	0x7ff00000

08005acc <fabs>:
 8005acc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	4770      	bx	lr

08005ad4 <finite>:
 8005ad4:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8005ad8:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8005adc:	0fc0      	lsrs	r0, r0, #31
 8005ade:	4770      	bx	lr

08005ae0 <matherr>:
 8005ae0:	2000      	movs	r0, #0
 8005ae2:	4770      	bx	lr

08005ae4 <nan>:
 8005ae4:	2000      	movs	r0, #0
 8005ae6:	4901      	ldr	r1, [pc, #4]	; (8005aec <nan+0x8>)
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	7ff80000 	.word	0x7ff80000

08005af0 <rint>:
 8005af0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005af2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005af6:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 8005afa:	f1bc 0f13 	cmp.w	ip, #19
 8005afe:	4604      	mov	r4, r0
 8005b00:	460d      	mov	r5, r1
 8005b02:	460b      	mov	r3, r1
 8005b04:	4606      	mov	r6, r0
 8005b06:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8005b0a:	dc5a      	bgt.n	8005bc2 <rint+0xd2>
 8005b0c:	f1bc 0f00 	cmp.w	ip, #0
 8005b10:	da2b      	bge.n	8005b6a <rint+0x7a>
 8005b12:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005b16:	4302      	orrs	r2, r0
 8005b18:	d023      	beq.n	8005b62 <rint+0x72>
 8005b1a:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8005b1e:	4302      	orrs	r2, r0
 8005b20:	4256      	negs	r6, r2
 8005b22:	4316      	orrs	r6, r2
 8005b24:	0c4b      	lsrs	r3, r1, #17
 8005b26:	0b36      	lsrs	r6, r6, #12
 8005b28:	4934      	ldr	r1, [pc, #208]	; (8005bfc <rint+0x10c>)
 8005b2a:	045b      	lsls	r3, r3, #17
 8005b2c:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 8005b30:	ea46 0503 	orr.w	r5, r6, r3
 8005b34:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8005b38:	4602      	mov	r2, r0
 8005b3a:	462b      	mov	r3, r5
 8005b3c:	e9d1 4500 	ldrd	r4, r5, [r1]
 8005b40:	4620      	mov	r0, r4
 8005b42:	4629      	mov	r1, r5
 8005b44:	f7fa fb0a 	bl	800015c <__adddf3>
 8005b48:	e9cd 0100 	strd	r0, r1, [sp]
 8005b4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b50:	462b      	mov	r3, r5
 8005b52:	4622      	mov	r2, r4
 8005b54:	f7fa fb00 	bl	8000158 <__aeabi_dsub>
 8005b58:	4604      	mov	r4, r0
 8005b5a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005b5e:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 8005b62:	4620      	mov	r0, r4
 8005b64:	4629      	mov	r1, r5
 8005b66:	b003      	add	sp, #12
 8005b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b6a:	4a25      	ldr	r2, [pc, #148]	; (8005c00 <rint+0x110>)
 8005b6c:	fa42 f20c 	asr.w	r2, r2, ip
 8005b70:	4011      	ands	r1, r2
 8005b72:	4301      	orrs	r1, r0
 8005b74:	d0f5      	beq.n	8005b62 <rint+0x72>
 8005b76:	0852      	lsrs	r2, r2, #1
 8005b78:	ea05 0102 	and.w	r1, r5, r2
 8005b7c:	ea50 0601 	orrs.w	r6, r0, r1
 8005b80:	d00c      	beq.n	8005b9c <rint+0xac>
 8005b82:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005b86:	f1bc 0f13 	cmp.w	ip, #19
 8005b8a:	bf0c      	ite	eq
 8005b8c:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8005b90:	2600      	movne	r6, #0
 8005b92:	ea25 0202 	bic.w	r2, r5, r2
 8005b96:	fa43 f30c 	asr.w	r3, r3, ip
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	4917      	ldr	r1, [pc, #92]	; (8005bfc <rint+0x10c>)
 8005b9e:	4632      	mov	r2, r6
 8005ba0:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8005ba4:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ba8:	4620      	mov	r0, r4
 8005baa:	4629      	mov	r1, r5
 8005bac:	f7fa fad6 	bl	800015c <__adddf3>
 8005bb0:	e9cd 0100 	strd	r0, r1, [sp]
 8005bb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bb8:	4622      	mov	r2, r4
 8005bba:	462b      	mov	r3, r5
 8005bbc:	f7fa facc 	bl	8000158 <__aeabi_dsub>
 8005bc0:	e008      	b.n	8005bd4 <rint+0xe4>
 8005bc2:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 8005bc6:	dd08      	ble.n	8005bda <rint+0xea>
 8005bc8:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 8005bcc:	d1c9      	bne.n	8005b62 <rint+0x72>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	f7fa fac4 	bl	800015c <__adddf3>
 8005bd4:	4604      	mov	r4, r0
 8005bd6:	460d      	mov	r5, r1
 8005bd8:	e7c3      	b.n	8005b62 <rint+0x72>
 8005bda:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 8005bde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005be2:	40ca      	lsrs	r2, r1
 8005be4:	4210      	tst	r0, r2
 8005be6:	d0bc      	beq.n	8005b62 <rint+0x72>
 8005be8:	0852      	lsrs	r2, r2, #1
 8005bea:	4210      	tst	r0, r2
 8005bec:	bf1f      	itttt	ne
 8005bee:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 8005bf2:	ea20 0202 	bicne.w	r2, r0, r2
 8005bf6:	410e      	asrne	r6, r1
 8005bf8:	4316      	orrne	r6, r2
 8005bfa:	e7cf      	b.n	8005b9c <rint+0xac>
 8005bfc:	08005d98 	.word	0x08005d98
 8005c00:	000fffff 	.word	0x000fffff
 8005c04:	00000000 	.word	0x00000000

08005c08 <scalbn>:
 8005c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c0a:	4616      	mov	r6, r2
 8005c0c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005c10:	4604      	mov	r4, r0
 8005c12:	460d      	mov	r5, r1
 8005c14:	460b      	mov	r3, r1
 8005c16:	b982      	cbnz	r2, 8005c3a <scalbn+0x32>
 8005c18:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005c1c:	4303      	orrs	r3, r0
 8005c1e:	d034      	beq.n	8005c8a <scalbn+0x82>
 8005c20:	4b2d      	ldr	r3, [pc, #180]	; (8005cd8 <scalbn+0xd0>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	f7fa fc50 	bl	80004c8 <__aeabi_dmul>
 8005c28:	4b2c      	ldr	r3, [pc, #176]	; (8005cdc <scalbn+0xd4>)
 8005c2a:	4604      	mov	r4, r0
 8005c2c:	429e      	cmp	r6, r3
 8005c2e:	460d      	mov	r5, r1
 8005c30:	da0d      	bge.n	8005c4e <scalbn+0x46>
 8005c32:	a325      	add	r3, pc, #148	; (adr r3, 8005cc8 <scalbn+0xc0>)
 8005c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c38:	e01c      	b.n	8005c74 <scalbn+0x6c>
 8005c3a:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8005c3e:	42ba      	cmp	r2, r7
 8005c40:	d109      	bne.n	8005c56 <scalbn+0x4e>
 8005c42:	4602      	mov	r2, r0
 8005c44:	f7fa fa8a 	bl	800015c <__adddf3>
 8005c48:	4604      	mov	r4, r0
 8005c4a:	460d      	mov	r5, r1
 8005c4c:	e01d      	b.n	8005c8a <scalbn+0x82>
 8005c4e:	460b      	mov	r3, r1
 8005c50:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005c54:	3a36      	subs	r2, #54	; 0x36
 8005c56:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005c5a:	4432      	add	r2, r6
 8005c5c:	428a      	cmp	r2, r1
 8005c5e:	dd0c      	ble.n	8005c7a <scalbn+0x72>
 8005c60:	4622      	mov	r2, r4
 8005c62:	462b      	mov	r3, r5
 8005c64:	a11a      	add	r1, pc, #104	; (adr r1, 8005cd0 <scalbn+0xc8>)
 8005c66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c6a:	f000 f83b 	bl	8005ce4 <copysign>
 8005c6e:	a318      	add	r3, pc, #96	; (adr r3, 8005cd0 <scalbn+0xc8>)
 8005c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c74:	f7fa fc28 	bl	80004c8 <__aeabi_dmul>
 8005c78:	e7e6      	b.n	8005c48 <scalbn+0x40>
 8005c7a:	2a00      	cmp	r2, #0
 8005c7c:	dd08      	ble.n	8005c90 <scalbn+0x88>
 8005c7e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005c82:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005c86:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005c8a:	4620      	mov	r0, r4
 8005c8c:	4629      	mov	r1, r5
 8005c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c90:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005c94:	da0b      	bge.n	8005cae <scalbn+0xa6>
 8005c96:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005c9a:	429e      	cmp	r6, r3
 8005c9c:	4622      	mov	r2, r4
 8005c9e:	462b      	mov	r3, r5
 8005ca0:	dce0      	bgt.n	8005c64 <scalbn+0x5c>
 8005ca2:	a109      	add	r1, pc, #36	; (adr r1, 8005cc8 <scalbn+0xc0>)
 8005ca4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ca8:	f000 f81c 	bl	8005ce4 <copysign>
 8005cac:	e7c1      	b.n	8005c32 <scalbn+0x2a>
 8005cae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005cb2:	3236      	adds	r2, #54	; 0x36
 8005cb4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005cb8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005cbc:	4620      	mov	r0, r4
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	4b07      	ldr	r3, [pc, #28]	; (8005ce0 <scalbn+0xd8>)
 8005cc4:	e7d6      	b.n	8005c74 <scalbn+0x6c>
 8005cc6:	bf00      	nop
 8005cc8:	c2f8f359 	.word	0xc2f8f359
 8005ccc:	01a56e1f 	.word	0x01a56e1f
 8005cd0:	8800759c 	.word	0x8800759c
 8005cd4:	7e37e43c 	.word	0x7e37e43c
 8005cd8:	43500000 	.word	0x43500000
 8005cdc:	ffff3cb0 	.word	0xffff3cb0
 8005ce0:	3c900000 	.word	0x3c900000

08005ce4 <copysign>:
 8005ce4:	b530      	push	{r4, r5, lr}
 8005ce6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005cea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005cee:	ea42 0503 	orr.w	r5, r2, r3
 8005cf2:	4629      	mov	r1, r5
 8005cf4:	bd30      	pop	{r4, r5, pc}
	...

08005cf8 <_init>:
 8005cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cfa:	bf00      	nop
 8005cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cfe:	bc08      	pop	{r3}
 8005d00:	469e      	mov	lr, r3
 8005d02:	4770      	bx	lr

08005d04 <_fini>:
 8005d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d06:	bf00      	nop
 8005d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d0a:	bc08      	pop	{r3}
 8005d0c:	469e      	mov	lr, r3
 8005d0e:	4770      	bx	lr
