
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.21

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ data_out[0]$_DFFE_PP_/CK (DFF_X1)
     2    1.64    0.01    0.09    0.09 ^ data_out[0]$_DFFE_PP_/Q (DFF_X1)
                                         data_out[0] (net)
                  0.01    0.00    0.09 ^ _0680_/A1 (AOI222_X1)
     1    1.55    0.01    0.01    0.10 v _0680_/ZN (AOI222_X1)
                                         _0215_ (net)
                  0.01    0.00    0.10 v _0681_/A (INV_X1)
     1    1.14    0.01    0.01    0.11 ^ _0681_/ZN (INV_X1)
                                         _0011_ (net)
                  0.01    0.00    0.11 ^ data_out[0]$_DFFE_PP_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out[0]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: write_ptr[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ write_ptr[0]$_SDFFE_PN0N_/CK (DFF_X1)
     4   10.35    0.02    0.08    0.08 v write_ptr[0]$_SDFFE_PN0N_/QN (DFF_X1)
                                         _0001_ (net)
                  0.02    0.00    0.08 v _1071_/B (HA_X1)
     2    4.21    0.01    0.04    0.12 v _1071_/CO (HA_X1)
                                         _0582_ (net)
                  0.01    0.00    0.12 v _1056_/CI (FA_X1)
     3    6.91    0.02    0.08    0.20 v _1056_/CO (FA_X1)
                                         _0583_ (net)
                  0.02    0.00    0.20 v _0631_/A (INV_X1)
     1    1.68    0.01    0.02    0.22 ^ _0631_/ZN (INV_X1)
                                         _0171_ (net)
                  0.01    0.00    0.22 ^ _0632_/B2 (AOI21_X1)
     3    4.44    0.01    0.02    0.24 v _0632_/ZN (AOI21_X1)
                                         _0172_ (net)
                  0.01    0.00    0.24 v _0635_/A2 (OR3_X2)
     1    2.88    0.01    0.07    0.31 v _0635_/ZN (OR3_X2)
                                         _0175_ (net)
                  0.01    0.00    0.31 v _0636_/C2 (AOI221_X2)
     2    6.80    0.05    0.07    0.38 ^ _0636_/ZN (AOI221_X2)
                                         _0176_ (net)
                  0.05    0.00    0.38 ^ _0637_/A (BUF_X4)
    10   14.64    0.01    0.03    0.42 ^ _0637_/Z (BUF_X4)
                                         _0177_ (net)
                  0.01    0.00    0.42 ^ _0638_/A (INV_X1)
     3    7.00    0.01    0.02    0.43 v _0638_/ZN (INV_X1)
                                         full (net)
                  0.01    0.00    0.43 v _0645_/A1 (NOR2_X4)
     4    8.73    0.02    0.03    0.46 ^ _0645_/ZN (NOR2_X4)
                                         _0595_ (net)
                  0.02    0.00    0.46 ^ _1061_/A (HA_X1)
     6   16.31    0.04    0.07    0.53 ^ _1061_/CO (HA_X1)
                                         _0584_ (net)
                  0.04    0.00    0.53 ^ _1069_/B (HA_X1)
     3    5.69    0.04    0.07    0.60 ^ _1069_/S (HA_X1)
                                         _0612_ (net)
                  0.04    0.00    0.60 ^ _1010_/B1 (AOI21_X1)
     1    1.55    0.01    0.02    0.62 v _1010_/ZN (AOI21_X1)
                                         _0405_ (net)
                  0.01    0.00    0.62 v _1011_/A (INV_X1)
     1    1.65    0.01    0.01    0.63 ^ _1011_/ZN (INV_X1)
                                         _0406_ (net)
                  0.01    0.00    0.63 ^ _1012_/B1 (AOI21_X1)
     1    2.37    0.01    0.01    0.65 v _1012_/ZN (AOI21_X1)
                                         _0407_ (net)
                  0.01    0.00    0.65 v _1013_/B (XNOR2_X1)
     2    2.29    0.01    0.04    0.69 v _1013_/ZN (XNOR2_X1)
                                         _0408_ (net)
                  0.01    0.00    0.69 v _1015_/A3 (AND3_X1)
     1    1.56    0.01    0.04    0.73 v _1015_/ZN (AND3_X1)
                                         _0410_ (net)
                  0.01    0.00    0.73 v _1016_/B2 (OAI21_X1)
     1    1.14    0.02    0.03    0.75 ^ _1016_/ZN (OAI21_X1)
                                         _0010_ (net)
                  0.02    0.00    0.75 ^ credit_count[4]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.75   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ credit_count[4]$_SDFFE_PN1P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: write_ptr[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ write_ptr[0]$_SDFFE_PN0N_/CK (DFF_X1)
     4   10.35    0.02    0.08    0.08 v write_ptr[0]$_SDFFE_PN0N_/QN (DFF_X1)
                                         _0001_ (net)
                  0.02    0.00    0.08 v _1071_/B (HA_X1)
     2    4.21    0.01    0.04    0.12 v _1071_/CO (HA_X1)
                                         _0582_ (net)
                  0.01    0.00    0.12 v _1056_/CI (FA_X1)
     3    6.91    0.02    0.08    0.20 v _1056_/CO (FA_X1)
                                         _0583_ (net)
                  0.02    0.00    0.20 v _0631_/A (INV_X1)
     1    1.68    0.01    0.02    0.22 ^ _0631_/ZN (INV_X1)
                                         _0171_ (net)
                  0.01    0.00    0.22 ^ _0632_/B2 (AOI21_X1)
     3    4.44    0.01    0.02    0.24 v _0632_/ZN (AOI21_X1)
                                         _0172_ (net)
                  0.01    0.00    0.24 v _0635_/A2 (OR3_X2)
     1    2.88    0.01    0.07    0.31 v _0635_/ZN (OR3_X2)
                                         _0175_ (net)
                  0.01    0.00    0.31 v _0636_/C2 (AOI221_X2)
     2    6.80    0.05    0.07    0.38 ^ _0636_/ZN (AOI221_X2)
                                         _0176_ (net)
                  0.05    0.00    0.38 ^ _0637_/A (BUF_X4)
    10   14.64    0.01    0.03    0.42 ^ _0637_/Z (BUF_X4)
                                         _0177_ (net)
                  0.01    0.00    0.42 ^ _0638_/A (INV_X1)
     3    7.00    0.01    0.02    0.43 v _0638_/ZN (INV_X1)
                                         full (net)
                  0.01    0.00    0.43 v _0645_/A1 (NOR2_X4)
     4    8.73    0.02    0.03    0.46 ^ _0645_/ZN (NOR2_X4)
                                         _0595_ (net)
                  0.02    0.00    0.46 ^ _1061_/A (HA_X1)
     6   16.31    0.04    0.07    0.53 ^ _1061_/CO (HA_X1)
                                         _0584_ (net)
                  0.04    0.00    0.53 ^ _1069_/B (HA_X1)
     3    5.69    0.04    0.07    0.60 ^ _1069_/S (HA_X1)
                                         _0612_ (net)
                  0.04    0.00    0.60 ^ _1010_/B1 (AOI21_X1)
     1    1.55    0.01    0.02    0.62 v _1010_/ZN (AOI21_X1)
                                         _0405_ (net)
                  0.01    0.00    0.62 v _1011_/A (INV_X1)
     1    1.65    0.01    0.01    0.63 ^ _1011_/ZN (INV_X1)
                                         _0406_ (net)
                  0.01    0.00    0.63 ^ _1012_/B1 (AOI21_X1)
     1    2.37    0.01    0.01    0.65 v _1012_/ZN (AOI21_X1)
                                         _0407_ (net)
                  0.01    0.00    0.65 v _1013_/B (XNOR2_X1)
     2    2.29    0.01    0.04    0.69 v _1013_/ZN (XNOR2_X1)
                                         _0408_ (net)
                  0.01    0.00    0.69 v _1015_/A3 (AND3_X1)
     1    1.56    0.01    0.04    0.73 v _1015_/ZN (AND3_X1)
                                         _0410_ (net)
                  0.01    0.00    0.73 v _1016_/B2 (OAI21_X1)
     1    1.14    0.02    0.03    0.75 ^ _1016_/ZN (OAI21_X1)
                                         _0010_ (net)
                  0.02    0.00    0.75 ^ credit_count[4]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.75   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ credit_count[4]$_SDFFE_PN1P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.51e-03   1.19e-04   1.17e-05   1.64e-03  50.9%
Combinational          9.53e-04   6.10e-04   1.66e-05   1.58e-03  49.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.46e-03   7.29e-04   2.83e-05   3.22e-03 100.0%
                          76.5%      22.6%       0.9%
