Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto effeeb36b32c4fff875ff5f1cc129191 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_Master_TB_behav xil_defaultlib.I2C_Master_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_Master_default
Compiling module xil_defaultlib.I2C_Master_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_Master_TB_behav
