// (c) Copyright 2024 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
// REQUIRES: ryzen_ai
//
// RUN: cp %S/aie1.mlir aie1_arch.mlir
// RUN: cp %S/aie2.mlir aie2_arch.mlir
// RUN: %run_on_npu1% sed 's/NPUDEVICE/npu1_1col/g' -i aie1_arch.mlir
// RUN: %run_on_npu1% sed 's/NPUDEVICE/npu1_1col/g' -i aie2_arch.mlir
// RUN: %run_on_npu2% sed 's/NPUDEVICE/npu2_1col/g' -i aie1_arch.mlir
// RUN: %run_on_npu2% sed 's/NPUDEVICE/npu2_1col/g' -i aie2_arch.mlir
// RUN: clang %S/test.cpp -o test.exe -std=c++17 -Wall %xrt_flags -lrt -lstdc++ %test_utils_flags
// RUN: %python aiecc.py --xclbin-kernel-name=ADDONE --xclbin-kernel-id=0x901 --xclbin-instance-name=ADDONEINST --no-aiesim --aie-generate-xclbin --aie-generate-npu-insts --no-compile-host --xclbin-name=add_one.xclbin --npu-insts-name=add_one_insts.bin aie1_arch.mlir
// RUN: %python aiecc.py --no-aiesim --aie-generate-txn --txn-name=transaction.mlir --aie-generate-npu-insts --no-compile-host --npu-insts-name=add_two_insts.bin aie2_arch.mlir
// RUN: aie-translate -aie-npu-to-binary -aie-sequence-name=configure transaction.mlir -o add_two_cfg.bin
// RUN: %run_on_npu1% ./test.exe -x add_one.xclbin --instr0 add_one_insts.bin -c add_two_cfg.bin --instr1 add_two_insts.bin
// RUN: %run_on_npu2% ./test.exe -x add_one.xclbin --instr0 add_one_insts.bin -c add_two_cfg.bin --instr1 add_two_insts.bin
