Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 14 10:09:41 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_TEST/FSM_sequential_state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TEST/FSM_sequential_state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_FSM/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_FSM/state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_FSM/state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.764        0.000                      0                  228        0.203        0.000                      0                  228        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.764        0.000                      0                  228        0.203        0.000                      0                  228        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.027ns (28.142%)  route 2.622ns (71.858%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.696     5.298    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y120         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.478     5.776 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.872     6.649    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.301     6.950 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.662     7.611    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X3Y122         LUT5 (Prop_lut5_I1_O)        0.124     7.735 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.512     8.247    U_TRANSMITTER/U_2_BIT_COUNTER/button_state_reg
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.371 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.577     8.948    U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1_n_0
    SLICE_X2Y123         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.574    14.996    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X2Y123         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.712    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.027ns (28.142%)  route 2.622ns (71.858%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.696     5.298    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y120         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.478     5.776 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.872     6.649    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.301     6.950 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.662     7.611    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X3Y122         LUT5 (Prop_lut5_I1_O)        0.124     7.735 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.512     8.247    U_TRANSMITTER/U_2_BIT_COUNTER/button_state_reg
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.371 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.577     8.948    U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1_n_0
    SLICE_X2Y123         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.574    14.996    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X2Y123         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.712    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.027ns (28.142%)  route 2.622ns (71.858%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.696     5.298    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y120         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.478     5.776 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.872     6.649    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.301     6.950 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.662     7.611    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X3Y122         LUT5 (Prop_lut5_I1_O)        0.124     7.735 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.512     8.247    U_TRANSMITTER/U_2_BIT_COUNTER/button_state_reg
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.371 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.577     8.948    U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1_n_0
    SLICE_X2Y123         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.574    14.996    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X2Y123         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.712    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.027ns (28.142%)  route 2.622ns (71.858%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.696     5.298    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y120         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.478     5.776 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.872     6.649    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.301     6.950 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.662     7.611    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X3Y122         LUT5 (Prop_lut5_I1_O)        0.124     7.735 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.512     8.247    U_TRANSMITTER/U_2_BIT_COUNTER/button_state_reg
    SLICE_X2Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.371 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.577     8.948    U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1_n_0
    SLICE_X2Y123         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.574    14.996    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X2Y123         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.712    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 1.509ns (36.036%)  route 2.679ns (63.964%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.696     5.298    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y120         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.478     5.776 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.872     6.649    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I3_O)        0.329     6.978 f  U_TRANSMITTER/U_BIT_COUNTER/__1_i_1/O
                         net (fo=4, routed)           0.844     7.822    U_TRANSMITTER/U_FSM/Q_reg[3]_0
    SLICE_X0Y121         LUT4 (Prop_lut4_I3_O)        0.376     8.198 r  U_TRANSMITTER/U_FSM/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.962     9.160    U_TEST/state_reg[2]_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.326     9.486 r  U_TEST/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.486    U_TEST/FSM_sequential_state[1]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  U_TEST/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.579    15.001    U_TEST/CLK
    SLICE_X1Y118         FDRE                                         r  U_TEST/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.031    15.272    U_TEST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 1.021ns (30.377%)  route 2.340ns (69.623%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.696     5.298    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y120         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.478     5.776 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.872     6.649    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.301     6.950 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.662     7.611    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X3Y122         LUT5 (Prop_lut5_I1_O)        0.124     7.735 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.463     8.198    U_TRANSMITTER/U_BAUD_2_PULSE/button_state_reg
    SLICE_X3Y122         LUT4 (Prop_lut4_I0_O)        0.118     8.316 r  U_TRANSMITTER/U_BAUD_2_PULSE/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.343     8.659    U_TRANSMITTER/U_WAIT_BIT_COUNTER/SR[0]
    SLICE_X3Y123         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.574    14.996    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X3Y123         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y123         FDRE (Setup_fdre_C_R)       -0.631    14.605    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 1.021ns (30.377%)  route 2.340ns (69.623%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.696     5.298    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y120         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.478     5.776 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.872     6.649    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.301     6.950 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.662     7.611    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X3Y122         LUT5 (Prop_lut5_I1_O)        0.124     7.735 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.463     8.198    U_TRANSMITTER/U_BAUD_2_PULSE/button_state_reg
    SLICE_X3Y122         LUT4 (Prop_lut4_I0_O)        0.118     8.316 r  U_TRANSMITTER/U_BAUD_2_PULSE/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.343     8.659    U_TRANSMITTER/U_WAIT_BIT_COUNTER/SR[0]
    SLICE_X3Y123         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.574    14.996    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X3Y123         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y123         FDRE (Setup_fdre_C_R)       -0.631    14.605    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 1.021ns (30.377%)  route 2.340ns (69.623%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.696     5.298    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y120         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.478     5.776 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.872     6.649    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.301     6.950 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.662     7.611    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X3Y122         LUT5 (Prop_lut5_I1_O)        0.124     7.735 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.463     8.198    U_TRANSMITTER/U_BAUD_2_PULSE/button_state_reg
    SLICE_X3Y122         LUT4 (Prop_lut4_I0_O)        0.118     8.316 r  U_TRANSMITTER/U_BAUD_2_PULSE/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.343     8.659    U_TRANSMITTER/U_WAIT_BIT_COUNTER/SR[0]
    SLICE_X3Y123         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.574    14.996    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X3Y123         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y123         FDRE (Setup_fdre_C_R)       -0.631    14.605    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 1.021ns (30.377%)  route 2.340ns (69.623%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.696     5.298    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y120         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.478     5.776 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           0.872     6.649    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.301     6.950 f  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_4__0/O
                         net (fo=3, routed)           0.662     7.611    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X3Y122         LUT5 (Prop_lut5_I1_O)        0.124     7.735 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.463     8.198    U_TRANSMITTER/U_BAUD_2_PULSE/button_state_reg
    SLICE_X3Y122         LUT4 (Prop_lut4_I0_O)        0.118     8.316 r  U_TRANSMITTER/U_BAUD_2_PULSE/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.343     8.659    U_TRANSMITTER/U_WAIT_BIT_COUNTER/SR[0]
    SLICE_X3Y123         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.574    14.996    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X3Y123         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y123         FDRE (Setup_fdre_C_R)       -0.631    14.605    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 U_TEST/byte_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.090ns (27.160%)  route 2.923ns (72.840%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.696     5.298    U_TEST/CLK
    SLICE_X1Y120         FDRE                                         r  U_TEST/byte_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.419     5.717 r  U_TEST/byte_addr_reg[2]/Q
                         net (fo=12, routed)          0.850     6.567    U_TEST/byte_addr[2]
    SLICE_X1Y119         LUT4 (Prop_lut4_I1_O)        0.299     6.866 f  U_TEST/g0_b6/O
                         net (fo=1, routed)           0.939     7.805    U_TEST/data[6]
    SLICE_X2Y120         LUT6 (Prop_lut6_I1_O)        0.124     7.929 f  U_TEST/state[0]_i_9/O
                         net (fo=1, routed)           0.491     8.421    U_TRANSMITTER/U_FSM/Q_reg[1]
    SLICE_X2Y121         LUT6 (Prop_lut6_I0_O)        0.124     8.545 r  U_TRANSMITTER/U_FSM/state[0]_i_3/O
                         net (fo=1, routed)           0.643     9.188    U_TRANSMITTER/U_FSM/state[0]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I1_O)        0.124     9.312 r  U_TRANSMITTER/U_FSM/state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.312    U_TRANSMITTER/U_FSM/next[0]
    SLICE_X3Y121         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.577    14.999    U_TRANSMITTER/U_FSM/CLK
    SLICE_X3Y121         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y121         FDRE (Setup_fdre_C_D)        0.029    15.268    U_TRANSMITTER/U_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.506    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X5Y122         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/Q
                         net (fo=1, routed)           0.169     1.816    U_TRANSMITTER/U_BAUD_2_PULSE/enb_reg
    SLICE_X3Y122         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     2.023    U_TRANSMITTER/U_BAUD_2_PULSE/CLK
    SLICE_X3Y122         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
                         clock pessimism             -0.479     1.543    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.070     1.613    U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.331%)  route 0.133ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.592     1.511    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X5Y116         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/Q
                         net (fo=9, routed)           0.133     1.785    U_TRANSMITTER/U_BAUD_RATE/q[4]
    SLICE_X5Y117         LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  U_TRANSMITTER/U_BAUD_RATE/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.830    U_TRANSMITTER/U_BAUD_RATE/q_0[5]
    SLICE_X5Y117         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     2.025    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X5Y117         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.092     1.616    U_TRANSMITTER/U_BAUD_RATE/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591     1.510    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X6Y117         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/Q
                         net (fo=5, routed)           0.127     1.801    U_TRANSMITTER/U_BAUD_RATE/q[6]
    SLICE_X6Y117         LUT6 (Prop_lut6_I2_O)        0.045     1.846 r  U_TRANSMITTER/U_BAUD_RATE/q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_TRANSMITTER/U_BAUD_RATE/q_0[6]
    SLICE_X6Y117         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     2.025    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X6Y117         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X6Y117         FDRE (Hold_fdre_C_D)         0.121     1.631    U_TRANSMITTER/U_BAUD_RATE/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.586     1.505    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X3Y123         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=4, routed)           0.167     1.813    U_TRANSMITTER/U_WAIT_BIT_COUNTER/wait_counter_out[1]
    SLICE_X3Y123         LUT3 (Prop_lut3_I1_O)        0.042     1.855 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.855    U_TRANSMITTER/U_WAIT_BIT_COUNTER/p_0_in__1[2]
    SLICE_X3Y123         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     2.021    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X3Y123         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.107     1.612    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.328%)  route 0.169ns (47.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591     1.510    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X5Y117         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/Q
                         net (fo=9, routed)           0.169     1.821    U_TRANSMITTER/U_BAUD_RATE/q[5]
    SLICE_X5Y118         LUT6 (Prop_lut6_I3_O)        0.045     1.866 r  U_TRANSMITTER/U_BAUD_RATE/q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.866    U_TRANSMITTER/U_BAUD_RATE/q_0[8]
    SLICE_X5Y118         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     2.024    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X5Y118         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.092     1.615    U_TRANSMITTER/U_BAUD_RATE/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.260%)  route 0.170ns (47.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.585     1.504    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X4Y123         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/Q
                         net (fo=9, routed)           0.170     1.815    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[3]
    SLICE_X4Y124         LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  U_TRANSMITTER/U_BAUD_2_RATE/q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    U_TRANSMITTER/U_BAUD_2_RATE/q[6]
    SLICE_X4Y124         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     2.017    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X4Y124         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.092     1.608    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_PULSE/dq2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.588     1.507    U_TRANSMITTER/U_BAUD_PULSE/CLK
    SLICE_X1Y121         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/Q
                         net (fo=2, routed)           0.182     1.830    U_TRANSMITTER/U_BAUD_PULSE/dq1
    SLICE_X1Y121         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     2.024    U_TRANSMITTER/U_BAUD_PULSE/CLK
    SLICE_X1Y121         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq2_reg/C
                         clock pessimism             -0.516     1.507    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.070     1.577    U_TRANSMITTER/U_BAUD_PULSE/dq2_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.113%)  route 0.171ns (47.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.585     1.504    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X4Y123         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/Q
                         net (fo=9, routed)           0.171     1.816    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[3]
    SLICE_X4Y124         LUT6 (Prop_lut6_I1_O)        0.045     1.861 r  U_TRANSMITTER/U_BAUD_2_RATE/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    U_TRANSMITTER/U_BAUD_2_RATE/q[5]
    SLICE_X4Y124         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     2.017    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X4Y124         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X4Y124         FDRE (Hold_fdre_C_D)         0.091     1.607    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_TEST/byte_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.397%)  route 0.186ns (49.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.509    U_TEST/CLK
    SLICE_X0Y119         FDRE                                         r  U_TEST/byte_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U_TEST/byte_addr_reg[0]/Q
                         net (fo=13, routed)          0.186     1.836    U_TEST/byte_addr[0]
    SLICE_X1Y120         LUT3 (Prop_lut3_I1_O)        0.048     1.884 r  U_TEST/byte_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    U_TEST/byte_addr[2]_i_1_n_0
    SLICE_X1Y120         FDRE                                         r  U_TEST/byte_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.860     2.025    U_TEST/CLK
    SLICE_X1Y120         FDRE                                         r  U_TEST/byte_addr_reg[2]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X1Y120         FDRE (Hold_fdre_C_D)         0.107     1.629    U_TEST/byte_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.588     1.507    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y122         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/Q
                         net (fo=7, routed)           0.185     1.857    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]_0[2]
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.043     1.900 r  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_3/O
                         net (fo=1, routed)           0.000     1.900    U_TRANSMITTER/U_BIT_COUNTER/p_0_in[3]
    SLICE_X2Y122         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     2.023    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X2Y122         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.131     1.638    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y120    U_RESET_DEBOUNCE/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y118    U_RESET_DEBOUNCE/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y119    U_RESET_DEBOUNCE/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y119    U_RESET_DEBOUNCE/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y119    U_RESET_DEBOUNCE/count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y120    U_RESET_DEBOUNCE/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y120    U_RESET_DEBOUNCE/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y120    U_RESET_DEBOUNCE/count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y120    U_RESET_DEBOUNCE/count_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y118    U_RESET_DEBOUNCE/count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y118    U_RESET_DEBOUNCE/count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y118    U_RESET_DEBOUNCE/count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y118    U_RESET_DEBOUNCE/count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y118    U_RESET_DEBOUNCE/count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y122    U_RESET_DEBOUNCE/count_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y122    U_RESET_DEBOUNCE/count_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y122    U_RESET_DEBOUNCE/count_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y122    U_RESET_DEBOUNCE/count_reg_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    U_TRANSMITTER/U_BAUD_PULSE/dq2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    U_TRANSMITTER/U_FSM/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    U_TRANSMITTER/U_FSM/state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    U_TRANSMITTER/U_FSM/state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    U_TRANSMITTER/U_FSM/last_reg[0]/C



