// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rand_top_sinf_or_cosf (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        t_in,
        do_cos,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv32_7FFFFFFF = 32'b1111111111111111111111111111111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_7E = 8'b1111110;
parameter    ap_const_lv8_C2 = 8'b11000010;
parameter    ap_const_lv8_3F = 8'b111111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_61 = 32'b1100001;
parameter    ap_const_lv32_63 = 32'b1100011;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv49_0 = 49'b0000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv8_83 = 8'b10000011;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv31_7FFFFFFF = 31'b1111111111111111111111111111111;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv8_7F = 8'b1111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [31:0] t_in;
input   do_cos;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_19;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
wire   [3:0] hls_ref_4oPi_table_100_V_address0;
reg    hls_ref_4oPi_table_100_V_ce0;
wire   [99:0] hls_ref_4oPi_table_100_V_q0;
wire   [7:0] hls_sin_cos_K0_V_address0;
reg    hls_sin_cos_K0_V_ce0;
wire   [29:0] hls_sin_cos_K0_V_q0;
wire   [7:0] hls_sin_cos_K1_V_address0;
reg    hls_sin_cos_K1_V_ce0;
wire   [22:0] hls_sin_cos_K1_V_q0;
wire   [7:0] hls_sin_cos_K2_V_address0;
reg    hls_sin_cos_K2_V_ce0;
wire   [14:0] hls_sin_cos_K2_V_q0;
reg   [0:0] cos_basis_reg_311;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it13;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it14;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it15;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it16;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it17;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it18;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it19;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it20;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it21;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it22;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it23;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it24;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it25;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it26;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it27;
reg   [0:0] ap_reg_ppstg_cos_basis_reg_311_pp0_it28;
reg   [0:0] tmp_9_reg_336;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_336_pp0_it14;
wire   [0:0] do_cos_read_read_fu_228_p2;
reg   [0:0] do_cos_read_reg_1301;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it1;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it2;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it3;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it4;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it5;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it6;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it7;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it8;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it9;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it11;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it12;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it13;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it14;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it15;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it16;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it17;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it18;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it19;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it20;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it21;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it22;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it23;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it24;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it25;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it26;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it27;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it28;
reg   [0:0] ap_reg_ppstg_do_cos_read_reg_1301_pp0_it29;
reg   [0:0] p_Result_s_reg_1305;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it1;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it2;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it3;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it4;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it5;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it6;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it7;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it8;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it9;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it10;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it11;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it12;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it13;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it14;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it15;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it16;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it17;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it18;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it19;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it20;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it21;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it22;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it23;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it24;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it25;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it26;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it27;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it28;
reg   [0:0] ap_reg_ppstg_p_Result_s_reg_1305_pp0_it29;
wire   [7:0] loc_V_fu_492_p4;
reg   [7:0] loc_V_reg_1311;
reg   [7:0] ap_reg_ppstg_loc_V_reg_1311_pp0_it1;
reg   [7:0] ap_reg_ppstg_loc_V_reg_1311_pp0_it2;
reg   [7:0] ap_reg_ppstg_loc_V_reg_1311_pp0_it3;
reg   [7:0] ap_reg_ppstg_loc_V_reg_1311_pp0_it4;
reg   [7:0] ap_reg_ppstg_loc_V_reg_1311_pp0_it5;
reg   [7:0] ap_reg_ppstg_loc_V_reg_1311_pp0_it6;
reg   [7:0] ap_reg_ppstg_loc_V_reg_1311_pp0_it7;
reg   [7:0] ap_reg_ppstg_loc_V_reg_1311_pp0_it8;
reg   [7:0] ap_reg_ppstg_loc_V_reg_1311_pp0_it9;
reg   [7:0] ap_reg_ppstg_loc_V_reg_1311_pp0_it10;
reg   [7:0] ap_reg_ppstg_loc_V_reg_1311_pp0_it11;
reg   [7:0] ap_reg_ppstg_loc_V_reg_1311_pp0_it12;
wire   [22:0] loc_V_1_fu_502_p1;
reg   [22:0] loc_V_1_reg_1319;
reg   [22:0] ap_reg_ppstg_loc_V_1_reg_1319_pp0_it1;
reg   [22:0] ap_reg_ppstg_loc_V_1_reg_1319_pp0_it2;
reg   [22:0] ap_reg_ppstg_loc_V_1_reg_1319_pp0_it3;
reg   [22:0] ap_reg_ppstg_loc_V_1_reg_1319_pp0_it4;
reg   [22:0] ap_reg_ppstg_loc_V_1_reg_1319_pp0_it5;
reg   [22:0] ap_reg_ppstg_loc_V_1_reg_1319_pp0_it6;
reg   [22:0] ap_reg_ppstg_loc_V_1_reg_1319_pp0_it7;
reg   [22:0] ap_reg_ppstg_loc_V_1_reg_1319_pp0_it8;
reg   [22:0] ap_reg_ppstg_loc_V_1_reg_1319_pp0_it9;
reg   [22:0] ap_reg_ppstg_loc_V_1_reg_1319_pp0_it10;
reg   [22:0] ap_reg_ppstg_loc_V_1_reg_1319_pp0_it11;
reg   [22:0] ap_reg_ppstg_loc_V_1_reg_1319_pp0_it12;
wire   [0:0] closepath_fu_506_p2;
reg   [0:0] closepath_reg_1325;
reg   [0:0] ap_reg_ppstg_closepath_reg_1325_pp0_it1;
reg   [0:0] ap_reg_ppstg_closepath_reg_1325_pp0_it2;
reg   [0:0] ap_reg_ppstg_closepath_reg_1325_pp0_it3;
reg   [0:0] ap_reg_ppstg_closepath_reg_1325_pp0_it4;
reg   [0:0] ap_reg_ppstg_closepath_reg_1325_pp0_it5;
reg   [0:0] ap_reg_ppstg_closepath_reg_1325_pp0_it6;
reg   [0:0] ap_reg_ppstg_closepath_reg_1325_pp0_it7;
reg   [0:0] ap_reg_ppstg_closepath_reg_1325_pp0_it8;
reg   [0:0] ap_reg_ppstg_closepath_reg_1325_pp0_it9;
reg   [0:0] ap_reg_ppstg_closepath_reg_1325_pp0_it10;
reg   [0:0] ap_reg_ppstg_closepath_reg_1325_pp0_it11;
wire  signed [2:0] tmp_16_fu_512_p1;
reg  signed [2:0] tmp_16_reg_1332;
reg  signed [2:0] ap_reg_ppstg_tmp_16_reg_1332_pp0_it1;
reg  signed [2:0] ap_reg_ppstg_tmp_16_reg_1332_pp0_it2;
reg  signed [2:0] ap_reg_ppstg_tmp_16_reg_1332_pp0_it3;
wire   [3:0] tmp_17_fu_543_p1;
reg   [3:0] tmp_17_reg_1342;
reg   [3:0] ap_reg_ppstg_tmp_17_reg_1342_pp0_it2;
reg   [99:0] table_100_V_reg_1347;
reg   [16:0] p_Result_78_i_i_i_reg_1352;
reg   [16:0] p_Result_78_1_i_i_i_reg_1357;
reg   [16:0] ap_reg_ppstg_p_Result_78_1_i_i_i_reg_1357_pp0_it4;
reg   [16:0] p_Result_78_2_i_i_i_reg_1362;
reg   [16:0] ap_reg_ppstg_p_Result_78_2_i_i_i_reg_1362_pp0_it4;
reg   [16:0] ap_reg_ppstg_p_Result_78_2_i_i_i_reg_1362_pp0_it5;
reg   [16:0] p_Result_78_3_i_i_i_reg_1367;
reg   [16:0] ap_reg_ppstg_p_Result_78_3_i_i_i_reg_1367_pp0_it4;
reg   [16:0] ap_reg_ppstg_p_Result_78_3_i_i_i_reg_1367_pp0_it5;
reg   [16:0] ap_reg_ppstg_p_Result_78_3_i_i_i_reg_1367_pp0_it6;
reg  signed [2:0] p_Result_78_4_i_i_i_reg_1372;
wire   [40:0] tmp_i_i_i_fu_612_p1;
reg   [40:0] tmp_i_i_i_reg_1377;
reg   [40:0] ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5;
reg   [40:0] ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6;
wire  signed [2:0] tmp_126_4_i_i_i_fu_625_p2;
reg  signed [2:0] tmp_126_4_i_i_i_reg_1390;
reg  signed [2:0] ap_reg_ppstg_tmp_126_4_i_i_i_reg_1390_pp0_it5;
reg  signed [2:0] ap_reg_ppstg_tmp_126_4_i_i_i_reg_1390_pp0_it6;
reg  signed [2:0] ap_reg_ppstg_tmp_126_4_i_i_i_reg_1390_pp0_it7;
reg  signed [2:0] ap_reg_ppstg_tmp_126_4_i_i_i_reg_1390_pp0_it8;
reg   [23:0] r_V_i_i_i_reg_1405;
reg   [23:0] r_V_1_i_i_i_reg_1415;
reg   [14:0] tmp_23_reg_1420;
reg   [14:0] ap_reg_ppstg_tmp_23_reg_1420_pp0_it8;
reg   [14:0] ap_reg_ppstg_tmp_23_reg_1420_pp0_it9;
reg   [23:0] r_V_2_i_i_i_reg_1425;
wire   [16:0] tmp_21_fu_711_p1;
reg   [16:0] tmp_21_reg_1430;
reg   [16:0] ap_reg_ppstg_tmp_21_reg_1430_pp0_it9;
wire  signed [2:0] tmp_123_3_i_i_i_fu_734_p2;
reg  signed [2:0] tmp_123_3_i_i_i_reg_1435;
wire   [16:0] tmp_22_fu_739_p1;
reg   [16:0] tmp_22_reg_1440;
wire   [2:0] p_Val2_37_fu_750_p3;
reg   [2:0] p_Val2_37_reg_1445;
reg   [2:0] ap_reg_ppstg_p_Val2_37_reg_1445_pp0_it11;
wire   [48:0] p_Val2_8_fu_766_p3;
reg   [48:0] p_Val2_8_reg_1450;
reg   [48:0] ap_reg_ppstg_p_Val2_8_reg_1450_pp0_it11;
reg   [17:0] p_Result_i3_i_reg_1455;
wire   [4:0] Mx_zeros_V_fu_817_p1;
reg   [4:0] Mx_zeros_V_reg_1460;
wire   [0:0] tmp_8_fu_821_p2;
reg   [30:0] p_Val2_19_reg_1471;
reg   [0:0] tmp_26_reg_1476;
wire   [7:0] Ex_V_fu_868_p2;
reg   [7:0] Ex_V_reg_1481;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it13;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it14;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it15;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it16;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it17;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it18;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it19;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it20;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it21;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it22;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it23;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it24;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it25;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it26;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it27;
reg   [7:0] ap_reg_ppstg_Ex_V_reg_1481_pp0_it28;
reg   [0:0] isNeg_reg_1487;
reg   [0:0] ap_reg_ppstg_isNeg_reg_1487_pp0_it13;
wire   [30:0] p_Val2_38_fu_891_p2;
reg   [30:0] p_Val2_38_reg_1496;
reg   [30:0] ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it14;
reg   [30:0] ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it15;
reg   [30:0] ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it16;
reg   [30:0] ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it17;
reg   [30:0] ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it18;
reg   [30:0] ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it19;
reg   [30:0] ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it20;
reg   [30:0] ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it21;
wire   [8:0] sh_assign_fu_905_p3;
reg   [8:0] sh_assign_reg_1503;
wire   [0:0] or_cond_fu_922_p2;
reg   [0:0] or_cond_reg_1509;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it22;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it23;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it24;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it25;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it26;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it27;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it28;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it29;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1509_pp0_it30;
wire   [0:0] tmp_i1_fu_928_p2;
reg   [0:0] tmp_i1_reg_1513;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_i1_reg_1513_pp0_it30;
reg   [6:0] p_Result_s_30_reg_1517;
reg   [6:0] ap_reg_ppstg_p_Result_s_30_reg_1517_pp0_it15;
reg   [16:0] p_Val2_s_reg_1522;
reg   [16:0] ap_reg_ppstg_p_Val2_s_reg_1522_pp0_it15;
reg   [16:0] ap_reg_ppstg_p_Val2_s_reg_1522_pp0_it16;
reg   [16:0] ap_reg_ppstg_p_Val2_s_reg_1522_pp0_it17;
reg   [8:0] tmp_2_reg_1527;
wire   [17:0] OP1_V_3_fu_994_p1;
wire   [0:0] tmp_s_fu_1003_p2;
reg   [16:0] tmp_7_reg_1558;
reg   [29:0] p_Val2_22_reg_1563;
reg   [29:0] ap_reg_ppstg_p_Val2_22_reg_1563_pp0_it18;
reg   [29:0] ap_reg_ppstg_p_Val2_22_reg_1563_pp0_it19;
reg   [29:0] ap_reg_ppstg_p_Val2_22_reg_1563_pp0_it20;
reg   [22:0] hls_sin_cos_K1_V_load_reg_1568;
reg   [14:0] hls_sin_cos_K2_V_load_reg_1573;
reg   [23:0] tmp_4_reg_1598;
reg   [15:0] tmp_6_reg_1603;
wire  signed [31:0] r_V_fu_1100_p2;
reg  signed [31:0] r_V_reg_1608;
reg   [30:0] ain_V_reg_1623;
reg   [14:0] p_Result_i_reg_1629;
reg   [31:0] tmp_97_i_fu_1176_p3;
reg   [31:0] tmp_97_i_reg_1634;
reg   [31:0] ap_reg_ppstg_tmp_97_i_reg_1634_pp0_it29;
wire   [30:0] tmp_28_fu_1184_p1;
reg   [30:0] tmp_28_reg_1640;
reg   [31:0] tmp_97_1_i_fu_1207_p3;
reg   [31:0] tmp_97_1_i_reg_1645;
wire   [30:0] tmp_29_fu_1215_p1;
reg   [30:0] tmp_29_reg_1650;
wire   [30:0] tmp_104_i_fu_1219_p2;
reg   [30:0] tmp_104_i_reg_1655;
wire   [0:0] tmp_21_i_fu_1223_p2;
reg   [0:0] tmp_21_i_reg_1661;
reg   [0:0] ap_reg_ppstg_tmp_21_i_reg_1661_pp0_it30;
wire   [7:0] tmp_22_i_fu_1233_p3;
reg   [7:0] tmp_22_i_reg_1665;
reg   [7:0] ap_reg_ppstg_tmp_22_i_reg_1665_pp0_it30;
wire   [31:0] shift_2_1_i_fu_1246_p2;
wire   [0:0] tmp_105_i_fu_1241_p2;
wire   [30:0] tmp_104_1_i_fu_1251_p2;
wire   [31:0] ret_i_i_i_fu_1262_p1;
wire   [0:0] ap_reg_phiprechg_swap_table_load_phi_reg_288pp0_it10;
reg   [0:0] ap_reg_phiprechg_swap_table_load_phi_reg_288pp0_it11;
wire   [0:0] ap_reg_phiprechg_cos_basis_reg_311pp0_it11;
reg   [0:0] ap_reg_phiprechg_cos_basis_reg_311pp0_it12;
wire   [0:0] cos_basis_phi_fu_316_p12;
wire   [0:0] ap_reg_phiprechg_tmp_9_reg_336pp0_it11;
reg   [0:0] ap_reg_phiprechg_tmp_9_reg_336pp0_it12;
reg   [0:0] ap_reg_phiprechg_tmp_9_reg_336pp0_it13;
reg   [0:0] ap_reg_phiprechg_sin_basis_reg_362pp0_it15;
reg   [0:0] ap_reg_phiprechg_sin_basis_reg_362pp0_it16;
wire   [0:0] ap_reg_phiprechg_sin_basis_reg_362pp0_it13;
reg   [0:0] ap_reg_phiprechg_sin_basis_reg_362pp0_it14;
wire   [30:0] ap_reg_phiprechg_p_Val2_26_in_reg_372pp0_it30;
reg   [30:0] ap_reg_phiprechg_p_Val2_26_in_reg_372pp0_it31;
wire   [31:0] ap_reg_phiprechg_shift_1_i_reg_381pp0_it30;
reg   [31:0] ap_reg_phiprechg_shift_1_i_reg_381pp0_it31;
wire   [7:0] phitmp_i_fu_1280_p2;
reg   [7:0] ap_reg_phiprechg_out_exp_V_reg_390pp0_it31;
reg   [7:0] out_exp_V_phi_fu_394_p4;
wire   [7:0] ap_reg_phiprechg_out_exp_V_reg_390pp0_it29;
reg   [7:0] ap_reg_phiprechg_out_exp_V_reg_390pp0_it30;
wire   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it12;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it13;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it14;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it15;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it16;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it17;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it18;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it19;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it20;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it21;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it22;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it23;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it24;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it25;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it26;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it27;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it28;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it29;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it30;
reg   [0:0] ap_reg_phiprechg_p_Result_16_reg_401pp0_it31;
wire   [3:0] p_Result_24_fu_882_p3;
wire   [31:0] ret_i_i_fu_1296_p1;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it31;
reg   [31:0] p_s_phi_fu_467_p8;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it30;
wire   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it13;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it14;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it15;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it16;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it17;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it18;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it19;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it20;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it21;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it22;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it23;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it24;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it25;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it26;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it27;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it28;
reg   [31:0] ap_reg_phiprechg_p_s_reg_462pp0_it29;
wire   [63:0] tmp_24_i_i_fu_538_p1;
wire   [63:0] tmp_1_fu_1016_p1;
wire   [31:0] p_Val2_32_fu_480_p1;
wire   [7:0] p_op_i_fu_516_p2;
wire   [7:0] addr_V_fu_521_p3;
wire   [3:0] tmp_fu_528_p4;
wire   [99:0] tmp_25_i_i_fu_547_p1;
wire   [99:0] r_V_2_fu_550_p2;
wire   [23:0] p_Result_19_fu_605_p3;
wire   [23:0] grp_fu_619_p0;
wire   [16:0] grp_fu_619_p1;
wire   [23:0] grp_fu_632_p0;
wire   [16:0] grp_fu_632_p1;
wire   [23:0] grp_fu_640_p0;
wire   [16:0] grp_fu_640_p1;
wire   [40:0] grp_fu_619_p2;
wire   [23:0] grp_fu_658_p0;
wire   [16:0] grp_fu_658_p1;
wire   [40:0] grp_fu_632_p2;
wire   [40:0] tmp_18_fu_663_p1;
wire   [40:0] tmp_123_i_i_i_fu_666_p2;
wire   [40:0] grp_fu_640_p2;
wire   [40:0] tmp_19_fu_692_p1;
wire   [40:0] tmp_123_1_i_i_i_fu_695_p2;
wire   [40:0] grp_fu_658_p2;
wire   [40:0] tmp_20_fu_715_p1;
wire   [40:0] tmp_123_2_i_i_i_fu_718_p2;
wire   [2:0] r_V_3_i_i_i_cast_fu_724_p4;
wire   [48:0] p_Val2_7_fu_743_p4;
wire   [0:0] tmp_24_fu_756_p1;
wire   [48:0] p_Val2_i_fu_760_p2;
wire   [18:0] p_Result_20_fu_784_p3;
reg   [18:0] p_Result_21_fu_791_p4;
wire   [31:0] p_Result_22_fu_801_p3;
reg   [31:0] val_assign_fu_809_p3;
wire   [7:0] p_i_fu_827_p2;
wire   [48:0] tmp_2_i_fu_839_p1;
wire   [48:0] p_Val2_18_fu_842_p2;
wire   [7:0] storemerge_i_fu_832_p3;
wire   [7:0] tmp_5_i_fu_865_p1;
wire   [30:0] tmp_4_i_fu_888_p1;
wire  signed [8:0] sh_i_cast_fu_896_p1;
wire  signed [8:0] tmp_7_i_fu_899_p2;
wire   [0:0] tmp_11_fu_912_p2;
wire   [0:0] tmp_12_fu_917_p2;
wire  signed [30:0] sh_assign_1_i_cast_fu_936_p1;
wire   [30:0] tmp_10_i_fu_942_p2;
wire   [31:0] tmp_8_i_fu_939_p1;
wire  signed [31:0] sh_assign_1_i_cast8_fu_933_p1;
wire   [31:0] tmp_10_i_cast_fu_947_p1;
wire   [31:0] tmp_12_i_fu_951_p2;
wire   [31:0] p_Val2_0_i234_in_i_fu_957_p3;
wire   [8:0] grp_fu_997_p0;
wire   [8:0] grp_fu_997_p1;
wire   [7:0] p_Result_23_fu_1009_p3;
wire   [17:0] grp_fu_997_p2;
wire  signed [22:0] grp_fu_1039_p0;
wire   [16:0] grp_fu_1039_p1;
wire   [16:0] grp_fu_1051_p0;
wire  signed [14:0] grp_fu_1051_p1;
wire  signed [39:0] grp_fu_1039_p2;
wire  signed [31:0] grp_fu_1051_p2;
wire   [30:0] p_Val2_23_fu_1077_p3;
wire  signed [31:0] tmp_3_fu_1084_p1;
wire  signed [31:0] tmp_5_fu_1088_p1;
wire  signed [31:0] p_Val2_24_fu_1091_p2;
wire  signed [31:0] tmp_25_cast_fu_1097_p1;
wire   [30:0] p_Mx_V_ret_fu_1106_p3;
wire  signed [31:0] grp_fu_1120_p0;
wire   [30:0] grp_fu_1120_p1;
wire  signed [62:0] grp_fu_1120_p2;
wire   [15:0] p_Result_64_i_fu_1136_p4;
wire   [16:0] tmp_i_fu_1146_p3;
wire   [31:0] p_Result_61_i_fu_1154_p5;
wire   [15:0] tmp_1_i_fu_1188_p3;
wire   [31:0] p_Result_4_fu_1195_p5;
wire   [7:0] tmp_6_i_op_fu_1228_p2;
wire   [31:0] p_Result_25_fu_1255_p3;
wire   [7:0] tmp_30_fu_1276_p1;
wire   [22:0] p_Val2_39_fu_1266_p4;
wire   [31:0] p_Result_26_fu_1286_p4;
reg    grp_fu_619_ce;
reg    grp_fu_632_ce;
reg    grp_fu_640_ce;
reg    grp_fu_658_ce;
reg    grp_fu_997_ce;
reg    grp_fu_1039_ce;
reg    grp_fu_1051_ce;
reg    grp_fu_1120_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
wire   [39:0] grp_fu_1039_p10;
wire   [31:0] grp_fu_1051_p00;
wire   [62:0] grp_fu_1120_p10;
wire   [40:0] grp_fu_619_p00;
wire   [40:0] grp_fu_619_p10;
wire   [40:0] grp_fu_632_p10;
wire   [40:0] grp_fu_640_p10;
wire   [40:0] grp_fu_658_p10;
reg    ap_sig_bdd_754;
reg    ap_sig_bdd_735;
reg    ap_sig_bdd_936;
reg    ap_sig_bdd_941;
reg    ap_sig_bdd_715;
reg    ap_sig_bdd_639;
reg    ap_sig_bdd_720;


rand_top_sinf_or_cosf_hls_ref_4oPi_table_100_V #(
    .DataWidth( 100 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
hls_ref_4oPi_table_100_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_ref_4oPi_table_100_V_address0 ),
    .ce0( hls_ref_4oPi_table_100_V_ce0 ),
    .q0( hls_ref_4oPi_table_100_V_q0 )
);

rand_top_sinf_or_cosf_hls_sin_cos_K0_V #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_sin_cos_K0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_sin_cos_K0_V_address0 ),
    .ce0( hls_sin_cos_K0_V_ce0 ),
    .q0( hls_sin_cos_K0_V_q0 )
);

rand_top_sinf_or_cosf_hls_sin_cos_K1_V #(
    .DataWidth( 23 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_sin_cos_K1_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_sin_cos_K1_V_address0 ),
    .ce0( hls_sin_cos_K1_V_ce0 ),
    .q0( hls_sin_cos_K1_V_q0 )
);

rand_top_sinf_or_cosf_hls_sin_cos_K2_V #(
    .DataWidth( 15 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_sin_cos_K2_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_sin_cos_K2_V_address0 ),
    .ce0( hls_sin_cos_K2_V_ce0 ),
    .q0( hls_sin_cos_K2_V_q0 )
);

rand_top_mul_24ns_17ns_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
rand_top_mul_24ns_17ns_41_3_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_619_p0 ),
    .din1( grp_fu_619_p1 ),
    .ce( grp_fu_619_ce ),
    .dout( grp_fu_619_p2 )
);

rand_top_mul_24ns_17ns_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
rand_top_mul_24ns_17ns_41_3_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_632_p0 ),
    .din1( grp_fu_632_p1 ),
    .ce( grp_fu_632_ce ),
    .dout( grp_fu_632_p2 )
);

rand_top_mul_24ns_17ns_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
rand_top_mul_24ns_17ns_41_3_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_640_p0 ),
    .din1( grp_fu_640_p1 ),
    .ce( grp_fu_640_ce ),
    .dout( grp_fu_640_p2 )
);

rand_top_mul_24ns_17ns_41_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
rand_top_mul_24ns_17ns_41_3_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_658_p0 ),
    .din1( grp_fu_658_p1 ),
    .ce( grp_fu_658_ce ),
    .dout( grp_fu_658_p2 )
);

rand_top_mul_9ns_9ns_18_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
rand_top_mul_9ns_9ns_18_3_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_997_p0 ),
    .din1( grp_fu_997_p1 ),
    .ce( grp_fu_997_ce ),
    .dout( grp_fu_997_p2 )
);

rand_top_mul_23s_17ns_40_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 40 ))
rand_top_mul_23s_17ns_40_3_U14(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1039_p0 ),
    .din1( grp_fu_1039_p1 ),
    .ce( grp_fu_1039_ce ),
    .dout( grp_fu_1039_p2 )
);

rand_top_mul_17ns_15s_32_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 32 ))
rand_top_mul_17ns_15s_32_3_U15(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1051_p0 ),
    .din1( grp_fu_1051_p1 ),
    .ce( grp_fu_1051_ce ),
    .dout( grp_fu_1051_p2 )
);

rand_top_mul_32s_31ns_63_7 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 63 ))
rand_top_mul_32s_31ns_63_7_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1120_p0 ),
    .din1( grp_fu_1120_p1 ),
    .ce( grp_fu_1120_ce ),
    .dout( grp_fu_1120_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 == ap_const_lv1_0))) begin
        ap_reg_phiprechg_cos_basis_reg_311pp0_it12 <= tmp_8_fu_821_p2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 == ap_const_lv1_0) & ~(p_Val2_37_reg_1445 == ap_const_lv3_5) & ~(p_Val2_37_reg_1445 == ap_const_lv3_2) & ~(p_Val2_37_reg_1445 == ap_const_lv3_1) & ~(p_Val2_37_reg_1445 == ap_const_lv3_6))) begin
        ap_reg_phiprechg_cos_basis_reg_311pp0_it12 <= ap_const_lv1_0;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 == ap_const_lv1_0) & (p_Val2_37_reg_1445 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 == ap_const_lv1_0) & (p_Val2_37_reg_1445 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 == ap_const_lv1_0) & (p_Val2_37_reg_1445 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 == ap_const_lv1_0) & (p_Val2_37_reg_1445 == ap_const_lv3_6)))) begin
        ap_reg_phiprechg_cos_basis_reg_311pp0_it12 <= ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_cos_basis_reg_311pp0_it12 <= ap_reg_phiprechg_cos_basis_reg_311pp0_it11;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_754) begin
        if (~(ap_const_lv1_0 == tmp_21_i_fu_1223_p2)) begin
            ap_reg_phiprechg_out_exp_V_reg_390pp0_it30 <= ap_const_lv8_0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_out_exp_V_reg_390pp0_it30 <= ap_reg_phiprechg_out_exp_V_reg_390pp0_it29;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_7) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_8) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_5) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_4) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_A) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_2) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_B) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_D)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_5) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_4) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_A) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_B) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_9) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_6) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_3) & ~(p_Result_24_fu_882_p3 == ap_const_lv4_C)))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it13 <= ap_const_lv1_0;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_A)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_B)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_C)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_A)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_B)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == cos_basis_phi_fu_316_p12) & (p_Result_24_fu_882_p3 == ap_const_lv4_D)))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it13 <= ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it13 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it12;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_735) begin
        if (~(ap_const_lv1_0 == tmp_105_i_fu_1241_p2)) begin
            ap_reg_phiprechg_p_Val2_26_in_reg_372pp0_it31 <= tmp_104_1_i_fu_1251_p2;
        end else if ((ap_const_lv1_0 == tmp_105_i_fu_1241_p2)) begin
            ap_reg_phiprechg_p_Val2_26_in_reg_372pp0_it31 <= tmp_104_i_reg_1655;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_p_Val2_26_in_reg_372pp0_it31 <= ap_reg_phiprechg_p_Val2_26_in_reg_372pp0_it30;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_715) begin
        if (ap_sig_bdd_941) begin
            ap_reg_phiprechg_p_s_reg_462pp0_it14 <= ap_const_lv32_7FFFFFFF;
        end else if (ap_sig_bdd_936) begin
            ap_reg_phiprechg_p_s_reg_462pp0_it14 <= ap_const_lv32_3F800000;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_p_s_reg_462pp0_it14 <= ap_reg_phiprechg_p_s_reg_462pp0_it13;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_735) begin
        if (ap_sig_bdd_639) begin
            ap_reg_phiprechg_p_s_reg_462pp0_it31 <= ret_i_i_i_fu_1262_p1;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_p_s_reg_462pp0_it31 <= ap_reg_phiprechg_p_s_reg_462pp0_it30;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_735) begin
        if (~(ap_const_lv1_0 == tmp_105_i_fu_1241_p2)) begin
            ap_reg_phiprechg_shift_1_i_reg_381pp0_it31 <= shift_2_1_i_fu_1246_p2;
        end else if ((ap_const_lv1_0 == tmp_105_i_fu_1241_p2)) begin
            ap_reg_phiprechg_shift_1_i_reg_381pp0_it31 <= ap_reg_ppstg_tmp_97_i_reg_1634_pp0_it29;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_shift_1_i_reg_381pp0_it31 <= ap_reg_phiprechg_shift_1_i_reg_381pp0_it30;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_715) begin
        if (~(ap_reg_ppstg_do_cos_read_reg_1301_pp0_it12 == ap_const_lv1_0)) begin
            ap_reg_phiprechg_sin_basis_reg_362pp0_it14 <= ap_reg_phiprechg_tmp_9_reg_336pp0_it13;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_sin_basis_reg_362pp0_it14 <= ap_reg_phiprechg_sin_basis_reg_362pp0_it13;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_720) begin
        if ((ap_reg_ppstg_do_cos_read_reg_1301_pp0_it14 == ap_const_lv1_0)) begin
            ap_reg_phiprechg_sin_basis_reg_362pp0_it16 <= tmp_s_fu_1003_p2;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_sin_basis_reg_362pp0_it16 <= ap_reg_phiprechg_sin_basis_reg_362pp0_it15;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_do_cos_read_reg_1301_pp0_it9 == ap_const_lv1_0) & ~(p_Val2_37_fu_750_p3 == ap_const_lv3_5) & ~(p_Val2_37_fu_750_p3 == ap_const_lv3_2) & ~(p_Val2_37_fu_750_p3 == ap_const_lv3_1) & ~(p_Val2_37_fu_750_p3 == ap_const_lv3_6))) begin
        ap_reg_phiprechg_swap_table_load_phi_reg_288pp0_it11 <= ap_const_lv1_0;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_do_cos_read_reg_1301_pp0_it9 == ap_const_lv1_0) & (p_Val2_37_fu_750_p3 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_do_cos_read_reg_1301_pp0_it9 == ap_const_lv1_0) & (p_Val2_37_fu_750_p3 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_do_cos_read_reg_1301_pp0_it9 == ap_const_lv1_0) & (p_Val2_37_fu_750_p3 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_do_cos_read_reg_1301_pp0_it9 == ap_const_lv1_0) & (p_Val2_37_fu_750_p3 == ap_const_lv3_6)))) begin
        ap_reg_phiprechg_swap_table_load_phi_reg_288pp0_it11 <= ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_swap_table_load_phi_reg_288pp0_it11 <= ap_reg_phiprechg_swap_table_load_phi_reg_288pp0_it10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & ~(ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 == ap_const_lv1_0))) begin
        ap_reg_phiprechg_tmp_9_reg_336pp0_it12 <= ap_reg_phiprechg_swap_table_load_phi_reg_288pp0_it11;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 == ap_const_lv1_0) & ~(p_Val2_37_reg_1445 == ap_const_lv3_5) & ~(p_Val2_37_reg_1445 == ap_const_lv3_2) & ~(p_Val2_37_reg_1445 == ap_const_lv3_1) & ~(p_Val2_37_reg_1445 == ap_const_lv3_6))) begin
        ap_reg_phiprechg_tmp_9_reg_336pp0_it12 <= ap_const_lv1_0;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 == ap_const_lv1_0) & (p_Val2_37_reg_1445 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 == ap_const_lv1_0) & (p_Val2_37_reg_1445 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 == ap_const_lv1_0) & (p_Val2_37_reg_1445 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 == ap_const_lv1_0) & (p_Val2_37_reg_1445 == ap_const_lv3_6)))) begin
        ap_reg_phiprechg_tmp_9_reg_336pp0_it12 <= ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_tmp_9_reg_336pp0_it12 <= ap_reg_phiprechg_tmp_9_reg_336pp0_it11;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        Ex_V_reg_1481 <= Ex_V_fu_868_p2;
        Mx_zeros_V_reg_1460 <= Mx_zeros_V_fu_817_p1;
        ain_V_reg_1623 <= {{grp_fu_1120_p2[ap_const_lv32_3D : ap_const_lv32_1F]}};
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it13 <= Ex_V_reg_1481;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it14 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it13;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it15 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it14;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it16 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it15;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it17 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it16;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it18 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it17;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it19 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it18;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it20 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it19;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it21 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it20;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it22 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it21;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it23 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it22;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it24 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it23;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it25 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it24;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it26 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it25;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it27 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it26;
        ap_reg_ppstg_Ex_V_reg_1481_pp0_it28 <= ap_reg_ppstg_Ex_V_reg_1481_pp0_it27;
        ap_reg_ppstg_closepath_reg_1325_pp0_it10 <= ap_reg_ppstg_closepath_reg_1325_pp0_it9;
        ap_reg_ppstg_closepath_reg_1325_pp0_it11 <= ap_reg_ppstg_closepath_reg_1325_pp0_it10;
        ap_reg_ppstg_closepath_reg_1325_pp0_it2 <= ap_reg_ppstg_closepath_reg_1325_pp0_it1;
        ap_reg_ppstg_closepath_reg_1325_pp0_it3 <= ap_reg_ppstg_closepath_reg_1325_pp0_it2;
        ap_reg_ppstg_closepath_reg_1325_pp0_it4 <= ap_reg_ppstg_closepath_reg_1325_pp0_it3;
        ap_reg_ppstg_closepath_reg_1325_pp0_it5 <= ap_reg_ppstg_closepath_reg_1325_pp0_it4;
        ap_reg_ppstg_closepath_reg_1325_pp0_it6 <= ap_reg_ppstg_closepath_reg_1325_pp0_it5;
        ap_reg_ppstg_closepath_reg_1325_pp0_it7 <= ap_reg_ppstg_closepath_reg_1325_pp0_it6;
        ap_reg_ppstg_closepath_reg_1325_pp0_it8 <= ap_reg_ppstg_closepath_reg_1325_pp0_it7;
        ap_reg_ppstg_closepath_reg_1325_pp0_it9 <= ap_reg_ppstg_closepath_reg_1325_pp0_it8;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it13 <= cos_basis_reg_311;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it14 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it13;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it15 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it14;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it16 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it15;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it17 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it16;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it18 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it17;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it19 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it18;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it20 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it19;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it21 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it20;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it22 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it21;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it23 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it22;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it24 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it23;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it25 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it24;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it26 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it25;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it27 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it26;
        ap_reg_ppstg_cos_basis_reg_311_pp0_it28 <= ap_reg_ppstg_cos_basis_reg_311_pp0_it27;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it9;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it11 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it10;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it12 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it11;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it13 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it12;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it14 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it13;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it15 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it14;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it16 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it15;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it17 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it16;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it18 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it17;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it19 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it18;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it2 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it1;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it20 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it19;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it21 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it20;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it22 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it21;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it23 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it22;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it24 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it23;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it25 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it24;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it26 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it25;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it27 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it26;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it28 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it27;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it29 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it28;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it3 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it2;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it4 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it3;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it5 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it4;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it6 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it5;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it7 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it6;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it8 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it7;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it9 <= ap_reg_ppstg_do_cos_read_reg_1301_pp0_it8;
        ap_reg_ppstg_isNeg_reg_1487_pp0_it13 <= isNeg_reg_1487;
        ap_reg_ppstg_loc_V_1_reg_1319_pp0_it10 <= ap_reg_ppstg_loc_V_1_reg_1319_pp0_it9;
        ap_reg_ppstg_loc_V_1_reg_1319_pp0_it11 <= ap_reg_ppstg_loc_V_1_reg_1319_pp0_it10;
        ap_reg_ppstg_loc_V_1_reg_1319_pp0_it12 <= ap_reg_ppstg_loc_V_1_reg_1319_pp0_it11;
        ap_reg_ppstg_loc_V_1_reg_1319_pp0_it2 <= ap_reg_ppstg_loc_V_1_reg_1319_pp0_it1;
        ap_reg_ppstg_loc_V_1_reg_1319_pp0_it3 <= ap_reg_ppstg_loc_V_1_reg_1319_pp0_it2;
        ap_reg_ppstg_loc_V_1_reg_1319_pp0_it4 <= ap_reg_ppstg_loc_V_1_reg_1319_pp0_it3;
        ap_reg_ppstg_loc_V_1_reg_1319_pp0_it5 <= ap_reg_ppstg_loc_V_1_reg_1319_pp0_it4;
        ap_reg_ppstg_loc_V_1_reg_1319_pp0_it6 <= ap_reg_ppstg_loc_V_1_reg_1319_pp0_it5;
        ap_reg_ppstg_loc_V_1_reg_1319_pp0_it7 <= ap_reg_ppstg_loc_V_1_reg_1319_pp0_it6;
        ap_reg_ppstg_loc_V_1_reg_1319_pp0_it8 <= ap_reg_ppstg_loc_V_1_reg_1319_pp0_it7;
        ap_reg_ppstg_loc_V_1_reg_1319_pp0_it9 <= ap_reg_ppstg_loc_V_1_reg_1319_pp0_it8;
        ap_reg_ppstg_loc_V_reg_1311_pp0_it10 <= ap_reg_ppstg_loc_V_reg_1311_pp0_it9;
        ap_reg_ppstg_loc_V_reg_1311_pp0_it11 <= ap_reg_ppstg_loc_V_reg_1311_pp0_it10;
        ap_reg_ppstg_loc_V_reg_1311_pp0_it12 <= ap_reg_ppstg_loc_V_reg_1311_pp0_it11;
        ap_reg_ppstg_loc_V_reg_1311_pp0_it2 <= ap_reg_ppstg_loc_V_reg_1311_pp0_it1;
        ap_reg_ppstg_loc_V_reg_1311_pp0_it3 <= ap_reg_ppstg_loc_V_reg_1311_pp0_it2;
        ap_reg_ppstg_loc_V_reg_1311_pp0_it4 <= ap_reg_ppstg_loc_V_reg_1311_pp0_it3;
        ap_reg_ppstg_loc_V_reg_1311_pp0_it5 <= ap_reg_ppstg_loc_V_reg_1311_pp0_it4;
        ap_reg_ppstg_loc_V_reg_1311_pp0_it6 <= ap_reg_ppstg_loc_V_reg_1311_pp0_it5;
        ap_reg_ppstg_loc_V_reg_1311_pp0_it7 <= ap_reg_ppstg_loc_V_reg_1311_pp0_it6;
        ap_reg_ppstg_loc_V_reg_1311_pp0_it8 <= ap_reg_ppstg_loc_V_reg_1311_pp0_it7;
        ap_reg_ppstg_loc_V_reg_1311_pp0_it9 <= ap_reg_ppstg_loc_V_reg_1311_pp0_it8;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it14 <= or_cond_reg_1509;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it15 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it14;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it16 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it15;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it17 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it16;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it18 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it17;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it19 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it18;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it20 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it19;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it21 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it20;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it22 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it21;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it23 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it22;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it24 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it23;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it25 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it24;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it26 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it25;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it27 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it26;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it28 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it27;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it29 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it28;
        ap_reg_ppstg_or_cond_reg_1509_pp0_it30 <= ap_reg_ppstg_or_cond_reg_1509_pp0_it29;
        ap_reg_ppstg_p_Result_78_1_i_i_i_reg_1357_pp0_it4 <= p_Result_78_1_i_i_i_reg_1357;
        ap_reg_ppstg_p_Result_78_2_i_i_i_reg_1362_pp0_it4 <= p_Result_78_2_i_i_i_reg_1362;
        ap_reg_ppstg_p_Result_78_2_i_i_i_reg_1362_pp0_it5 <= ap_reg_ppstg_p_Result_78_2_i_i_i_reg_1362_pp0_it4;
        ap_reg_ppstg_p_Result_78_3_i_i_i_reg_1367_pp0_it4 <= p_Result_78_3_i_i_i_reg_1367;
        ap_reg_ppstg_p_Result_78_3_i_i_i_reg_1367_pp0_it5 <= ap_reg_ppstg_p_Result_78_3_i_i_i_reg_1367_pp0_it4;
        ap_reg_ppstg_p_Result_78_3_i_i_i_reg_1367_pp0_it6 <= ap_reg_ppstg_p_Result_78_3_i_i_i_reg_1367_pp0_it5;
        ap_reg_ppstg_p_Result_s_30_reg_1517_pp0_it15 <= p_Result_s_30_reg_1517;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it10 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it9;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it11 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it10;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it12 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it11;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it13 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it12;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it14 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it13;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it15 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it14;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it16 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it15;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it17 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it16;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it18 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it17;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it19 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it18;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it2 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it1;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it20 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it19;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it21 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it20;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it22 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it21;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it23 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it22;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it24 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it23;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it25 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it24;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it26 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it25;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it27 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it26;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it28 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it27;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it29 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it28;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it3 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it2;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it4 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it3;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it5 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it4;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it6 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it5;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it7 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it6;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it8 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it7;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it9 <= ap_reg_ppstg_p_Result_s_reg_1305_pp0_it8;
        ap_reg_ppstg_p_Val2_22_reg_1563_pp0_it18 <= p_Val2_22_reg_1563;
        ap_reg_ppstg_p_Val2_22_reg_1563_pp0_it19 <= ap_reg_ppstg_p_Val2_22_reg_1563_pp0_it18;
        ap_reg_ppstg_p_Val2_22_reg_1563_pp0_it20 <= ap_reg_ppstg_p_Val2_22_reg_1563_pp0_it19;
        ap_reg_ppstg_p_Val2_37_reg_1445_pp0_it11 <= p_Val2_37_reg_1445;
        ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it14 <= p_Val2_38_reg_1496;
        ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it15 <= ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it14;
        ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it16 <= ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it15;
        ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it17 <= ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it16;
        ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it18 <= ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it17;
        ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it19 <= ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it18;
        ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it20 <= ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it19;
        ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it21 <= ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it20;
        ap_reg_ppstg_p_Val2_8_reg_1450_pp0_it11 <= p_Val2_8_reg_1450;
        ap_reg_ppstg_p_Val2_s_reg_1522_pp0_it15 <= p_Val2_s_reg_1522;
        ap_reg_ppstg_p_Val2_s_reg_1522_pp0_it16 <= ap_reg_ppstg_p_Val2_s_reg_1522_pp0_it15;
        ap_reg_ppstg_p_Val2_s_reg_1522_pp0_it17 <= ap_reg_ppstg_p_Val2_s_reg_1522_pp0_it16;
        ap_reg_ppstg_tmp_126_4_i_i_i_reg_1390_pp0_it5 <= tmp_126_4_i_i_i_reg_1390;
        ap_reg_ppstg_tmp_126_4_i_i_i_reg_1390_pp0_it6 <= ap_reg_ppstg_tmp_126_4_i_i_i_reg_1390_pp0_it5;
        ap_reg_ppstg_tmp_126_4_i_i_i_reg_1390_pp0_it7 <= ap_reg_ppstg_tmp_126_4_i_i_i_reg_1390_pp0_it6;
        ap_reg_ppstg_tmp_126_4_i_i_i_reg_1390_pp0_it8 <= ap_reg_ppstg_tmp_126_4_i_i_i_reg_1390_pp0_it7;
        ap_reg_ppstg_tmp_16_reg_1332_pp0_it2 <= ap_reg_ppstg_tmp_16_reg_1332_pp0_it1;
        ap_reg_ppstg_tmp_16_reg_1332_pp0_it3 <= ap_reg_ppstg_tmp_16_reg_1332_pp0_it2;
        ap_reg_ppstg_tmp_17_reg_1342_pp0_it2 <= tmp_17_reg_1342;
        ap_reg_ppstg_tmp_21_i_reg_1661_pp0_it30 <= tmp_21_i_reg_1661;
        ap_reg_ppstg_tmp_21_reg_1430_pp0_it9 <= tmp_21_reg_1430;
        ap_reg_ppstg_tmp_22_i_reg_1665_pp0_it30 <= tmp_22_i_reg_1665;
        ap_reg_ppstg_tmp_23_reg_1420_pp0_it8 <= tmp_23_reg_1420;
        ap_reg_ppstg_tmp_23_reg_1420_pp0_it9 <= ap_reg_ppstg_tmp_23_reg_1420_pp0_it8;
        ap_reg_ppstg_tmp_97_i_reg_1634_pp0_it29 <= tmp_97_i_reg_1634;
        ap_reg_ppstg_tmp_9_reg_336_pp0_it14 <= tmp_9_reg_336;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it14 <= tmp_i1_reg_1513;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it15 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it14;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it16 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it15;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it17 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it16;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it18 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it17;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it19 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it18;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it20 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it19;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it21 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it20;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it22 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it21;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it23 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it22;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it24 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it23;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it25 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it24;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it26 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it25;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it27 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it26;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it28 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it27;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it29 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it28;
        ap_reg_ppstg_tmp_i1_reg_1513_pp0_it30 <= ap_reg_ppstg_tmp_i1_reg_1513_pp0_it29;
        ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[0] <= tmp_i_i_i_reg_1377[0];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[1] <= tmp_i_i_i_reg_1377[1];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[2] <= tmp_i_i_i_reg_1377[2];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[3] <= tmp_i_i_i_reg_1377[3];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[4] <= tmp_i_i_i_reg_1377[4];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[5] <= tmp_i_i_i_reg_1377[5];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[6] <= tmp_i_i_i_reg_1377[6];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[7] <= tmp_i_i_i_reg_1377[7];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[8] <= tmp_i_i_i_reg_1377[8];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[9] <= tmp_i_i_i_reg_1377[9];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[10] <= tmp_i_i_i_reg_1377[10];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[11] <= tmp_i_i_i_reg_1377[11];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[12] <= tmp_i_i_i_reg_1377[12];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[13] <= tmp_i_i_i_reg_1377[13];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[14] <= tmp_i_i_i_reg_1377[14];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[15] <= tmp_i_i_i_reg_1377[15];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[16] <= tmp_i_i_i_reg_1377[16];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[17] <= tmp_i_i_i_reg_1377[17];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[18] <= tmp_i_i_i_reg_1377[18];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[19] <= tmp_i_i_i_reg_1377[19];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[20] <= tmp_i_i_i_reg_1377[20];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[21] <= tmp_i_i_i_reg_1377[21];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[22] <= tmp_i_i_i_reg_1377[22];
        ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[0] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[0];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[1] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[1];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[2] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[2];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[3] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[3];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[4] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[4];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[5] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[5];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[6] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[6];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[7] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[7];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[8] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[8];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[9] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[9];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[10] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[10];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[11] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[11];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[12] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[12];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[13] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[13];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[14] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[14];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[15] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[15];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[16] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[16];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[17] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[17];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[18] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[18];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[19] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[19];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[20] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[20];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[21] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[21];
ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[22] <= ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[22];
        hls_sin_cos_K1_V_load_reg_1568 <= hls_sin_cos_K1_V_q0;
        hls_sin_cos_K2_V_load_reg_1573 <= hls_sin_cos_K2_V_q0;
        isNeg_reg_1487 <= Ex_V_fu_868_p2[ap_const_lv32_7];
        or_cond_reg_1509 <= or_cond_fu_922_p2;
        p_Result_78_1_i_i_i_reg_1357 <= {{r_V_2_fu_550_p2[ap_const_lv32_3E : ap_const_lv32_2E]}};
        p_Result_78_2_i_i_i_reg_1362 <= {{r_V_2_fu_550_p2[ap_const_lv32_4F : ap_const_lv32_3F]}};
        p_Result_78_3_i_i_i_reg_1367 <= {{r_V_2_fu_550_p2[ap_const_lv32_60 : ap_const_lv32_50]}};
        p_Result_78_i_i_i_reg_1352 <= {{r_V_2_fu_550_p2[ap_const_lv32_2D : ap_const_lv32_1D]}};
        p_Result_i3_i_reg_1455 <= {{p_Val2_8_fu_766_p3[ap_const_lv32_30 : ap_const_lv32_1F]}};
        p_Result_i_reg_1629 <= {{grp_fu_1120_p2[ap_const_lv32_2D : ap_const_lv32_1F]}};
        p_Result_s_30_reg_1517 <= {{p_Val2_0_i234_in_i_fu_957_p3[ap_const_lv32_1E : ap_const_lv32_18]}};
        p_Val2_19_reg_1471 <= {{p_Val2_18_fu_842_p2[ap_const_lv32_30 : ap_const_lv32_12]}};
        p_Val2_22_reg_1563 <= hls_sin_cos_K0_V_q0;
        p_Val2_37_reg_1445 <= p_Val2_37_fu_750_p3;
        p_Val2_38_reg_1496 <= p_Val2_38_fu_891_p2;
        p_Val2_8_reg_1450 <= p_Val2_8_fu_766_p3;
        p_Val2_s_reg_1522 <= {{p_Val2_0_i234_in_i_fu_957_p3[ap_const_lv32_17 : ap_const_lv32_7]}};
        r_V_1_i_i_i_reg_1415 <= {{tmp_123_i_i_i_fu_666_p2[ap_const_lv32_28 : ap_const_lv32_11]}};
        r_V_2_i_i_i_reg_1425 <= {{tmp_123_1_i_i_i_fu_695_p2[ap_const_lv32_28 : ap_const_lv32_11]}};
        r_V_i_i_i_reg_1405 <= {{grp_fu_619_p2[ap_const_lv32_28 : ap_const_lv32_11]}};
        r_V_reg_1608 <= r_V_fu_1100_p2;
        sh_assign_reg_1503 <= sh_assign_fu_905_p3;
        table_100_V_reg_1347 <= hls_ref_4oPi_table_100_V_q0;
        tmp_104_i_reg_1655 <= tmp_104_i_fu_1219_p2;
        tmp_21_i_reg_1661 <= tmp_21_i_fu_1223_p2;
        tmp_21_reg_1430 <= tmp_21_fu_711_p1;
        tmp_22_reg_1440 <= tmp_22_fu_739_p1;
        tmp_23_reg_1420 <= {{tmp_123_i_i_i_fu_666_p2[ap_const_lv32_10 : ap_const_lv32_2]}};
        tmp_26_reg_1476 <= p_Val2_18_fu_842_p2[ap_const_lv32_11];
        tmp_28_reg_1640 <= tmp_28_fu_1184_p1;
        tmp_29_reg_1650 <= tmp_29_fu_1215_p1;
        tmp_2_reg_1527 <= {{p_Val2_0_i234_in_i_fu_957_p3[ap_const_lv32_17 : ap_const_lv32_F]}};
        tmp_4_reg_1598 <= {{grp_fu_1039_p2[ap_const_lv32_27 : ap_const_lv32_10]}};
        tmp_6_reg_1603 <= {{grp_fu_1051_p2[ap_const_lv32_1F : ap_const_lv32_10]}};
        tmp_7_reg_1558 <= {{grp_fu_997_p2[ap_const_lv32_11 : ap_const_lv32_1]}};
        tmp_97_1_i_reg_1645 <= tmp_97_1_i_fu_1207_p3;
        tmp_97_i_reg_1634 <= tmp_97_i_fu_1176_p3;
        tmp_i_i_i_reg_1377[0] <= tmp_i_i_i_fu_612_p1[0];
tmp_i_i_i_reg_1377[1] <= tmp_i_i_i_fu_612_p1[1];
tmp_i_i_i_reg_1377[2] <= tmp_i_i_i_fu_612_p1[2];
tmp_i_i_i_reg_1377[3] <= tmp_i_i_i_fu_612_p1[3];
tmp_i_i_i_reg_1377[4] <= tmp_i_i_i_fu_612_p1[4];
tmp_i_i_i_reg_1377[5] <= tmp_i_i_i_fu_612_p1[5];
tmp_i_i_i_reg_1377[6] <= tmp_i_i_i_fu_612_p1[6];
tmp_i_i_i_reg_1377[7] <= tmp_i_i_i_fu_612_p1[7];
tmp_i_i_i_reg_1377[8] <= tmp_i_i_i_fu_612_p1[8];
tmp_i_i_i_reg_1377[9] <= tmp_i_i_i_fu_612_p1[9];
tmp_i_i_i_reg_1377[10] <= tmp_i_i_i_fu_612_p1[10];
tmp_i_i_i_reg_1377[11] <= tmp_i_i_i_fu_612_p1[11];
tmp_i_i_i_reg_1377[12] <= tmp_i_i_i_fu_612_p1[12];
tmp_i_i_i_reg_1377[13] <= tmp_i_i_i_fu_612_p1[13];
tmp_i_i_i_reg_1377[14] <= tmp_i_i_i_fu_612_p1[14];
tmp_i_i_i_reg_1377[15] <= tmp_i_i_i_fu_612_p1[15];
tmp_i_i_i_reg_1377[16] <= tmp_i_i_i_fu_612_p1[16];
tmp_i_i_i_reg_1377[17] <= tmp_i_i_i_fu_612_p1[17];
tmp_i_i_i_reg_1377[18] <= tmp_i_i_i_fu_612_p1[18];
tmp_i_i_i_reg_1377[19] <= tmp_i_i_i_fu_612_p1[19];
tmp_i_i_i_reg_1377[20] <= tmp_i_i_i_fu_612_p1[20];
tmp_i_i_i_reg_1377[21] <= tmp_i_i_i_fu_612_p1[21];
tmp_i_i_i_reg_1377[22] <= tmp_i_i_i_fu_612_p1[22];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_out_exp_V_reg_390pp0_it31 <= ap_reg_phiprechg_out_exp_V_reg_390pp0_it30;
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it31 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it30;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it14 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it13;
        tmp_9_reg_336 <= ap_reg_phiprechg_tmp_9_reg_336pp0_it13;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it15 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it14;
        ap_reg_phiprechg_p_s_reg_462pp0_it15 <= ap_reg_phiprechg_p_s_reg_462pp0_it14;
        ap_reg_phiprechg_sin_basis_reg_362pp0_it15 <= ap_reg_phiprechg_sin_basis_reg_362pp0_it14;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it16 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it15;
        ap_reg_phiprechg_p_s_reg_462pp0_it16 <= ap_reg_phiprechg_p_s_reg_462pp0_it15;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it17 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it16;
        ap_reg_phiprechg_p_s_reg_462pp0_it17 <= ap_reg_phiprechg_p_s_reg_462pp0_it16;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it18 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it17;
        ap_reg_phiprechg_p_s_reg_462pp0_it18 <= ap_reg_phiprechg_p_s_reg_462pp0_it17;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it19 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it18;
        ap_reg_phiprechg_p_s_reg_462pp0_it19 <= ap_reg_phiprechg_p_s_reg_462pp0_it18;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it20 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it19;
        ap_reg_phiprechg_p_s_reg_462pp0_it20 <= ap_reg_phiprechg_p_s_reg_462pp0_it19;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it21 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it20;
        ap_reg_phiprechg_p_s_reg_462pp0_it21 <= ap_reg_phiprechg_p_s_reg_462pp0_it20;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it22 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it21;
        ap_reg_phiprechg_p_s_reg_462pp0_it22 <= ap_reg_phiprechg_p_s_reg_462pp0_it21;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it23 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it22;
        ap_reg_phiprechg_p_s_reg_462pp0_it23 <= ap_reg_phiprechg_p_s_reg_462pp0_it22;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it24 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it23;
        ap_reg_phiprechg_p_s_reg_462pp0_it24 <= ap_reg_phiprechg_p_s_reg_462pp0_it23;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it25 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it24;
        ap_reg_phiprechg_p_s_reg_462pp0_it25 <= ap_reg_phiprechg_p_s_reg_462pp0_it24;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it26 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it25;
        ap_reg_phiprechg_p_s_reg_462pp0_it26 <= ap_reg_phiprechg_p_s_reg_462pp0_it25;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it27 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it26;
        ap_reg_phiprechg_p_s_reg_462pp0_it27 <= ap_reg_phiprechg_p_s_reg_462pp0_it26;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it27) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it28 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it27;
        ap_reg_phiprechg_p_s_reg_462pp0_it28 <= ap_reg_phiprechg_p_s_reg_462pp0_it27;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it28) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it29 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it28;
        ap_reg_phiprechg_p_s_reg_462pp0_it29 <= ap_reg_phiprechg_p_s_reg_462pp0_it28;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_p_Result_16_reg_401pp0_it30 <= ap_reg_phiprechg_p_Result_16_reg_401pp0_it29;
        ap_reg_phiprechg_p_s_reg_462pp0_it30 <= ap_reg_phiprechg_p_s_reg_462pp0_it29;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_tmp_9_reg_336pp0_it13 <= ap_reg_phiprechg_tmp_9_reg_336pp0_it12;
        cos_basis_reg_311 <= ap_reg_phiprechg_cos_basis_reg_311pp0_it12;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_ppstg_closepath_reg_1325_pp0_it1 <= closepath_reg_1325;
        ap_reg_ppstg_do_cos_read_reg_1301_pp0_it1 <= do_cos_read_reg_1301;
        ap_reg_ppstg_loc_V_1_reg_1319_pp0_it1 <= loc_V_1_reg_1319;
        ap_reg_ppstg_loc_V_reg_1311_pp0_it1 <= loc_V_reg_1311;
        ap_reg_ppstg_p_Result_s_reg_1305_pp0_it1 <= p_Result_s_reg_1305;
        ap_reg_ppstg_tmp_16_reg_1332_pp0_it1 <= tmp_16_reg_1332;
        closepath_reg_1325 <= closepath_fu_506_p2;
        do_cos_read_reg_1301 <= do_cos_read_read_fu_228_p2;
        loc_V_1_reg_1319 <= loc_V_1_fu_502_p1;
        loc_V_reg_1311 <= {{p_Val2_32_fu_480_p1[ap_const_lv32_1E : ap_const_lv32_17]}};
        p_Result_s_reg_1305 <= p_Val2_32_fu_480_p1[ap_const_lv32_1F];
        tmp_16_reg_1332 <= tmp_16_fu_512_p1;
        tmp_17_reg_1342 <= tmp_17_fu_543_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_closepath_reg_1325_pp0_it2 == ap_const_lv1_0))) begin
        p_Result_78_4_i_i_i_reg_1372 <= {{r_V_2_fu_550_p2[ap_const_lv32_63 : ap_const_lv32_61]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_closepath_reg_1325_pp0_it8 == ap_const_lv1_0))) begin
        tmp_123_3_i_i_i_reg_1435 <= tmp_123_3_i_i_i_fu_734_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_reg_ppstg_closepath_reg_1325_pp0_it3 == ap_const_lv1_0))) begin
        tmp_126_4_i_i_i_reg_1390 <= tmp_126_4_i_i_i_fu_625_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == tmp_21_i_fu_1223_p2))) begin
        tmp_22_i_reg_1665 <= tmp_22_i_fu_1233_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == or_cond_fu_922_p2))) begin
        tmp_i1_reg_1513 <= tmp_i1_fu_928_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it31 or ap_ce)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it9 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it13 or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it15 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp0_it18 or ap_reg_ppiten_pp0_it19 or ap_reg_ppiten_pp0_it20 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it23 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it25 or ap_reg_ppiten_pp0_it26 or ap_reg_ppiten_pp0_it27 or ap_reg_ppiten_pp0_it28 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it31)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it7) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it11) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it12) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it13) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it14) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it15) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it16) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it17) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it18) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it19) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it20) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it21) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it22) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it23) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it25) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it26) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it27) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it28) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it31))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_19)
begin
    if (ap_sig_bdd_19) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it9 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it13 or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it15 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp0_it18 or ap_reg_ppiten_pp0_it19 or ap_reg_ppiten_pp0_it20 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it23 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it25 or ap_reg_ppiten_pp0_it26 or ap_reg_ppiten_pp0_it27 or ap_reg_ppiten_pp0_it28 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it7) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it11) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it12) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it13) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it14) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it15) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it16) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it17) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it18) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it19) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it20) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it21) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it22) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it23) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it25) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it26) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it27) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it28) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// grp_fu_1039_ce assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        grp_fu_1039_ce = ap_const_logic_1;
    end else begin
        grp_fu_1039_ce = ap_const_logic_0;
    end
end

/// grp_fu_1051_ce assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        grp_fu_1051_ce = ap_const_logic_1;
    end else begin
        grp_fu_1051_ce = ap_const_logic_0;
    end
end

/// grp_fu_1120_ce assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        grp_fu_1120_ce = ap_const_logic_1;
    end else begin
        grp_fu_1120_ce = ap_const_logic_0;
    end
end

/// grp_fu_619_ce assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        grp_fu_619_ce = ap_const_logic_1;
    end else begin
        grp_fu_619_ce = ap_const_logic_0;
    end
end

/// grp_fu_632_ce assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        grp_fu_632_ce = ap_const_logic_1;
    end else begin
        grp_fu_632_ce = ap_const_logic_0;
    end
end

/// grp_fu_640_ce assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        grp_fu_640_ce = ap_const_logic_1;
    end else begin
        grp_fu_640_ce = ap_const_logic_0;
    end
end

/// grp_fu_658_ce assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        grp_fu_658_ce = ap_const_logic_1;
    end else begin
        grp_fu_658_ce = ap_const_logic_0;
    end
end

/// grp_fu_997_ce assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        grp_fu_997_ce = ap_const_logic_1;
    end else begin
        grp_fu_997_ce = ap_const_logic_0;
    end
end

/// hls_ref_4oPi_table_100_V_ce0 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        hls_ref_4oPi_table_100_V_ce0 = ap_const_logic_1;
    end else begin
        hls_ref_4oPi_table_100_V_ce0 = ap_const_logic_0;
    end
end

/// hls_sin_cos_K0_V_ce0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it16 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        hls_sin_cos_K0_V_ce0 = ap_const_logic_1;
    end else begin
        hls_sin_cos_K0_V_ce0 = ap_const_logic_0;
    end
end

/// hls_sin_cos_K1_V_ce0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it16 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        hls_sin_cos_K1_V_ce0 = ap_const_logic_1;
    end else begin
        hls_sin_cos_K1_V_ce0 = ap_const_logic_0;
    end
end

/// hls_sin_cos_K2_V_ce0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it16 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce))) begin
        hls_sin_cos_K2_V_ce0 = ap_const_logic_1;
    end else begin
        hls_sin_cos_K2_V_ce0 = ap_const_logic_0;
    end
end

/// out_exp_V_phi_fu_394_p4 assign process. ///
always @ (ap_reg_ppiten_pp0_it31 or ap_reg_ppstg_tmp_21_i_reg_1661_pp0_it30 or phitmp_i_fu_1280_p2 or ap_reg_phiprechg_out_exp_V_reg_390pp0_it31)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_21_i_reg_1661_pp0_it30))) begin
        out_exp_V_phi_fu_394_p4 = phitmp_i_fu_1280_p2;
    end else begin
        out_exp_V_phi_fu_394_p4 = ap_reg_phiprechg_out_exp_V_reg_390pp0_it31;
    end
end

/// p_s_phi_fu_467_p8 assign process. ///
always @ (ap_reg_ppiten_pp0_it31 or ap_reg_ppstg_or_cond_reg_1509_pp0_it30 or ap_reg_ppstg_tmp_i1_reg_1513_pp0_it30 or ret_i_i_fu_1296_p1 or ap_reg_phiprechg_p_s_reg_462pp0_it31)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_1509_pp0_it30) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_i1_reg_1513_pp0_it30))) begin
        p_s_phi_fu_467_p8 = ret_i_i_fu_1296_p1;
    end else begin
        p_s_phi_fu_467_p8 = ap_reg_phiprechg_p_s_reg_462pp0_it31;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ex_V_fu_868_p2 = (storemerge_i_fu_832_p3 - tmp_5_i_fu_865_p1);
assign Mx_zeros_V_fu_817_p1 = val_assign_fu_809_p3[4:0];
assign OP1_V_3_fu_994_p1 = tmp_2_reg_1527;
assign addr_V_fu_521_p3 = ((closepath_reg_1325)? ap_const_lv8_3F: p_op_i_fu_516_p2);
assign ap_reg_phiprechg_cos_basis_reg_311pp0_it11 = 'bx;
assign ap_reg_phiprechg_out_exp_V_reg_390pp0_it29 = 'bx;
assign ap_reg_phiprechg_p_Result_16_reg_401pp0_it12 = 'bx;
assign ap_reg_phiprechg_p_Val2_26_in_reg_372pp0_it30 = 'bx;
assign ap_reg_phiprechg_p_s_reg_462pp0_it13 = 'bx;
assign ap_reg_phiprechg_shift_1_i_reg_381pp0_it30 = 'bx;
assign ap_reg_phiprechg_sin_basis_reg_362pp0_it13 = 'bx;
assign ap_reg_phiprechg_swap_table_load_phi_reg_288pp0_it10 = 'bx;
assign ap_reg_phiprechg_tmp_9_reg_336pp0_it11 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;
assign ap_return = p_s_phi_fu_467_p8;

/// ap_sig_bdd_19 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_19 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_639 assign process. ///
always @ (ap_reg_ppstg_do_cos_read_reg_1301_pp0_it29 or ap_reg_ppstg_or_cond_reg_1509_pp0_it29)
begin
    ap_sig_bdd_639 = ((ap_reg_ppstg_do_cos_read_reg_1301_pp0_it29 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_1509_pp0_it29));
end

/// ap_sig_bdd_715 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it13 or ap_ce)
begin
    ap_sig_bdd_715 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce));
end

/// ap_sig_bdd_720 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it15 or ap_ce)
begin
    ap_sig_bdd_720 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce));
end

/// ap_sig_bdd_735 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it30 or ap_ce)
begin
    ap_sig_bdd_735 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce));
end

/// ap_sig_bdd_754 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it29 or ap_ce)
begin
    ap_sig_bdd_754 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_logic_1 == ap_ce));
end

/// ap_sig_bdd_936 assign process. ///
always @ (ap_reg_ppstg_do_cos_read_reg_1301_pp0_it12 or or_cond_fu_922_p2)
begin
    ap_sig_bdd_936 = (~(ap_reg_ppstg_do_cos_read_reg_1301_pp0_it12 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_fu_922_p2));
end

/// ap_sig_bdd_941 assign process. ///
always @ (or_cond_fu_922_p2 or tmp_i1_fu_928_p2)
begin
    ap_sig_bdd_941 = ((ap_const_lv1_0 == or_cond_fu_922_p2) & ~(ap_const_lv1_0 == tmp_i1_fu_928_p2));
end
assign closepath_fu_506_p2 = (loc_V_fu_492_p4 < ap_const_lv8_7E? 1'b1: 1'b0);
assign cos_basis_phi_fu_316_p12 = ap_reg_phiprechg_cos_basis_reg_311pp0_it12;
assign do_cos_read_read_fu_228_p2 = do_cos;
assign grp_fu_1039_p0 = hls_sin_cos_K1_V_load_reg_1568;
assign grp_fu_1039_p1 = grp_fu_1039_p10;
assign grp_fu_1039_p10 = ap_reg_ppstg_p_Val2_s_reg_1522_pp0_it17;
assign grp_fu_1051_p0 = grp_fu_1051_p00;
assign grp_fu_1051_p00 = tmp_7_reg_1558;
assign grp_fu_1051_p1 = hls_sin_cos_K2_V_load_reg_1573;
assign grp_fu_1120_p0 = r_V_reg_1608;
assign grp_fu_1120_p1 = grp_fu_1120_p10;
assign grp_fu_1120_p10 = p_Mx_V_ret_fu_1106_p3;
assign grp_fu_619_p0 = grp_fu_619_p00;
assign grp_fu_619_p00 = p_Result_19_fu_605_p3;
assign grp_fu_619_p1 = grp_fu_619_p10;
assign grp_fu_619_p10 = p_Result_78_i_i_i_reg_1352;
assign grp_fu_632_p0 = tmp_i_i_i_reg_1377;
assign grp_fu_632_p1 = grp_fu_632_p10;
assign grp_fu_632_p10 = ap_reg_ppstg_p_Result_78_1_i_i_i_reg_1357_pp0_it4;
assign grp_fu_640_p0 = ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5;
assign grp_fu_640_p1 = grp_fu_640_p10;
assign grp_fu_640_p10 = ap_reg_ppstg_p_Result_78_2_i_i_i_reg_1362_pp0_it5;
assign grp_fu_658_p0 = ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6;
assign grp_fu_658_p1 = grp_fu_658_p10;
assign grp_fu_658_p10 = ap_reg_ppstg_p_Result_78_3_i_i_i_reg_1367_pp0_it6;
assign grp_fu_997_p0 = OP1_V_3_fu_994_p1;
assign grp_fu_997_p1 = OP1_V_3_fu_994_p1;
assign hls_ref_4oPi_table_100_V_address0 = tmp_24_i_i_fu_538_p1;
assign hls_sin_cos_K0_V_address0 = tmp_1_fu_1016_p1;
assign hls_sin_cos_K1_V_address0 = tmp_1_fu_1016_p1;
assign hls_sin_cos_K2_V_address0 = tmp_1_fu_1016_p1;
assign loc_V_1_fu_502_p1 = p_Val2_32_fu_480_p1[22:0];
assign loc_V_fu_492_p4 = {{p_Val2_32_fu_480_p1[ap_const_lv32_1E : ap_const_lv32_17]}};
assign or_cond_fu_922_p2 = (tmp_11_fu_912_p2 & tmp_12_fu_917_p2);
assign p_Mx_V_ret_fu_1106_p3 = ((ap_reg_ppstg_cos_basis_reg_311_pp0_it21)? ap_const_lv31_7FFFFFFF: ap_reg_ppstg_p_Val2_38_reg_1496_pp0_it21);
assign p_Result_19_fu_605_p3 = {{ap_const_lv1_1}, {ap_reg_ppstg_loc_V_1_reg_1319_pp0_it3}};
assign p_Result_20_fu_784_p3 = {{p_Result_i3_i_reg_1455}, {ap_const_lv1_1}};

integer ap_tvar_int_0;

always @ (p_Result_20_fu_784_p3) begin
    for (ap_tvar_int_0 = 19 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_12 - ap_const_lv32_0) begin
            p_Result_21_fu_791_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_21_fu_791_p4[ap_tvar_int_0] = p_Result_20_fu_784_p3[ap_const_lv32_12 - ap_tvar_int_0];
        end
    end
end


assign p_Result_22_fu_801_p3 = {{ap_const_lv13_1FFF}, {p_Result_21_fu_791_p4}};
assign p_Result_23_fu_1009_p3 = {{ap_reg_phiprechg_sin_basis_reg_362pp0_it16}, {ap_reg_ppstg_p_Result_s_30_reg_1517_pp0_it15}};
assign p_Result_24_fu_882_p3 = {{ap_reg_ppstg_p_Result_s_reg_1305_pp0_it11}, {ap_reg_ppstg_p_Val2_37_reg_1445_pp0_it11}};
assign p_Result_25_fu_1255_p3 = {{ap_reg_ppstg_p_Result_s_reg_1305_pp0_it29}, {ap_const_lv31_0}};
assign p_Result_26_fu_1286_p4 = {{{{ap_reg_phiprechg_p_Result_16_reg_401pp0_it31}, {out_exp_V_phi_fu_394_p4}}}, {p_Val2_39_fu_1266_p4}};
assign p_Result_4_fu_1195_p5 = {{tmp_1_i_fu_1188_p3}, {ap_const_lv32_0[32'd15 : 32'd0]}};
assign p_Result_61_i_fu_1154_p5 = {{tmp_i_fu_1146_p3}, {ap_const_lv32_0[32'd14 : 32'd0]}};
assign p_Result_64_i_fu_1136_p4 = {{grp_fu_1120_p2[ap_const_lv32_3D : ap_const_lv32_2E]}};
assign p_Val2_0_i234_in_i_fu_957_p3 = ((ap_reg_ppstg_isNeg_reg_1487_pp0_it13)? tmp_10_i_cast_fu_947_p1: tmp_12_i_fu_951_p2);
assign p_Val2_18_fu_842_p2 = ap_reg_ppstg_p_Val2_8_reg_1450_pp0_it11 << tmp_2_i_fu_839_p1;
assign p_Val2_23_fu_1077_p3 = {{ap_reg_ppstg_p_Val2_22_reg_1563_pp0_it20}, {ap_const_lv1_0}};
assign p_Val2_24_fu_1091_p2 = ($signed(tmp_3_fu_1084_p1) + $signed(tmp_5_fu_1088_p1));
assign p_Val2_32_fu_480_p1 = t_in;
assign p_Val2_37_fu_750_p3 = ((ap_reg_ppstg_closepath_reg_1325_pp0_it9)? ap_const_lv3_0: tmp_123_3_i_i_i_reg_1435);
assign p_Val2_38_fu_891_p2 = (p_Val2_19_reg_1471 + tmp_4_i_fu_888_p1);
assign p_Val2_39_fu_1266_p4 = {{ap_reg_phiprechg_p_Val2_26_in_reg_372pp0_it31[ap_const_lv32_1D : ap_const_lv32_7]}};
assign p_Val2_7_fu_743_p4 = {{{{tmp_22_reg_1440}, {ap_reg_ppstg_tmp_21_reg_1430_pp0_it9}}}, {ap_reg_ppstg_tmp_23_reg_1420_pp0_it9}};
assign p_Val2_8_fu_766_p3 = ((tmp_24_fu_756_p1)? p_Val2_i_fu_760_p2: p_Val2_7_fu_743_p4);
assign p_Val2_i_fu_760_p2 = (ap_const_lv49_0 - p_Val2_7_fu_743_p4);
assign p_i_fu_827_p2 = ($signed(ap_reg_ppstg_loc_V_reg_1311_pp0_it11) + $signed(ap_const_lv8_83));
assign p_op_i_fu_516_p2 = ($signed(loc_V_reg_1311) + $signed(ap_const_lv8_C2));
assign phitmp_i_fu_1280_p2 = (ap_reg_ppstg_tmp_22_i_reg_1665_pp0_it30 - tmp_30_fu_1276_p1);
assign r_V_2_fu_550_p2 = table_100_V_reg_1347 << tmp_25_i_i_fu_547_p1;
assign r_V_3_i_i_i_cast_fu_724_p4 = {{tmp_123_2_i_i_i_fu_718_p2[ap_const_lv32_13 : ap_const_lv32_11]}};
assign r_V_fu_1100_p2 = ($signed(p_Val2_24_fu_1091_p2) + $signed(tmp_25_cast_fu_1097_p1));
assign ret_i_i_fu_1296_p1 = p_Result_26_fu_1286_p4;
assign ret_i_i_i_fu_1262_p1 = p_Result_25_fu_1255_p3;
assign sh_assign_1_i_cast8_fu_933_p1 = $signed(sh_assign_reg_1503);
assign sh_assign_1_i_cast_fu_936_p1 = $signed(sh_assign_reg_1503);
assign sh_assign_fu_905_p3 = ((isNeg_reg_1487)? tmp_7_i_fu_899_p2: sh_i_cast_fu_896_p1);
assign sh_i_cast_fu_896_p1 = $signed(Ex_V_reg_1481);
assign shift_2_1_i_fu_1246_p2 = (tmp_97_1_i_reg_1645 + ap_const_lv32_10);
assign storemerge_i_fu_832_p3 = ((ap_reg_ppstg_closepath_reg_1325_pp0_it11)? p_i_fu_827_p2: ap_const_lv8_0);
assign tmp_104_1_i_fu_1251_p2 = tmp_104_i_reg_1655 << tmp_29_reg_1650;
assign tmp_104_i_fu_1219_p2 = ain_V_reg_1623 << tmp_28_reg_1640;
assign tmp_105_i_fu_1241_p2 = (ap_reg_ppstg_tmp_97_i_reg_1634_pp0_it29 == ap_const_lv32_10? 1'b1: 1'b0);
assign tmp_10_i_cast_fu_947_p1 = tmp_10_i_fu_942_p2;
assign tmp_10_i_fu_942_p2 = p_Val2_38_reg_1496 >> sh_assign_1_i_cast_fu_936_p1;
assign tmp_11_fu_912_p2 = (ap_reg_ppstg_loc_V_reg_1311_pp0_it12 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_123_1_i_i_i_fu_695_p2 = (grp_fu_640_p2 + tmp_19_fu_692_p1);
assign tmp_123_2_i_i_i_fu_718_p2 = (grp_fu_658_p2 + tmp_20_fu_715_p1);
assign tmp_123_3_i_i_i_fu_734_p2 = ($signed(ap_reg_ppstg_tmp_126_4_i_i_i_reg_1390_pp0_it8) + $signed(r_V_3_i_i_i_cast_fu_724_p4));
assign tmp_123_i_i_i_fu_666_p2 = (grp_fu_632_p2 + tmp_18_fu_663_p1);
assign tmp_126_4_i_i_i_fu_625_p2 = ($signed(ap_reg_ppstg_tmp_16_reg_1332_pp0_it3) * $signed(p_Result_78_4_i_i_i_reg_1372));
assign tmp_12_fu_917_p2 = (ap_reg_ppstg_loc_V_1_reg_1319_pp0_it12 == ap_const_lv23_0? 1'b1: 1'b0);
assign tmp_12_i_fu_951_p2 = tmp_8_i_fu_939_p1 << sh_assign_1_i_cast8_fu_933_p1;
assign tmp_16_fu_512_p1 = p_Val2_32_fu_480_p1[2:0];
assign tmp_17_fu_543_p1 = addr_V_fu_521_p3[3:0];
assign tmp_18_fu_663_p1 = r_V_i_i_i_reg_1405;
assign tmp_19_fu_692_p1 = r_V_1_i_i_i_reg_1415;
assign tmp_1_fu_1016_p1 = p_Result_23_fu_1009_p3;
assign tmp_1_i_fu_1188_p3 = {{p_Result_i_reg_1629}, {ap_const_lv1_1}};
assign tmp_20_fu_715_p1 = r_V_2_i_i_i_reg_1425;
assign tmp_21_fu_711_p1 = tmp_123_1_i_i_i_fu_695_p2[16:0];
assign tmp_21_i_fu_1223_p2 = (ain_V_reg_1623 == ap_const_lv31_0? 1'b1: 1'b0);
assign tmp_22_fu_739_p1 = tmp_123_2_i_i_i_fu_718_p2[16:0];
assign tmp_22_i_fu_1233_p3 = ((ap_reg_ppstg_cos_basis_reg_311_pp0_it28)? ap_const_lv8_7F: tmp_6_i_op_fu_1228_p2);
assign tmp_24_fu_756_p1 = p_Val2_37_fu_750_p3[0:0];
assign tmp_24_i_i_fu_538_p1 = tmp_fu_528_p4;
assign tmp_25_cast_fu_1097_p1 = $signed(tmp_6_reg_1603);
assign tmp_25_i_i_fu_547_p1 = ap_reg_ppstg_tmp_17_reg_1342_pp0_it2;
assign tmp_28_fu_1184_p1 = tmp_97_i_fu_1176_p3[30:0];
assign tmp_29_fu_1215_p1 = tmp_97_1_i_fu_1207_p3[30:0];
assign tmp_2_i_fu_839_p1 = Mx_zeros_V_reg_1460;
assign tmp_30_fu_1276_p1 = ap_reg_phiprechg_shift_1_i_reg_381pp0_it31[7:0];
assign tmp_3_fu_1084_p1 = $signed(p_Val2_23_fu_1077_p3);
assign tmp_4_i_fu_888_p1 = tmp_26_reg_1476;
assign tmp_5_fu_1088_p1 = $signed(tmp_4_reg_1598);
assign tmp_5_i_fu_865_p1 = Mx_zeros_V_reg_1460;
assign tmp_6_i_op_fu_1228_p2 = (ap_reg_ppstg_Ex_V_reg_1481_pp0_it28 + ap_const_lv8_7F);
assign tmp_7_i_fu_899_p2 = ($signed(ap_const_lv9_0) - $signed(sh_i_cast_fu_896_p1));
assign tmp_8_fu_821_p2 = (ap_reg_phiprechg_swap_table_load_phi_reg_288pp0_it11 ^ ap_const_lv1_1);
assign tmp_8_i_fu_939_p1 = p_Val2_38_reg_1496;

always @ (p_Result_4_fu_1195_p5) begin
    if (p_Result_4_fu_1195_p5[31] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd0;
    end else if (p_Result_4_fu_1195_p5[30] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd1;
    end else if (p_Result_4_fu_1195_p5[29] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd2;
    end else if (p_Result_4_fu_1195_p5[28] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd3;
    end else if (p_Result_4_fu_1195_p5[27] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd4;
    end else if (p_Result_4_fu_1195_p5[26] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd5;
    end else if (p_Result_4_fu_1195_p5[25] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd6;
    end else if (p_Result_4_fu_1195_p5[24] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd7;
    end else if (p_Result_4_fu_1195_p5[23] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd8;
    end else if (p_Result_4_fu_1195_p5[22] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd9;
    end else if (p_Result_4_fu_1195_p5[21] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd10;
    end else if (p_Result_4_fu_1195_p5[20] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd11;
    end else if (p_Result_4_fu_1195_p5[19] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd12;
    end else if (p_Result_4_fu_1195_p5[18] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd13;
    end else if (p_Result_4_fu_1195_p5[17] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd14;
    end else if (p_Result_4_fu_1195_p5[16] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd15;
    end else if (p_Result_4_fu_1195_p5[15] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd16;
    end else if (p_Result_4_fu_1195_p5[14] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd17;
    end else if (p_Result_4_fu_1195_p5[13] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd18;
    end else if (p_Result_4_fu_1195_p5[12] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd19;
    end else if (p_Result_4_fu_1195_p5[11] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd20;
    end else if (p_Result_4_fu_1195_p5[10] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd21;
    end else if (p_Result_4_fu_1195_p5[9] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd22;
    end else if (p_Result_4_fu_1195_p5[8] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd23;
    end else if (p_Result_4_fu_1195_p5[7] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd24;
    end else if (p_Result_4_fu_1195_p5[6] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd25;
    end else if (p_Result_4_fu_1195_p5[5] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd26;
    end else if (p_Result_4_fu_1195_p5[4] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd27;
    end else if (p_Result_4_fu_1195_p5[3] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd28;
    end else if (p_Result_4_fu_1195_p5[2] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd29;
    end else if (p_Result_4_fu_1195_p5[1] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd30;
    end else if (p_Result_4_fu_1195_p5[0] == 1'b1) begin
        tmp_97_1_i_fu_1207_p3 = 32'd31;
    end else begin
        tmp_97_1_i_fu_1207_p3 = 32'd32;
    end
end



always @ (p_Result_61_i_fu_1154_p5) begin
    if (p_Result_61_i_fu_1154_p5[31] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd0;
    end else if (p_Result_61_i_fu_1154_p5[30] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd1;
    end else if (p_Result_61_i_fu_1154_p5[29] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd2;
    end else if (p_Result_61_i_fu_1154_p5[28] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd3;
    end else if (p_Result_61_i_fu_1154_p5[27] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd4;
    end else if (p_Result_61_i_fu_1154_p5[26] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd5;
    end else if (p_Result_61_i_fu_1154_p5[25] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd6;
    end else if (p_Result_61_i_fu_1154_p5[24] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd7;
    end else if (p_Result_61_i_fu_1154_p5[23] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd8;
    end else if (p_Result_61_i_fu_1154_p5[22] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd9;
    end else if (p_Result_61_i_fu_1154_p5[21] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd10;
    end else if (p_Result_61_i_fu_1154_p5[20] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd11;
    end else if (p_Result_61_i_fu_1154_p5[19] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd12;
    end else if (p_Result_61_i_fu_1154_p5[18] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd13;
    end else if (p_Result_61_i_fu_1154_p5[17] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd14;
    end else if (p_Result_61_i_fu_1154_p5[16] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd15;
    end else if (p_Result_61_i_fu_1154_p5[15] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd16;
    end else if (p_Result_61_i_fu_1154_p5[14] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd17;
    end else if (p_Result_61_i_fu_1154_p5[13] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd18;
    end else if (p_Result_61_i_fu_1154_p5[12] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd19;
    end else if (p_Result_61_i_fu_1154_p5[11] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd20;
    end else if (p_Result_61_i_fu_1154_p5[10] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd21;
    end else if (p_Result_61_i_fu_1154_p5[9] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd22;
    end else if (p_Result_61_i_fu_1154_p5[8] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd23;
    end else if (p_Result_61_i_fu_1154_p5[7] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd24;
    end else if (p_Result_61_i_fu_1154_p5[6] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd25;
    end else if (p_Result_61_i_fu_1154_p5[5] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd26;
    end else if (p_Result_61_i_fu_1154_p5[4] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd27;
    end else if (p_Result_61_i_fu_1154_p5[3] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd28;
    end else if (p_Result_61_i_fu_1154_p5[2] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd29;
    end else if (p_Result_61_i_fu_1154_p5[1] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd30;
    end else if (p_Result_61_i_fu_1154_p5[0] == 1'b1) begin
        tmp_97_i_fu_1176_p3 = 32'd31;
    end else begin
        tmp_97_i_fu_1176_p3 = 32'd32;
    end
end


assign tmp_fu_528_p4 = {{addr_V_fu_521_p3[ap_const_lv32_7 : ap_const_lv32_4]}};
assign tmp_i1_fu_928_p2 = (ap_reg_ppstg_loc_V_reg_1311_pp0_it12 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_i_fu_1146_p3 = {{p_Result_64_i_fu_1136_p4}, {ap_const_lv1_1}};
assign tmp_i_i_i_fu_612_p1 = p_Result_19_fu_605_p3;
assign tmp_s_fu_1003_p2 = (ap_reg_ppstg_tmp_9_reg_336_pp0_it14 ^ ap_const_lv1_1);

always @ (p_Result_22_fu_801_p3) begin
    if (p_Result_22_fu_801_p3[0] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd0;
    end else if (p_Result_22_fu_801_p3[1] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd1;
    end else if (p_Result_22_fu_801_p3[2] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd2;
    end else if (p_Result_22_fu_801_p3[3] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd3;
    end else if (p_Result_22_fu_801_p3[4] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd4;
    end else if (p_Result_22_fu_801_p3[5] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd5;
    end else if (p_Result_22_fu_801_p3[6] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd6;
    end else if (p_Result_22_fu_801_p3[7] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd7;
    end else if (p_Result_22_fu_801_p3[8] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd8;
    end else if (p_Result_22_fu_801_p3[9] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd9;
    end else if (p_Result_22_fu_801_p3[10] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd10;
    end else if (p_Result_22_fu_801_p3[11] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd11;
    end else if (p_Result_22_fu_801_p3[12] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd12;
    end else if (p_Result_22_fu_801_p3[13] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd13;
    end else if (p_Result_22_fu_801_p3[14] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd14;
    end else if (p_Result_22_fu_801_p3[15] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd15;
    end else if (p_Result_22_fu_801_p3[16] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd16;
    end else if (p_Result_22_fu_801_p3[17] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd17;
    end else if (p_Result_22_fu_801_p3[18] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd18;
    end else if (p_Result_22_fu_801_p3[19] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd19;
    end else if (p_Result_22_fu_801_p3[20] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd20;
    end else if (p_Result_22_fu_801_p3[21] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd21;
    end else if (p_Result_22_fu_801_p3[22] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd22;
    end else if (p_Result_22_fu_801_p3[23] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd23;
    end else if (p_Result_22_fu_801_p3[24] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd24;
    end else if (p_Result_22_fu_801_p3[25] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd25;
    end else if (p_Result_22_fu_801_p3[26] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd26;
    end else if (p_Result_22_fu_801_p3[27] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd27;
    end else if (p_Result_22_fu_801_p3[28] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd28;
    end else if (p_Result_22_fu_801_p3[29] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd29;
    end else if (p_Result_22_fu_801_p3[30] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd30;
    end else if (p_Result_22_fu_801_p3[31] == 1'b1) begin
        val_assign_fu_809_p3 = 32'd31;
    end else begin
        val_assign_fu_809_p3 = 32'd32;
    end
end


always @ (posedge ap_clk)
begin
    tmp_i_i_i_reg_1377[40:23] <= 18'b000000000000000001;
    ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it5[40:23] <= 18'b000000000000000001;
    ap_reg_ppstg_tmp_i_i_i_reg_1377_pp0_it6[40:23] <= 18'b000000000000000001;
end



endmodule //rand_top_sinf_or_cosf

