// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _gemvm_lstm_HH_
#define _gemvm_lstm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "LSTM_Top_fadd_32ncud.h"
#include "LSTM_Top_fmul_32ndEe.h"

namespace ap_rtl {

struct gemvm_lstm : public sc_module {
    // Port declarations 146
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > res_0_address0;
    sc_out< sc_logic > res_0_ce0;
    sc_out< sc_logic > res_0_we0;
    sc_out< sc_lv<32> > res_0_d0;
    sc_out< sc_lv<4> > res_1_address0;
    sc_out< sc_logic > res_1_ce0;
    sc_out< sc_logic > res_1_we0;
    sc_out< sc_lv<32> > res_1_d0;
    sc_out< sc_lv<5> > a_0_0_address0;
    sc_out< sc_logic > a_0_0_ce0;
    sc_in< sc_lv<32> > a_0_0_q0;
    sc_out< sc_lv<5> > a_0_1_address0;
    sc_out< sc_logic > a_0_1_ce0;
    sc_in< sc_lv<32> > a_0_1_q0;
    sc_out< sc_lv<5> > a_0_2_address0;
    sc_out< sc_logic > a_0_2_ce0;
    sc_in< sc_lv<32> > a_0_2_q0;
    sc_out< sc_lv<5> > a_0_3_address0;
    sc_out< sc_logic > a_0_3_ce0;
    sc_in< sc_lv<32> > a_0_3_q0;
    sc_out< sc_lv<5> > a_0_4_address0;
    sc_out< sc_logic > a_0_4_ce0;
    sc_in< sc_lv<32> > a_0_4_q0;
    sc_out< sc_lv<5> > a_0_5_address0;
    sc_out< sc_logic > a_0_5_ce0;
    sc_in< sc_lv<32> > a_0_5_q0;
    sc_out< sc_lv<5> > a_0_6_address0;
    sc_out< sc_logic > a_0_6_ce0;
    sc_in< sc_lv<32> > a_0_6_q0;
    sc_out< sc_lv<5> > a_0_7_address0;
    sc_out< sc_logic > a_0_7_ce0;
    sc_in< sc_lv<32> > a_0_7_q0;
    sc_out< sc_lv<5> > a_0_8_address0;
    sc_out< sc_logic > a_0_8_ce0;
    sc_in< sc_lv<32> > a_0_8_q0;
    sc_out< sc_lv<5> > a_0_9_address0;
    sc_out< sc_logic > a_0_9_ce0;
    sc_in< sc_lv<32> > a_0_9_q0;
    sc_out< sc_lv<5> > a_0_10_address0;
    sc_out< sc_logic > a_0_10_ce0;
    sc_in< sc_lv<32> > a_0_10_q0;
    sc_out< sc_lv<5> > a_0_11_address0;
    sc_out< sc_logic > a_0_11_ce0;
    sc_in< sc_lv<32> > a_0_11_q0;
    sc_out< sc_lv<5> > a_0_12_address0;
    sc_out< sc_logic > a_0_12_ce0;
    sc_in< sc_lv<32> > a_0_12_q0;
    sc_out< sc_lv<5> > a_0_13_address0;
    sc_out< sc_logic > a_0_13_ce0;
    sc_in< sc_lv<32> > a_0_13_q0;
    sc_out< sc_lv<5> > a_0_14_address0;
    sc_out< sc_logic > a_0_14_ce0;
    sc_in< sc_lv<32> > a_0_14_q0;
    sc_out< sc_lv<5> > a_0_15_address0;
    sc_out< sc_logic > a_0_15_ce0;
    sc_in< sc_lv<32> > a_0_15_q0;
    sc_out< sc_lv<5> > a_0_16_address0;
    sc_out< sc_logic > a_0_16_ce0;
    sc_in< sc_lv<32> > a_0_16_q0;
    sc_out< sc_lv<5> > a_0_17_address0;
    sc_out< sc_logic > a_0_17_ce0;
    sc_in< sc_lv<32> > a_0_17_q0;
    sc_out< sc_lv<5> > a_0_18_address0;
    sc_out< sc_logic > a_0_18_ce0;
    sc_in< sc_lv<32> > a_0_18_q0;
    sc_out< sc_lv<5> > a_0_19_address0;
    sc_out< sc_logic > a_0_19_ce0;
    sc_in< sc_lv<32> > a_0_19_q0;
    sc_out< sc_lv<5> > a_1_0_address0;
    sc_out< sc_logic > a_1_0_ce0;
    sc_in< sc_lv<32> > a_1_0_q0;
    sc_out< sc_lv<5> > a_1_1_address0;
    sc_out< sc_logic > a_1_1_ce0;
    sc_in< sc_lv<32> > a_1_1_q0;
    sc_out< sc_lv<5> > a_1_2_address0;
    sc_out< sc_logic > a_1_2_ce0;
    sc_in< sc_lv<32> > a_1_2_q0;
    sc_out< sc_lv<5> > a_1_3_address0;
    sc_out< sc_logic > a_1_3_ce0;
    sc_in< sc_lv<32> > a_1_3_q0;
    sc_out< sc_lv<5> > a_1_4_address0;
    sc_out< sc_logic > a_1_4_ce0;
    sc_in< sc_lv<32> > a_1_4_q0;
    sc_out< sc_lv<5> > a_1_5_address0;
    sc_out< sc_logic > a_1_5_ce0;
    sc_in< sc_lv<32> > a_1_5_q0;
    sc_out< sc_lv<5> > a_1_6_address0;
    sc_out< sc_logic > a_1_6_ce0;
    sc_in< sc_lv<32> > a_1_6_q0;
    sc_out< sc_lv<5> > a_1_7_address0;
    sc_out< sc_logic > a_1_7_ce0;
    sc_in< sc_lv<32> > a_1_7_q0;
    sc_out< sc_lv<5> > a_1_8_address0;
    sc_out< sc_logic > a_1_8_ce0;
    sc_in< sc_lv<32> > a_1_8_q0;
    sc_out< sc_lv<5> > a_1_9_address0;
    sc_out< sc_logic > a_1_9_ce0;
    sc_in< sc_lv<32> > a_1_9_q0;
    sc_out< sc_lv<5> > a_1_10_address0;
    sc_out< sc_logic > a_1_10_ce0;
    sc_in< sc_lv<32> > a_1_10_q0;
    sc_out< sc_lv<5> > a_1_11_address0;
    sc_out< sc_logic > a_1_11_ce0;
    sc_in< sc_lv<32> > a_1_11_q0;
    sc_out< sc_lv<5> > a_1_12_address0;
    sc_out< sc_logic > a_1_12_ce0;
    sc_in< sc_lv<32> > a_1_12_q0;
    sc_out< sc_lv<5> > a_1_13_address0;
    sc_out< sc_logic > a_1_13_ce0;
    sc_in< sc_lv<32> > a_1_13_q0;
    sc_out< sc_lv<5> > a_1_14_address0;
    sc_out< sc_logic > a_1_14_ce0;
    sc_in< sc_lv<32> > a_1_14_q0;
    sc_out< sc_lv<5> > a_1_15_address0;
    sc_out< sc_logic > a_1_15_ce0;
    sc_in< sc_lv<32> > a_1_15_q0;
    sc_out< sc_lv<5> > a_1_16_address0;
    sc_out< sc_logic > a_1_16_ce0;
    sc_in< sc_lv<32> > a_1_16_q0;
    sc_out< sc_lv<5> > a_1_17_address0;
    sc_out< sc_logic > a_1_17_ce0;
    sc_in< sc_lv<32> > a_1_17_q0;
    sc_out< sc_lv<5> > a_1_18_address0;
    sc_out< sc_logic > a_1_18_ce0;
    sc_in< sc_lv<32> > a_1_18_q0;
    sc_out< sc_lv<5> > a_1_19_address0;
    sc_out< sc_logic > a_1_19_ce0;
    sc_in< sc_lv<32> > a_1_19_q0;
    sc_out< sc_lv<5> > b_0_address0;
    sc_out< sc_logic > b_0_ce0;
    sc_in< sc_lv<32> > b_0_q0;
    sc_out< sc_lv<5> > b_0_address1;
    sc_out< sc_logic > b_0_ce1;
    sc_in< sc_lv<32> > b_0_q1;
    sc_out< sc_lv<5> > b_1_address0;
    sc_out< sc_logic > b_1_ce0;
    sc_in< sc_lv<32> > b_1_q0;
    sc_out< sc_lv<5> > b_1_address1;
    sc_out< sc_logic > b_1_ce1;
    sc_in< sc_lv<32> > b_1_q1;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    gemvm_lstm(sc_module_name name);
    SC_HAS_PROCESS(gemvm_lstm);

    ~gemvm_lstm();

    sc_trace_file* mVcdFile;

    LSTM_Top_fadd_32ncud<1,5,32,32,32>* LSTM_Top_fadd_32ncud_U11;
    LSTM_Top_fadd_32ncud<1,5,32,32,32>* LSTM_Top_fadd_32ncud_U12;
    LSTM_Top_fadd_32ncud<1,5,32,32,32>* LSTM_Top_fadd_32ncud_U13;
    LSTM_Top_fadd_32ncud<1,5,32,32,32>* LSTM_Top_fadd_32ncud_U14;
    LSTM_Top_fmul_32ndEe<1,4,32,32,32>* LSTM_Top_fmul_32ndEe_U15;
    LSTM_Top_fmul_32ndEe<1,4,32,32,32>* LSTM_Top_fmul_32ndEe_U16;
    LSTM_Top_fmul_32ndEe<1,4,32,32,32>* LSTM_Top_fmul_32ndEe_U17;
    LSTM_Top_fmul_32ndEe<1,4,32,32,32>* LSTM_Top_fmul_32ndEe_U18;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > i_reg_1042;
    sc_signal< sc_lv<32> > reg_1088;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state43_pp0_stage1_iter4;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > exitcond1_reg_1590;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state27_pp0_stage5_iter2;
    sc_signal< bool > ap_block_state37_pp0_stage5_iter3;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > reg_1094;
    sc_signal< sc_lv<32> > reg_1099;
    sc_signal< sc_lv<32> > reg_1105;
    sc_signal< sc_lv<32> > reg_1111;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state34_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state44_pp0_stage2_iter4;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage6_iter1;
    sc_signal< bool > ap_block_state28_pp0_stage6_iter2;
    sc_signal< bool > ap_block_state38_pp0_stage6_iter3;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<32> > reg_1117;
    sc_signal< sc_lv<32> > reg_1123;
    sc_signal< sc_lv<32> > reg_1128;
    sc_signal< sc_lv<32> > reg_1134;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state35_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state45_pp0_stage3_iter4;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage7_iter1;
    sc_signal< bool > ap_block_state29_pp0_stage7_iter2;
    sc_signal< bool > ap_block_state39_pp0_stage7_iter3;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<32> > reg_1140;
    sc_signal< sc_lv<32> > reg_1146;
    sc_signal< sc_lv<32> > reg_1151;
    sc_signal< sc_lv<32> > reg_1156;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state26_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state36_pp0_stage4_iter3;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage9_iter1;
    sc_signal< bool > ap_block_state31_pp0_stage9_iter2;
    sc_signal< bool > ap_block_state41_pp0_stage9_iter3;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<32> > reg_1162;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage8_iter1;
    sc_signal< bool > ap_block_state30_pp0_stage8_iter2;
    sc_signal< bool > ap_block_state40_pp0_stage8_iter3;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<32> > reg_1167;
    sc_signal< sc_lv<32> > reg_1173;
    sc_signal< sc_lv<32> > grp_fu_1069_p2;
    sc_signal< sc_lv<32> > reg_1178;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > grp_fu_1073_p2;
    sc_signal< sc_lv<32> > reg_1184;
    sc_signal< sc_lv<32> > grp_fu_1077_p2;
    sc_signal< sc_lv<32> > reg_1190;
    sc_signal< sc_lv<32> > grp_fu_1081_p2;
    sc_signal< sc_lv<32> > reg_1196;
    sc_signal< sc_lv<32> > reg_1202;
    sc_signal< sc_lv<32> > reg_1208;
    sc_signal< sc_lv<32> > reg_1214;
    sc_signal< sc_lv<32> > reg_1220;
    sc_signal< sc_lv<32> > reg_1226;
    sc_signal< sc_lv<32> > reg_1232;
    sc_signal< sc_lv<32> > reg_1237;
    sc_signal< sc_lv<32> > reg_1243;
    sc_signal< sc_lv<32> > reg_1249;
    sc_signal< sc_lv<32> > reg_1255;
    sc_signal< sc_lv<32> > reg_1261;
    sc_signal< sc_lv<32> > grp_fu_1053_p2;
    sc_signal< sc_lv<32> > reg_1267;
    sc_signal< sc_lv<32> > grp_fu_1057_p2;
    sc_signal< sc_lv<32> > reg_1273;
    sc_signal< sc_lv<32> > reg_1279;
    sc_signal< sc_lv<32> > reg_1285;
    sc_signal< sc_lv<32> > grp_fu_1061_p2;
    sc_signal< sc_lv<32> > reg_1291;
    sc_signal< sc_lv<32> > grp_fu_1065_p2;
    sc_signal< sc_lv<32> > reg_1296;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > reg_1303;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > reg_1309;
    sc_signal< sc_lv<1> > exitcond1_fu_1315_p2;
    sc_signal< sc_lv<6> > i_2_fu_1321_p2;
    sc_signal< sc_lv<6> > i_2_reg_1594;
    sc_signal< sc_lv<1> > tmp_69_fu_1371_p1;
    sc_signal< sc_lv<1> > tmp_69_reg_1799;
    sc_signal< sc_lv<1> > tmp_69_reg_1799_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_69_reg_1799_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_69_reg_1799_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_69_reg_1799_pp0_iter4_reg;
    sc_signal< sc_lv<5> > newIndex_reg_1803;
    sc_signal< sc_lv<5> > newIndex_reg_1803_pp0_iter1_reg;
    sc_signal< sc_lv<5> > newIndex_reg_1803_pp0_iter2_reg;
    sc_signal< sc_lv<5> > newIndex_reg_1803_pp0_iter3_reg;
    sc_signal< sc_lv<5> > newIndex_reg_1803_pp0_iter4_reg;
    sc_signal< sc_lv<32> > a_0_0_load_reg_1808;
    sc_signal< sc_lv<32> > a_1_0_load_reg_1813;
    sc_signal< sc_lv<32> > a_0_1_load_reg_1818;
    sc_signal< sc_lv<32> > a_1_1_load_reg_1823;
    sc_signal< sc_lv<32> > a_0_2_load_reg_1828;
    sc_signal< sc_lv<32> > a_1_2_load_reg_1833;
    sc_signal< sc_lv<32> > a_0_3_load_reg_1838;
    sc_signal< sc_lv<32> > a_1_3_load_reg_1843;
    sc_signal< sc_lv<32> > a_0_4_load_reg_1848;
    sc_signal< sc_lv<32> > a_1_4_load_reg_1853;
    sc_signal< sc_lv<32> > a_0_5_load_reg_1858;
    sc_signal< sc_lv<32> > a_1_5_load_reg_1863;
    sc_signal< sc_lv<32> > a_0_6_load_reg_1868;
    sc_signal< sc_lv<32> > a_1_6_load_reg_1873;
    sc_signal< sc_lv<32> > a_0_7_load_reg_1878;
    sc_signal< sc_lv<32> > a_1_7_load_reg_1883;
    sc_signal< sc_lv<32> > a_0_8_load_reg_1888;
    sc_signal< sc_lv<32> > a_1_8_load_reg_1893;
    sc_signal< sc_lv<32> > a_0_9_load_reg_1898;
    sc_signal< sc_lv<32> > a_1_9_load_reg_1903;
    sc_signal< sc_lv<32> > a_0_10_load_reg_1908;
    sc_signal< sc_lv<32> > a_1_10_load_reg_1913;
    sc_signal< sc_lv<32> > a_0_11_load_reg_1918;
    sc_signal< sc_lv<32> > a_1_11_load_reg_1923;
    sc_signal< sc_lv<32> > a_0_12_load_reg_1928;
    sc_signal< sc_lv<32> > a_1_12_load_reg_1933;
    sc_signal< sc_lv<32> > a_0_13_load_reg_1938;
    sc_signal< sc_lv<32> > a_1_13_load_reg_1943;
    sc_signal< sc_lv<32> > a_0_14_load_reg_1948;
    sc_signal< sc_lv<32> > a_1_14_load_reg_1953;
    sc_signal< sc_lv<32> > a_0_15_load_reg_1958;
    sc_signal< sc_lv<32> > a_1_15_load_reg_1963;
    sc_signal< sc_lv<32> > a_0_16_load_reg_1968;
    sc_signal< sc_lv<32> > a_1_16_load_reg_1973;
    sc_signal< sc_lv<32> > a_0_17_load_reg_1978;
    sc_signal< sc_lv<32> > a_1_17_load_reg_1983;
    sc_signal< sc_lv<32> > a_0_18_load_reg_1988;
    sc_signal< sc_lv<32> > a_1_18_load_reg_1993;
    sc_signal< sc_lv<32> > a_0_19_load_reg_1998;
    sc_signal< sc_lv<32> > a_1_19_load_reg_2003;
    sc_signal< sc_lv<32> > tmp_71_16_reg_2008;
    sc_signal< sc_lv<32> > tmp_71_21_reg_2013;
    sc_signal< sc_lv<32> > tmp_71_31_reg_2018;
    sc_signal< sc_lv<32> > b_0_load_27_reg_2023;
    sc_signal< sc_lv<32> > tmp_71_3_reg_2028;
    sc_signal< sc_lv<32> > tmp_71_4_reg_2033;
    sc_signal< sc_lv<32> > b_1_load_27_reg_2038;
    sc_signal< sc_lv<32> > b_1_load_29_reg_2043;
    sc_signal< sc_lv<32> > b_0_load_30_reg_2048;
    sc_signal< sc_lv<32> > b_1_load_30_reg_2053;
    sc_signal< sc_lv<32> > b_0_load_33_reg_2058;
    sc_signal< sc_lv<32> > b_1_load_33_reg_2063;
    sc_signal< sc_lv<32> > b_0_load_34_reg_2068;
    sc_signal< sc_lv<32> > tmp_71_15_reg_2073;
    sc_signal< sc_lv<32> > tmp_71_17_reg_2078;
    sc_signal< sc_lv<32> > tmp_71_23_reg_2083;
    sc_signal< sc_lv<32> > tmp46_reg_2088;
    sc_signal< sc_lv<32> > tmp32_reg_2093;
    sc_signal< sc_lv<32> > tmp36_reg_2098;
    sc_signal< sc_lv<32> > tmp_71_36_reg_2103;
    sc_signal< sc_lv<32> > tmp_71_37_reg_2108;
    sc_signal< sc_lv<32> > tmp50_reg_2113;
    sc_signal< sc_lv<32> > tmp56_reg_2118;
    sc_signal< sc_lv<32> > tmp64_reg_2123;
    sc_signal< sc_lv<32> > tmp43_reg_2128;
    sc_signal< sc_lv<32> > tmp35_reg_2133;
    sc_signal< sc_lv<32> > tmp45_reg_2138;
    sc_signal< sc_lv<32> > tmp66_reg_2143;
    sc_signal< sc_lv<32> > tmp31_reg_2148;
    sc_signal< sc_lv<32> > tmp53_reg_2153;
    sc_signal< sc_lv<32> > tmp59_reg_2158;
    sc_signal< sc_lv<32> > tmp63_reg_2163;
    sc_signal< sc_lv<32> > tmp44_reg_2168;
    sc_signal< sc_lv<32> > tmp49_reg_2173;
    sc_signal< sc_lv<32> > tmp68_reg_2178;
    sc_signal< sc_lv<32> > tmp58_reg_2183;
    sc_signal< sc_lv<32> > tmp39_reg_2188;
    sc_signal< sc_lv<32> > tmp48_reg_2193;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > tmp67_reg_2198;
    sc_signal< sc_lv<32> > tmp38_reg_2203;
    sc_signal< sc_lv<32> > tmp57_reg_2208;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_lv<6> > ap_phi_mux_i_phi_fu_1046_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > tmp_fu_1327_p1;
    sc_signal< sc_lv<64> > newIndex4_fu_1385_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<32> > grp_fu_1053_p0;
    sc_signal< sc_lv<32> > grp_fu_1053_p1;
    sc_signal< sc_lv<32> > grp_fu_1057_p0;
    sc_signal< sc_lv<32> > grp_fu_1057_p1;
    sc_signal< sc_lv<32> > grp_fu_1061_p0;
    sc_signal< sc_lv<32> > grp_fu_1061_p1;
    sc_signal< sc_lv<32> > grp_fu_1065_p0;
    sc_signal< sc_lv<32> > grp_fu_1065_p1;
    sc_signal< sc_lv<32> > grp_fu_1069_p0;
    sc_signal< sc_lv<32> > grp_fu_1069_p1;
    sc_signal< sc_lv<32> > grp_fu_1073_p0;
    sc_signal< sc_lv<32> > grp_fu_1073_p1;
    sc_signal< sc_lv<32> > grp_fu_1077_p0;
    sc_signal< sc_lv<32> > grp_fu_1077_p1;
    sc_signal< sc_lv<32> > grp_fu_1081_p0;
    sc_signal< sc_lv<32> > grp_fu_1081_p1;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_pp0_stage0;
    static const sc_lv<12> ap_ST_fsm_pp0_stage1;
    static const sc_lv<12> ap_ST_fsm_pp0_stage2;
    static const sc_lv<12> ap_ST_fsm_pp0_stage3;
    static const sc_lv<12> ap_ST_fsm_pp0_stage4;
    static const sc_lv<12> ap_ST_fsm_pp0_stage5;
    static const sc_lv<12> ap_ST_fsm_pp0_stage6;
    static const sc_lv<12> ap_ST_fsm_pp0_stage7;
    static const sc_lv<12> ap_ST_fsm_pp0_stage8;
    static const sc_lv<12> ap_ST_fsm_pp0_stage9;
    static const sc_lv<12> ap_ST_fsm_state46;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_B;
    static const sc_lv<64> ap_const_lv64_C;
    static const sc_lv<64> ap_const_lv64_D;
    static const sc_lv<64> ap_const_lv64_E;
    static const sc_lv<64> ap_const_lv64_F;
    static const sc_lv<64> ap_const_lv64_10;
    static const sc_lv<64> ap_const_lv64_11;
    static const sc_lv<64> ap_const_lv64_12;
    static const sc_lv<64> ap_const_lv64_13;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_B;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_0_address0();
    void thread_a_0_0_ce0();
    void thread_a_0_10_address0();
    void thread_a_0_10_ce0();
    void thread_a_0_11_address0();
    void thread_a_0_11_ce0();
    void thread_a_0_12_address0();
    void thread_a_0_12_ce0();
    void thread_a_0_13_address0();
    void thread_a_0_13_ce0();
    void thread_a_0_14_address0();
    void thread_a_0_14_ce0();
    void thread_a_0_15_address0();
    void thread_a_0_15_ce0();
    void thread_a_0_16_address0();
    void thread_a_0_16_ce0();
    void thread_a_0_17_address0();
    void thread_a_0_17_ce0();
    void thread_a_0_18_address0();
    void thread_a_0_18_ce0();
    void thread_a_0_19_address0();
    void thread_a_0_19_ce0();
    void thread_a_0_1_address0();
    void thread_a_0_1_ce0();
    void thread_a_0_2_address0();
    void thread_a_0_2_ce0();
    void thread_a_0_3_address0();
    void thread_a_0_3_ce0();
    void thread_a_0_4_address0();
    void thread_a_0_4_ce0();
    void thread_a_0_5_address0();
    void thread_a_0_5_ce0();
    void thread_a_0_6_address0();
    void thread_a_0_6_ce0();
    void thread_a_0_7_address0();
    void thread_a_0_7_ce0();
    void thread_a_0_8_address0();
    void thread_a_0_8_ce0();
    void thread_a_0_9_address0();
    void thread_a_0_9_ce0();
    void thread_a_1_0_address0();
    void thread_a_1_0_ce0();
    void thread_a_1_10_address0();
    void thread_a_1_10_ce0();
    void thread_a_1_11_address0();
    void thread_a_1_11_ce0();
    void thread_a_1_12_address0();
    void thread_a_1_12_ce0();
    void thread_a_1_13_address0();
    void thread_a_1_13_ce0();
    void thread_a_1_14_address0();
    void thread_a_1_14_ce0();
    void thread_a_1_15_address0();
    void thread_a_1_15_ce0();
    void thread_a_1_16_address0();
    void thread_a_1_16_ce0();
    void thread_a_1_17_address0();
    void thread_a_1_17_ce0();
    void thread_a_1_18_address0();
    void thread_a_1_18_ce0();
    void thread_a_1_19_address0();
    void thread_a_1_19_ce0();
    void thread_a_1_1_address0();
    void thread_a_1_1_ce0();
    void thread_a_1_2_address0();
    void thread_a_1_2_ce0();
    void thread_a_1_3_address0();
    void thread_a_1_3_ce0();
    void thread_a_1_4_address0();
    void thread_a_1_4_ce0();
    void thread_a_1_5_address0();
    void thread_a_1_5_ce0();
    void thread_a_1_6_address0();
    void thread_a_1_6_ce0();
    void thread_a_1_7_address0();
    void thread_a_1_7_ce0();
    void thread_a_1_8_address0();
    void thread_a_1_8_ce0();
    void thread_a_1_9_address0();
    void thread_a_1_9_ce0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state46();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage0_iter1();
    void thread_ap_block_state13_pp0_stage1_iter1();
    void thread_ap_block_state14_pp0_stage2_iter1();
    void thread_ap_block_state15_pp0_stage3_iter1();
    void thread_ap_block_state16_pp0_stage4_iter1();
    void thread_ap_block_state17_pp0_stage5_iter1();
    void thread_ap_block_state18_pp0_stage6_iter1();
    void thread_ap_block_state19_pp0_stage7_iter1();
    void thread_ap_block_state20_pp0_stage8_iter1();
    void thread_ap_block_state21_pp0_stage9_iter1();
    void thread_ap_block_state22_pp0_stage0_iter2();
    void thread_ap_block_state23_pp0_stage1_iter2();
    void thread_ap_block_state24_pp0_stage2_iter2();
    void thread_ap_block_state25_pp0_stage3_iter2();
    void thread_ap_block_state26_pp0_stage4_iter2();
    void thread_ap_block_state27_pp0_stage5_iter2();
    void thread_ap_block_state28_pp0_stage6_iter2();
    void thread_ap_block_state29_pp0_stage7_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage8_iter2();
    void thread_ap_block_state31_pp0_stage9_iter2();
    void thread_ap_block_state32_pp0_stage0_iter3();
    void thread_ap_block_state33_pp0_stage1_iter3();
    void thread_ap_block_state34_pp0_stage2_iter3();
    void thread_ap_block_state35_pp0_stage3_iter3();
    void thread_ap_block_state36_pp0_stage4_iter3();
    void thread_ap_block_state37_pp0_stage5_iter3();
    void thread_ap_block_state38_pp0_stage6_iter3();
    void thread_ap_block_state39_pp0_stage7_iter3();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage8_iter3();
    void thread_ap_block_state41_pp0_stage9_iter3();
    void thread_ap_block_state42_pp0_stage0_iter4();
    void thread_ap_block_state43_pp0_stage1_iter4();
    void thread_ap_block_state44_pp0_stage2_iter4();
    void thread_ap_block_state45_pp0_stage3_iter4();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_1046_p4();
    void thread_ap_ready();
    void thread_b_0_address0();
    void thread_b_0_address1();
    void thread_b_0_ce0();
    void thread_b_0_ce1();
    void thread_b_1_address0();
    void thread_b_1_address1();
    void thread_b_1_ce0();
    void thread_b_1_ce1();
    void thread_exitcond1_fu_1315_p2();
    void thread_grp_fu_1053_p0();
    void thread_grp_fu_1053_p1();
    void thread_grp_fu_1057_p0();
    void thread_grp_fu_1057_p1();
    void thread_grp_fu_1061_p0();
    void thread_grp_fu_1061_p1();
    void thread_grp_fu_1065_p0();
    void thread_grp_fu_1065_p1();
    void thread_grp_fu_1069_p0();
    void thread_grp_fu_1069_p1();
    void thread_grp_fu_1073_p0();
    void thread_grp_fu_1073_p1();
    void thread_grp_fu_1077_p0();
    void thread_grp_fu_1077_p1();
    void thread_grp_fu_1081_p0();
    void thread_grp_fu_1081_p1();
    void thread_i_2_fu_1321_p2();
    void thread_newIndex4_fu_1385_p1();
    void thread_res_0_address0();
    void thread_res_0_ce0();
    void thread_res_0_d0();
    void thread_res_0_we0();
    void thread_res_1_address0();
    void thread_res_1_ce0();
    void thread_res_1_d0();
    void thread_res_1_we0();
    void thread_tmp_69_fu_1371_p1();
    void thread_tmp_fu_1327_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
