<head>
	<meta http-equiv="Cache-Control" content="no-cache, no-store, must-revalidate" />
	<meta http-equiv="Pragma" content="no-cache" />
	<meta http-equiv="Expires" content="0" />	
	
	<style>
		@import url('https://fonts.googleapis.com/css2?family=Lato&display=swap');
		@import url('https://fonts.googleapis.com/css2?family=Roboto:wght@500&display=swap');
		@import url('https://fonts.googleapis.com/css2?family=EB+Garamond&display=swap');
		@import url('https://fonts.googleapis.com/css2?family=Playfair+Display&display=swap');
		
		body {
				max-width:1140px;
				margin: auto;
				padding: 1em 0 5em 0;
		}

		* {
			font-family: 'Lato', sans-serif;
			color: #777;
		}
		
		h1 {
			font-family: 'Playfair Display', serif;
			color: #003383;
			font-size: 350%;
			margin: .3em 0;
		}
	
		td {
				vertical-align: top;
		}
		
		div > img {
			width: 280;
		}
		
		img + span {
			display: inline-block;
			vertical-align: top;
			margin-left: 2em;
		}
		
		img + span td {
			vertical-align: middle;
			padding-left: .5em;
		}
		
		h2 {
			font-family: 'EB Garamond', serif;
			font-weight: normal;
			color: #0c59af;
			padding: 5px;
			text-transform: uppercase;
			margin-bottom: .3em;

			background-color: white;
			background-image: linear-gradient(to right, white, #0c59af);
		}

		ol,ul {
				margin: 0;
		}

		h3 + ol,
		h3 + ul {
			padding-left: 10px;
		}

		li {
			margin-top: .5em;
		}

		h3 + div {
			line-height: 1.5em;
			margin-top: .3em;
		}

		h3 + * {
			margin-left: 40px;
		}

		h3 {			
			display: flex;
			align-items: baseline;
			padding-left: 18px;
			padding-right: 20px;
			margin: .7em 0 0 0;
			font-size: 1.2em;
		}

		h2+h3 {
			margin: 0;
		}

		h3 > *:first-child {
				font-family: 'Roboto', sans-serif;
				padding: 0;
				margin: 0;
				font-weight: 500;
				color: #222;
		}

		h3 > span {
			flex: 1;
			border-bottom: 1px dashed #9bbfff;
			margin: 0 15px;
		}

		address {
				display: inline;
			font-size: 90%;
			color: inherit;
		}	

		time {
			color: #0c59af;
			font-weight: 100;
			font-size: 90%;
		}

		h3 > dt {
			font-weight: normal;
		}

		#skills tr > td:first-child {
			text-align: right;
			font-weight: bold;
			padding-right:10px;
		}

		em {
				color:#57a6ff;
				font-style: normal;
				font-weight: normal;
		}

		u {
				font-style: oblique;
				text-decoration: none;
				color: #555;
		}

		.teach em {
				font-style: italic;
				padding-left: 5px;
				font-size: 90%;
		}

		td > h3 {
			margin-top: 0;
		}
		
		u > span {
			padding-left: .7em;
			color: #222;
		}
		
		#status {
    	font-size: large;
			margin-top: .5em;			
		}		
	</style>
</head>

<body>
<div>
	<img src="photo-farz.jpg">
	<span>
		<h1>Farzaneh Rabiee</h1>
		<table>
			<tr>
				<td><img title='My Email' src="icons/email.png"></td>
				<td><a id=email href="mailto:farzane.rabiei@ut.ac.ir">farzane.rabiei@ut.ac.ir</a></td>
			</tr>
			<tr>
				<td><img title='My GitHub' src="icons/github.png"></td>
				<td><a target='_blank' href='https://github.com/rabieifk'>https://github.com/rabieifk</a></td>
			</tr>
			<tr>
				<td><img title='My Linkedin profile' src="icons/linkedin.png"></td>
				<td><a target="_blank" href="https://www.linkedin.com/in/farzaneh-rabiei-a4207675/">https://www.linkedin.com/in/farzaneh-rabiei-a4207675/</a></td>
			</tr>
			<tr>
				<td><img title='My Residential Address' src="icons/location.png"></td>
				<td>Mountain View, CA, USA</td>
			</tr>
		</table>
	</span>
</div>
	
<p id=status>
		<br>Seeking a PhD position related to:
		<br>
		<u>
			<span>Computer Architecture, </span>
			<span>Hardware Design Flows, </span>
			<span>Storage Systems, </span>
			<span>High-performance Computing, </span>
			<span>Machine Learning </span>
		</u>
</p>
	
<h2>Education</h2>
<h3>
	<dd>University of Tehran<address>, Tehran, Iran</address></dd>
	<span></span>
	<time>2012 &ndash; 2015</time>
</h3>
<div>
	M.S. in Computer Engineering
	<br>Thesis: <u>Power consumption &amp; performance improvement techniques for phase-change memory systems</u>
	<br>GPA: 3.55 / 4
</div>

<h3> 
	<dd>Iran University of Science &amp; Technology<address>, Tehran, Iran</address></dd><span></span><time>2007 &ndash; 2012</time>
</h3>
<div>
	B.S. in Computer Engineering
	<br>Thesis: <u>Reliability in SSD (Solid-State Drive)</u>
	<br>GPA: 3.1 / 4
</div>

<h3> 
	<dd>Ashoora High School<address>, Tehran, Iran</address></dd><span></span><time>2003 &ndash; 2007</time>
</h3>
<div>
	Mathematics and Physics
	<br>GPA: 3.93 / 4 (with honors) <em>&#9733;</em>
</div>

<h2>Honors and Awards</h2>
<ul>
	<li>Ranked <em>87 among ~6,000</em> participants of the <u>nationwide</u> admission test for M.S. in computer engineering</li>
	<li>Ranked <em>901 among ~311,000</em> participants of the <u>nationwide</u> university entrance test (undergraduate)</li>
	<li>Ranked <em>first</em> in GPA among all the 2007 high school (Ashoora) graduates</li>
</ul>

<h2>Publications</h2>
<ol>
    <li>
        <b>F. Rabiee</b>, M. Kajouyan, N. Estiri, J. Fluech, M. Fazeli, A. Patooghy,<u>"<a target="_blank" href="https://ieeexplore.ieee.org/abstract/document/9155032/">Enduring Non-Volatile L1 Cache Using Low-Retention-Time STTRAM Cells</a>"</u>
        , IEEE Computer Society Annual Symposium on VLSI (ISVLSI, <em>July 2020</em>), <small>DOI: 10.1109/ISVLSI49217.2020.00066</small>
    </li>
</ol>

<h2>Research/Work Experience</h2>
  <h3>
  <dd>Micro Architecture Santa Cruz (MASC) Group</dd>
    <span></span>
    <time>Jun 2021 &ndash; Present</time>
  </h3>
	<ul>
		<li><b>LiveHD</b></li>
		<ul>
			<li>Auto-completion for module names </li>
			<li>LUT &amp N-to-1 MUX in Verilog </li>
			<li>Lgraph to Yosys JSON </li>
		</ul>
	</ul>
		
  <h3>
  <dd>R&amp;D engineer at Nasr Ltd.</dd>
    <span></span>
    <time>2013 &ndash; 2019</time>
  </h3>
	<ul>
		 <li>Developed a <b>machine-learning algorithm</b> to automatically recognize <u>distorted license plate numbers</u> (due to rain, wear, etc.) for parking lots</li>
		 <li>Developed an AMI (Alternate Mark Inversion) decoder on <u>CPLD</u> for Panasonic &#174;, Siemens &#174;, and Ericsson &#174; phone lines</li>
		 <li>Developed a Differential-Manchester decoder on <u>Spartan-III FPGA</u> for Alcatel &#174; phone lines</li>
		 <li>Implemented a customized version of the TCP protocol in the ARM-C language</li>
		 <li>Designed and implemented an IP-based voice transmitter (non-VOIP)</li>
		 <li>Designed and implemented an AMI-decoding tester on CubieBoard3</li>
	</ul>
  <h3>
  <dd>Researcher at Institute for Research in Fundamental Sciences (IPM)</dd>
  <span></span>
  <time>Summer 2019</time>
  </h3>
<ul>
   <li>Designed a high-density bloom filter based on 3D X-point memory cells and compared with conventional RAM-based bloom filters</li>
</ul>
<h3>
  <dd>Intern at Tehran Regional Power-Distribution Center</dd>
  <span></span>
  <time>Summer 2011</time>
  </h3>
<ul>
   <li>Designed and implemented an E2PROM-based smart card</li>
</ul>

<h2>Skills</h2>
<table id="skills">
	<tr>
		<td><h3><dd>Languages / Algorithms</dd></h3></td>
		<td></td>
	</tr>
	<tr>
		<td>HDL</td>
		<td>Verilog, VHDL</td>
	</tr>
	<tr>
		<td>Programming / Scripting</td>
		<td>Python, C++17, C, C#, Java, Matlab</td>
	</tr>
	<tr>
		<td>AI / Machine-Learning</td>
		<td>Q-learning, SARSA, Td Lambda, Convolutional Neural Networks (CNN), Recurrent Neural Networks (RNN)</td>
	</tr>
	<tr>
		<td><h3><dd>Tools</dd></h3></td>
		<td></td>
	</tr>
	<tr>
		<td>AI / ML Libraries</td>
		<td>Tenserflow, Pytorch, Keras, Pandas, Numpy, NLTK, scikit-learn</td>
	</tr>
	<tr>
		<td>Full System Simulators</td>
		<td>GEM5, Zsim, SimpleScalar, MARSS, Sim-SODA</td>
	</tr>
	<tr>
		<td>Memory Simulators</td>
		<td>NVSim, NVMain, DiskSim</td>
	</tr>
	<tr>
		<td>Network and Power Simulators</td>
		<td>Booksim, McPAT</td>
	</tr>
	<tr>
		<td>HDL Simulators</td>
		<td>Modelsim, Xilinx ISE, Vivado</td>
	</tr>
	<tr>
		<td>Microcontroller / DSP</td>
		<td>Codevision AVR, Keil U-vision , STM32Cube, Code Composer 6</td>
	</tr>
	<tr>
		<td>Miscellaneous</td>
		<td>Altium Designer, HSpice, LEdit, SoC Encounter</td>
	</tr>
</table>
  
<h2>Teaching</h2>
<div class="teach">
    <h3>
        <dd>Tehran Islamic Azad University,</dd><em>Lecturer</em><dt><small>, Advanced Computer Architecture</small></dt>
        <span></span>
        <time>Fall 2014</time>
    </h3>
    <h3>
        <dd>Iran University of Science and Technology,</dd><em>Teaching Assistant</em><dt><small>, Advanced Computer Architecture</small></dt>
        <span></span>
        <time>Spring 2015</time>
    </h3>
    <h3>
        <dd>Iran University of Science and Technology,</dd><em>Teaching Assistant</em><dt><small>, Advanced Computer Architecture</small></dt>
        <span></span>
        <time>Spring 2014</time>
    </h3>
    <h3>
        <dd>University of Tehran</dd>,<em>Teaching Assistant</em><dt><small>, Advanced Computer Architecture</small></dt>
        <span></span>
        <time>Spring 2013</time>
    </h3>


</div>
 
<h2>Select Courses</h2>
<table>
    <tr>
        <td>
            <h3>
                <dd>Graduate</dd>
            </h3>
            <div>  
                Advanced Computer Architecture<br>
                Parallel Processing<br>
                Fault-Tolerant Systems<br>
                Low-Power Integrated Circuits<br>
                Advanced VLSI<br>
                VHDL<br>
                Network On Chip<br>
                Testability
            </div>
        </td>
        <td>
            <h3>
                <dd>Career Training (After Masterâ€™s)</dd>
            </h3>
            <div>  
                Neural Networks and Deep Learning<br>
                Big Data<br>
                Advanced Computer Network<br>
                Multimedia Networking<br>
                Advanced Multimedia<br>
            </div>
        </td>
    </tr>

    <tr>
        <td>
            <h3>
                <dd>Undergraduate</dd>
            </h3> 
            <div>  
                Operating Systems<br>
                Microprocessors I and II<br>
                Advanced Logic Circuits<br>
                Programming Languages<br>
                VLSI<br>
                Linear Control Systems<br>
                Discrete Structures<br>
                Electrical Circuits I and II<br>
            </div>                
        </td>
    </tr>
</table>	
<h2>Select M.S. Projects</h2>
	<h3><dd>Parallel Processing</dd></h3>
		<ul>
			<li>Measurement of GPU power consumption with <b>GPGPU-Sim</b></li>
		</ul>
	<h3><dd>Parallel Processing</dd></h3>
		<ul>
			<li>Performance difference between <b>pthreads</b> and <b>OpenMP</b> running the Stereo Vision algorithm (performance, measured with <b>Parallel Studio</b>)</li>
		</ul>
	<h3><dd>Advanced Computer Architecture</dd></h3>
		<ul>
			<li>L2-cache size effect on the performance and power of multi-core processors using <b>Multi2Sim</b></li>
		</ul>

	<h3><dd>Fault Tolerance</dd></h3>
		<ul>
			<li>Estimation of power and AVF (Architectural Vulnerability Factor) for the Alpha processor running SPEC2000 using <b>SimSoda</b> and <b>WattCH</b></li>
		</ul>
	<h3><dd>Testability</dd></h3>
		<ul>
			<li>Implementation of a STUMPS-based test architecture for the MIPS processor</li>
			<li>STUMPS = Self-Testing Using MISR and Parallel SRSG (Shift Register Sequence Generator)</li>
		</ul>
	<h3><dd>VLSI</dd></h3>
		<ul>
			<li>Synthesis and Re-architecting the MIPS processor (from veilog to layout) using <b>Design Compiler</b> and <b>ModelSim</b></li>
		</ul>
	<h3><dd>Low power</dd></h3>
		<ul>
			<li>Exploration of gate-level techniques for low-power circuit design using <b>HSpice</b> and <b>Design Compiler</b></li>
		</ul>
</body>
