# 2.3 ÁúüÁêÜÂÄ§Ë°®„Å®Ê≥¢ÂΩ¢„Å´„Çà„ÇãË´ñÁêÜÂãï‰Ωú„ÅÆÊ§úË®º  
# 2.3 Logic Verification Using Truth Tables and Timing Diagrams

---

## üéØ Êú¨ÁØÄ„ÅÆ„Å≠„Çâ„ÅÑÔΩúGoal of This Section

Êú¨ÁØÄ„Åß„ÅØ„ÄÅË´ñÁêÜÂõûË∑Ø„ÅÆÊ≠£„Åó„ÅÑÂãï‰Ωú„ÇíÁ¢∫Ë™ç„Åô„Çã„Åü„ÇÅ„ÅÆÂü∫Êú¨ÁöÑ„Å™ÊñπÊ≥ï„Å®„Åó„Å¶„ÄÅ  
**ÁúüÁêÜÂÄ§Ë°®ÔºàTruth TableÔºâ** „Å® **„Çø„Ç§„Éü„É≥„Ç∞Ê≥¢ÂΩ¢ÔºàTiming DiagramÔºâ** „ÇíÁî®„ÅÑ„ÅüÊ§úË®ºÊñπÊ≥ï„ÇíÂ≠¶„Å≥„Åæ„Åô„ÄÇ  
> In this section, we learn how to verify logic circuits using **truth tables** and **timing diagrams**‚Äîessential tools for validating digital behavior.

---

## üìã ÁúüÁêÜÂÄ§Ë°®„ÅÆÂü∫Êú¨ÔΩúBasics of Truth Tables

ÁµÑ„ÅøÂêà„Çè„ÅõË´ñÁêÜÂõûË∑Ø„Åß„ÅØ„ÄÅ„Åô„Åπ„Å¶„ÅÆÂÖ•Âäõ„Éë„Çø„Éº„É≥„Å´ÂØæ„Åó„Å¶Âá∫Âäõ„Åå‰∏ÄÊÑè„Å´ÂÆö„Åæ„Çä„Åæ„Åô„ÄÇ  
„Åù„ÅÆÂØæÂøúÈñ¢‰øÇ„Çí‰∏ÄË¶ßÂåñ„Åó„Åü„ÇÇ„ÅÆ„Åå **ÁúüÁêÜÂÄ§Ë°®ÔºàTruth TableÔºâ** „Åß„Åô„ÄÇ  
> A combinational circuit‚Äôs output is uniquely defined for every input pattern.  
> A **truth table** provides a complete listing of these input‚Äìoutput relationships.

### ‚úÖ ‰æãÔºö2ÂÖ•ÂäõAND„Ç≤„Éº„ÉàÔΩúExample: 2-input AND Gate

| A | B | Y = A„ÉªB |
|---|---|----------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

---

## ‚è± „Çø„Ç§„Éü„É≥„Ç∞Ê≥¢ÂΩ¢„ÅÆË™≠„ÅøÊñπÔΩúReading Timing Diagrams

„Çø„Ç§„Éü„É≥„Ç∞Ê≥¢ÂΩ¢„ÅØ„ÄÅ**ÊôÇÈñìËª∏„Å´Ê≤ø„Å£„ÅüÂÖ•ÂäõÂ§âÂåñ„Å®Âá∫ÂäõÂøúÁ≠î„ÅÆË¶ñË¶öË°®Áèæ**„Åß„Åô„ÄÇ  
„Éá„Ç∏„Çø„É´„Åß„ÅØ `"0"` „ÅØ LowÔºàGNDÔºâ„ÄÅ`"1"` „ÅØ HighÔºàVDDÔºâ„Å®„Åó„Å¶Êèè„Åã„Çå„Åæ„Åô„ÄÇ  
> Timing diagrams visualize input transitions and output responses over time.  
> "0" = Low (GND), "1" = High (VDD)

### üìà ‰æãÔºöAND„Ç≤„Éº„Éà„ÅÆ„Çø„Ç§„Éü„É≥„Ç∞Ê≥¢ÂΩ¢ÔΩúExample: AND Gate Waveform

> Âõ≥2.3-2ÔºöAND„Ç≤„Éº„Éà„ÅÆ„Çø„Ç§„Éü„É≥„Ç∞Ê≥¢ÂΩ¢  
> `![Âõ≥2.3-2 AND„Ç≤„Éº„ÉàÊ≥¢ÂΩ¢](./images/chapter2_and_waveform.png)`

- A, B „Åå„Å®„ÇÇ„Å´ HighÔºà1Ôºâ„Å´„Å™„Çã„Çø„Ç§„Éü„É≥„Ç∞„Åß„ÅÆ„ÅøÂá∫ÂäõY„Åå High„ÄÇ  
- Âá∫ÂäõÈÅ∑Áßª„ÅÆÁû¨Èñì„ÇÑÈÅÖÂª∂ÊôÇÈñì„ÇíË¶ã„Çã„Åì„Å®„Åß„ÄÅ**Âãï‰Ωú„ÅÆÊ≠£ÂΩìÊÄß„Å®ÂõûË∑Ø„ÅÆÂøúÁ≠îÊÄß**„ÇíË©ï‰æ°„Åß„Åç„Åæ„Åô„ÄÇ  
> Output Y becomes High only when both A and B are High.  
> By observing transition timing, we can verify logic and response behavior.

---

## üëÄ Ê≥¢ÂΩ¢„Åã„ÇâË´ñÁêÜÊ©üËÉΩ„ÇíË™≠„ÅøÂèñ„ÇãË®ìÁ∑¥ÔΩúPractice: Deriving Logic from Waveforms

Ê≥¢ÂΩ¢„Åã„Çâ‰ª•‰∏ã„ÅÆË¶≥ÁÇπ„ÅßË´ñÁêÜÊ©üËÉΩ„ÇíÊé®Ê∏¨„Åô„ÇãË®ìÁ∑¥„ÇíË°å„ÅÑ„Åæ„Åô„ÄÇ  
> Practice reading waveforms by observing the following aspects:

- „Å©„ÅÆÂÖ•ÂäõÂ§âÂåñ„ÅßÂá∫Âäõ„ÅåÂ§âÂåñ„Åó„Åü„Åã  
- High/Low „Åå„Å©„Çå„Åè„Çâ„ÅÑÁ∂ö„ÅÑ„Å¶„ÅÑ„Çã„Åã  
- Âêå„ÅòÂÖ•ÂäõÂ§âÂåñ„Å´ÂØæ„Åó„Å¶Âá∫Âäõ„Åå‰∏ÄË≤´„Åó„Å¶„ÅÑ„Çã„Åã  
> - Which input caused output changes?  
> - How long are the High/Low periods?  
> - Is the behavior consistent across cycles?

### üìà XOR„Ç≤„Éº„Éà„ÅÆ‰æãÔΩúXOR Gate Example

> Âõ≥2.3-3ÔºöXOR„Ç≤„Éº„Éà„ÅÆ„Çø„Ç§„Éü„É≥„Ç∞Ê≥¢ÂΩ¢Ôºà‰ª£Ë°®‰æãÔºâ  
> `![Âõ≥2.3-3 XOR„Ç≤„Éº„ÉàÊ≥¢ÂΩ¢](./images/chapter2_xor_waveform.png)`

---

## üîÅ ÂÆüË∑µÔºöË§áÊï∞„Ç≤„Éº„Éà„ÅÆÁµÑÂêà„ÅõÔΩúPractice: Combined Logic Circuits

Ë§áÈõë„Å™ÂõûË∑Ø„Åß„ÅØ„ÄÅ**‰∏≠Èñì‰ø°Âè∑Ôºàinternal nodesÔºâ**„ÇíÂê´„ÇÅ„Å¶Ëß£Êûê„ÅåÂøÖË¶Å„Åß„Åô„ÄÇ  
ÁúüÁêÜÂÄ§Ë°®„ÇÑÊ≥¢ÂΩ¢„Å´„Åä„Åë„Çã„Åô„Åπ„Å¶„ÅÆ„Éé„Éº„Éâ„ÅÆÊåôÂãï„ÇíÁ¢∫Ë™ç„Åó„Åæ„Åó„Çá„ÅÜ„ÄÇ  
> In more complex logic, intermediate signals must also be verified.  
> Use both truth tables and waveforms to analyze full circuit behavior.

### üìà AND‚ÄìXOR Ë§áÂêàÂõûË∑Ø„ÅÆÊ≥¢ÂΩ¢ÔΩúTiming Diagram: AND‚ÄìXOR Composite

> Âõ≥2.3-4ÔºöAND‚ÄìXORË§áÂêàÂõûË∑Ø„ÅÆÊ≥¢ÂΩ¢  
> `![Âõ≥2.3-4 AND‚ÄìXORË§áÂêàÂõûË∑ØÊ≥¢ÂΩ¢](./images/chapter2_and_xor_waveform.png)`

---

## ‚úÖ „Åæ„Å®„ÇÅÔΩúSummary

| üáØüáµ Êó•Êú¨Ë™û | üá∫üá∏ English |
|----------|------------|
| ÁúüÁêÜÂÄ§Ë°®„ÅØ„ÄÅ**Ë´ñÁêÜÂõûË∑Ø„ÅÆÂÖ®ÂÖ•Âäõ„Éë„Çø„Éº„É≥„Å´ÂØæ„Åô„ÇãÂá∫Âäõ„ÅÆÂÆöÁæ©Ë°®**„Åß„Åô„ÄÇ | A **truth table** lists outputs for all possible input combinations. |
| „Çø„Ç§„Éü„É≥„Ç∞Ê≥¢ÂΩ¢„ÅØ„ÄÅ**ÂõûË∑Ø„ÅÆÂøúÁ≠îÊÄß„ÉªÂãï‰ΩúÁ¢∫Ë™ç„Å´ÊúâÂäπ„Å™ÂèØË¶ñÂåñÊâãÊÆµ**„Åß„Åô„ÄÇ | A **timing diagram** allows verification of temporal response and delay. |
| **Ë´ñÁêÜÂºè ‚Üí ÁúüÁêÜÂÄ§Ë°® ‚Üí Ê≥¢ÂΩ¢**„Å®„ÅÑ„ÅÜÊµÅ„Çå„ÅßÁêÜËß£„ÇíÊ∑±„ÇÅ„Åæ„Åô„ÄÇ | Follow the logic: **equation ‚Üí truth table ‚Üí waveform** for solid understanding. |

---

üìé **Ê¨°ÁØÄ„Å∏Ôºö[`2.4_mux_and_selector.md`](./2.4_mux_and_selector.md)**  
> **Next:** Multiplexers and selectors in digital logic

---

[‚Üê Êàª„Çã / Back to Chapter 2: Combinational Logic Top](./README.md)

