text,level,conf,height
,1,-1.0,684
,2,-1.0,393
,3,-1.0,393
,4,-1.0,393
 ,5,95.0,393
,2,-1.0,54
,3,-1.0,54
,4,-1.0,26
Eduardo,5,96.648651,20
Augusto,5,93.183983,25
Bezerra,5,90.450012,19
,4,-1.0,25
Djones,5,92.968025,33
Vinicius,5,93.263153,19
Lettnin,5,75.324875,19
,2,-1.0,155
,3,-1.0,155
,4,-1.0,55
Synthesizable,5,91.381668,55
,4,-1.0,53
VHDL,5,96.484818,41
Design,5,96.939896,53
,4,-1.0,43
for,5,96.989433,43
FPGAs,5,95.57666,41
,2,-1.0,34
,3,-1.0,34
,4,-1.0,34
a,5,89.109589,29
Springer,5,96.124557,31
,2,-1.0,4
,3,-1.0,4
,4,-1.0,4
 ,5,95.0,4
