{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1369661418042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1369661418045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 15:30:17 2013 " "Processing started: Mon May 27 15:30:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1369661418045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1369661418045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_modes_test -c lcd_modes_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_modes_test -c lcd_modes_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1369661418045 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1369661419923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-main " "Found design unit 1: LCD-main" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/08_lcd/lcd.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369661421693 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/08_lcd/lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369661421693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369661421693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_modes_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_modes_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_modes_test " "Found entity 1: lcd_modes_test" {  } { { "lcd_modes_test.bdf" "" { Schematic "/home/basti/Documenti/uni/PSE2013/altera/08_lcd/lcd_modes_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369661421696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369661421696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spiker_50kHz-behavior " "Found design unit 1: spiker_50kHz-behavior" {  } { { "clk_div.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/08_lcd/clk_div.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369661421698 ""} { "Info" "ISGN_ENTITY_NAME" "1 spiker_50kHz " "Found entity 1: spiker_50kHz" {  } { { "clk_div.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/08_lcd/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369661421698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369661421698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_modes_test " "Elaborating entity \"lcd_modes_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1369661422854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:inst4 " "Elaborating entity \"LCD\" for hierarchy \"LCD:inst4\"" {  } { { "lcd_modes_test.bdf" "inst4" { Schematic "/home/basti/Documenti/uni/PSE2013/altera/08_lcd/lcd_modes_test.bdf" { { 216 424 632 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1369661422861 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "chars_string_display lcd.vhd(54) " "VHDL Signal Declaration warning at lcd.vhd(54): used explicit default value for signal \"chars_string_display\" because signal was never assigned a value" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/08_lcd/lcd.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1369661422867 "|lcd_modes_test|LCD:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spiker_50kHz spiker_50kHz:inst " "Elaborating entity \"spiker_50kHz\" for hierarchy \"spiker_50kHz:inst\"" {  } { { "lcd_modes_test.bdf" "inst" { Schematic "/home/basti/Documenti/uni/PSE2013/altera/08_lcd/lcd_modes_test.bdf" { { 72 240 384 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1369661422985 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/08_lcd/lcd.vhd" 23 -1 0 } } { "lcd.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/08_lcd/lcd.vhd" 82 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1369661425149 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1369661425150 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "lcd_modes_test.bdf" "" { Schematic "/home/basti/Documenti/uni/PSE2013/altera/08_lcd/lcd_modes_test.bdf" { { 288 808 984 304 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1369661425442 "|lcd_modes_test|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "lcd_modes_test.bdf" "" { Schematic "/home/basti/Documenti/uni/PSE2013/altera/08_lcd/lcd_modes_test.bdf" { { 304 808 984 320 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1369661425442 "|lcd_modes_test|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1369661425442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1369661425785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1369661427050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1369661427050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1369661427158 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1369661427158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1369661427158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1369661427158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1369661427192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 15:30:27 2013 " "Processing ended: Mon May 27 15:30:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1369661427192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1369661427192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1369661427192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1369661427192 ""}
