// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="scharr_accel_scharr_accel,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.268000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=18,HLS_SYN_DSP=0,HLS_SYN_FF=6424,HLS_SYN_LUT=8333,HLS_VERSION=2023_1}" *)

module scharr_accel (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        img_inp_TDATA,
        img_inp_TKEEP,
        img_inp_TSTRB,
        img_inp_TUSER,
        img_inp_TLAST,
        img_inp_TID,
        img_inp_TDEST,
        img_out_TDATA,
        img_out_TKEEP,
        img_out_TSTRB,
        img_out_TUSER,
        img_out_TLAST,
        img_out_TID,
        img_out_TDEST,
        img_inp_TVALID,
        img_inp_TREADY,
        img_out_TVALID,
        img_out_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [23:0] img_inp_TDATA;
input  [2:0] img_inp_TKEEP;
input  [2:0] img_inp_TSTRB;
input  [0:0] img_inp_TUSER;
input  [0:0] img_inp_TLAST;
input  [0:0] img_inp_TID;
input  [0:0] img_inp_TDEST;
output  [7:0] img_out_TDATA;
output  [0:0] img_out_TKEEP;
output  [0:0] img_out_TSTRB;
output  [0:0] img_out_TUSER;
output  [0:0] img_out_TLAST;
output  [0:0] img_out_TID;
output  [0:0] img_out_TDEST;
input   img_inp_TVALID;
output   img_inp_TREADY;
output   img_out_TVALID;
input   img_out_TREADY;

 reg    ap_rst_n_inv;
wire   [31:0] alpha;
wire   [31:0] shift;
wire   [31:0] rows;
wire   [31:0] cols;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [31:0] entry_proc_U0_alpha_c_din;
wire    entry_proc_U0_alpha_c_write;
wire   [31:0] entry_proc_U0_shift_c_din;
wire    entry_proc_U0_shift_c_write;
wire    Block_entry2_proc_U0_ap_start;
wire    Block_entry2_proc_U0_ap_done;
wire    Block_entry2_proc_U0_ap_continue;
wire    Block_entry2_proc_U0_ap_idle;
wire    Block_entry2_proc_U0_ap_ready;
wire   [31:0] Block_entry2_proc_U0_ap_return_0;
wire   [31:0] Block_entry2_proc_U0_ap_return_1;
wire   [31:0] Block_entry2_proc_U0_ap_return_2;
wire   [31:0] Block_entry2_proc_U0_ap_return_3;
wire   [31:0] Block_entry2_proc_U0_ap_return_4;
wire   [31:0] Block_entry2_proc_U0_ap_return_5;
wire   [31:0] Block_entry2_proc_U0_ap_return_6;
wire   [31:0] Block_entry2_proc_U0_ap_return_7;
wire    ap_channel_done_in_mat_cols_c15_channel;
wire    in_mat_cols_c15_channel_full_n;
reg    ap_sync_reg_channel_write_in_mat_cols_c15_channel;
wire    ap_sync_channel_write_in_mat_cols_c15_channel;
wire    ap_channel_done_in_mat_rows_c14_channel;
wire    in_mat_rows_c14_channel_full_n;
reg    ap_sync_reg_channel_write_in_mat_rows_c14_channel;
wire    ap_sync_channel_write_in_mat_rows_c14_channel;
wire    ap_channel_done_dst_1_cols_channel;
wire    dst_1_cols_channel_full_n;
reg    ap_sync_reg_channel_write_dst_1_cols_channel;
wire    ap_sync_channel_write_dst_1_cols_channel;
wire    ap_channel_done_dst_1_rows_channel;
wire    dst_1_rows_channel_full_n;
reg    ap_sync_reg_channel_write_dst_1_rows_channel;
wire    ap_sync_channel_write_dst_1_rows_channel;
wire    ap_channel_done_p_dst_cols_channel;
wire    p_dst_cols_channel_full_n;
reg    ap_sync_reg_channel_write_p_dst_cols_channel;
wire    ap_sync_channel_write_p_dst_cols_channel;
wire    ap_channel_done_p_dst_rows_channel;
wire    p_dst_rows_channel_full_n;
reg    ap_sync_reg_channel_write_p_dst_rows_channel;
wire    ap_sync_channel_write_p_dst_rows_channel;
wire    ap_channel_done_p_dstgx_cols_channel;
wire    p_dstgx_cols_channel_full_n;
reg    ap_sync_reg_channel_write_p_dstgx_cols_channel;
wire    ap_sync_channel_write_p_dstgx_cols_channel;
wire    ap_channel_done_p_dstgx_rows_channel;
wire    p_dstgx_rows_channel_full_n;
reg    ap_sync_reg_channel_write_p_dstgx_rows_channel;
wire    ap_sync_channel_write_p_dstgx_rows_channel;
wire    axis2xfMat_24_16_2160_3840_1_U0_ap_start;
wire    axis2xfMat_24_16_2160_3840_1_U0_ap_done;
wire    axis2xfMat_24_16_2160_3840_1_U0_ap_continue;
wire    axis2xfMat_24_16_2160_3840_1_U0_ap_idle;
wire    axis2xfMat_24_16_2160_3840_1_U0_ap_ready;
wire    axis2xfMat_24_16_2160_3840_1_U0_start_out;
wire    axis2xfMat_24_16_2160_3840_1_U0_start_write;
wire    axis2xfMat_24_16_2160_3840_1_U0_img_inp_TREADY;
wire   [23:0] axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din;
wire    axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_write;
wire   [31:0] axis2xfMat_24_16_2160_3840_1_U0_in_mat_rows_c_din;
wire    axis2xfMat_24_16_2160_3840_1_U0_in_mat_rows_c_write;
wire   [31:0] axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_din;
wire    axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write;
wire    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start;
wire    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_done;
wire    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_continue;
wire    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_idle;
wire    Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_ready;
wire    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_rows_read;
wire    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read;
wire    Scharr_0_16_0_2160_3840_1_2_2_2_U0_in_mat_data_read;
wire   [7:0] Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_din;
wire    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_write;
wire   [7:0] Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_din;
wire    Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write;
wire    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_start;
wire    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_done;
wire    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_continue;
wire    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_idle;
wire    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready;
wire    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dstgx_data_read;
wire    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dstgy_data_read;
wire   [15:0] accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din;
wire    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_write;
wire    accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read;
wire    convertTo_2_0_2160_3840_1_2_2_8_U0_ap_start;
wire    convertTo_2_0_2160_3840_1_2_2_8_U0_ap_done;
wire    convertTo_2_0_2160_3840_1_2_2_8_U0_ap_continue;
wire    convertTo_2_0_2160_3840_1_2_2_8_U0_ap_idle;
wire    convertTo_2_0_2160_3840_1_2_2_8_U0_ap_ready;
wire    convertTo_2_0_2160_3840_1_2_2_8_U0_p_dst_data_read;
wire   [7:0] convertTo_2_0_2160_3840_1_2_2_8_U0_dst_1_data_din;
wire    convertTo_2_0_2160_3840_1_2_2_8_U0_dst_1_data_write;
wire    convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read;
wire    xfMat2axis_8_0_2160_3840_1_U0_ap_start;
wire    xfMat2axis_8_0_2160_3840_1_U0_ap_done;
wire    xfMat2axis_8_0_2160_3840_1_U0_ap_continue;
wire    xfMat2axis_8_0_2160_3840_1_U0_ap_idle;
wire    xfMat2axis_8_0_2160_3840_1_U0_ap_ready;
wire    xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read;
wire   [7:0] xfMat2axis_8_0_2160_3840_1_U0_img_out_TDATA;
wire    xfMat2axis_8_0_2160_3840_1_U0_img_out_TVALID;
wire   [0:0] xfMat2axis_8_0_2160_3840_1_U0_img_out_TKEEP;
wire   [0:0] xfMat2axis_8_0_2160_3840_1_U0_img_out_TSTRB;
wire   [0:0] xfMat2axis_8_0_2160_3840_1_U0_img_out_TUSER;
wire   [0:0] xfMat2axis_8_0_2160_3840_1_U0_img_out_TLAST;
wire   [0:0] xfMat2axis_8_0_2160_3840_1_U0_img_out_TID;
wire   [0:0] xfMat2axis_8_0_2160_3840_1_U0_img_out_TDEST;
wire    alpha_c_full_n;
wire   [31:0] alpha_c_dout;
wire   [3:0] alpha_c_num_data_valid;
wire   [3:0] alpha_c_fifo_cap;
wire    alpha_c_empty_n;
wire    shift_c_full_n;
wire   [31:0] shift_c_dout;
wire   [3:0] shift_c_num_data_valid;
wire   [3:0] shift_c_fifo_cap;
wire    shift_c_empty_n;
wire   [31:0] p_dstgx_rows_channel_dout;
wire   [2:0] p_dstgx_rows_channel_num_data_valid;
wire   [2:0] p_dstgx_rows_channel_fifo_cap;
wire    p_dstgx_rows_channel_empty_n;
wire   [31:0] p_dstgx_cols_channel_dout;
wire   [2:0] p_dstgx_cols_channel_num_data_valid;
wire   [2:0] p_dstgx_cols_channel_fifo_cap;
wire    p_dstgx_cols_channel_empty_n;
wire   [31:0] p_dst_rows_channel_dout;
wire   [3:0] p_dst_rows_channel_num_data_valid;
wire   [3:0] p_dst_rows_channel_fifo_cap;
wire    p_dst_rows_channel_empty_n;
wire   [31:0] p_dst_cols_channel_dout;
wire   [3:0] p_dst_cols_channel_num_data_valid;
wire   [3:0] p_dst_cols_channel_fifo_cap;
wire    p_dst_cols_channel_empty_n;
wire   [31:0] dst_1_rows_channel_dout;
wire   [3:0] dst_1_rows_channel_num_data_valid;
wire   [3:0] dst_1_rows_channel_fifo_cap;
wire    dst_1_rows_channel_empty_n;
wire   [31:0] dst_1_cols_channel_dout;
wire   [3:0] dst_1_cols_channel_num_data_valid;
wire   [3:0] dst_1_cols_channel_fifo_cap;
wire    dst_1_cols_channel_empty_n;
wire   [31:0] in_mat_rows_c14_channel_dout;
wire   [1:0] in_mat_rows_c14_channel_num_data_valid;
wire   [1:0] in_mat_rows_c14_channel_fifo_cap;
wire    in_mat_rows_c14_channel_empty_n;
wire   [31:0] in_mat_cols_c15_channel_dout;
wire   [1:0] in_mat_cols_c15_channel_num_data_valid;
wire   [1:0] in_mat_cols_c15_channel_fifo_cap;
wire    in_mat_cols_c15_channel_empty_n;
wire    in_mat_data_full_n;
wire   [23:0] in_mat_data_dout;
wire   [1:0] in_mat_data_num_data_valid;
wire   [1:0] in_mat_data_fifo_cap;
wire    in_mat_data_empty_n;
wire    in_mat_rows_c_full_n;
wire   [31:0] in_mat_rows_c_dout;
wire   [1:0] in_mat_rows_c_num_data_valid;
wire   [1:0] in_mat_rows_c_fifo_cap;
wire    in_mat_rows_c_empty_n;
wire    in_mat_cols_c_full_n;
wire   [31:0] in_mat_cols_c_dout;
wire   [1:0] in_mat_cols_c_num_data_valid;
wire   [1:0] in_mat_cols_c_fifo_cap;
wire    in_mat_cols_c_empty_n;
wire    p_dstgx_data_full_n;
wire   [7:0] p_dstgx_data_dout;
wire   [1:0] p_dstgx_data_num_data_valid;
wire   [1:0] p_dstgx_data_fifo_cap;
wire    p_dstgx_data_empty_n;
wire    p_dstgy_data_full_n;
wire   [7:0] p_dstgy_data_dout;
wire   [1:0] p_dstgy_data_num_data_valid;
wire   [1:0] p_dstgy_data_fifo_cap;
wire    p_dstgy_data_empty_n;
wire    p_dst_data_full_n;
wire   [15:0] p_dst_data_dout;
wire   [1:0] p_dst_data_num_data_valid;
wire   [1:0] p_dst_data_fifo_cap;
wire    p_dst_data_empty_n;
wire    dst_1_data_full_n;
wire   [7:0] dst_1_data_dout;
wire   [1:0] dst_1_data_num_data_valid;
wire   [1:0] dst_1_data_fifo_cap;
wire    dst_1_data_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_Block_entry2_proc_U0_ap_ready;
wire    ap_sync_Block_entry2_proc_U0_ap_ready;
wire   [0:0] start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_din;
wire    start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n;
wire   [0:0] start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_dout;
wire    start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_in_mat_cols_c15_channel = 1'b0;
#0 ap_sync_reg_channel_write_in_mat_rows_c14_channel = 1'b0;
#0 ap_sync_reg_channel_write_dst_1_cols_channel = 1'b0;
#0 ap_sync_reg_channel_write_dst_1_rows_channel = 1'b0;
#0 ap_sync_reg_channel_write_p_dst_cols_channel = 1'b0;
#0 ap_sync_reg_channel_write_p_dst_rows_channel = 1'b0;
#0 ap_sync_reg_channel_write_p_dstgx_cols_channel = 1'b0;
#0 ap_sync_reg_channel_write_p_dstgx_rows_channel = 1'b0;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Block_entry2_proc_U0_ap_ready = 1'b0;
end

scharr_accel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .alpha(alpha),
    .shift(shift),
    .rows(rows),
    .cols(cols),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

scharr_accel_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .alpha(alpha),
    .alpha_c_din(entry_proc_U0_alpha_c_din),
    .alpha_c_num_data_valid(alpha_c_num_data_valid),
    .alpha_c_fifo_cap(alpha_c_fifo_cap),
    .alpha_c_full_n(alpha_c_full_n),
    .alpha_c_write(entry_proc_U0_alpha_c_write),
    .shift(shift),
    .shift_c_din(entry_proc_U0_shift_c_din),
    .shift_c_num_data_valid(shift_c_num_data_valid),
    .shift_c_fifo_cap(shift_c_fifo_cap),
    .shift_c_full_n(shift_c_full_n),
    .shift_c_write(entry_proc_U0_shift_c_write)
);

scharr_accel_Block_entry2_proc Block_entry2_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry2_proc_U0_ap_start),
    .ap_done(Block_entry2_proc_U0_ap_done),
    .ap_continue(Block_entry2_proc_U0_ap_continue),
    .ap_idle(Block_entry2_proc_U0_ap_idle),
    .ap_ready(Block_entry2_proc_U0_ap_ready),
    .rows(rows),
    .cols(cols),
    .ap_return_0(Block_entry2_proc_U0_ap_return_0),
    .ap_return_1(Block_entry2_proc_U0_ap_return_1),
    .ap_return_2(Block_entry2_proc_U0_ap_return_2),
    .ap_return_3(Block_entry2_proc_U0_ap_return_3),
    .ap_return_4(Block_entry2_proc_U0_ap_return_4),
    .ap_return_5(Block_entry2_proc_U0_ap_return_5),
    .ap_return_6(Block_entry2_proc_U0_ap_return_6),
    .ap_return_7(Block_entry2_proc_U0_ap_return_7)
);

scharr_accel_axis2xfMat_24_16_2160_3840_1_s axis2xfMat_24_16_2160_3840_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(axis2xfMat_24_16_2160_3840_1_U0_ap_start),
    .start_full_n(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
    .ap_done(axis2xfMat_24_16_2160_3840_1_U0_ap_done),
    .ap_continue(axis2xfMat_24_16_2160_3840_1_U0_ap_continue),
    .ap_idle(axis2xfMat_24_16_2160_3840_1_U0_ap_idle),
    .ap_ready(axis2xfMat_24_16_2160_3840_1_U0_ap_ready),
    .start_out(axis2xfMat_24_16_2160_3840_1_U0_start_out),
    .start_write(axis2xfMat_24_16_2160_3840_1_U0_start_write),
    .img_inp_TDATA(img_inp_TDATA),
    .img_inp_TVALID(img_inp_TVALID),
    .img_inp_TREADY(axis2xfMat_24_16_2160_3840_1_U0_img_inp_TREADY),
    .img_inp_TKEEP(img_inp_TKEEP),
    .img_inp_TSTRB(img_inp_TSTRB),
    .img_inp_TUSER(img_inp_TUSER),
    .img_inp_TLAST(img_inp_TLAST),
    .img_inp_TID(img_inp_TID),
    .img_inp_TDEST(img_inp_TDEST),
    .p_read(in_mat_rows_c14_channel_dout),
    .p_read1(in_mat_cols_c15_channel_dout),
    .in_mat_data_din(axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din),
    .in_mat_data_num_data_valid(in_mat_data_num_data_valid),
    .in_mat_data_fifo_cap(in_mat_data_fifo_cap),
    .in_mat_data_full_n(in_mat_data_full_n),
    .in_mat_data_write(axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_write),
    .in_mat_rows_c_din(axis2xfMat_24_16_2160_3840_1_U0_in_mat_rows_c_din),
    .in_mat_rows_c_num_data_valid(in_mat_rows_c_num_data_valid),
    .in_mat_rows_c_fifo_cap(in_mat_rows_c_fifo_cap),
    .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
    .in_mat_rows_c_write(axis2xfMat_24_16_2160_3840_1_U0_in_mat_rows_c_write),
    .in_mat_cols_c_din(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_din),
    .in_mat_cols_c_num_data_valid(in_mat_cols_c_num_data_valid),
    .in_mat_cols_c_fifo_cap(in_mat_cols_c_fifo_cap),
    .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
    .in_mat_cols_c_write(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write)
);

scharr_accel_Scharr_0_16_0_2160_3840_1_2_2_2_s Scharr_0_16_0_2160_3840_1_2_2_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start),
    .ap_done(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_done),
    .ap_continue(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_continue),
    .ap_idle(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_idle),
    .ap_ready(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_ready),
    .p_src_mat_rows_dout(in_mat_rows_c_dout),
    .p_src_mat_rows_num_data_valid(in_mat_rows_c_num_data_valid),
    .p_src_mat_rows_fifo_cap(in_mat_rows_c_fifo_cap),
    .p_src_mat_rows_empty_n(in_mat_rows_c_empty_n),
    .p_src_mat_rows_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_rows_read),
    .p_src_mat_cols_dout(in_mat_cols_c_dout),
    .p_src_mat_cols_num_data_valid(in_mat_cols_c_num_data_valid),
    .p_src_mat_cols_fifo_cap(in_mat_cols_c_fifo_cap),
    .p_src_mat_cols_empty_n(in_mat_cols_c_empty_n),
    .p_src_mat_cols_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read),
    .in_mat_data_dout(in_mat_data_dout),
    .in_mat_data_num_data_valid(in_mat_data_num_data_valid),
    .in_mat_data_fifo_cap(in_mat_data_fifo_cap),
    .in_mat_data_empty_n(in_mat_data_empty_n),
    .in_mat_data_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_in_mat_data_read),
    .p_dstgx_data_din(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_din),
    .p_dstgx_data_num_data_valid(p_dstgx_data_num_data_valid),
    .p_dstgx_data_fifo_cap(p_dstgx_data_fifo_cap),
    .p_dstgx_data_full_n(p_dstgx_data_full_n),
    .p_dstgx_data_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_write),
    .p_dstgy_data_din(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_din),
    .p_dstgy_data_num_data_valid(p_dstgy_data_num_data_valid),
    .p_dstgy_data_fifo_cap(p_dstgy_data_fifo_cap),
    .p_dstgy_data_full_n(p_dstgy_data_full_n),
    .p_dstgy_data_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write)
);

scharr_accel_accumulateWeighted_0_2_2160_3840_1_2_2_2_s accumulateWeighted_0_2_2160_3840_1_2_2_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_start),
    .ap_done(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_done),
    .ap_continue(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_continue),
    .ap_idle(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_idle),
    .ap_ready(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready),
    .p_read(p_dstgx_rows_channel_dout),
    .p_read1(p_dstgx_cols_channel_dout),
    .p_dstgx_data_dout(p_dstgx_data_dout),
    .p_dstgx_data_num_data_valid(p_dstgx_data_num_data_valid),
    .p_dstgx_data_fifo_cap(p_dstgx_data_fifo_cap),
    .p_dstgx_data_empty_n(p_dstgx_data_empty_n),
    .p_dstgx_data_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dstgx_data_read),
    .p_dstgy_data_dout(p_dstgy_data_dout),
    .p_dstgy_data_num_data_valid(p_dstgy_data_num_data_valid),
    .p_dstgy_data_fifo_cap(p_dstgy_data_fifo_cap),
    .p_dstgy_data_empty_n(p_dstgy_data_empty_n),
    .p_dstgy_data_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dstgy_data_read),
    .p_dst_data_din(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din),
    .p_dst_data_num_data_valid(p_dst_data_num_data_valid),
    .p_dst_data_fifo_cap(p_dst_data_fifo_cap),
    .p_dst_data_full_n(p_dst_data_full_n),
    .p_dst_data_write(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_write),
    .alpha_dout(alpha_c_dout),
    .alpha_num_data_valid(alpha_c_num_data_valid),
    .alpha_fifo_cap(alpha_c_fifo_cap),
    .alpha_empty_n(alpha_c_empty_n),
    .alpha_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read)
);

scharr_accel_convertTo_2_0_2160_3840_1_2_2_8 convertTo_2_0_2160_3840_1_2_2_8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(convertTo_2_0_2160_3840_1_2_2_8_U0_ap_start),
    .ap_done(convertTo_2_0_2160_3840_1_2_2_8_U0_ap_done),
    .ap_continue(convertTo_2_0_2160_3840_1_2_2_8_U0_ap_continue),
    .ap_idle(convertTo_2_0_2160_3840_1_2_2_8_U0_ap_idle),
    .ap_ready(convertTo_2_0_2160_3840_1_2_2_8_U0_ap_ready),
    .p_read(p_dst_rows_channel_dout),
    .p_read1(p_dst_cols_channel_dout),
    .p_dst_data_dout(p_dst_data_dout),
    .p_dst_data_num_data_valid(p_dst_data_num_data_valid),
    .p_dst_data_fifo_cap(p_dst_data_fifo_cap),
    .p_dst_data_empty_n(p_dst_data_empty_n),
    .p_dst_data_read(convertTo_2_0_2160_3840_1_2_2_8_U0_p_dst_data_read),
    .dst_1_data_din(convertTo_2_0_2160_3840_1_2_2_8_U0_dst_1_data_din),
    .dst_1_data_num_data_valid(dst_1_data_num_data_valid),
    .dst_1_data_fifo_cap(dst_1_data_fifo_cap),
    .dst_1_data_full_n(dst_1_data_full_n),
    .dst_1_data_write(convertTo_2_0_2160_3840_1_2_2_8_U0_dst_1_data_write),
    .p_shift_dout(shift_c_dout),
    .p_shift_num_data_valid(shift_c_num_data_valid),
    .p_shift_fifo_cap(shift_c_fifo_cap),
    .p_shift_empty_n(shift_c_empty_n),
    .p_shift_read(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read)
);

scharr_accel_xfMat2axis_8_0_2160_3840_1_s xfMat2axis_8_0_2160_3840_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(xfMat2axis_8_0_2160_3840_1_U0_ap_start),
    .ap_done(xfMat2axis_8_0_2160_3840_1_U0_ap_done),
    .ap_continue(xfMat2axis_8_0_2160_3840_1_U0_ap_continue),
    .ap_idle(xfMat2axis_8_0_2160_3840_1_U0_ap_idle),
    .ap_ready(xfMat2axis_8_0_2160_3840_1_U0_ap_ready),
    .p_read(dst_1_rows_channel_dout),
    .p_read1(dst_1_cols_channel_dout),
    .dst_1_data_dout(dst_1_data_dout),
    .dst_1_data_num_data_valid(dst_1_data_num_data_valid),
    .dst_1_data_fifo_cap(dst_1_data_fifo_cap),
    .dst_1_data_empty_n(dst_1_data_empty_n),
    .dst_1_data_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read),
    .img_out_TDATA(xfMat2axis_8_0_2160_3840_1_U0_img_out_TDATA),
    .img_out_TVALID(xfMat2axis_8_0_2160_3840_1_U0_img_out_TVALID),
    .img_out_TREADY(img_out_TREADY),
    .img_out_TKEEP(xfMat2axis_8_0_2160_3840_1_U0_img_out_TKEEP),
    .img_out_TSTRB(xfMat2axis_8_0_2160_3840_1_U0_img_out_TSTRB),
    .img_out_TUSER(xfMat2axis_8_0_2160_3840_1_U0_img_out_TUSER),
    .img_out_TLAST(xfMat2axis_8_0_2160_3840_1_U0_img_out_TLAST),
    .img_out_TID(xfMat2axis_8_0_2160_3840_1_U0_img_out_TID),
    .img_out_TDEST(xfMat2axis_8_0_2160_3840_1_U0_img_out_TDEST)
);

scharr_accel_fifo_w32_d5_S alpha_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_alpha_c_din),
    .if_full_n(alpha_c_full_n),
    .if_write(entry_proc_U0_alpha_c_write),
    .if_dout(alpha_c_dout),
    .if_num_data_valid(alpha_c_num_data_valid),
    .if_fifo_cap(alpha_c_fifo_cap),
    .if_empty_n(alpha_c_empty_n),
    .if_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_alpha_read)
);

scharr_accel_fifo_w32_d6_S shift_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_shift_c_din),
    .if_full_n(shift_c_full_n),
    .if_write(entry_proc_U0_shift_c_write),
    .if_dout(shift_c_dout),
    .if_num_data_valid(shift_c_num_data_valid),
    .if_fifo_cap(shift_c_fifo_cap),
    .if_empty_n(shift_c_empty_n),
    .if_read(convertTo_2_0_2160_3840_1_2_2_8_U0_p_shift_read)
);

scharr_accel_fifo_w32_d4_S p_dstgx_rows_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry2_proc_U0_ap_return_0),
    .if_full_n(p_dstgx_rows_channel_full_n),
    .if_write(ap_channel_done_p_dstgx_rows_channel),
    .if_dout(p_dstgx_rows_channel_dout),
    .if_num_data_valid(p_dstgx_rows_channel_num_data_valid),
    .if_fifo_cap(p_dstgx_rows_channel_fifo_cap),
    .if_empty_n(p_dstgx_rows_channel_empty_n),
    .if_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready)
);

scharr_accel_fifo_w32_d4_S p_dstgx_cols_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry2_proc_U0_ap_return_1),
    .if_full_n(p_dstgx_cols_channel_full_n),
    .if_write(ap_channel_done_p_dstgx_cols_channel),
    .if_dout(p_dstgx_cols_channel_dout),
    .if_num_data_valid(p_dstgx_cols_channel_num_data_valid),
    .if_fifo_cap(p_dstgx_cols_channel_fifo_cap),
    .if_empty_n(p_dstgx_cols_channel_empty_n),
    .if_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_ready)
);

scharr_accel_fifo_w32_d5_S p_dst_rows_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry2_proc_U0_ap_return_2),
    .if_full_n(p_dst_rows_channel_full_n),
    .if_write(ap_channel_done_p_dst_rows_channel),
    .if_dout(p_dst_rows_channel_dout),
    .if_num_data_valid(p_dst_rows_channel_num_data_valid),
    .if_fifo_cap(p_dst_rows_channel_fifo_cap),
    .if_empty_n(p_dst_rows_channel_empty_n),
    .if_read(convertTo_2_0_2160_3840_1_2_2_8_U0_ap_ready)
);

scharr_accel_fifo_w32_d5_S p_dst_cols_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry2_proc_U0_ap_return_3),
    .if_full_n(p_dst_cols_channel_full_n),
    .if_write(ap_channel_done_p_dst_cols_channel),
    .if_dout(p_dst_cols_channel_dout),
    .if_num_data_valid(p_dst_cols_channel_num_data_valid),
    .if_fifo_cap(p_dst_cols_channel_fifo_cap),
    .if_empty_n(p_dst_cols_channel_empty_n),
    .if_read(convertTo_2_0_2160_3840_1_2_2_8_U0_ap_ready)
);

scharr_accel_fifo_w32_d6_S dst_1_rows_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry2_proc_U0_ap_return_4),
    .if_full_n(dst_1_rows_channel_full_n),
    .if_write(ap_channel_done_dst_1_rows_channel),
    .if_dout(dst_1_rows_channel_dout),
    .if_num_data_valid(dst_1_rows_channel_num_data_valid),
    .if_fifo_cap(dst_1_rows_channel_fifo_cap),
    .if_empty_n(dst_1_rows_channel_empty_n),
    .if_read(xfMat2axis_8_0_2160_3840_1_U0_ap_ready)
);

scharr_accel_fifo_w32_d6_S dst_1_cols_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry2_proc_U0_ap_return_5),
    .if_full_n(dst_1_cols_channel_full_n),
    .if_write(ap_channel_done_dst_1_cols_channel),
    .if_dout(dst_1_cols_channel_dout),
    .if_num_data_valid(dst_1_cols_channel_num_data_valid),
    .if_fifo_cap(dst_1_cols_channel_fifo_cap),
    .if_empty_n(dst_1_cols_channel_empty_n),
    .if_read(xfMat2axis_8_0_2160_3840_1_U0_ap_ready)
);

scharr_accel_fifo_w32_d2_S in_mat_rows_c14_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry2_proc_U0_ap_return_6),
    .if_full_n(in_mat_rows_c14_channel_full_n),
    .if_write(ap_channel_done_in_mat_rows_c14_channel),
    .if_dout(in_mat_rows_c14_channel_dout),
    .if_num_data_valid(in_mat_rows_c14_channel_num_data_valid),
    .if_fifo_cap(in_mat_rows_c14_channel_fifo_cap),
    .if_empty_n(in_mat_rows_c14_channel_empty_n),
    .if_read(axis2xfMat_24_16_2160_3840_1_U0_ap_ready)
);

scharr_accel_fifo_w32_d2_S in_mat_cols_c15_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry2_proc_U0_ap_return_7),
    .if_full_n(in_mat_cols_c15_channel_full_n),
    .if_write(ap_channel_done_in_mat_cols_c15_channel),
    .if_dout(in_mat_cols_c15_channel_dout),
    .if_num_data_valid(in_mat_cols_c15_channel_num_data_valid),
    .if_fifo_cap(in_mat_cols_c15_channel_fifo_cap),
    .if_empty_n(in_mat_cols_c15_channel_empty_n),
    .if_read(axis2xfMat_24_16_2160_3840_1_U0_ap_ready)
);

scharr_accel_fifo_w24_d2_S in_mat_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_din),
    .if_full_n(in_mat_data_full_n),
    .if_write(axis2xfMat_24_16_2160_3840_1_U0_in_mat_data_write),
    .if_dout(in_mat_data_dout),
    .if_num_data_valid(in_mat_data_num_data_valid),
    .if_fifo_cap(in_mat_data_fifo_cap),
    .if_empty_n(in_mat_data_empty_n),
    .if_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_in_mat_data_read)
);

scharr_accel_fifo_w32_d2_S in_mat_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(axis2xfMat_24_16_2160_3840_1_U0_in_mat_rows_c_din),
    .if_full_n(in_mat_rows_c_full_n),
    .if_write(axis2xfMat_24_16_2160_3840_1_U0_in_mat_rows_c_write),
    .if_dout(in_mat_rows_c_dout),
    .if_num_data_valid(in_mat_rows_c_num_data_valid),
    .if_fifo_cap(in_mat_rows_c_fifo_cap),
    .if_empty_n(in_mat_rows_c_empty_n),
    .if_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_rows_read)
);

scharr_accel_fifo_w32_d2_S in_mat_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_din),
    .if_full_n(in_mat_cols_c_full_n),
    .if_write(axis2xfMat_24_16_2160_3840_1_U0_in_mat_cols_c_write),
    .if_dout(in_mat_cols_c_dout),
    .if_num_data_valid(in_mat_cols_c_num_data_valid),
    .if_fifo_cap(in_mat_cols_c_fifo_cap),
    .if_empty_n(in_mat_cols_c_empty_n),
    .if_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_src_mat_cols_read)
);

scharr_accel_fifo_w8_d2_S p_dstgx_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_din),
    .if_full_n(p_dstgx_data_full_n),
    .if_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgx_data_write),
    .if_dout(p_dstgx_data_dout),
    .if_num_data_valid(p_dstgx_data_num_data_valid),
    .if_fifo_cap(p_dstgx_data_fifo_cap),
    .if_empty_n(p_dstgx_data_empty_n),
    .if_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dstgx_data_read)
);

scharr_accel_fifo_w8_d2_S p_dstgy_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_din),
    .if_full_n(p_dstgy_data_full_n),
    .if_write(Scharr_0_16_0_2160_3840_1_2_2_2_U0_p_dstgy_data_write),
    .if_dout(p_dstgy_data_dout),
    .if_num_data_valid(p_dstgy_data_num_data_valid),
    .if_fifo_cap(p_dstgy_data_fifo_cap),
    .if_empty_n(p_dstgy_data_empty_n),
    .if_read(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dstgy_data_read)
);

scharr_accel_fifo_w16_d2_S p_dst_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_din),
    .if_full_n(p_dst_data_full_n),
    .if_write(accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_p_dst_data_write),
    .if_dout(p_dst_data_dout),
    .if_num_data_valid(p_dst_data_num_data_valid),
    .if_fifo_cap(p_dst_data_fifo_cap),
    .if_empty_n(p_dst_data_empty_n),
    .if_read(convertTo_2_0_2160_3840_1_2_2_8_U0_p_dst_data_read)
);

scharr_accel_fifo_w8_d2_S dst_1_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(convertTo_2_0_2160_3840_1_2_2_8_U0_dst_1_data_din),
    .if_full_n(dst_1_data_full_n),
    .if_write(convertTo_2_0_2160_3840_1_2_2_8_U0_dst_1_data_write),
    .if_dout(dst_1_data_dout),
    .if_num_data_valid(dst_1_data_num_data_valid),
    .if_fifo_cap(dst_1_data_fifo_cap),
    .if_empty_n(dst_1_data_empty_n),
    .if_read(xfMat2axis_8_0_2160_3840_1_U0_dst_1_data_read)
);

scharr_accel_start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0 start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_din),
    .if_full_n(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_full_n),
    .if_write(axis2xfMat_24_16_2160_3840_1_U0_start_write),
    .if_dout(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_dout),
    .if_empty_n(start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_empty_n),
    .if_read(Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_entry2_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry2_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry2_proc_U0_ap_ready <= ap_sync_Block_entry2_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_dst_1_cols_channel <= 1'b0;
    end else begin
        if (((Block_entry2_proc_U0_ap_done & Block_entry2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dst_1_cols_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dst_1_cols_channel <= ap_sync_channel_write_dst_1_cols_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_dst_1_rows_channel <= 1'b0;
    end else begin
        if (((Block_entry2_proc_U0_ap_done & Block_entry2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dst_1_rows_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dst_1_rows_channel <= ap_sync_channel_write_dst_1_rows_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_in_mat_cols_c15_channel <= 1'b0;
    end else begin
        if (((Block_entry2_proc_U0_ap_done & Block_entry2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in_mat_cols_c15_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in_mat_cols_c15_channel <= ap_sync_channel_write_in_mat_cols_c15_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_in_mat_rows_c14_channel <= 1'b0;
    end else begin
        if (((Block_entry2_proc_U0_ap_done & Block_entry2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in_mat_rows_c14_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in_mat_rows_c14_channel <= ap_sync_channel_write_in_mat_rows_c14_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_p_dst_cols_channel <= 1'b0;
    end else begin
        if (((Block_entry2_proc_U0_ap_done & Block_entry2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_p_dst_cols_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_p_dst_cols_channel <= ap_sync_channel_write_p_dst_cols_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_p_dst_rows_channel <= 1'b0;
    end else begin
        if (((Block_entry2_proc_U0_ap_done & Block_entry2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_p_dst_rows_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_p_dst_rows_channel <= ap_sync_channel_write_p_dst_rows_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_p_dstgx_cols_channel <= 1'b0;
    end else begin
        if (((Block_entry2_proc_U0_ap_done & Block_entry2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_p_dstgx_cols_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_p_dstgx_cols_channel <= ap_sync_channel_write_p_dstgx_cols_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_p_dstgx_rows_channel <= 1'b0;
    end else begin
        if (((Block_entry2_proc_U0_ap_done & Block_entry2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_p_dstgx_rows_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_p_dstgx_rows_channel <= ap_sync_channel_write_p_dstgx_rows_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

assign Block_entry2_proc_U0_ap_continue = (ap_sync_channel_write_p_dstgx_rows_channel & ap_sync_channel_write_p_dstgx_cols_channel & ap_sync_channel_write_p_dst_rows_channel & ap_sync_channel_write_p_dst_cols_channel & ap_sync_channel_write_in_mat_rows_c14_channel & ap_sync_channel_write_in_mat_cols_c15_channel & ap_sync_channel_write_dst_1_rows_channel & ap_sync_channel_write_dst_1_cols_channel);

assign Block_entry2_proc_U0_ap_start = ((ap_sync_reg_Block_entry2_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_continue = 1'b1;

assign Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_start = start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_empty_n;

assign accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_continue = 1'b1;

assign accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_start = (p_dstgx_rows_channel_empty_n & p_dstgx_cols_channel_empty_n);

assign ap_channel_done_dst_1_cols_channel = ((ap_sync_reg_channel_write_dst_1_cols_channel ^ 1'b1) & Block_entry2_proc_U0_ap_done);

assign ap_channel_done_dst_1_rows_channel = ((ap_sync_reg_channel_write_dst_1_rows_channel ^ 1'b1) & Block_entry2_proc_U0_ap_done);

assign ap_channel_done_in_mat_cols_c15_channel = ((ap_sync_reg_channel_write_in_mat_cols_c15_channel ^ 1'b1) & Block_entry2_proc_U0_ap_done);

assign ap_channel_done_in_mat_rows_c14_channel = ((ap_sync_reg_channel_write_in_mat_rows_c14_channel ^ 1'b1) & Block_entry2_proc_U0_ap_done);

assign ap_channel_done_p_dst_cols_channel = ((ap_sync_reg_channel_write_p_dst_cols_channel ^ 1'b1) & Block_entry2_proc_U0_ap_done);

assign ap_channel_done_p_dst_rows_channel = ((ap_sync_reg_channel_write_p_dst_rows_channel ^ 1'b1) & Block_entry2_proc_U0_ap_done);

assign ap_channel_done_p_dstgx_cols_channel = ((ap_sync_reg_channel_write_p_dstgx_cols_channel ^ 1'b1) & Block_entry2_proc_U0_ap_done);

assign ap_channel_done_p_dstgx_rows_channel = ((ap_sync_reg_channel_write_p_dstgx_rows_channel ^ 1'b1) & Block_entry2_proc_U0_ap_done);

assign ap_done = xfMat2axis_8_0_2160_3840_1_U0_ap_done;

assign ap_idle = (xfMat2axis_8_0_2160_3840_1_U0_ap_idle & (in_mat_cols_c15_channel_empty_n ^ 1'b1) & (in_mat_rows_c14_channel_empty_n ^ 1'b1) & (dst_1_cols_channel_empty_n ^ 1'b1) & (dst_1_rows_channel_empty_n ^ 1'b1) & (p_dst_cols_channel_empty_n ^ 1'b1) & (p_dst_rows_channel_empty_n ^ 1'b1) & (p_dstgx_cols_channel_empty_n ^ 1'b1) & (p_dstgx_rows_channel_empty_n ^ 1'b1) & entry_proc_U0_ap_idle & convertTo_2_0_2160_3840_1_2_2_8_U0_ap_idle & axis2xfMat_24_16_2160_3840_1_U0_ap_idle & accumulateWeighted_0_2_2160_3840_1_2_2_2_U0_ap_idle & Scharr_0_16_0_2160_3840_1_2_2_2_U0_ap_idle & Block_entry2_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Block_entry2_proc_U0_ap_ready = (ap_sync_reg_Block_entry2_proc_U0_ap_ready | Block_entry2_proc_U0_ap_ready);

assign ap_sync_channel_write_dst_1_cols_channel = ((dst_1_cols_channel_full_n & ap_channel_done_dst_1_cols_channel) | ap_sync_reg_channel_write_dst_1_cols_channel);

assign ap_sync_channel_write_dst_1_rows_channel = ((dst_1_rows_channel_full_n & ap_channel_done_dst_1_rows_channel) | ap_sync_reg_channel_write_dst_1_rows_channel);

assign ap_sync_channel_write_in_mat_cols_c15_channel = ((in_mat_cols_c15_channel_full_n & ap_channel_done_in_mat_cols_c15_channel) | ap_sync_reg_channel_write_in_mat_cols_c15_channel);

assign ap_sync_channel_write_in_mat_rows_c14_channel = ((in_mat_rows_c14_channel_full_n & ap_channel_done_in_mat_rows_c14_channel) | ap_sync_reg_channel_write_in_mat_rows_c14_channel);

assign ap_sync_channel_write_p_dst_cols_channel = ((p_dst_cols_channel_full_n & ap_channel_done_p_dst_cols_channel) | ap_sync_reg_channel_write_p_dst_cols_channel);

assign ap_sync_channel_write_p_dst_rows_channel = ((p_dst_rows_channel_full_n & ap_channel_done_p_dst_rows_channel) | ap_sync_reg_channel_write_p_dst_rows_channel);

assign ap_sync_channel_write_p_dstgx_cols_channel = ((p_dstgx_cols_channel_full_n & ap_channel_done_p_dstgx_cols_channel) | ap_sync_reg_channel_write_p_dstgx_cols_channel);

assign ap_sync_channel_write_p_dstgx_rows_channel = ((p_dstgx_rows_channel_full_n & ap_channel_done_p_dstgx_rows_channel) | ap_sync_reg_channel_write_p_dstgx_rows_channel);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_entry_proc_U0_ap_ready & ap_sync_Block_entry2_proc_U0_ap_ready);

assign axis2xfMat_24_16_2160_3840_1_U0_ap_continue = 1'b1;

assign axis2xfMat_24_16_2160_3840_1_U0_ap_start = (in_mat_rows_c14_channel_empty_n & in_mat_cols_c15_channel_empty_n);

assign convertTo_2_0_2160_3840_1_2_2_8_U0_ap_continue = 1'b1;

assign convertTo_2_0_2160_3840_1_2_2_8_U0_ap_start = (p_dst_rows_channel_empty_n & p_dst_cols_channel_empty_n);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign img_inp_TREADY = axis2xfMat_24_16_2160_3840_1_U0_img_inp_TREADY;

assign img_out_TDATA = xfMat2axis_8_0_2160_3840_1_U0_img_out_TDATA;

assign img_out_TDEST = xfMat2axis_8_0_2160_3840_1_U0_img_out_TDEST;

assign img_out_TID = xfMat2axis_8_0_2160_3840_1_U0_img_out_TID;

assign img_out_TKEEP = xfMat2axis_8_0_2160_3840_1_U0_img_out_TKEEP;

assign img_out_TLAST = xfMat2axis_8_0_2160_3840_1_U0_img_out_TLAST;

assign img_out_TSTRB = xfMat2axis_8_0_2160_3840_1_U0_img_out_TSTRB;

assign img_out_TUSER = xfMat2axis_8_0_2160_3840_1_U0_img_out_TUSER;

assign img_out_TVALID = xfMat2axis_8_0_2160_3840_1_U0_img_out_TVALID;

assign start_for_Scharr_0_16_0_2160_3840_1_2_2_2_U0_din = 1'b1;

assign xfMat2axis_8_0_2160_3840_1_U0_ap_continue = 1'b1;

assign xfMat2axis_8_0_2160_3840_1_U0_ap_start = (dst_1_rows_channel_empty_n & dst_1_cols_channel_empty_n);


reg find_df_deadlock = 0;
// synthesis translate_off
`include "scharr_accel_hls_deadlock_detector.vh"
// synthesis translate_on

reg find_kernel_block = 0;
// synthesis translate_off
`include "scharr_accel_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //scharr_accel

