Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 11:34:01 2020
| Host         : LAPTOP-6OSGQC9F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Image_Demo_timing_summary_routed.rpt -pb Image_Demo_timing_summary_routed.pb -rpx Image_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Image_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 134 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.812      -13.812                      1                  647        0.109        0.000                      0                  647        0.264        0.000                       0                   406  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_100MHz                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0      {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         
clk_4/inst/clk_in1        {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1      {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_1      {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p           {0.000 2.380}        4.761           210.040         
  pclk                    {0.000 9.522}        19.044          52.510          
    rgb2dvi/U0/SerialClk  {0.000 1.904}        3.809           262.550         
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1    {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0_1    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            3.853        0.000                      0                   22        0.247        0.000                      0                   22        4.500        0.000                       0                    24  
  clk_out2_clk_wiz_0            0.070        0.000                      0                  237        0.176        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out3_clk_wiz_0           97.919        0.000                      0                    9        0.250        0.000                      0                    9       49.500        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
clk_4/inst/clk_in1                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                        0.345        0.000                       0                     2  
  clkfbout_clk_wiz_1                                                                                                                                                        7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                             2.606        0.000                       0                     9  
  pclk                          8.159        0.000                      0                  377        0.122        0.000                      0                  377        9.022        0.000                       0                   238  
    rgb2dvi/U0/SerialClk                                                                                                                                                    2.142        0.000                       0                     8  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1          3.854        0.000                      0                   22        0.247        0.000                      0                   22        4.500        0.000                       0                    24  
  clk_out2_clk_wiz_0_1          0.071        0.000                      0                  237        0.176        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out3_clk_wiz_0_1         97.924        0.000                      0                    9        0.250        0.000                      0                    9       49.500        0.000                       0                     7  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0          7.305        0.000                      0                    1        0.423        0.000                      0                    1  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.853        0.000                      0                   22        0.172        0.000                      0                   22  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0          7.310        0.000                      0                    1        0.428        0.000                      0                    1  
pclk                  clk_out2_clk_wiz_0        -13.812      -13.812                      1                    1        4.294        0.000                      0                    1  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          0.070        0.000                      0                  237        0.109        0.000                      0                  237  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0          4.724        0.000                      0                    5        0.239        0.000                      0                    5  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0          4.724        0.000                      0                    5        0.239        0.000                      0                    5  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         97.919        0.000                      0                    9        0.139        0.000                      0                    9  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.853        0.000                      0                   22        0.172        0.000                      0                   22  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0_1        7.305        0.000                      0                    1        0.423        0.000                      0                    1  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0_1        7.310        0.000                      0                    1        0.428        0.000                      0                    1  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        0.070        0.000                      0                  237        0.109        0.000                      0                  237  
pclk                  clk_out2_clk_wiz_0_1      -13.811      -13.811                      1                    1        4.295        0.000                      0                    1  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1        4.728        0.000                      0                    5        0.244        0.000                      0                    5  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       97.919        0.000                      0                    9        0.139        0.000                      0                    9  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1        4.728        0.000                      0                    5        0.244        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.994ns (32.806%)  route 4.084ns (67.194%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.607     4.423    Driver_IIC0/n_state[3]
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.751 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.481     5.231    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X35Y5          LUT4 (Prop_lut4_I2_O)        0.124     5.355 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.355    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X35Y5          FDCE (Setup_fdce_C_D)        0.029     9.209    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.988ns (32.739%)  route 4.084ns (67.261%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.607     4.423    Driver_IIC0/n_state[3]
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.751 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.481     5.231    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I3_O)        0.118     5.349 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.349    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X35Y5          FDCE (Setup_fdce_C_D)        0.075     9.255    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.255    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 1.870ns (32.909%)  route 3.812ns (67.091%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.626     4.442    Driver_IIC0/n_state[3]
    SLICE_X34Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.770 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.190     4.960    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X34Y5          FDPE (Setup_fdpe_C_CE)      -0.169     9.011    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.994ns (34.684%)  route 3.755ns (65.316%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.607     4.423    Driver_IIC0/n_state[3]
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.751 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.151     4.902    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.026    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X35Y5          FDCE (Setup_fdce_C_D)        0.031     9.211    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 1.870ns (32.509%)  route 3.882ns (67.491%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.885     4.701    Driver_IIC0/n_state[3]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.029 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     5.029    Driver_IIC0/SDA_Out
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X34Y5          FDPE (Setup_fdpe_C_D)        0.081     9.261    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.870ns (37.046%)  route 3.178ns (62.954%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.181     3.997    Driver_IIC0/n_state[3]
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.328     4.325 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     4.325    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X34Y6          FDCE (Setup_fdce_C_D)        0.081     9.261    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.550ns (34.089%)  route 2.997ns (65.911%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I3_O)        0.326     3.824 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     3.824    Driver_IIC0/n_state__0[3]
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X34Y6          FDCE (Setup_fdce_C_D)        0.077     9.257    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.550ns (35.021%)  route 2.876ns (64.979%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.324     3.377    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.326     3.703 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.703    Driver_IIC0/n_state__0[2]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.578     8.669    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.584     9.253    
                         clock uncertainty           -0.074     9.179    
    SLICE_X35Y7          FDCE (Setup_fdce_C_D)        0.029     9.208    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.550ns (35.044%)  route 2.873ns (64.956%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.321     3.374    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.326     3.700 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.700    Driver_IIC0/n_state__0[1]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.578     8.669    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.584     9.253    
                         clock uncertainty           -0.074     9.179    
    SLICE_X35Y7          FDCE (Setup_fdce_C_D)        0.031     9.210    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.090ns (26.322%)  route 3.051ns (73.678%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.831     1.672    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I3_O)        0.124     1.796 r  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=1, routed)           0.670     2.466    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.704     3.294    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I0_O)        0.124     3.418 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.418    Driver_IIC0/n_state__0[0]
    SLICE_X33Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X33Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X33Y6          FDCE (Setup_fdce_C_D)        0.029     9.209    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                  5.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.131    -0.275    Driver_IIC0/iic_wr_en_r0
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism              0.232    -0.534    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.012    -0.522    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.359%)  route 0.183ns (49.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.183    -0.210    Driver_IIC0/scl_cnt[1]
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.045    -0.165 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.246    -0.521    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.092    -0.429    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.232ns (61.300%)  route 0.146ns (38.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=7, routed)           0.146    -0.260    Driver_IIC0/scl_cnt[6]
    SLICE_X33Y9          LUT5 (Prop_lut5_I2_O)        0.104    -0.156 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.107    -0.427    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=13, routed)          0.179    -0.214    Driver_IIC0/c_state[2]
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    Driver_IIC0/n_state__0[2]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X35Y7          FDCE (Hold_fdce_C_D)         0.091    -0.443    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=13, routed)          0.181    -0.212    Driver_IIC0/c_state[2]
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Driver_IIC0/n_state__0[1]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X35Y7          FDCE (Hold_fdce_C_D)         0.092    -0.442    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.181    -0.212    Driver_IIC0/scl_cnt[9]
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.092    -0.442    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.677%)  route 0.146ns (39.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=7, routed)           0.146    -0.260    Driver_IIC0/scl_cnt[6]
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.098    -0.162 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.092    -0.442    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.191    -0.202    Driver_IIC0/scl_cnt[0]
    SLICE_X35Y9          LUT2 (Prop_lut2_I1_O)        0.045    -0.157 r  Driver_IIC0/scl_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    Driver_IIC0/scl_cnt[0]_i_1_n_0
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.091    -0.443    Driver_IIC0/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.183ns (45.390%)  route 0.220ns (54.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.220    -0.173    Driver_IIC0/scl_cnt[2]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.042    -0.131 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.107    -0.427    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.941%)  route 0.172ns (43.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.172    -0.235    Driver_IIC0/iic_wr_en_r0
    SLICE_X36Y7          LUT5 (Prop_lut5_I1_O)        0.099    -0.136 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.136    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.232    -0.534    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.091    -0.443    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y9      Driver_IIC0/scl_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y9      Driver_IIC0/scl_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y6      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y7      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y9      Driver_IIC0/scl_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y9      Driver_IIC0/scl_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y7      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y7      Driver_IIC0/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6      Driver_IIC0/SDA_Dir_reg_inv/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X34Y5      Driver_IIC0/SDA_Out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y5      Driver_IIC0/bcnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y5      Driver_IIC0/bcnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y5      Driver_IIC0/bcnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y9      Driver_IIC0/scl_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y9      Driver_IIC0/scl_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y9      Driver_IIC0/scl_cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.581ns (34.753%)  route 2.968ns (65.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.906     2.328    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.657 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           1.091     3.747    Driver_MIPI0/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.581ns (34.753%)  route 2.968ns (65.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.906     2.328    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.657 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           1.091     3.747    Driver_MIPI0/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.581ns (34.753%)  route 2.968ns (65.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.906     2.328    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.657 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           1.091     3.747    Driver_MIPI0/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.581ns (37.156%)  route 2.674ns (62.844%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.539     3.453    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     3.665    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.581ns (37.156%)  route 2.674ns (62.844%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.539     3.453    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     3.665    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.095    -0.333    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.464    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.332    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.045    -0.287 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.091    -0.465    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/Q
                         net (fo=2, routed)           0.111    -0.293    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
    SLICE_X5Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.066    -0.488    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.935%)  route 0.114ns (38.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.114    -0.314    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.092    -0.464    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/Q
                         net (fo=2, routed)           0.111    -0.295    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
    SLICE_X5Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.066    -0.491    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.111    -0.293    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X5Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.066    -0.489    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.906%)  route 0.173ns (55.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.173    -0.255    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.070    -0.467    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.422%)  route 0.150ns (51.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/Q
                         net (fo=8, routed)           0.150    -0.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[1]
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.059    -0.497    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.143    -0.285    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.045    -0.240 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.464    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.975%)  route 0.195ns (58.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/Q
                         net (fo=6, routed)           0.195    -0.233    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[3]
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.072    -0.465    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X15Y41     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X15Y41     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y14      Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y26      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y23      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y23      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y14      Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y25      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y41     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y41     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.919ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.967    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.919    

Slack (MET) :             97.919ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.967    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.919    

Slack (MET) :             97.919ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.967    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.919    

Slack (MET) :             97.919ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.967    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.919    

Slack (MET) :             98.311ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.715ns (45.187%)  route 0.867ns (54.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.867     0.569    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.865    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.586    99.257    
                         clock uncertainty           -0.111    99.147    
    SLICE_X36Y6          FDRE (Setup_fdre_C_D)        0.029    99.176    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         99.176    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 98.311    

Slack (MET) :             98.476ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.715ns (49.574%)  route 0.727ns (50.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.727     0.428    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I2_O)        0.296     0.724 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.724    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.029    99.201    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.201    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 98.476    

Slack (MET) :             98.485ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.715ns (49.824%)  route 0.720ns (50.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.720     0.421    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.296     0.717 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.717    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.031    99.203    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         99.203    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 98.485    

Slack (MET) :             98.494ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.743ns (50.535%)  route 0.727ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.727     0.428    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.324     0.752 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.752    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.075    99.247    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         99.247    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 98.494    

Slack (MET) :             98.501ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.743ns (50.784%)  route 0.720ns (49.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 r  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.720     0.421    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.324     0.745 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.745    Diver_OV5647_Init/Req_Cnt[3]_i_2_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.075    99.247    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         99.247    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 98.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.220    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.043    -0.177 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.177    Diver_OV5647_Init/Req_Cnt[3]_i_2_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.107    -0.426    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.896%)  route 0.134ns (37.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.134    -0.271    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.099    -0.172 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.248    -0.517    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.091    -0.426    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.209    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.042    -0.167 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.107    -0.426    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.220    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.092    -0.441    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.209    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.045    -0.164 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.091    -0.442    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.572    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.572    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.572    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.572    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.473    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    clk_10/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y6      Diver_OV5647_Init/Write_Flag_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y6      Diver_OV5647_Init/Write_Flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y6      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y6      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y6      Diver_OV5647_Init/Write_Flag_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_4/inst/clk_in1
  To Clock:  clk_4/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_4/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_4/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_4/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    clk_4/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_4/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    clk_4/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { Clk_Rx_Data_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y5  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y5  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.242ns  (logic 0.459ns (36.969%)  route 0.783ns (63.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.639    20.968    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[14]/Q
                         net (fo=1, routed)           0.783    22.209    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[14]
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.519    29.109    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)       -0.061    30.368    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.368    
                         arrival time                         -22.209    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.324ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.080ns  (logic 0.459ns (42.500%)  route 0.621ns (57.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.438ns = ( 20.960 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.631    20.960    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.419 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[7]/Q
                         net (fo=1, routed)           0.621    22.040    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[7]
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.511    29.101    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]/C
                         clock pessimism              1.356    30.457    
                         clock uncertainty           -0.035    30.421    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.058    30.363    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.363    
                         arrival time                         -22.040    
  -------------------------------------------------------------------
                         slack                                  8.324    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.058ns  (logic 0.459ns (43.394%)  route 0.599ns (56.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.639    20.968    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.599    22.025    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.519    29.109    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)       -0.061    30.368    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.368    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.979ns  (logic 0.459ns (46.871%)  route 0.520ns (53.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.639    20.968    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.520    21.947    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.519    29.109    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)       -0.081    30.348    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.348    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.982ns  (logic 0.459ns (46.735%)  route 0.523ns (53.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.639    20.968    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.523    21.950    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.519    29.109    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)       -0.067    30.362    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.362    
                         arrival time                         -21.950    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.973ns  (logic 0.459ns (47.152%)  route 0.514ns (52.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.639    20.968    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[11]/Q
                         net (fo=1, routed)           0.514    21.941    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[11]
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.519    29.109    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)       -0.058    30.371    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.371    
                         arrival time                         -21.941    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.926ns  (logic 0.459ns (49.561%)  route 0.467ns (50.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.438ns = ( 20.960 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.631    20.960    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.459    21.419 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[1]/Q
                         net (fo=1, routed)           0.467    21.886    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[1]
    SLICE_X1Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.511    29.101    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[1]/C
                         clock pessimism              1.356    30.457    
                         clock uncertainty           -0.035    30.421    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)       -0.081    30.340    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.340    
                         arrival time                         -21.886    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.937ns  (logic 0.459ns (49.008%)  route 0.478ns (50.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.438ns = ( 20.960 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.631    20.960    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.419 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[4]/Q
                         net (fo=1, routed)           0.478    21.896    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[4]
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.511    29.101    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]/C
                         clock pessimism              1.356    30.457    
                         clock uncertainty           -0.035    30.421    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.067    30.354    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.354    
                         arrival time                         -21.896    
  -------------------------------------------------------------------
                         slack                                  8.458    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.934ns  (logic 0.459ns (49.144%)  route 0.475ns (50.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.438ns = ( 20.960 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.631    20.960    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.419 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.475    21.894    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[6]
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.511    29.101    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.356    30.457    
                         clock uncertainty           -0.035    30.421    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.061    30.360    Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.360    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.935ns  (logic 0.459ns (49.109%)  route 0.476ns (50.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.446ns = ( 20.968 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     9.522    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698    13.857    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.953 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    16.095    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.198 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.537    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.519 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.232    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.328 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.639    20.968    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.427 r  Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.476    21.902    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.519    29.109    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.356    30.465    
                         clock uncertainty           -0.035    30.429    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)       -0.058    30.371    Driver_MIPI0/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.371    
                         arrival time                         -21.902    
  -------------------------------------------------------------------
                         slack                                  8.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    1.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.583     3.518    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y28         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDPE (Prop_fdpe_C_Q)         0.141     3.659 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     3.715    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X39Y28         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.852     5.012    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y28         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -1.494     3.518    
    SLICE_X39Y28         FDPE (Hold_fdpe_C_D)         0.075     3.593    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.593    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.564     3.499    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[6]/Q
                         net (fo=1, routed)           0.113     3.753    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/dl0_datahs[6]
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.830     4.990    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][22]/C
                         clock pessimism             -1.478     3.512    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.071     3.583    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.564     3.499    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[0]/Q
                         net (fo=1, routed)           0.116     3.756    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/dl0_datahs[0]
    SLICE_X1Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.830     4.990    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/C
                         clock pessimism             -1.478     3.512    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.072     3.584    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           3.756    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.564     3.499    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X5Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[0]/Q
                         net (fo=1, routed)           0.098     3.738    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl[0]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.045     3.783 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     3.783    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out[0]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.832     4.992    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X4Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[0]/C
                         clock pessimism             -1.480     3.512    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.092     3.604    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           3.783    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.600%)  route 0.143ns (50.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.562     3.497    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y19          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     3.638 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][11]/Q
                         net (fo=8, routed)           0.143     3.781    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/p_7_in[3]
    SLICE_X4Y19          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.828     4.988    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X4Y19          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][3]/C
                         clock pessimism             -1.459     3.529    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.070     3.599    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.562     3.497    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y19          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     3.638 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][12]/Q
                         net (fo=8, routed)           0.139     3.777    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/p_7_in[4]
    SLICE_X4Y19          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.828     4.988    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X4Y19          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][4]/C
                         clock pessimism             -1.459     3.529    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.066     3.595    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -3.595    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.643%)  route 0.112ns (44.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.564     3.499    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[3]/Q
                         net (fo=1, routed)           0.112     3.752    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/dl0_datahs[3]
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.830     4.990    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][19]/C
                         clock pessimism             -1.478     3.512    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.047     3.559    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.752    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.391%)  route 0.114ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.564     3.499    Driver_MIPI0/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y17          FDRE                                         r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_Read/U0/dl0_datahs_reg[2]/Q
                         net (fo=1, routed)           0.114     3.753    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/dl0_datahs[2]
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.830     4.990    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X0Y18          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][18]/C
                         clock pessimism             -1.478     3.512    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.047     3.559    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.356%)  route 0.151ns (51.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.569     3.504    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y8           FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     3.645 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][10]/Q
                         net (fo=6, routed)           0.151     3.795    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_sr_reg_n_0_[1][10]
    SLICE_X6Y8           FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.837     4.997    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X6Y8           FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][2]/C
                         clock pessimism             -1.459     3.538    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.059     3.597    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.128ns (17.353%)  route 0.610ns (82.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.583     3.518    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y28         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDPE (Prop_fdpe_C_Q)         0.128     3.646 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.610     4.255    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.851     5.011    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -1.459     3.552    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     4.057    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -4.057    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I            n/a            2.155         19.044      16.889     BUFGCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X0Y16   Driver_MIPI0/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         19.044      17.377     OLOGIC_X1Y26   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         19.044      17.377     OLOGIC_X1Y25   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         19.044      17.377     OLOGIC_X1Y32   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X0Y2    Driver_MIPI0/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         19.044      17.377     OLOGIC_X1Y31   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         19.044      17.377     OLOGIC_X1Y30   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         19.044      17.377     OLOGIC_X1Y29   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         19.044      17.377     OLOGIC_X1Y28   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X1Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X1Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X1Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X1Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y16    Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X1Y4     Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X1Y4     Driver_MIPI0/Data_Read/U0/raw_fe_data_reg[11]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y14    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[0][0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y14    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[0][1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y14    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[0][2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y14    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[0][3]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X1Y14    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[0][4]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X0Y14    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[0][5]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X1Y14    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/to_cnt_reg[0][6]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X5Y12    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[8]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X7Y9     Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_shift_reg[1][0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         9.522       9.022      SLICE_X7Y9     Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/data_shift_reg[1][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgb2dvi/U0/SerialClk
  To Clock:  rgb2dvi/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgb2dvi/U0/SerialClk
Waveform(ns):       { 0.000 1.904 }
Period(ns):         3.809
Sources:            { rgb2dvi/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y26  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y25  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y32  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y31  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y30  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y29  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y28  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y27  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.994ns (32.806%)  route 4.084ns (67.194%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.607     4.423    Driver_IIC0/n_state[3]
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.751 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.481     5.231    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X35Y5          LUT4 (Prop_lut4_I2_O)        0.124     5.355 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.355    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.181    
    SLICE_X35Y5          FDCE (Setup_fdce_C_D)        0.029     9.210    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.988ns (32.739%)  route 4.084ns (67.261%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.607     4.423    Driver_IIC0/n_state[3]
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.751 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.481     5.231    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I3_O)        0.118     5.349 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.349    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.181    
    SLICE_X35Y5          FDCE (Setup_fdce_C_D)        0.075     9.256    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.256    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 1.870ns (32.909%)  route 3.812ns (67.091%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.626     4.442    Driver_IIC0/n_state[3]
    SLICE_X34Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.770 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.190     4.960    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.181    
    SLICE_X34Y5          FDPE (Setup_fdpe_C_CE)      -0.169     9.012    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.994ns (34.684%)  route 3.755ns (65.316%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.607     4.423    Driver_IIC0/n_state[3]
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.751 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.151     4.902    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.026    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.181    
    SLICE_X35Y5          FDCE (Setup_fdce_C_D)        0.031     9.212    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 1.870ns (32.509%)  route 3.882ns (67.491%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.885     4.701    Driver_IIC0/n_state[3]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.029 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     5.029    Driver_IIC0/SDA_Out
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.181    
    SLICE_X34Y5          FDPE (Setup_fdpe_C_D)        0.081     9.262    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.870ns (37.046%)  route 3.178ns (62.954%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.181     3.997    Driver_IIC0/n_state[3]
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.328     4.325 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     4.325    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.181    
    SLICE_X34Y6          FDCE (Setup_fdce_C_D)        0.081     9.262    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.550ns (34.089%)  route 2.997ns (65.911%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I3_O)        0.326     3.824 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     3.824    Driver_IIC0/n_state__0[3]
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.181    
    SLICE_X34Y6          FDCE (Setup_fdce_C_D)        0.077     9.258    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.550ns (35.021%)  route 2.876ns (64.979%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.324     3.377    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.326     3.703 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.703    Driver_IIC0/n_state__0[2]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.578     8.669    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.584     9.253    
                         clock uncertainty           -0.074     9.180    
    SLICE_X35Y7          FDCE (Setup_fdce_C_D)        0.029     9.209    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.550ns (35.044%)  route 2.873ns (64.956%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.321     3.374    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.326     3.700 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.700    Driver_IIC0/n_state__0[1]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.578     8.669    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.584     9.253    
                         clock uncertainty           -0.074     9.180    
    SLICE_X35Y7          FDCE (Setup_fdce_C_D)        0.031     9.211    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.090ns (26.322%)  route 3.051ns (73.678%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.831     1.672    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I3_O)        0.124     1.796 r  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=1, routed)           0.670     2.466    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.704     3.294    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I0_O)        0.124     3.418 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.418    Driver_IIC0/n_state__0[0]
    SLICE_X33Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X33Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.181    
    SLICE_X33Y6          FDCE (Setup_fdce_C_D)        0.029     9.210    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                  5.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.131    -0.275    Driver_IIC0/iic_wr_en_r0
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism              0.232    -0.534    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.012    -0.522    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.359%)  route 0.183ns (49.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.183    -0.210    Driver_IIC0/scl_cnt[1]
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.045    -0.165 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.246    -0.521    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.092    -0.429    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.232ns (61.300%)  route 0.146ns (38.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=7, routed)           0.146    -0.260    Driver_IIC0/scl_cnt[6]
    SLICE_X33Y9          LUT5 (Prop_lut5_I2_O)        0.104    -0.156 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.107    -0.427    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=13, routed)          0.179    -0.214    Driver_IIC0/c_state[2]
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    Driver_IIC0/n_state__0[2]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X35Y7          FDCE (Hold_fdce_C_D)         0.091    -0.443    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=13, routed)          0.181    -0.212    Driver_IIC0/c_state[2]
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Driver_IIC0/n_state__0[1]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X35Y7          FDCE (Hold_fdce_C_D)         0.092    -0.442    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.181    -0.212    Driver_IIC0/scl_cnt[9]
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.092    -0.442    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.677%)  route 0.146ns (39.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=7, routed)           0.146    -0.260    Driver_IIC0/scl_cnt[6]
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.098    -0.162 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.092    -0.442    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.191    -0.202    Driver_IIC0/scl_cnt[0]
    SLICE_X35Y9          LUT2 (Prop_lut2_I1_O)        0.045    -0.157 r  Driver_IIC0/scl_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    Driver_IIC0/scl_cnt[0]_i_1_n_0
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.091    -0.443    Driver_IIC0/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.183ns (45.390%)  route 0.220ns (54.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.220    -0.173    Driver_IIC0/scl_cnt[2]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.042    -0.131 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.233    -0.534    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.107    -0.427    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.941%)  route 0.172ns (43.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.172    -0.235    Driver_IIC0/iic_wr_en_r0
    SLICE_X36Y7          LUT5 (Prop_lut5_I1_O)        0.099    -0.136 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.136    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.232    -0.534    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.091    -0.443    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y9      Driver_IIC0/scl_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y9      Driver_IIC0/scl_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y6      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y7      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y9      Driver_IIC0/scl_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y9      Driver_IIC0/scl_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y9      Driver_IIC0/scl_cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y7      Driver_IIC0/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y7      Driver_IIC0/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6      Driver_IIC0/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6      Driver_IIC0/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6      Driver_IIC0/SDA_Dir_reg_inv/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X34Y5      Driver_IIC0/SDA_Out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y5      Driver_IIC0/bcnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y5      Driver_IIC0/bcnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y5      Driver_IIC0/bcnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y9      Driver_IIC0/scl_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y9      Driver_IIC0/scl_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y9      Driver_IIC0/scl_cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.581ns (34.753%)  route 2.968ns (65.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.906     2.328    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.657 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           1.091     3.747    Driver_MIPI0/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.581ns (34.753%)  route 2.968ns (65.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.906     2.328    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.657 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           1.091     3.747    Driver_MIPI0/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.581ns (34.753%)  route 2.968ns (65.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.906     2.328    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.657 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           1.091     3.747    Driver_MIPI0/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.581ns (37.156%)  route 2.674ns (62.844%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.539     3.453    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     3.665    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.581ns (37.156%)  route 2.674ns (62.844%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.539     3.453    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     3.665    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.095    -0.333    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.464    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.332    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.045    -0.287 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.091    -0.465    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/Q
                         net (fo=2, routed)           0.111    -0.293    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
    SLICE_X5Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.066    -0.488    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.935%)  route 0.114ns (38.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.114    -0.314    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.092    -0.464    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/Q
                         net (fo=2, routed)           0.111    -0.295    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
    SLICE_X5Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.066    -0.491    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.111    -0.293    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X5Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.066    -0.489    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.906%)  route 0.173ns (55.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.173    -0.255    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.070    -0.467    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.422%)  route 0.150ns (51.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/Q
                         net (fo=8, routed)           0.150    -0.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[1]
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.059    -0.497    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.143    -0.285    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.045    -0.240 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.464    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.975%)  route 0.195ns (58.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/Q
                         net (fo=6, routed)           0.195    -0.233    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[3]
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.072    -0.465    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X15Y41     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X15Y41     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y14      Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y26      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y26      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y23      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y23      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y14      Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y25      Driver_MIPI0/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y41     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y41     Driver_MIPI0/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.924ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.106    99.176    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.971    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.924    

Slack (MET) :             97.924ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.106    99.176    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.971    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.924    

Slack (MET) :             97.924ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.106    99.176    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.971    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.924    

Slack (MET) :             97.924ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.106    99.176    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.971    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.924    

Slack (MET) :             98.316ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.715ns (45.187%)  route 0.867ns (54.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.867     0.569    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.865    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.586    99.257    
                         clock uncertainty           -0.106    99.151    
    SLICE_X36Y6          FDRE (Setup_fdre_C_D)        0.029    99.180    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         99.180    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 98.316    

Slack (MET) :             98.481ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.715ns (49.574%)  route 0.727ns (50.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.727     0.428    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I2_O)        0.296     0.724 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.724    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.106    99.176    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.029    99.205    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.205    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 98.481    

Slack (MET) :             98.490ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.715ns (49.824%)  route 0.720ns (50.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.720     0.421    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.296     0.717 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.717    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.106    99.176    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.031    99.207    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         99.207    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 98.490    

Slack (MET) :             98.499ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.743ns (50.535%)  route 0.727ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.727     0.428    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.324     0.752 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.752    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.106    99.176    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.075    99.251    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         99.251    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 98.499    

Slack (MET) :             98.506ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.743ns (50.784%)  route 0.720ns (49.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 r  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.720     0.421    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.324     0.745 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.745    Diver_OV5647_Init/Req_Cnt[3]_i_2_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.106    99.176    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.075    99.251    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         99.251    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 98.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.220    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.043    -0.177 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.177    Diver_OV5647_Init/Req_Cnt[3]_i_2_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.107    -0.426    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.896%)  route 0.134ns (37.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.134    -0.271    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.099    -0.172 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.248    -0.517    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.091    -0.426    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.209    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.042    -0.167 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.107    -0.426    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.220    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.092    -0.441    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.209    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.045    -0.164 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.091    -0.442    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.572    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.572    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.572    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.572    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.473    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    clk_10/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y6      Diver_OV5647_Init/Write_Flag_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y6      Diver_OV5647_Init/Write_Flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y6      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y5      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y6      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y6      Diver_OV5647_Init/Write_Flag_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.456ns (20.627%)  route 1.755ns (79.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.262 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=7, routed)           1.755     1.493    Driver_IIC0/IIC_Write
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.076    
                         clock uncertainty           -0.231     8.845    
    SLICE_X36Y7          FDCE (Setup_fdce_C_D)       -0.047     8.798    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                  7.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.141ns (13.483%)  route 0.905ns (86.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=7, routed)           0.905     0.512    Driver_IIC0/IIC_Write
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.217    
                         clock uncertainty            0.231     0.014    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.075     0.089    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.423    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.994ns (32.806%)  route 4.084ns (67.194%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.607     4.423    Driver_IIC0/n_state[3]
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.751 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.481     5.231    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X35Y5          LUT4 (Prop_lut4_I2_O)        0.124     5.355 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.355    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X35Y5          FDCE (Setup_fdce_C_D)        0.029     9.209    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.988ns (32.739%)  route 4.084ns (67.261%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.607     4.423    Driver_IIC0/n_state[3]
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.751 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.481     5.231    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I3_O)        0.118     5.349 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.349    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X35Y5          FDCE (Setup_fdce_C_D)        0.075     9.255    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.255    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 1.870ns (32.909%)  route 3.812ns (67.091%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.626     4.442    Driver_IIC0/n_state[3]
    SLICE_X34Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.770 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.190     4.960    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X34Y5          FDPE (Setup_fdpe_C_CE)      -0.169     9.011    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.994ns (34.684%)  route 3.755ns (65.316%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.607     4.423    Driver_IIC0/n_state[3]
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.751 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.151     4.902    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.026    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X35Y5          FDCE (Setup_fdce_C_D)        0.031     9.211    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 1.870ns (32.509%)  route 3.882ns (67.491%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.885     4.701    Driver_IIC0/n_state[3]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.029 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     5.029    Driver_IIC0/SDA_Out
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X34Y5          FDPE (Setup_fdpe_C_D)        0.081     9.261    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.870ns (37.046%)  route 3.178ns (62.954%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.181     3.997    Driver_IIC0/n_state[3]
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.328     4.325 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     4.325    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X34Y6          FDCE (Setup_fdce_C_D)        0.081     9.261    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.550ns (34.089%)  route 2.997ns (65.911%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I3_O)        0.326     3.824 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     3.824    Driver_IIC0/n_state__0[3]
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X34Y6          FDCE (Setup_fdce_C_D)        0.077     9.257    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.550ns (35.021%)  route 2.876ns (64.979%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.324     3.377    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.326     3.703 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.703    Driver_IIC0/n_state__0[2]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.578     8.669    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.584     9.253    
                         clock uncertainty           -0.074     9.179    
    SLICE_X35Y7          FDCE (Setup_fdce_C_D)        0.029     9.208    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.550ns (35.044%)  route 2.873ns (64.956%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.321     3.374    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.326     3.700 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.700    Driver_IIC0/n_state__0[1]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.578     8.669    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.584     9.253    
                         clock uncertainty           -0.074     9.179    
    SLICE_X35Y7          FDCE (Setup_fdce_C_D)        0.031     9.210    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.090ns (26.322%)  route 3.051ns (73.678%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.831     1.672    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I3_O)        0.124     1.796 r  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=1, routed)           0.670     2.466    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.704     3.294    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I0_O)        0.124     3.418 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.418    Driver_IIC0/n_state__0[0]
    SLICE_X33Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X33Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X33Y6          FDCE (Setup_fdce_C_D)        0.029     9.209    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                  5.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.131    -0.275    Driver_IIC0/iic_wr_en_r0
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism              0.232    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.012    -0.448    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.359%)  route 0.183ns (49.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.183    -0.210    Driver_IIC0/scl_cnt[1]
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.045    -0.165 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.246    -0.521    
                         clock uncertainty            0.074    -0.447    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.092    -0.355    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.232ns (61.300%)  route 0.146ns (38.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=7, routed)           0.146    -0.260    Driver_IIC0/scl_cnt[6]
    SLICE_X33Y9          LUT5 (Prop_lut5_I2_O)        0.104    -0.156 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.107    -0.353    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=13, routed)          0.179    -0.214    Driver_IIC0/c_state[2]
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    Driver_IIC0/n_state__0[2]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X35Y7          FDCE (Hold_fdce_C_D)         0.091    -0.369    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=13, routed)          0.181    -0.212    Driver_IIC0/c_state[2]
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Driver_IIC0/n_state__0[1]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X35Y7          FDCE (Hold_fdce_C_D)         0.092    -0.368    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.181    -0.212    Driver_IIC0/scl_cnt[9]
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.092    -0.368    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.677%)  route 0.146ns (39.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=7, routed)           0.146    -0.260    Driver_IIC0/scl_cnt[6]
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.098    -0.162 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.092    -0.368    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.191    -0.202    Driver_IIC0/scl_cnt[0]
    SLICE_X35Y9          LUT2 (Prop_lut2_I1_O)        0.045    -0.157 r  Driver_IIC0/scl_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    Driver_IIC0/scl_cnt[0]_i_1_n_0
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.091    -0.369    Driver_IIC0/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.183ns (45.390%)  route 0.220ns (54.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.220    -0.173    Driver_IIC0/scl_cnt[2]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.042    -0.131 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.107    -0.353    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.941%)  route 0.172ns (43.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.172    -0.235    Driver_IIC0/iic_wr_en_r0
    SLICE_X36Y7          LUT5 (Prop_lut5_I1_O)        0.099    -0.136 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.136    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.232    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.091    -0.369    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.456ns (20.627%)  route 1.755ns (79.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.262 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=7, routed)           1.755     1.493    Driver_IIC0/IIC_Write
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.076    
                         clock uncertainty           -0.226     8.850    
    SLICE_X36Y7          FDCE (Setup_fdce_C_D)       -0.047     8.803    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                  7.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.141ns (13.483%)  route 0.905ns (86.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=7, routed)           0.905     0.512    Driver_IIC0/IIC_Write
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.217    
                         clock uncertainty            0.226     0.009    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.075     0.084    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out2_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack      -13.812ns,  Total Violation      -13.812ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.812ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out2_clk_wiz_0 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.780ns  (logic 0.456ns (58.461%)  route 0.324ns (41.539%))
  Logic Levels:           0  
  Clock Path Skew:        -12.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 1293.605 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.439ns = ( 1306.431 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  1294.992    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  1298.505    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.629 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698  1299.327    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.668 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1303.007    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.990 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1304.798 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.632  1306.431    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456  1306.887 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.324  1307.211    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X3Y14          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   1295.000  1295.000 r  
    H4                                                0.000  1295.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  1295.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  1296.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1297.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128  1290.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605  1291.999    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1292.090 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.514  1293.605    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X3Y14          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1293.605    
                         clock uncertainty           -0.166  1293.439    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)       -0.040  1293.399    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1293.399    
                         arrival time                       -1307.211    
  -------------------------------------------------------------------
                         slack                                -13.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.294ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -4.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.566     3.501    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.101     3.743    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X3Y14          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.834    -0.795    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X3Y14          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000    -0.795    
                         clock uncertainty            0.166    -0.629    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.078    -0.551    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  4.294    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.581ns (34.753%)  route 2.968ns (65.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.906     2.328    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.657 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           1.091     3.747    Driver_MIPI0/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.581ns (34.753%)  route 2.968ns (65.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.906     2.328    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.657 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           1.091     3.747    Driver_MIPI0/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.581ns (34.753%)  route 2.968ns (65.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.906     2.328    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.657 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           1.091     3.747    Driver_MIPI0/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.581ns (37.156%)  route 2.674ns (62.844%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.539     3.453    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     3.665    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.581ns (37.156%)  route 2.674ns (62.844%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.539     3.453    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     3.665    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.095    -0.333    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.397    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.332    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.045    -0.287 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.091    -0.398    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/Q
                         net (fo=2, routed)           0.111    -0.293    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
    SLICE_X5Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.067    -0.487    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.066    -0.421    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.935%)  route 0.114ns (38.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.114    -0.314    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.092    -0.397    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/Q
                         net (fo=2, routed)           0.111    -0.295    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
    SLICE_X5Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.066    -0.424    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.111    -0.293    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X5Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.066    -0.422    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.906%)  route 0.173ns (55.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.173    -0.255    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.070    -0.400    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.422%)  route 0.150ns (51.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/Q
                         net (fo=8, routed)           0.150    -0.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[1]
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.059    -0.430    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.143    -0.285    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.045    -0.240 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.397    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.975%)  route 0.195ns (58.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/Q
                         net (fo=6, routed)           0.195    -0.233    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[3]
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.072    -0.398    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.697ns  (logic 1.553ns (33.062%)  route 3.144ns (66.938%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.752    93.642    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.332    93.974 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    93.974    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X36Y6          FDRE (Setup_fdre_C_D)        0.029    98.875    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.875    
                         arrival time                         -93.974    
  -------------------------------------------------------------------
                         slack                                  4.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.297ns (33.766%)  route 0.583ns (66.234%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.314     0.233    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.112     0.345 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.345    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.091     0.106    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.325    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.641    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.641    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.697ns  (logic 1.553ns (33.062%)  route 3.144ns (66.938%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.752    93.642    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.332    93.974 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    93.974    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.231    98.846    
    SLICE_X36Y6          FDRE (Setup_fdre_C_D)        0.029    98.875    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.875    
                         arrival time                         -93.974    
  -------------------------------------------------------------------
                         slack                                  4.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.297ns (33.766%)  route 0.583ns (66.234%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.314     0.233    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.112     0.345 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.345    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.091     0.106    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.024    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.325    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.919ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.967    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.919    

Slack (MET) :             97.919ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.967    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.919    

Slack (MET) :             97.919ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.967    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.919    

Slack (MET) :             97.919ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.967    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.919    

Slack (MET) :             98.311ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.715ns (45.187%)  route 0.867ns (54.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.867     0.569    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.865    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.586    99.257    
                         clock uncertainty           -0.111    99.147    
    SLICE_X36Y6          FDRE (Setup_fdre_C_D)        0.029    99.176    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         99.176    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 98.311    

Slack (MET) :             98.476ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.715ns (49.574%)  route 0.727ns (50.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.727     0.428    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I2_O)        0.296     0.724 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.724    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.029    99.201    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.201    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 98.476    

Slack (MET) :             98.485ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.715ns (49.824%)  route 0.720ns (50.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.720     0.421    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.296     0.717 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.717    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.031    99.203    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         99.203    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 98.485    

Slack (MET) :             98.494ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.743ns (50.535%)  route 0.727ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.727     0.428    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.324     0.752 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.752    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.075    99.247    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         99.247    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 98.494    

Slack (MET) :             98.501ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.743ns (50.784%)  route 0.720ns (49.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 r  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.720     0.421    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.324     0.745 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.745    Diver_OV5647_Init/Req_Cnt[3]_i_2_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.075    99.247    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         99.247    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 98.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.220    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.043    -0.177 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.177    Diver_OV5647_Init/Req_Cnt[3]_i_2_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.107    -0.316    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.896%)  route 0.134ns (37.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.134    -0.271    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.099    -0.172 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.248    -0.517    
                         clock uncertainty            0.111    -0.407    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.091    -0.316    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.209    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.042    -0.167 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.107    -0.316    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.220    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.092    -0.331    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.209    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.045    -0.164 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.091    -0.332    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.462    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.462    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.462    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.462    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.994ns (32.806%)  route 4.084ns (67.194%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.607     4.423    Driver_IIC0/n_state[3]
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.751 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.481     5.231    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X35Y5          LUT4 (Prop_lut4_I2_O)        0.124     5.355 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.355    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X35Y5          FDCE (Setup_fdce_C_D)        0.029     9.209    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.988ns (32.739%)  route 4.084ns (67.261%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.607     4.423    Driver_IIC0/n_state[3]
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.751 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.481     5.231    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I3_O)        0.118     5.349 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.349    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X35Y5          FDCE (Setup_fdce_C_D)        0.075     9.255    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.255    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 1.870ns (32.909%)  route 3.812ns (67.091%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.626     4.442    Driver_IIC0/n_state[3]
    SLICE_X34Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.770 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.190     4.960    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X34Y5          FDPE (Setup_fdpe_C_CE)      -0.169     9.011    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.994ns (34.684%)  route 3.755ns (65.316%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.607     4.423    Driver_IIC0/n_state[3]
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.328     4.751 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.151     4.902    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.026    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X35Y5          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X35Y5          FDCE (Setup_fdce_C_D)        0.031     9.211    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 1.870ns (32.509%)  route 3.882ns (67.491%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.885     4.701    Driver_IIC0/n_state[3]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.029 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     5.029    Driver_IIC0/SDA_Out
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y5          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X34Y5          FDPE (Setup_fdpe_C_D)        0.081     9.261    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.870ns (37.046%)  route 3.178ns (62.954%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.318     3.816 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.181     3.997    Driver_IIC0/n_state[3]
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.328     4.325 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     4.325    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X34Y6          FDCE (Setup_fdce_C_D)        0.081     9.261    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -4.325    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.550ns (34.089%)  route 2.997ns (65.911%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.445     3.498    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I3_O)        0.326     3.824 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     3.824    Driver_IIC0/n_state__0[3]
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X34Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X34Y6          FDCE (Setup_fdce_C_D)        0.077     9.257    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.550ns (35.021%)  route 2.876ns (64.979%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.324     3.377    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.326     3.703 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.703    Driver_IIC0/n_state__0[2]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.578     8.669    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.584     9.253    
                         clock uncertainty           -0.074     9.179    
    SLICE_X35Y7          FDCE (Setup_fdce_C_D)        0.029     9.208    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.550ns (35.044%)  route 2.873ns (64.956%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 f  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842     1.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150     1.833 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.865     2.698    Driver_IIC0/scl_lc__9
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.356     3.054 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.321     3.374    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.326     3.700 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.700    Driver_IIC0/n_state__0[1]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.578     8.669    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.584     9.253    
                         clock uncertainty           -0.074     9.179    
    SLICE_X35Y7          FDCE (Setup_fdce_C_D)        0.031     9.210    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.090ns (26.322%)  route 3.051ns (73.678%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    -0.723    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    -0.304 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846     0.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299     0.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.831     1.672    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I3_O)        0.124     1.796 r  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=1, routed)           0.670     2.466    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I5_O)        0.124     2.590 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.704     3.294    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I0_O)        0.124     3.418 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.418    Driver_IIC0/n_state__0[0]
    SLICE_X33Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X33Y6          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.584     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X33Y6          FDCE (Setup_fdce_C_D)        0.029     9.209    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                  5.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.131    -0.275    Driver_IIC0/iic_wr_en_r0
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism              0.232    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.012    -0.448    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.359%)  route 0.183ns (49.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.183    -0.210    Driver_IIC0/scl_cnt[1]
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.045    -0.165 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.246    -0.521    
                         clock uncertainty            0.074    -0.447    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.092    -0.355    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.232ns (61.300%)  route 0.146ns (38.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=7, routed)           0.146    -0.260    Driver_IIC0/scl_cnt[6]
    SLICE_X33Y9          LUT5 (Prop_lut5_I2_O)        0.104    -0.156 r  Driver_IIC0/scl_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Driver_IIC0/scl_cnt[8]_i_1_n_0
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.107    -0.353    Driver_IIC0/scl_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=13, routed)          0.179    -0.214    Driver_IIC0/c_state[2]
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    Driver_IIC0/n_state__0[2]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X35Y7          FDCE (Hold_fdce_C_D)         0.091    -0.369    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/FSM_sequential_c_state_reg[2]/Q
                         net (fo=13, routed)          0.181    -0.212    Driver_IIC0/c_state[2]
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Driver_IIC0/n_state__0[1]
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X35Y7          FDCE (Hold_fdce_C_D)         0.092    -0.368    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.181    -0.212    Driver_IIC0/scl_cnt[9]
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.092    -0.368    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.677%)  route 0.146ns (39.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/scl_cnt_reg[6]/Q
                         net (fo=7, routed)           0.146    -0.260    Driver_IIC0/scl_cnt[6]
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.098    -0.162 r  Driver_IIC0/scl_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    Driver_IIC0/scl_cnt[7]_i_1_n_0
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X33Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X33Y9          FDCE (Hold_fdce_C_D)         0.092    -0.368    Driver_IIC0/scl_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.191    -0.202    Driver_IIC0/scl_cnt[0]
    SLICE_X35Y9          LUT2 (Prop_lut2_I1_O)        0.045    -0.157 r  Driver_IIC0/scl_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    Driver_IIC0/scl_cnt[0]_i_1_n_0
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.091    -0.369    Driver_IIC0/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.183ns (45.390%)  route 0.220ns (54.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.220    -0.173    Driver_IIC0/scl_cnt[2]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.042    -0.131 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.767    Driver_IIC0/clk_out1
    SLICE_X32Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.233    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.107    -0.353    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.941%)  route 0.172ns (43.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.172    -0.235    Driver_IIC0/iic_wr_en_r0
    SLICE_X36Y7          LUT5 (Prop_lut5_I1_O)        0.099    -0.136 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.136    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.232    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.091    -0.369    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.456ns (20.627%)  route 1.755ns (79.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.262 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=7, routed)           1.755     1.493    Driver_IIC0/IIC_Write
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.076    
                         clock uncertainty           -0.231     8.845    
    SLICE_X36Y7          FDCE (Setup_fdce_C_D)       -0.047     8.798    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                  7.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.141ns (13.483%)  route 0.905ns (86.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=7, routed)           0.905     0.512    Driver_IIC0/IIC_Write
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.217    
                         clock uncertainty            0.231     0.014    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.075     0.089    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.423    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.456ns (20.627%)  route 1.755ns (79.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.262 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=7, routed)           1.755     1.493    Driver_IIC0/IIC_Write
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.579     8.670    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.076    
                         clock uncertainty           -0.226     8.850    
    SLICE_X36Y7          FDCE (Setup_fdce_C_D)       -0.047     8.803    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                  7.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.141ns (13.483%)  route 0.905ns (86.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=7, routed)           0.905     0.512    Driver_IIC0/IIC_Write
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.863    -0.766    Driver_IIC0/clk_out1
    SLICE_X36Y7          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.217    
                         clock uncertainty            0.226     0.009    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.075     0.084    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.581ns (35.795%)  route 2.836ns (64.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.701     3.615    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y28          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.585     4.181    
                         clock uncertainty           -0.067     4.114    
    SLICE_X4Y28          FDSE (Setup_fdse_C_S)       -0.429     3.685    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.581ns (34.753%)  route 2.968ns (65.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.906     2.328    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.657 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           1.091     3.747    Driver_MIPI0/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.581ns (34.753%)  route 2.968ns (65.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.906     2.328    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.657 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           1.091     3.747    Driver_MIPI0/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.581ns (34.753%)  route 2.968ns (65.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.906     2.328    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.329     2.657 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           1.091     3.747    Driver_MIPI0/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X0Y24          FDRE (Setup_fdre_C_CE)      -0.205     3.891    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.581ns (37.156%)  route 2.674ns (62.844%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.539     3.453    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     3.665    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.581ns (37.156%)  route 2.674ns (62.844%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/Q
                         net (fo=2, routed)           0.972     0.626    Driver_MIPI0/Data_Read/U0/clock_system_inst/err_rate[6]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124     0.750 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4/O
                         net (fo=1, routed)           0.000     0.750    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_i_4_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.151 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.422 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           1.163     2.585    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.329     2.914 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.539     3.453    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y24          FDSE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     3.665    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.095    -0.333    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.397    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.332    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.045    -0.287 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.091    -0.398    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/Q
                         net (fo=2, routed)           0.111    -0.293    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
    SLICE_X5Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y28          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.067    -0.487    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.066    -0.421    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[17]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.935%)  route 0.114ns (38.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.114    -0.314    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.092    -0.397    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/Q
                         net (fo=2, routed)           0.111    -0.295    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
    SLICE_X5Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.066    -0.424    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.111    -0.293    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X5Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.066    -0.422    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.906%)  route 0.173ns (55.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.173    -0.255    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.070    -0.400    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.422%)  route 0.150ns (51.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/Q
                         net (fo=8, routed)           0.150    -0.278    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[1]
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.059    -0.430    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.143    -0.285    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X0Y24          LUT5 (Prop_lut5_I1_O)        0.045    -0.240 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.092    -0.397    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.975%)  route 0.195ns (58.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/Q
                         net (fo=6, routed)           0.195    -0.233    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[3]
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.072    -0.398    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack      -13.811ns,  Total Violation      -13.811ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.811ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out2_clk_wiz_0_1 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.780ns  (logic 0.456ns (58.461%)  route 0.324ns (41.539%))
  Logic Levels:           0  
  Clock Path Skew:        -12.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 1293.605 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.439ns = ( 1306.431 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  1294.992    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  1298.505    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.629 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698  1299.327    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.668 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1303.007    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.990 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1304.798 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         1.632  1306.431    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456  1306.887 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.324  1307.211    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X3Y14          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   1295.000  1295.000 r  
    H4                                                0.000  1295.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  1295.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  1296.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1297.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128  1290.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605  1291.999    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1292.090 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.514  1293.605    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X3Y14          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1293.605    
                         clock uncertainty           -0.165  1293.439    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)       -0.040  1293.399    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1293.400    
                         arrival time                       -1307.211    
  -------------------------------------------------------------------
                         slack                                -13.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.295ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -4.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=235, routed)         0.566     3.501    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y15          FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     3.642 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.101     3.743    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X3Y14          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.834    -0.795    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X3Y14          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000    -0.795    
                         clock uncertainty            0.165    -0.630    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.078    -0.552    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  4.295    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        4.697ns  (logic 1.553ns (33.062%)  route 3.144ns (66.938%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.752    93.642    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.332    93.974 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    93.974    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X36Y6          FDRE (Setup_fdre_C_D)        0.029    98.880    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -93.974    
  -------------------------------------------------------------------
                         slack                                  4.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.297ns (33.766%)  route 0.583ns (66.234%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.314     0.233    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.112     0.345 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.345    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.091     0.101    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.919ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.967    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.919    

Slack (MET) :             97.919ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.967    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.919    

Slack (MET) :             97.919ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.967    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.919    

Slack (MET) :             97.919ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.718ns (40.671%)  route 1.047ns (59.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.857     0.558    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.299     0.857 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190     1.048    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.967    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 97.919    

Slack (MET) :             98.311ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.715ns (45.187%)  route 0.867ns (54.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.867     0.569    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.296     0.865 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.865    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.586    99.257    
                         clock uncertainty           -0.111    99.147    
    SLICE_X36Y6          FDRE (Setup_fdre_C_D)        0.029    99.176    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         99.176    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 98.311    

Slack (MET) :             98.476ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.715ns (49.574%)  route 0.727ns (50.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.727     0.428    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I2_O)        0.296     0.724 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.724    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.029    99.201    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.201    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 98.476    

Slack (MET) :             98.485ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.715ns (49.824%)  route 0.720ns (50.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.720     0.421    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.296     0.717 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.717    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.031    99.203    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         99.203    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 98.485    

Slack (MET) :             98.494ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.743ns (50.535%)  route 0.727ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.727     0.428    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.324     0.752 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.752    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.075    99.247    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         99.247    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 98.494    

Slack (MET) :             98.501ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.743ns (50.784%)  route 0.720ns (49.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.701    -0.718    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.299 r  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.720     0.421    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.324     0.745 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.745    Diver_OV5647_Init/Req_Cnt[3]_i_2_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.075    99.247    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         99.247    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 98.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.220    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.043    -0.177 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.177    Diver_OV5647_Init/Req_Cnt[3]_i_2_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.107    -0.316    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.896%)  route 0.134ns (37.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.134    -0.271    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.099    -0.172 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.248    -0.517    
                         clock uncertainty            0.111    -0.407    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.091    -0.316    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.209    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.042    -0.167 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.107    -0.316    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.220    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.045    -0.175 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.092    -0.331    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.184    -0.209    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.045    -0.164 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.091    -0.332    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.462    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.462    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.462    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.104%)  route 0.208ns (47.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.593    -0.533    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.405 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.254    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.098    -0.156 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056    -0.100    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.462    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.641ns  (logic 1.553ns (33.465%)  route 3.088ns (66.535%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.506    93.396    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.332    93.728 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.190    93.918    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X36Y5          FDRE (Setup_fdre_C_CE)      -0.205    98.646    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -93.918    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        4.697ns  (logic 1.553ns (33.062%)  route 3.144ns (66.938%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 89.277 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.696    89.277    Driver_IIC0/clk_out1
    SLICE_X35Y9          FDCE                                         r  Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.419    89.696 r  Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=5, routed)           0.846    90.542    Driver_IIC0/scl_cnt[5]
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.299    90.841 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_7/O
                         net (fo=4, routed)           0.842    91.683    Driver_IIC0/FSM_sequential_Write_State[6]_i_7_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.150    91.833 r  Driver_IIC0/FSM_sequential_Write_State[6]_i_5/O
                         net (fo=15, routed)          0.704    92.537    Driver_IIC0/scl_lc__9
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.353    92.890 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.752    93.642    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.332    93.974 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    93.974    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.580    98.671    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.077    
                         clock uncertainty           -0.226    98.851    
    SLICE_X36Y6          FDRE (Setup_fdre_C_D)        0.029    98.880    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -93.974    
  -------------------------------------------------------------------
                         slack                                  4.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.297ns (33.766%)  route 0.583ns (66.234%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.314     0.233    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.112     0.345 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.345    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y6          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.091     0.101    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.297ns (35.572%)  route 0.538ns (64.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.534    Driver_IIC0/clk_out1
    SLICE_X35Y7          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.393 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.268    -0.125    Driver_IIC0/c_state[1]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.044    -0.081 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=12, routed)          0.214     0.132    Diver_OV5647_Init/IIC_Busy
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.112     0.244 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.056     0.301    Diver_OV5647_Init/Req_Cnt
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.864    -0.765    Diver_OV5647_Init/CLK
    SLICE_X36Y5          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X36Y5          FDRE (Hold_fdre_C_CE)       -0.039    -0.029    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.329    





