{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1469096542761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469096542764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 21 19:22:22 2016 " "Processing started: Thu Jul 21 19:22:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469096542764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1469096542764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1469096542765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1469096543137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/014/a0147801/hard3/verilog/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543245 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "szcv.v(14) " "Verilog HDL information at szcv.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/verilog/szcv.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1469096543251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "szcv.v 1 1 " "Found 1 design units, including 1 entities, in source file szcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 szcv " "Found entity 1: szcv" {  } { { "szcv.v" "" { Text "/home/014/a0147801/hard3/verilog/szcv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "/home/014/a0147801/hard3/verilog/shifter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.v" "" { Text "/home/014/a0147801/hard3/verilog/rf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543265 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rab.v(11) " "Verilog HDL information at rab.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "rab.v" "" { Text "/home/014/a0147801/hard3/verilog/rab.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1469096543270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rab.v 1 1 " "Found 1 design units, including 1 entities, in source file rab.v" { { "Info" "ISGN_ENTITY_NAME" "1 rab " "Found entity 1: rab" {  } { { "rab.v" "" { Text "/home/014/a0147801/hard3/verilog/rab.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/verilog/phase_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/home/014/a0147801/hard3/verilog/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_reg " "Found entity 1: out_reg" {  } { { "out_reg.v" "" { Text "/home/014/a0147801/hard3/verilog/out_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul7.v 1 1 " "Found 1 design units, including 1 entities, in source file mul7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul7 " "Found entity 1: mul7" {  } { { "mul7.v" "" { Text "/home/014/a0147801/hard3/verilog/mul7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul6.v 1 1 " "Found 1 design units, including 1 entities, in source file mul6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul6 " "Found entity 1: mul6" {  } { { "mul6.v" "" { Text "/home/014/a0147801/hard3/verilog/mul6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul5.v 1 1 " "Found 1 design units, including 1 entities, in source file mul5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul5 " "Found entity 1: mul5" {  } { { "mul5.v" "" { Text "/home/014/a0147801/hard3/verilog/mul5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul4.v 1 1 " "Found 1 design units, including 1 entities, in source file mul4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul4 " "Found entity 1: mul4" {  } { { "mul4.v" "" { Text "/home/014/a0147801/hard3/verilog/mul4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul3.v 1 1 " "Found 1 design units, including 1 entities, in source file mul3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul3 " "Found entity 1: mul3" {  } { { "mul3.v" "" { Text "/home/014/a0147801/hard3/verilog/mul3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul2.v 1 1 " "Found 1 design units, including 1 entities, in source file mul2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul2 " "Found entity 1: mul2" {  } { { "mul2.v" "" { Text "/home/014/a0147801/hard3/verilog/mul2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul1.v 1 1 " "Found 1 design units, including 1 entities, in source file mul1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul1 " "Found entity 1: mul1" {  } { { "mul1.v" "" { Text "/home/014/a0147801/hard3/verilog/mul1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jcalc.v 1 1 " "Found 1 design units, including 1 entities, in source file jcalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jcalc " "Found entity 1: jcalc" {  } { { "jcalc.v" "" { Text "/home/014/a0147801/hard3/verilog/jcalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/verilog/ir.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hlt_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file hlt_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 hlt_dff " "Found entity 1: hlt_dff" {  } { { "hlt_dff.v" "" { Text "/home/014/a0147801/hard3/verilog/hlt_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.v 1 1 " "Found 1 design units, including 1 entities, in source file calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/014/a0147801/hard3/verilog/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul7reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mul7reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul7reg " "Found entity 1: mul7reg" {  } { { "mul7reg.v" "" { Text "/home/014/a0147801/hard3/verilog/mul7reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul8.v 1 1 " "Found 1 design units, including 1 entities, in source file mul8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul8 " "Found entity 1: mul8" {  } { { "mul8.v" "" { Text "/home/014/a0147801/hard3/verilog/mul8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SIMPLE_.bdf 1 1 " "Using design file SIMPLE_.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SIMPLE_ " "Found entity 1: SIMPLE_" {  } { { "SIMPLE_.bdf" "" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543486 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1469096543486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIMPLE_ " "Elaborating entity \"SIMPLE_\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1469096543491 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "SIMPLE_.bdf" "" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { -248 1064 1064 -240 "" "" } { -240 1064 1064 -224 "" "" } { -224 1064 1064 -208 "" "" } { -208 1064 1064 -192 "" "" } { -192 1064 1064 -176 "" "" } { -176 1064 1064 -160 "" "" } { -160 1064 1064 -144 "" "" } { -144 1064 1064 -128 "" "" } { -128 1064 1064 -112 "" "" } { -112 1064 1064 -96 "" "" } { -96 1064 1064 -80 "" "" } { -80 1064 1064 -64 "" "" } { -64 1064 1064 -48 "" "" } { -48 1064 1064 -32 "" "" } { -32 1064 1064 -16 "" "" } { -16 1064 1064 0 "" "" } { 0 1064 1064 40 "" "" } { -256 1064 1114 -240 "instr\[15\]" "" } { -240 1064 1114 -224 "instr\[14\]" "" } { -224 1064 1114 -208 "instr\[13\]" "" } { -208 1064 1114 -192 "instr\[12\]" "" } { -192 1064 1114 -176 "instr\[11\]" "" } { -176 1064 1114 -160 "instr\[10\]" "" } { -160 1064 1107 -144 "instr\[9\]" "" } { -144 1064 1107 -128 "instr\[8\]" "" } { -128 1064 1107 -112 "instr\[7\]" "" } { -112 1064 1107 -96 "instr\[6\]" "" } { -96 1064 1107 -80 "instr\[5\]" "" } { -80 1064 1107 -64 "instr\[4\]" "" } { -64 1064 1107 -48 "instr\[3\]" "" } { -48 1064 1107 -32 "instr\[2\]" "" } { -32 1064 1107 -16 "instr\[1\]" "" } { -16 1064 1107 0 "instr\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1469096543495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir1 " "Elaborating entity \"ir\" for hierarchy \"ir:ir1\"" {  } { { "SIMPLE_.bdf" "ir1" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 592 1088 1280 704 "ir1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_counter phase_counter:phase_counter1 " "Elaborating entity \"phase_counter\" for hierarchy \"phase_counter:phase_counter1\"" {  } { { "SIMPLE_.bdf" "phase_counter1" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 192 720 952 304 "phase_counter1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543504 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "phase_counter.v(17) " "Verilog HDL Case Statement information at phase_counter.v(17): all case item expressions in this case statement are onehot" {  } { { "phase_counter.v" "" { Text "/home/014/a0147801/hard3/verilog/phase_counter.v" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1469096543506 "|SIMPLE_|phase_counter:phase_counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hlt_dff hlt_dff:hlt_dff " "Elaborating entity \"hlt_dff\" for hierarchy \"hlt_dff:hlt_dff\"" {  } { { "SIMPLE_.bdf" "hlt_dff" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 136 1192 1360 248 "hlt_dff" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul7 mul7:inst12 " "Elaborating entity \"mul7\" for hierarchy \"mul7:inst12\"" {  } { { "SIMPLE_.bdf" "inst12" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 408 1136 1352 520 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul7reg mul7reg:mul7reg1 " "Elaborating entity \"mul7reg\" for hierarchy \"mul7reg:mul7reg1\"" {  } { { "SIMPLE_.bdf" "mul7reg1" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 296 1104 1344 408 "mul7reg1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram1 " "Elaborating entity \"ram\" for hierarchy \"ram:ram1\"" {  } { { "SIMPLE_.bdf" "ram1" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 496 760 976 624 "ram1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/home/014/a0147801/hard3/verilog/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/home/014/a0147801/hard3/verilog/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ram1.mif " "Parameter \"init_file\" = \"../ram1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543621 ""}  } { { "ram.v" "" { Text "/home/014/a0147801/hard3/verilog/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469096543621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hve1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hve1 " "Found entity 1: altsyncram_hve1" {  } { { "db/altsyncram_hve1.tdf" "" { Text "/home/014/a0147801/hard3/verilog/db/altsyncram_hve1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hve1 ram:ram1\|altsyncram:altsyncram_component\|altsyncram_hve1:auto_generated " "Elaborating entity \"altsyncram_hve1\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_hve1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jga2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jga2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jga2 " "Found entity 1: altsyncram_jga2" {  } { { "db/altsyncram_jga2.tdf" "" { Text "/home/014/a0147801/hard3/verilog/db/altsyncram_jga2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469096543760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469096543760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jga2 ram:ram1\|altsyncram:altsyncram_component\|altsyncram_hve1:auto_generated\|altsyncram_jga2:altsyncram1 " "Elaborating entity \"altsyncram_jga2\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_hve1:auto_generated\|altsyncram_jga2:altsyncram1\"" {  } { { "db/altsyncram_hve1.tdf" "altsyncram1" { Text "/home/014/a0147801/hard3/verilog/db/altsyncram_hve1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096543762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:ram1\|altsyncram:altsyncram_component\|altsyncram_hve1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_hve1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hve1.tdf" "mgl_prim2" { Text "/home/014/a0147801/hard3/verilog/db/altsyncram_hve1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram1\|altsyncram:altsyncram_component\|altsyncram_hve1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_hve1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hve1.tdf" "" { Text "/home/014/a0147801/hard3/verilog/db/altsyncram_hve1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469096544382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram1\|altsyncram:altsyncram_component\|altsyncram_hve1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_hve1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987569 " "Parameter \"NODE_NAME\" = \"1918987569\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544382 ""}  } { { "db/altsyncram_hve1.tdf" "" { Text "/home/014/a0147801/hard3/verilog/db/altsyncram_hve1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1469096544382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:ram1\|altsyncram:altsyncram_component\|altsyncram_hve1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_hve1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul3 mul3:inst18 " "Elaborating entity \"mul3\" for hierarchy \"mul3:inst18\"" {  } { { "SIMPLE_.bdf" "inst18" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 448 488 688 592 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "SIMPLE_.bdf" "pc1" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 496 104 296 608 "pc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul5 mul5:inst9 " "Elaborating entity \"mul5\" for hierarchy \"mul5:inst9\"" {  } { { "SIMPLE_.bdf" "inst9" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 544 -216 8 656 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jcalc jcalc:jcalc " "Elaborating entity \"jcalc\" for hierarchy \"jcalc:jcalc\"" {  } { { "SIMPLE_.bdf" "jcalc" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 736 256 440 848 "jcalc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "szcv szcv:inst2 " "Elaborating entity \"szcv\" for hierarchy \"szcv:inst2\"" {  } { { "SIMPLE_.bdf" "inst2" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 1016 584 800 1160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul8 mul8:inst " "Elaborating entity \"mul8\" for hierarchy \"mul8:inst\"" {  } { { "SIMPLE_.bdf" "inst" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 1096 1040 1232 1176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc calc:inst1 " "Elaborating entity \"calc\" for hierarchy \"calc:inst1\"" {  } { { "SIMPLE_.bdf" "inst1" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 944 1104 1288 1056 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544456 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "calc.v(138) " "Verilog HDL Case Statement information at calc.v(138): all case item expressions in this case statement are onehot" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1469096544462 "|SIMPLE_|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"c1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469096544462 "|SIMPLE_|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"v1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469096544462 "|SIMPLE_|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469096544462 "|SIMPLE_|calc:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z1 calc.v(35) " "Verilog HDL Always Construct warning at calc.v(35): inferring latch(es) for variable \"z1\", which holds its previous value in one or more paths through the always construct" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1469096544462 "|SIMPLE_|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1 calc.v(43) " "Inferred latch for \"z1\" at calc.v(43)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469096544463 "|SIMPLE_|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1 calc.v(43) " "Inferred latch for \"s1\" at calc.v(43)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469096544463 "|SIMPLE_|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v1 calc.v(43) " "Inferred latch for \"v1\" at calc.v(43)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469096544463 "|SIMPLE_|calc:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1 calc.v(43) " "Inferred latch for \"c1\" at calc.v(43)" {  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469096544463 "|SIMPLE_|calc:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rab rab:inst20 " "Elaborating entity \"rab\" for hierarchy \"rab:inst20\"" {  } { { "SIMPLE_.bdf" "inst20" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 840 1432 1576 1032 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul1 mul1:inst6 " "Elaborating entity \"mul1\" for hierarchy \"mul1:inst6\"" {  } { { "SIMPLE_.bdf" "inst6" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 776 1096 1288 856 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:inst7 " "Elaborating entity \"rf\" for hierarchy \"rf:inst7\"" {  } { { "SIMPLE_.bdf" "inst7" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 792 736 952 936 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul4 mul4:inst10 " "Elaborating entity \"mul4\" for hierarchy \"mul4:inst10\"" {  } { { "SIMPLE_.bdf" "inst10" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 1184 688 896 1296 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul2 mul2:inst19 " "Elaborating entity \"mul2\" for hierarchy \"mul2:inst19\"" {  } { { "SIMPLE_.bdf" "inst19" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 856 336 512 936 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst5 " "Elaborating entity \"adder\" for hierarchy \"adder:inst5\"" {  } { { "SIMPLE_.bdf" "inst5" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 384 112 280 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_reg out_reg:inst22 " "Elaborating entity \"out_reg\" for hierarchy \"out_reg:inst22\"" {  } { { "SIMPLE_.bdf" "inst22" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 232 1752 1920 344 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul6 mul6:inst23 " "Elaborating entity \"mul6\" for hierarchy \"mul6:inst23\"" {  } { { "SIMPLE_.bdf" "inst23" { Schematic "/home/014/a0147801/hard3/verilog/SIMPLE_.bdf" { { 112 1744 1912 192 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469096544502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:inst1\|s1 " "Latch calc:inst1\|s1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/verilog/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1469096546242 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1469096546242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:inst1\|z1 " "Latch calc:inst1\|z1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/verilog/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1469096546242 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1469096546242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:inst1\|c1 " "Latch calc:inst1\|c1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/verilog/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1469096546242 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1469096546242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calc:inst1\|v1 " "Latch calc:inst1\|v1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:ir1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal ir:ir1\|ir_out\[7\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/verilog/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1469096546242 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ir:ir1\|ir_out\[15\] " "Ports ENA and CLR on the latch are fed by the same signal ir:ir1\|ir_out\[15\]" {  } { { "ir.v" "" { Text "/home/014/a0147801/hard3/verilog/ir.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1469096546242 ""}  } { { "calc.v" "" { Text "/home/014/a0147801/hard3/verilog/calc.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1469096546242 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hlt_dff.v" "" { Text "/home/014/a0147801/hard3/verilog/hlt_dff.v" 4 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1469096546886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/014/a0147801/hard3/verilog/output_files/SIMPLE.map.smsg " "Generated suppressed messages file /home/014/a0147801/hard3/verilog/output_files/SIMPLE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1469096548557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1469096548983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469096548983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1245 " "Implemented 1245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1469096549174 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1469096549174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1198 " "Implemented 1198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1469096549174 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1469096549174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1469096549174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469096549213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 21 19:22:29 2016 " "Processing ended: Thu Jul 21 19:22:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469096549213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469096549213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469096549213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469096549213 ""}
