#include "MANCHESTER.h"
#include <avr/sleep.h>
#include <avr/wdt.h>

// ATTiny85:
//             u
//   Reset (1)    (8) VCC
// P3 (A3) (2)    (7) P2 (A1)
// P4 (A2) (3)    (6) P1 (PWM)
//     GND (4)    (5) P0 (PWM)

#ifndef cbi
#define cbi(sfr, bit) (_SFR_BYTE(sfr) &= ~_BV(bit))
#endif
#ifndef sbi
#define sbi(sfr, bit) (_SFR_BYTE(sfr) |= _BV(bit))
#endif

#define TxPin 4  //the digital pin to use to transmit data

unsigned int Tdata = 0;  //the 16 bits to send

const int NODE_ID = 1;

void setup() 
{   
  randomSeed(analogRead(0));  
  MANCHESTER.SetTxPin(TxPin);
  // Setup watchdog to notify us every 4 seconds
  setup_watchdog(8);
}//end of setup

// From http://www.atmel.com/dyn/resources/prod_documents/doc2586.pdf
// * Registers
//
// MCUSR – MCU Status Register
// 0 0 0 0 WDRF BORF EXTRF PORF
//
// • Bit 3 – WDRF: Watchdog Reset Flag
// This bit is set if a Watchdog Reset occurs. The bit is reset by a Power-on Reset, or by writing a
// logic zero to the flag.
//
// WDTCR – Watchdog Timer Control Register
// WDIF WDIE WDP3 WDCE WDE WDP2 WDP1 WDP0
//
// • Bit 7 – WDIF: Watchdog Timeout Interrupt Flag
// This bit is set when a time-out occurs in the Watchdog Timer and the Watchdog Timer is configured
// for interrupt. WDIF is cleared by hardware when executing the corresponding interrupt
// handling vector. Alternatively, WDIF is cleared by writing a logic one to the flag. When the I-bit in
// SREG and WDIE are set, the Watchdog Time-out Interrupt is executed.
// • Bit 6 – WDIE: Watchdog Timeout Interrupt Enable
// When this bit is written to one, WDE is cleared, and the I-bit in the Status Register is set, the
// Watchdog Time-out Interrupt is enabled. In this mode the corresponding interrupt is executed
// instead of a reset if a timeout in the Watchdog Timer occurs.
// If WDE is set, WDIE is automatically cleared by hardware when a time-out occurs. This is useful
// for keeping the Watchdog Reset security while using the interrupt. After the WDIE bit is cleared,
// the next time-out will generate a reset. To avoid the Watchdog Reset, WDIE must be set after
// each interrupt.
//
// See Table 8-2
//
// • Bit 4 – WDCE: Watchdog Change Enable
// This bit must be set when the WDE bit is written to logic zero. Otherwise, the Watchdog will not
// be disabled. Once written to one, hardware will clear this bit after four clock cycles. Refer to the
// description of the WDE bit for a Watchdog disable procedure. This bit must also be set when
// changing the prescaler bits. See “Timed Sequences for Changing the Configuration of the
// Watchdog Timer” on page 45.
// • Bit 3 – WDE: Watchdog Enable
// When the WDE is written to logic one, the Watchdog Timer is enabled, and if the WDE is written
// to logic zero, the Watchdog Timer function is disabled. WDE can only be cleared if the WDCE bit
// has logic level one. To disable an enabled Watchdog Timer, the following procedure must be
// followed:
// 1. In the same operation, write a logic one to WDCE and WDE. A logic one must be written
// to WDE even though it is set to one before the disable operation starts.
// 2. Within the next four clock cycles, write a logic 0 to WDE. This disables the Watchdog.
// (further notes on safety level specific logic - see PDF)
// • Bits 5, 2:0 – WDP[3:0]: Watchdog Timer Prescaler 3, 2, 1, and 0
// The WDP[3:0] bits determine the Watchdog Timer prescaling when the Watchdog Timer is
// enabled. The different prescaling values and their corresponding Timeout Periods are shown in
// See Table 8-3.

// Watchdog timeout values
// 0=16ms, 1=32ms, 2=64ms, 3=128ms, 4=250ms, 5=500ms
// 6=1sec, 7=2sec, 8=4sec, 9=8sec
// From http://interface.khm.de/index.php/lab/experiments/sleep_watchdog_battery/
void setup_watchdog(int ii) 
{  
 // The prescale value is held in bits 5,2,1,0
 // This block moves ii itno these bits
 byte bb;
 if (ii > 9 ) ii=9;
 bb=ii & 7;
 if (ii > 7) bb|= (1<<5);
 bb|= (1<<WDCE);
 
 // Reset the watchdog reset flag
 MCUSR &= ~(1<<WDRF);
 // Start timed sequence
 WDTCR |= (1<<WDCE) | (1<<WDE);
 // Set new watchdog timeout value
 WDTCR = bb;
 // Enable interrupts instead of reset
 WDTCR |= _BV(WDIE);
}

// From http://interface.khm.de/index.php/lab/experiments/sleep_watchdog_battery/
void system_sleep() 
{
 cbi(ADCSRA,ADEN); // Switch Analog to Digital converter OFF 
 set_sleep_mode(SLEEP_MODE_PWR_DOWN); // Set sleep mode
 sleep_mode(); // System sleeps here
 sbi(ADCSRA,ADEN);  // Switch Analog to Digital converter ON
}

void loop() 
{
 Tdata +=1;
 sendMsg(Tdata);
 // deep sleep for 2 * 4 seconds = 8 seconds
 deepsleep(2);
}//end of loop

// wait for totalTime ms
// the wait interval is to the nearest 4 seconds
void deepsleep(int waitTime)
{
  // Calculate the delay time
  int waitCounter = 0;
  while (waitCounter != waitTime) 
  {
    system_sleep();
    waitCounter++;
  }
}

unsigned int readingNum = 1;

void sendMsg(unsigned int data)
{
  readingNum++;
  if (readingNum >= 31) readingNum = 0;
  doSendMsg(data, readingNum);
  delay(500 + random(500));
  doSendMsg(data, readingNum);
  delay(500 + random(500));
  doSendMsg(data, readingNum);
}

void doSendMsg(unsigned int data, unsigned int msgNum)
{       
  // Send a message with the following format
  // 6 bits pre-amble
  // 5 bit node ID
  // 5 bit reading number
  // 16 bit data
  // 16 bit data (repeated)
  //
  // This is a total of 3x unsigned ints     
  unsigned int preamble = (0b010101 << 10);
  unsigned int nodeID = ((NODE_ID & 0b11111) << 5);
  unsigned int firstPacket = preamble | nodeID | (msgNum & 0b11111);
  
  MANCHESTER.Transmit(firstPacket);
  MANCHESTER.Transmit(data);
  MANCHESTER.Transmit(data);
}

ISR(WDT_vect) 
{
}
