OPT_DESIGN_PATH=D:/RTL_FPGA/VERILOG/aula21_bcd3bits/sim_bcd_3bits/work/@_opt
