
---------- Begin Simulation Statistics ----------
final_tick                               705937201000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60812                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655248                       # Number of bytes of host memory used
host_op_rate                                   112027                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1644.41                       # Real time elapsed on the host
host_tick_rate                              429295181                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218784                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.705937                       # Number of seconds simulated
sim_ticks                                705937201000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218784                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.059372                       # CPI: cycles per instruction
system.cpu.discardedOps                          4374                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       484216913                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.141656                       # IPC: instructions per cycle
system.cpu.numCycles                        705937201                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640468     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380886     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218784                       # Class of committed instruction
system.cpu.tickCycles                       221720288                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5259577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10523489                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1378                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5282984                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          414                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10566472                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            414                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658164                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649978                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650154                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648832                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987587                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2707                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             191                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              172                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75841491                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75841491                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75841527                       # number of overall hits
system.cpu.dcache.overall_hits::total        75841527                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10539097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10539097                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10539132                       # number of overall misses
system.cpu.dcache.overall_misses::total      10539132                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1109846263999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1109846263999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1109846263999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1109846263999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380659                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380659                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122008                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122008                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122008                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105307.529098                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105307.529098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105307.179377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105307.179377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    83.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5271709                       # number of writebacks
system.cpu.dcache.writebacks::total           5271709                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260430                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260430                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260430                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260430                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5278667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5278667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5278699                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5278699                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 542122290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 542122290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 542125701000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 542125701000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061109                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061109                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061110                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061110                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102700.604149                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102700.604149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102700.627749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102700.627749                       # average overall mshr miss latency
system.cpu.dcache.replacements                5278443                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2035704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2035704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    270860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    270860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32665.219489                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32665.219489                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    251405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    251405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30473.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30473.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73805787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73805787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10530805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10530805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1109575403999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1109575403999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124866                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124866                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105364.727958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105364.727958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260388                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260388                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5270417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5270417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 541870885000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 541870885000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102813.664460                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102813.664460                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.492958                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.492958                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3411000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3411000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106593.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106593.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.975066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120294                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5278699                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.367479                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.975066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91659426                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91659426                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070825                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086331                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169077                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32140551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32140551                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32140551                       # number of overall hits
system.cpu.icache.overall_hits::total        32140551                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4789                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4789                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4789                       # number of overall misses
system.cpu.icache.overall_misses::total          4789                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    245009000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    245009000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    245009000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    245009000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32145340                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32145340                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32145340                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32145340                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000149                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000149                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000149                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000149                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51160.785133                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51160.785133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51160.785133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51160.785133                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4541                       # number of writebacks
system.cpu.icache.writebacks::total              4541                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         4789                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4789                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4789                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4789                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    235431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    235431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    235431000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    235431000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000149                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000149                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000149                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000149                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49160.785133                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49160.785133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49160.785133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49160.785133                       # average overall mshr miss latency
system.cpu.icache.replacements                   4541                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32140551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32140551                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4789                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4789                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    245009000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    245009000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32145340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32145340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000149                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000149                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51160.785133                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51160.785133                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4789                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4789                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    235431000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    235431000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49160.785133                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49160.785133                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           229.064969                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32145340                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4789                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6712.328252                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   229.064969                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.894785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.894785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32150129                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32150129                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 705937201000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218784                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 4179                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15382                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19561                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4179                       # number of overall hits
system.l2.overall_hits::.cpu.data               15382                       # number of overall hits
system.l2.overall_hits::total                   19561                       # number of overall hits
system.l2.demand_misses::.cpu.inst                610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263317                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263927                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               610                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263317                       # number of overall misses
system.l2.overall_misses::total               5263927                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60802000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 525914735000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     525975537000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60802000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 525914735000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    525975537000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4789                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5278699                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5283488                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4789                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5278699                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5283488                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.127375                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997086                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996298                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.127375                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997086                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996298                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99675.409836                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99920.779045                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99920.750611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99675.409836                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99920.779045                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99920.750611                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5258957                       # number of writebacks
system.l2.writebacks::total                   5258957                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263921                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263921                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     48602000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 420648012000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 420696614000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48602000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 420648012000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 420696614000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.127375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996297                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.127375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996297                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79675.409836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79920.797384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79920.768948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79675.409836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79920.797384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79920.768948                       # average overall mshr miss latency
system.l2.replacements                        5259971                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5271709                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5271709                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5271709                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5271709                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4529                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4529                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4529                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4529                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7393                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7393                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263024                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263024                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 525883512000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  525883512000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5270417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5270417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99920.409255                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99920.409255                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 420623032000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 420623032000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79920.409255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79920.409255                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4179                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4179                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60802000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60802000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.127375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.127375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99675.409836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99675.409836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48602000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48602000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.127375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.127375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79675.409836                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79675.409836                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          293                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             293                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     31223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.035378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106563.139932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106563.139932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24980000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24980000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.034653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87038.327526                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87038.327526                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4078.131884                       # Cycle average of tags in use
system.l2.tags.total_refs                    10565077                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5264067                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.007018                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.099387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.682988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4075.349508                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995638                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3343                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26394255                       # Number of tag accesses
system.l2.tags.data_accesses                 26394255                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5258957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010887326500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328201                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328201                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15637400                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4930760                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263921                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5258957                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263921                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5258957                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263921                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5258957                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 330667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.038681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.025981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.369710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        328198    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328201                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.022052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.225727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           324585     98.90%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.00%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3118      0.95%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              488      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328201                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336890944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336573248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    477.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    476.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  705937168000                       # Total gap between requests
system.mem_ctrls.avgGap                      67085.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        39040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336851776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336571648                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 55302.369594204174                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 477169605.912297010422                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 476772788.745553016663                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          610                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263311                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5258957                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17281250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 150841870750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 17399402903500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28329.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28659.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3308527.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        39040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336851904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336890944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        39040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        39040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336573248                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336573248                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          610                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263311                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263921                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5258957                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5258957                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        55302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    477169787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        477225090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        55302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        55302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    476775055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       476775055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    476775055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        55302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    477169787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       954000145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263919                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5258932                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       328992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       328992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328581                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328777                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328778                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328631                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328657                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             52160670750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319595000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       150859152000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9909.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28659.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4808347                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4890828                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       823675                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   817.630682                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   695.341109                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   316.316936                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        33122      4.02%      4.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        40617      4.93%      8.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        42557      5.17%     14.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        41626      5.05%     19.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        41546      5.04%     24.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        34095      4.14%     28.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        39714      4.82%     33.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        43086      5.23%     38.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       507312     61.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       823675                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336890816                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336571648                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              477.224908                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              476.772789                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2940266280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1562784795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18794857620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13727869200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 55725720960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 166128085740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 131182549920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  390062134515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   552.545090                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 336531574000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23572640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 345832987000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2940780360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1563061830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789524040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13723755840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 55725720960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 166169317260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 131147828640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  390059988930                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.542051                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 336441810000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23572640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 345922751000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                897                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5258957                       # Transaction distribution
system.membus.trans_dist::CleanEvict              611                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263024                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263024                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           897                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15787410                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15787410                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673464192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673464192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263921                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31559317000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27697062000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             13071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10530666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4541                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7748                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5270417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5270417                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4789                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8282                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14119                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15835841                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15849960                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       597120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    675226112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              675823232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5259971                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336573248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10543459                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000170                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013036                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10541667     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1792      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10543459                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 705937201000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21118972000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14367999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15836103993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
