#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov  6 11:55:47 2023
# Process ID: 4732
# Current directory: D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/PRACTICA_6_ADQUISICION_Y_RECONSTRUCCION_DE_SENAL_SENOIDAL/XADC_BIPOLAR_3/XADC_BIPOLAR_1.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/PRACTICA_6_ADQUISICION_Y_RECONSTRUCCION_DE_SENAL_SENOIDAL/XADC_BIPOLAR_3/XADC_BIPOLAR_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/PRACTICA_6_ADQUISICION_Y_RECONSTRUCCION_DE_SENAL_SENOIDAL/XADC_BIPOLAR_3/XADC_BIPOLAR_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
